
IR-Transceiver-Accelerometer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b30c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  0800b4b0  0800b4b0  0001b4b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b934  0800b934  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800b934  0800b934  0001b934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b93c  0800b93c  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b93c  0800b93c  0001b93c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b940  0800b940  0001b940  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800b944  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000208  0800bb4c  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000061c  0800bb4c  0002061c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000160a4  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000282a  00000000  00000000  000362dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012b8  00000000  00000000  00038b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  00039dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001837d  00000000  00000000  0003afb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001684a  00000000  00000000  00053335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009388b  00000000  00000000  00069b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fd40a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061a8  00000000  00000000  000fd460  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000208 	.word	0x20000208
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b494 	.word	0x0800b494

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000020c 	.word	0x2000020c
 80001dc:	0800b494 	.word	0x0800b494

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <lcd_enable>:
#define LCD_D7 GPIOB,GPIO_PIN_15
#define LCD_BL_ON GPIOA,GPIO_PIN_4


//  LCD code
void lcd_enable(){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	480b      	ldr	r0, [pc, #44]	; (8000ee8 <lcd_enable+0x38>)
 8000eba:	f002 fa69 	bl	8003390 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	f001 fb90 	bl	80025e4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_SET);  //pulse needs to be some clock cycles long, we are not in hurry right now
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	4807      	ldr	r0, [pc, #28]	; (8000ee8 <lcd_enable+0x38>)
 8000eca:	f002 fa61 	bl	8003390 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ece:	2001      	movs	r0, #1
 8000ed0:	f001 fb88 	bl	80025e4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_E, GPIO_PIN_RESET);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2102      	movs	r1, #2
 8000ed8:	4803      	ldr	r0, [pc, #12]	; (8000ee8 <lcd_enable+0x38>)
 8000eda:	f002 fa59 	bl	8003390 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ede:	2001      	movs	r0, #1
 8000ee0:	f001 fb80 	bl	80025e4 <HAL_Delay>
}
 8000ee4:	bf00      	nop
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40020400 	.word	0x40020400

08000eec <lcd_write4>:

//  write a nibble (4 bits)
void lcd_write4(uint8_t word){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(LCD_D4, (word & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET); //we AND the word and the mask. If it's true, we write GPIO_PIN_SET, else _RESET
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	461a      	mov	r2, r3
 8000f00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f04:	4816      	ldr	r0, [pc, #88]	; (8000f60 <lcd_write4+0x74>)
 8000f06:	f002 fa43 	bl	8003390 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D5, (word & 0x02)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	105b      	asrs	r3, r3, #1
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1c:	4810      	ldr	r0, [pc, #64]	; (8000f60 <lcd_write4+0x74>)
 8000f1e:	f002 fa37 	bl	8003390 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D6, (word & 0x04)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	109b      	asrs	r3, r3, #2
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	f003 0301 	and.w	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f34:	480a      	ldr	r0, [pc, #40]	; (8000f60 <lcd_write4+0x74>)
 8000f36:	f002 fa2b 	bl	8003390 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LCD_D7, (word & 0x08)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	10db      	asrs	r3, r3, #3
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	f003 0301 	and.w	r3, r3, #1
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	461a      	mov	r2, r3
 8000f48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f4c:	4804      	ldr	r0, [pc, #16]	; (8000f60 <lcd_write4+0x74>)
 8000f4e:	f002 fa1f 	bl	8003390 <HAL_GPIO_WritePin>
		lcd_enable();  //pulse the E line
 8000f52:	f7ff ffad 	bl	8000eb0 <lcd_enable>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40020400 	.word	0x40020400

08000f64 <lcd_write>:

//  write a byte (8 bits)
void lcd_write(uint8_t word){	
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
		lcd_write4(word>>4); //we first write the upper nibble
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	091b      	lsrs	r3, r3, #4
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff ffb9 	bl	8000eec <lcd_write4>
		lcd_write4(word);    //and then the lower nibble
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ffb5 	bl	8000eec <lcd_write4>
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
	...

08000f8c <lcd_command>:
#define DISPLAY_ON 0x04
#define LCD_SETDRAMADD 0x80
uint8_t _display_ctrl = 0;

//  send an instruction to the LCD
void lcd_command(uint8_t byte){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET); //write an instruction -> RS must be low
 8000f96:	2200      	movs	r2, #0
 8000f98:	2104      	movs	r1, #4
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <lcd_command+0x24>)
 8000f9c:	f002 f9f8 	bl	8003390 <HAL_GPIO_WritePin>
	lcd_write(byte);
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff ffde 	bl	8000f64 <lcd_write>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40020400 	.word	0x40020400

08000fb4 <lcd_data>:
void lcd_clear(){
	lcd_command(LCD_CLEAR_COMMAND);
}

//  send data to the LCD
void lcd_data(uint8_t byte){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_SET); //write data, not instruction -> RS must be high
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	4805      	ldr	r0, [pc, #20]	; (8000fd8 <lcd_data+0x24>)
 8000fc4:	f002 f9e4 	bl	8003390 <HAL_GPIO_WritePin>
	lcd_write(byte);
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffca 	bl	8000f64 <lcd_write>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40020400 	.word	0x40020400

08000fdc <setCursor>:

//  set (x, y) position of the cursor
void setCursor(uint8_t col, uint8_t row){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	460a      	mov	r2, r1
 8000fe6:	71fb      	strb	r3, [r7, #7]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	71bb      	strb	r3, [r7, #6]
	if ((col+1)*(row+1)<80){
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	79ba      	ldrb	r2, [r7, #6]
 8000ff2:	3201      	adds	r2, #1
 8000ff4:	fb02 f303 	mul.w	r3, r2, r3
 8000ff8:	2b4f      	cmp	r3, #79	; 0x4f
 8000ffa:	dc10      	bgt.n	800101e <setCursor+0x42>
		lcd_command(LCD_SETDRAMADD|(col + 40*row)); //in the second row, address is offset by 40
 8000ffc:	79bb      	ldrb	r3, [r7, #6]
 8000ffe:	461a      	mov	r2, r3
 8001000:	0092      	lsls	r2, r2, #2
 8001002:	4413      	add	r3, r2
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	b2da      	uxtb	r2, r3
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	4413      	add	r3, r2
 800100c:	b2db      	uxtb	r3, r3
 800100e:	b25b      	sxtb	r3, r3
 8001010:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001014:	b25b      	sxtb	r3, r3
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ffb7 	bl	8000f8c <lcd_command>
	}
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <lcd_print>:

//  print a string on the display, starting from the cursor position
void lcd_print(char string[]){  //pointer to first char in the string
 8001026:	b580      	push	{r7, lr}
 8001028:	b084      	sub	sp, #16
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
	
	int size = strlen(string);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff f8d6 	bl	80001e0 <strlen>
 8001034:	4603      	mov	r3, r0
 8001036:	60fb      	str	r3, [r7, #12]
	
	while (size--){
 8001038:	e006      	b.n	8001048 <lcd_print+0x22>
		lcd_data(*string++);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	1c5a      	adds	r2, r3, #1
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ffb6 	bl	8000fb4 <lcd_data>
	while (size--){
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	1e5a      	subs	r2, r3, #1
 800104c:	60fa      	str	r2, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f3      	bne.n	800103a <lcd_print+0x14>
	}
}
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <lcd_println>:

void lcd_println(char string[], uint8_t row){
 800105c:	b5b0      	push	{r4, r5, r7, lr}
 800105e:	b088      	sub	sp, #32
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
	
	char line[] = "                ";
 8001068:	4b17      	ldr	r3, [pc, #92]	; (80010c8 <lcd_println+0x6c>)
 800106a:	f107 0408 	add.w	r4, r7, #8
 800106e:	461d      	mov	r5, r3
 8001070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001074:	682b      	ldr	r3, [r5, #0]
 8001076:	7023      	strb	r3, [r4, #0]
	
	int size = strlen(string);
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff f8b1 	bl	80001e0 <strlen>
 800107e:	4603      	mov	r3, r0
 8001080:	61fb      	str	r3, [r7, #28]
	
	if (size > 16)
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	2b10      	cmp	r3, #16
 8001086:	dd0c      	ble.n	80010a2 <lcd_println+0x46>
		size = 16;
 8001088:	2310      	movs	r3, #16
 800108a:	61fb      	str	r3, [r7, #28]

	while (size--){
 800108c:	e009      	b.n	80010a2 <lcd_println+0x46>
		line[size] = string[size];
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	4413      	add	r3, r2
 8001094:	7819      	ldrb	r1, [r3, #0]
 8001096:	f107 0208 	add.w	r2, r7, #8
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	4413      	add	r3, r2
 800109e:	460a      	mov	r2, r1
 80010a0:	701a      	strb	r2, [r3, #0]
	while (size--){
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	1e5a      	subs	r2, r3, #1
 80010a6:	61fa      	str	r2, [r7, #28]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d1f0      	bne.n	800108e <lcd_println+0x32>
	}
	setCursor(0, row);
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	4619      	mov	r1, r3
 80010b0:	2000      	movs	r0, #0
 80010b2:	f7ff ff93 	bl	8000fdc <setCursor>
	lcd_print(line);
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff ffb3 	bl	8001026 <lcd_print>
}
 80010c0:	bf00      	nop
 80010c2:	3720      	adds	r7, #32
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bdb0      	pop	{r4, r5, r7, pc}
 80010c8:	0800b4b0 	.word	0x0800b4b0

080010cc <writeCustomChar>:

void writeCustomChar(uint8_t address, uint8_t map[]){ //fill Character Generator RAM with custom symbols
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	6039      	str	r1, [r7, #0]
 80010d6:	71fb      	strb	r3, [r7, #7]
	address &= 0x7; //address must be 0 to 7
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	71fb      	strb	r3, [r7, #7]
	lcd_command(0x40 | (address <<3)); //Set CGRAM address + address shifted left by 3 bits to start writing first byte
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010ea:	b25b      	sxtb	r3, r3
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ff4c 	bl	8000f8c <lcd_command>
	for (int i = 0; i<8; i++){
 80010f4:	2300      	movs	r3, #0
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	e009      	b.n	800110e <writeCustomChar+0x42>
		lcd_data(map[i]);	
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	4413      	add	r3, r2
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff56 	bl	8000fb4 <lcd_data>
	for (int i = 0; i<8; i++){
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	3301      	adds	r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2b07      	cmp	r3, #7
 8001112:	ddf2      	ble.n	80010fa <writeCustomChar+0x2e>
	}
}
 8001114:	bf00      	nop
 8001116:	bf00      	nop
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <loadCustomChars>:

void loadCustomChars(){ //write all custom characters to the LCD module memory
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	writeCustomChar(CHAR_1_5, CUSTOM_1_5);
 8001124:	490a      	ldr	r1, [pc, #40]	; (8001150 <loadCustomChars+0x30>)
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff ffd0 	bl	80010cc <writeCustomChar>
	writeCustomChar(CHAR_2_5, CUSTOM_2_5);
 800112c:	4909      	ldr	r1, [pc, #36]	; (8001154 <loadCustomChars+0x34>)
 800112e:	2002      	movs	r0, #2
 8001130:	f7ff ffcc 	bl	80010cc <writeCustomChar>
	writeCustomChar(CHAR_3_5, CUSTOM_3_5);
 8001134:	4908      	ldr	r1, [pc, #32]	; (8001158 <loadCustomChars+0x38>)
 8001136:	2003      	movs	r0, #3
 8001138:	f7ff ffc8 	bl	80010cc <writeCustomChar>
	writeCustomChar(CHAR_4_5, CUSTOM_4_5);
 800113c:	4907      	ldr	r1, [pc, #28]	; (800115c <loadCustomChars+0x3c>)
 800113e:	2004      	movs	r0, #4
 8001140:	f7ff ffc4 	bl	80010cc <writeCustomChar>
	writeCustomChar(CHAR_5_5, CUSTOM_5_5);
 8001144:	4906      	ldr	r1, [pc, #24]	; (8001160 <loadCustomChars+0x40>)
 8001146:	2005      	movs	r0, #5
 8001148:	f7ff ffc0 	bl	80010cc <writeCustomChar>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000000 	.word	0x20000000
 8001154:	20000008 	.word	0x20000008
 8001158:	20000010 	.word	0x20000010
 800115c:	20000018 	.word	0x20000018
 8001160:	20000020 	.word	0x20000020

08001164 <lcd_initialize>:
		i++;
	}
	lcd_print(bar); //finally we write to the LCD
}

void lcd_initialize(){  //initialize WH1602C LCD module in 4 bit mode, page 25
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0

	HAL_Delay(50);  //wait >40 ms as per datasheet
 8001168:	2032      	movs	r0, #50	; 0x32
 800116a:	f001 fa3b 	bl	80025e4 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RS, GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2104      	movs	r1, #4
 8001172:	481f      	ldr	r0, [pc, #124]	; (80011f0 <lcd_initialize+0x8c>)
 8001174:	f002 f90c 	bl	8003390 <HAL_GPIO_WritePin>
	//LCD WritePIn is hard-wired low as per board schematic

	//Magic reset sequence
	lcd_write4(0x03);  //4-bit mode
 8001178:	2003      	movs	r0, #3
 800117a:	f7ff feb7 	bl	8000eec <lcd_write4>
	HAL_Delay(5);
 800117e:	2005      	movs	r0, #5
 8001180:	f001 fa30 	bl	80025e4 <HAL_Delay>
	lcd_write4(0x03);
 8001184:	2003      	movs	r0, #3
 8001186:	f7ff feb1 	bl	8000eec <lcd_write4>
	HAL_Delay(5);
 800118a:	2005      	movs	r0, #5
 800118c:	f001 fa2a 	bl	80025e4 <HAL_Delay>
	lcd_write4(0x03);
 8001190:	2003      	movs	r0, #3
 8001192:	f7ff feab 	bl	8000eec <lcd_write4>
	HAL_Delay(5);
 8001196:	2005      	movs	r0, #5
 8001198:	f001 fa24 	bl	80025e4 <HAL_Delay>
	lcd_write4(0x02); //Set 4-bit mode
 800119c:	2002      	movs	r0, #2
 800119e:	f7ff fea5 	bl	8000eec <lcd_write4>
	lcd_write(0x28); //4bit, 2 lines, 5x8 font
 80011a2:	2028      	movs	r0, #40	; 0x28
 80011a4:	f7ff fede 	bl	8000f64 <lcd_write>
	HAL_Delay(5);
 80011a8:	2005      	movs	r0, #5
 80011aa:	f001 fa1b 	bl	80025e4 <HAL_Delay>
	lcd_write(0x08); //display off;
 80011ae:	2008      	movs	r0, #8
 80011b0:	f7ff fed8 	bl	8000f64 <lcd_write>
	lcd_write(LCD_CLEAR_COMMAND); 			 //display clear;
 80011b4:	2001      	movs	r0, #1
 80011b6:	f7ff fed5 	bl	8000f64 <lcd_write>
	lcd_write(0x06); //entry mode set: increment
 80011ba:	2006      	movs	r0, #6
 80011bc:	f7ff fed2 	bl	8000f64 <lcd_write>
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);  //enable backlight
 80011c0:	2201      	movs	r2, #1
 80011c2:	2110      	movs	r1, #16
 80011c4:	480b      	ldr	r0, [pc, #44]	; (80011f4 <lcd_initialize+0x90>)
 80011c6:	f002 f8e3 	bl	8003390 <HAL_GPIO_WritePin>
	//_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON|CURSOR_ON|BLINK_ON;
	_display_ctrl = DISPLAY_COMMAND|DISPLAY_ON;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <lcd_initialize+0x94>)
 80011cc:	220c      	movs	r2, #12
 80011ce:	701a      	strb	r2, [r3, #0]
	lcd_write(_display_ctrl); //set as above
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <lcd_initialize+0x94>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fec5 	bl	8000f64 <lcd_write>
	lcd_write(0x02); //go home
 80011da:	2002      	movs	r0, #2
 80011dc:	f7ff fec2 	bl	8000f64 <lcd_write>
	HAL_Delay(2);
 80011e0:	2002      	movs	r0, #2
 80011e2:	f001 f9ff 	bl	80025e4 <HAL_Delay>
	loadCustomChars();
 80011e6:	f7ff ff9b 	bl	8001120 <loadCustomChars>

}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	40020400 	.word	0x40020400
 80011f4:	40020000 	.word	0x40020000
 80011f8:	20000224 	.word	0x20000224

080011fc <lcd_backlight_ON>:

void lcd_backlight_ON(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_BL_ON, GPIO_PIN_SET);
 8001200:	2201      	movs	r2, #1
 8001202:	2110      	movs	r1, #16
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <lcd_backlight_ON+0x14>)
 8001206:	f002 f8c3 	bl	8003390 <HAL_GPIO_WritePin>
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40020000 	.word	0x40020000

08001214 <sendByte>:
/**
 * @brief Tx: waits until the previous byte is sent;
 * then sets the new byte to send, resets the index to read the bit and
 * sets the flag "sending" to true
 */
void sendByte(uint8_t byte) {
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	4603      	mov	r3, r0
 800121c:	71fb      	strb	r3, [r7, #7]
	// wait to finish the sending of the previous byte (in callback of TIM11)
	while (sending)
 800121e:	bf00      	nop
 8001220:	4b09      	ldr	r3, [pc, #36]	; (8001248 <sendByte+0x34>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1fb      	bne.n	8001220 <sendByte+0xc>
		;

	// set next byte to send and "start" the sending
	byteToSend = byte;
 8001228:	4a08      	ldr	r2, [pc, #32]	; (800124c <sendByte+0x38>)
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	7013      	strb	r3, [r2, #0]
	iBit = -1;
 800122e:	4b08      	ldr	r3, [pc, #32]	; (8001250 <sendByte+0x3c>)
 8001230:	f04f 32ff 	mov.w	r2, #4294967295
 8001234:	601a      	str	r2, [r3, #0]
	sending = 1;
 8001236:	4b04      	ldr	r3, [pc, #16]	; (8001248 <sendByte+0x34>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	20000225 	.word	0x20000225
 800124c:	20000604 	.word	0x20000604
 8001250:	20000028 	.word	0x20000028

08001254 <convertToAcc>:
/**
 * @brief converts a byte into the acceleration in g
 * @param data the byte read from the accelerometer
 * @return the float signed value of the acceleration in g
 */
float convertToAcc(int8_t value) {
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	4603      	mov	r3, r0
 800125c:	71fb      	strb	r3, [r7, #7]
	// multiplying the read data by the FSR and dividing by 2^bytes=256
	return (float) value * 4 / 256.0;
 800125e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001262:	ee07 3a90 	vmov	s15, r3
 8001266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800126a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800126e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001272:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800128c <convertToAcc+0x38>
 8001276:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800127a:	eef0 7a66 	vmov.f32	s15, s13
}
 800127e:	eeb0 0a67 	vmov.f32	s0, s15
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	43800000 	.word	0x43800000

08001290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	; 0x28
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001296:	f001 f933 	bl	8002500 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129a:	f000 f861 	bl	8001360 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	MX_DMA_Init();
 800129e:	f000 fa6d 	bl	800177c <MX_DMA_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a2:	f000 faa9 	bl	80017f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012a6:	f000 fa3f 	bl	8001728 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80012aa:	f000 f97b 	bl	80015a4 <MX_TIM2_Init>
  MX_TIM11_Init();
 80012ae:	f000 f9ed 	bl	800168c <MX_TIM11_Init>
  MX_USART1_UART_Init();
 80012b2:	f000 fa0f 	bl	80016d4 <MX_USART1_UART_Init>
  MX_DMA_Init();
 80012b6:	f000 fa61 	bl	800177c <MX_DMA_Init>
  MX_SPI1_Init();
 80012ba:	f000 f8eb 	bl	8001494 <MX_SPI1_Init>
  MX_I2C1_Init();
 80012be:	f000 f8bb 	bl	8001438 <MX_I2C1_Init>
  MX_TIM1_Init();
 80012c2:	f000 f91d 	bl	8001500 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	HAL_StatusTypeDef ret = init_accelerometer();
 80012c6:	f000 fbcf 	bl	8001a68 <init_accelerometer>
 80012ca:	4603      	mov	r3, r0
 80012cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (ret != HAL_OK) {
 80012d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d00c      	beq.n	80012f2 <main+0x62>
		char s[32];
		sprintf(s, "Accel not init %d\r\n", ret);
 80012d8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80012dc:	1d3b      	adds	r3, r7, #4
 80012de:	4918      	ldr	r1, [pc, #96]	; (8001340 <main+0xb0>)
 80012e0:	4618      	mov	r0, r3
 80012e2:	f007 feab 	bl	800903c <siprintf>
		HAL_UART_Transmit(&huart2, s, 32, 100);
 80012e6:	1d39      	adds	r1, r7, #4
 80012e8:	2364      	movs	r3, #100	; 0x64
 80012ea:	2220      	movs	r2, #32
 80012ec:	4815      	ldr	r0, [pc, #84]	; (8001344 <main+0xb4>)
 80012ee:	f006 f938 	bl	8007562 <HAL_UART_Transmit>
	}

	// Rx: telling the uart to take the data received, store it and call the callback
	HAL_UART_Receive_IT(&huart1, &accel_rcv, sizeof(AccelData));
 80012f2:	220c      	movs	r2, #12
 80012f4:	4914      	ldr	r1, [pc, #80]	; (8001348 <main+0xb8>)
 80012f6:	4815      	ldr	r0, [pc, #84]	; (800134c <main+0xbc>)
 80012f8:	f006 f9c5 	bl	8007686 <HAL_UART_Receive_IT>

	// Tx: Starting the timer in order to send the data at the given baudrate
	HAL_TIM_Base_Start_IT(&htim11);
 80012fc:	4814      	ldr	r0, [pc, #80]	; (8001350 <main+0xc0>)
 80012fe:	f005 f90b 	bl	8006518 <HAL_TIM_Base_Start_IT>

	//// Accelerometer: start timer to sample sensor
	HAL_TIM_Base_Start_IT(&htim1);
 8001302:	4814      	ldr	r0, [pc, #80]	; (8001354 <main+0xc4>)
 8001304:	f005 f908 	bl	8006518 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	// LCD
	lcd_initialize();
 8001308:	f7ff ff2c 	bl	8001164 <lcd_initialize>
	lcd_backlight_ON();
 800130c:	f7ff ff76 	bl	80011fc <lcd_backlight_ON>

	while (1) {
		// scans all the keyboard
		//scanKeyboard();
		if (accelDataToBeSent) {
 8001310:	4b11      	ldr	r3, [pc, #68]	; (8001358 <main+0xc8>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d0fb      	beq.n	8001310 <main+0x80>
			sendSampleDMA(accelData);
 8001318:	4b10      	ldr	r3, [pc, #64]	; (800135c <main+0xcc>)
 800131a:	edd3 6a00 	vldr	s13, [r3]
 800131e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001322:	edd3 7a02 	vldr	s15, [r3, #8]
 8001326:	eeb0 0a66 	vmov.f32	s0, s13
 800132a:	eef0 0a47 	vmov.f32	s1, s14
 800132e:	eeb0 1a67 	vmov.f32	s2, s15
 8001332:	f000 fc59 	bl	8001be8 <sendSampleDMA>
			accelDataToBeSent = 0;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <main+0xc8>)
 8001338:	2200      	movs	r2, #0
 800133a:	701a      	strb	r2, [r3, #0]
		if (accelDataToBeSent) {
 800133c:	e7e8      	b.n	8001310 <main+0x80>
 800133e:	bf00      	nop
 8001340:	0800b4c4 	.word	0x0800b4c4
 8001344:	20000558 	.word	0x20000558
 8001348:	20000400 	.word	0x20000400
 800134c:	20000334 	.word	0x20000334
 8001350:	200003b8 	.word	0x200003b8
 8001354:	20000410 	.word	0x20000410
 8001358:	20000226 	.word	0x20000226
 800135c:	20000288 	.word	0x20000288

08001360 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b094      	sub	sp, #80	; 0x50
 8001364:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	2230      	movs	r2, #48	; 0x30
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f007 f9f2 	bl	8008758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001374:	f107 030c 	add.w	r3, r7, #12
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	4b29      	ldr	r3, [pc, #164]	; (8001430 <SystemClock_Config+0xd0>)
 800138a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800138c:	4a28      	ldr	r2, [pc, #160]	; (8001430 <SystemClock_Config+0xd0>)
 800138e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001392:	6413      	str	r3, [r2, #64]	; 0x40
 8001394:	4b26      	ldr	r3, [pc, #152]	; (8001430 <SystemClock_Config+0xd0>)
 8001396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80013a0:	2300      	movs	r3, #0
 80013a2:	607b      	str	r3, [r7, #4]
 80013a4:	4b23      	ldr	r3, [pc, #140]	; (8001434 <SystemClock_Config+0xd4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80013ac:	4a21      	ldr	r2, [pc, #132]	; (8001434 <SystemClock_Config+0xd4>)
 80013ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013b2:	6013      	str	r3, [r2, #0]
 80013b4:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <SystemClock_Config+0xd4>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013c0:	2302      	movs	r3, #2
 80013c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c8:	2310      	movs	r3, #16
 80013ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013cc:	2302      	movs	r3, #2
 80013ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013d0:	2300      	movs	r3, #0
 80013d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80013d4:	2310      	movs	r3, #16
 80013d6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80013d8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80013dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80013de:	2304      	movs	r3, #4
 80013e0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e6:	f107 0320 	add.w	r3, r7, #32
 80013ea:	4618      	mov	r0, r3
 80013ec:	f004 fa28 	bl	8005840 <HAL_RCC_OscConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013f6:	f000 fc4b 	bl	8001c90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013fa:	230f      	movs	r3, #15
 80013fc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fe:	2302      	movs	r3, #2
 8001400:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001406:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140c:	2300      	movs	r3, #0
 800140e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001410:	f107 030c 	add.w	r3, r7, #12
 8001414:	2102      	movs	r1, #2
 8001416:	4618      	mov	r0, r3
 8001418:	f004 fc8a 	bl	8005d30 <HAL_RCC_ClockConfig>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001422:	f000 fc35 	bl	8001c90 <Error_Handler>
  }
}
 8001426:	bf00      	nop
 8001428:	3750      	adds	r7, #80	; 0x50
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40023800 	.word	0x40023800
 8001434:	40007000 	.word	0x40007000

08001438 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_I2C1_Init+0x50>)
 800143e:	4a13      	ldr	r2, [pc, #76]	; (800148c <MX_I2C1_Init+0x54>)
 8001440:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_I2C1_Init+0x50>)
 8001444:	4a12      	ldr	r2, [pc, #72]	; (8001490 <MX_I2C1_Init+0x58>)
 8001446:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_I2C1_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800144e:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <MX_I2C1_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <MX_I2C1_Init+0x50>)
 8001456:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800145a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <MX_I2C1_Init+0x50>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001462:	4b09      	ldr	r3, [pc, #36]	; (8001488 <MX_I2C1_Init+0x50>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001468:	4b07      	ldr	r3, [pc, #28]	; (8001488 <MX_I2C1_Init+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146e:	4b06      	ldr	r3, [pc, #24]	; (8001488 <MX_I2C1_Init+0x50>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	; (8001488 <MX_I2C1_Init+0x50>)
 8001476:	f001 ffa5 	bl	80033c4 <HAL_I2C_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 fc06 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000234 	.word	0x20000234
 800148c:	40005400 	.word	0x40005400
 8001490:	000186a0 	.word	0x000186a0

08001494 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001498:	4b17      	ldr	r3, [pc, #92]	; (80014f8 <MX_SPI1_Init+0x64>)
 800149a:	4a18      	ldr	r2, [pc, #96]	; (80014fc <MX_SPI1_Init+0x68>)
 800149c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800149e:	4b16      	ldr	r3, [pc, #88]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014a4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014a6:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ac:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014b8:	4b0f      	ldr	r3, [pc, #60]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014c4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80014c6:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014c8:	2210      	movs	r2, #16
 80014ca:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014cc:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014d2:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014d8:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014da:	2200      	movs	r2, #0
 80014dc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014e0:	220a      	movs	r2, #10
 80014e2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014e4:	4804      	ldr	r0, [pc, #16]	; (80014f8 <MX_SPI1_Init+0x64>)
 80014e6:	f004 fe1f 	bl	8006128 <HAL_SPI_Init>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014f0:	f000 fbce 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	200004b8 	.word	0x200004b8
 80014fc:	40013000 	.word	0x40013000

08001500 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001506:	f107 0308 	add.w	r3, r7, #8
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001514:	463b      	mov	r3, r7
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800151c:	4b1f      	ldr	r3, [pc, #124]	; (800159c <MX_TIM1_Init+0x9c>)
 800151e:	4a20      	ldr	r2, [pc, #128]	; (80015a0 <MX_TIM1_Init+0xa0>)
 8001520:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000;
 8001522:	4b1e      	ldr	r3, [pc, #120]	; (800159c <MX_TIM1_Init+0x9c>)
 8001524:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001528:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b1c      	ldr	r3, [pc, #112]	; (800159c <MX_TIM1_Init+0x9c>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 42000;
 8001530:	4b1a      	ldr	r3, [pc, #104]	; (800159c <MX_TIM1_Init+0x9c>)
 8001532:	f24a 4210 	movw	r2, #42000	; 0xa410
 8001536:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <MX_TIM1_Init+0x9c>)
 800153a:	2200      	movs	r2, #0
 800153c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800153e:	4b17      	ldr	r3, [pc, #92]	; (800159c <MX_TIM1_Init+0x9c>)
 8001540:	2200      	movs	r2, #0
 8001542:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001544:	4b15      	ldr	r3, [pc, #84]	; (800159c <MX_TIM1_Init+0x9c>)
 8001546:	2200      	movs	r2, #0
 8001548:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800154a:	4814      	ldr	r0, [pc, #80]	; (800159c <MX_TIM1_Init+0x9c>)
 800154c:	f004 ff94 	bl	8006478 <HAL_TIM_Base_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001556:	f000 fb9b 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800155a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800155e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001560:	f107 0308 	add.w	r3, r7, #8
 8001564:	4619      	mov	r1, r3
 8001566:	480d      	ldr	r0, [pc, #52]	; (800159c <MX_TIM1_Init+0x9c>)
 8001568:	f005 fb70 	bl	8006c4c <HAL_TIM_ConfigClockSource>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001572:	f000 fb8d 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001576:	2300      	movs	r3, #0
 8001578:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800157a:	2300      	movs	r3, #0
 800157c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	4619      	mov	r1, r3
 8001582:	4806      	ldr	r0, [pc, #24]	; (800159c <MX_TIM1_Init+0x9c>)
 8001584:	f005 ff1e 	bl	80073c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800158e:	f000 fb7f 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001592:	bf00      	nop
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	20000410 	.word	0x20000410
 80015a0:	40010000 	.word	0x40010000

080015a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08e      	sub	sp, #56	; 0x38
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	605a      	str	r2, [r3, #4]
 80015b4:	609a      	str	r2, [r3, #8]
 80015b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b8:	f107 0320 	add.w	r3, r7, #32
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
 80015d0:	615a      	str	r2, [r3, #20]
 80015d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015d4:	4b2c      	ldr	r3, [pc, #176]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10-1;
 80015dc:	4b2a      	ldr	r3, [pc, #168]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015de:	2209      	movs	r2, #9
 80015e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e2:	4b29      	ldr	r3, [pc, #164]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 220-1;
 80015e8:	4b27      	ldr	r3, [pc, #156]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015ea:	22db      	movs	r2, #219	; 0xdb
 80015ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ee:	4b26      	ldr	r3, [pc, #152]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f4:	4b24      	ldr	r3, [pc, #144]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015fa:	4823      	ldr	r0, [pc, #140]	; (8001688 <MX_TIM2_Init+0xe4>)
 80015fc:	f004 ff3c 	bl	8006478 <HAL_TIM_Base_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001606:	f000 fb43 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800160a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800160e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001610:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001614:	4619      	mov	r1, r3
 8001616:	481c      	ldr	r0, [pc, #112]	; (8001688 <MX_TIM2_Init+0xe4>)
 8001618:	f005 fb18 	bl	8006c4c <HAL_TIM_ConfigClockSource>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001622:	f000 fb35 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001626:	4818      	ldr	r0, [pc, #96]	; (8001688 <MX_TIM2_Init+0xe4>)
 8001628:	f004 ffd8 	bl	80065dc <HAL_TIM_PWM_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001632:	f000 fb2d 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800163e:	f107 0320 	add.w	r3, r7, #32
 8001642:	4619      	mov	r1, r3
 8001644:	4810      	ldr	r0, [pc, #64]	; (8001688 <MX_TIM2_Init+0xe4>)
 8001646:	f005 febd 	bl	80073c4 <HAL_TIMEx_MasterConfigSynchronization>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001650:	f000 fb1e 	bl	8001c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001654:	2360      	movs	r3, #96	; 0x60
 8001656:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 110;
 8001658:	236e      	movs	r3, #110	; 0x6e
 800165a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	2208      	movs	r2, #8
 8001668:	4619      	mov	r1, r3
 800166a:	4807      	ldr	r0, [pc, #28]	; (8001688 <MX_TIM2_Init+0xe4>)
 800166c:	f005 fa2c 	bl	8006ac8 <HAL_TIM_PWM_ConfigChannel>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001676:	f000 fb0b 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800167a:	4803      	ldr	r0, [pc, #12]	; (8001688 <MX_TIM2_Init+0xe4>)
 800167c:	f000 fcac 	bl	8001fd8 <HAL_TIM_MspPostInit>

}
 8001680:	bf00      	nop
 8001682:	3738      	adds	r7, #56	; 0x38
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000510 	.word	0x20000510

0800168c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001690:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_TIM11_Init+0x40>)
 8001692:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <MX_TIM11_Init+0x44>)
 8001694:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 35-1;
 8001696:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <MX_TIM11_Init+0x40>)
 8001698:	2222      	movs	r2, #34	; 0x22
 800169a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169c:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <MX_TIM11_Init+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 80016a2:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_TIM11_Init+0x40>)
 80016a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016a8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016aa:	4b08      	ldr	r3, [pc, #32]	; (80016cc <MX_TIM11_Init+0x40>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016b0:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_TIM11_Init+0x40>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016b6:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_TIM11_Init+0x40>)
 80016b8:	f004 fede 	bl	8006478 <HAL_TIM_Base_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80016c2:	f000 fae5 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200003b8 	.word	0x200003b8
 80016d0:	40014800 	.word	0x40014800

080016d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016d8:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016da:	4a12      	ldr	r2, [pc, #72]	; (8001724 <MX_USART1_UART_Init+0x50>)
 80016dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 80016de:	4b10      	ldr	r3, [pc, #64]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016e0:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80016e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016f2:	4b0b      	ldr	r3, [pc, #44]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016f8:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 80016fa:	220c      	movs	r2, #12
 80016fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fe:	4b08      	ldr	r3, [pc, #32]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001704:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 8001706:	2200      	movs	r2, #0
 8001708:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800170a:	4805      	ldr	r0, [pc, #20]	; (8001720 <MX_USART1_UART_Init+0x4c>)
 800170c:	f005 fedc 	bl	80074c8 <HAL_UART_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001716:	f000 fabb 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000334 	.word	0x20000334
 8001724:	40011000 	.word	0x40011000

08001728 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800172c:	4b11      	ldr	r3, [pc, #68]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 800172e:	4a12      	ldr	r2, [pc, #72]	; (8001778 <MX_USART2_UART_Init+0x50>)
 8001730:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001732:	4b10      	ldr	r3, [pc, #64]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 8001734:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001738:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001746:	4b0b      	ldr	r3, [pc, #44]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800174c:	4b09      	ldr	r3, [pc, #36]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 800174e:	220c      	movs	r2, #12
 8001750:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001752:	4b08      	ldr	r3, [pc, #32]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 800175a:	2200      	movs	r2, #0
 800175c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800175e:	4805      	ldr	r0, [pc, #20]	; (8001774 <MX_USART2_UART_Init+0x4c>)
 8001760:	f005 feb2 	bl	80074c8 <HAL_UART_Init>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800176a:	f000 fa91 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000558 	.word	0x20000558
 8001778:	40004400 	.word	0x40004400

0800177c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_DMA_Init+0x78>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a1a      	ldr	r2, [pc, #104]	; (80017f4 <MX_DMA_Init+0x78>)
 800178c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_DMA_Init+0x78>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	603b      	str	r3, [r7, #0]
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <MX_DMA_Init+0x78>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a13      	ldr	r2, [pc, #76]	; (80017f4 <MX_DMA_Init+0x78>)
 80017a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <MX_DMA_Init+0x78>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80017ba:	2200      	movs	r2, #0
 80017bc:	2100      	movs	r1, #0
 80017be:	200b      	movs	r0, #11
 80017c0:	f001 f80f 	bl	80027e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80017c4:	200b      	movs	r0, #11
 80017c6:	f001 f828 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2011      	movs	r0, #17
 80017d0:	f001 f807 	bl	80027e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80017d4:	2011      	movs	r0, #17
 80017d6:	f001 f820 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80017da:	2200      	movs	r2, #0
 80017dc:	2100      	movs	r1, #0
 80017de:	203b      	movs	r0, #59	; 0x3b
 80017e0:	f000 ffff 	bl	80027e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80017e4:	203b      	movs	r0, #59	; 0x3b
 80017e6:	f001 f818 	bl	800281a <HAL_NVIC_EnableIRQ>

}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800

080017f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
 800180c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]
 8001812:	4b42      	ldr	r3, [pc, #264]	; (800191c <MX_GPIO_Init+0x124>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a41      	ldr	r2, [pc, #260]	; (800191c <MX_GPIO_Init+0x124>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b3f      	ldr	r3, [pc, #252]	; (800191c <MX_GPIO_Init+0x124>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	613b      	str	r3, [r7, #16]
 8001828:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
 800182e:	4b3b      	ldr	r3, [pc, #236]	; (800191c <MX_GPIO_Init+0x124>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a3a      	ldr	r2, [pc, #232]	; (800191c <MX_GPIO_Init+0x124>)
 8001834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b38      	ldr	r3, [pc, #224]	; (800191c <MX_GPIO_Init+0x124>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	60bb      	str	r3, [r7, #8]
 800184a:	4b34      	ldr	r3, [pc, #208]	; (800191c <MX_GPIO_Init+0x124>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a33      	ldr	r2, [pc, #204]	; (800191c <MX_GPIO_Init+0x124>)
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b31      	ldr	r3, [pc, #196]	; (800191c <MX_GPIO_Init+0x124>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	4b2d      	ldr	r3, [pc, #180]	; (800191c <MX_GPIO_Init+0x124>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a2c      	ldr	r2, [pc, #176]	; (800191c <MX_GPIO_Init+0x124>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b2a      	ldr	r3, [pc, #168]	; (800191c <MX_GPIO_Init+0x124>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800187e:	2200      	movs	r2, #0
 8001880:	2110      	movs	r1, #16
 8001882:	4827      	ldr	r0, [pc, #156]	; (8001920 <MX_GPIO_Init+0x128>)
 8001884:	f001 fd84 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 8001888:	2200      	movs	r2, #0
 800188a:	f24f 0146 	movw	r1, #61510	; 0xf046
 800188e:	4825      	ldr	r0, [pc, #148]	; (8001924 <MX_GPIO_Init+0x12c>)
 8001890:	f001 fd7e 	bl	8003390 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800189a:	4823      	ldr	r0, [pc, #140]	; (8001928 <MX_GPIO_Init+0x130>)
 800189c:	f001 fd78 	bl	8003390 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC2 PC3 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_12;
 80018a0:	f243 030c 	movw	r3, #12300	; 0x300c
 80018a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ae:	f107 0314 	add.w	r3, r7, #20
 80018b2:	4619      	mov	r1, r3
 80018b4:	481c      	ldr	r0, [pc, #112]	; (8001928 <MX_GPIO_Init+0x130>)
 80018b6:	f001 fbe7 	bl	8003088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ba:	2310      	movs	r3, #16
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018be:	2301      	movs	r3, #1
 80018c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4619      	mov	r1, r3
 80018d0:	4813      	ldr	r0, [pc, #76]	; (8001920 <MX_GPIO_Init+0x128>)
 80018d2:	f001 fbd9 	bl	8003088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13
                           PB14 PB15 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13
 80018d6:	f24f 0346 	movw	r3, #61510	; 0xf046
 80018da:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018dc:	2301      	movs	r3, #1
 80018de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	4619      	mov	r1, r3
 80018ee:	480d      	ldr	r0, [pc, #52]	; (8001924 <MX_GPIO_Init+0x12c>)
 80018f0:	f001 fbca 	bl	8003088 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80018f4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80018f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	4806      	ldr	r0, [pc, #24]	; (8001928 <MX_GPIO_Init+0x130>)
 800190e:	f001 fbbb 	bl	8003088 <HAL_GPIO_Init>

}
 8001912:	bf00      	nop
 8001914:	3728      	adds	r7, #40	; 0x28
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	40020000 	.word	0x40020000
 8001924:	40020400 	.word	0x40020400
 8001928:	40020800 	.word	0x40020800

0800192c <HAL_TIM_PeriodElapsedCallback>:
 * - sends the start bit (modulates);
 * - for each bit, if it is low modulates, otherwise led stays down;
 * - sends the stop bit (led stays down);
 * - at the next cycle resets the "sending" flag;
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a21      	ldr	r2, [pc, #132]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d135      	bne.n	80019a8 <HAL_TIM_PeriodElapsedCallback+0x7c>
		// Implementing the UART protocol
		if (iBit == -1) {
 800193c:	4b20      	ldr	r3, [pc, #128]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001944:	d104      	bne.n	8001950 <HAL_TIM_PeriodElapsedCallback+0x24>
			// START BIT
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001946:	2108      	movs	r1, #8
 8001948:	481e      	ldr	r0, [pc, #120]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800194a:	f004 fea1 	bl	8006690 <HAL_TIM_PWM_Start>
 800194e:	e025      	b.n	800199c <HAL_TIM_PeriodElapsedCallback+0x70>
		} else if (iBit < 8) {
 8001950:	4b1b      	ldr	r3, [pc, #108]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b07      	cmp	r3, #7
 8001956:	dc14      	bgt.n	8001982 <HAL_TIM_PeriodElapsedCallback+0x56>
			// SENDING BYTE
			if (byteToSend & (1 << iBit)) {
 8001958:	4b1b      	ldr	r3, [pc, #108]	; (80019c8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	461a      	mov	r2, r3
 800195e:	4b18      	ldr	r3, [pc, #96]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	fa42 f303 	asr.w	r3, r2, r3
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d004      	beq.n	8001978 <HAL_TIM_PeriodElapsedCallback+0x4c>
				// if bit is 1, do not modulate [stay on zero]
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800196e:	2108      	movs	r1, #8
 8001970:	4814      	ldr	r0, [pc, #80]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001972:	f004 ff3d 	bl	80067f0 <HAL_TIM_PWM_Stop>
 8001976:	e011      	b.n	800199c <HAL_TIM_PeriodElapsedCallback+0x70>
			} else {
				// if bit is 0, modulate
				HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001978:	2108      	movs	r1, #8
 800197a:	4812      	ldr	r0, [pc, #72]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800197c:	f004 fe88 	bl	8006690 <HAL_TIM_PWM_Start>
 8001980:	e00c      	b.n	800199c <HAL_TIM_PeriodElapsedCallback+0x70>
			}
		} else if (iBit == 8) {
 8001982:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b08      	cmp	r3, #8
 8001988:	d104      	bne.n	8001994 <HAL_TIM_PeriodElapsedCallback+0x68>
			// STOP BIT
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800198a:	2108      	movs	r1, #8
 800198c:	480d      	ldr	r0, [pc, #52]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800198e:	f004 ff2f 	bl	80067f0 <HAL_TIM_PWM_Stop>
 8001992:	e003      	b.n	800199c <HAL_TIM_PeriodElapsedCallback+0x70>
		} else {
			sending = 0;
 8001994:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
			return;
 800199a:	e00c      	b.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0x8a>
		}

		iBit++;
 800199c:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80019a4:	6013      	str	r3, [r2, #0]
 80019a6:	e006      	b.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0x8a>
	} else if (htim == &htim1) {
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a09      	ldr	r2, [pc, #36]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d102      	bne.n	80019b6 <HAL_TIM_PeriodElapsedCallback+0x8a>
		// accelerometer sampling
		sampleDMA(accel_buf);
 80019b0:	4808      	ldr	r0, [pc, #32]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80019b2:	f000 f90b 	bl	8001bcc <sampleDMA>
	}
}
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200003b8 	.word	0x200003b8
 80019c0:	20000028 	.word	0x20000028
 80019c4:	20000510 	.word	0x20000510
 80019c8:	20000604 	.word	0x20000604
 80019cc:	20000225 	.word	0x20000225
 80019d0:	20000410 	.word	0x20000410
 80019d4:	200005fc 	.word	0x200005fc

080019d8 <HAL_UART_RxCpltCallback>:

//// RECEIVER PART
/**
 * @brief transmit the received char to the UART connected to the PC
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80019d8:	b5b0      	push	{r4, r5, r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af02      	add	r7, sp, #8
 80019de:	6078      	str	r0, [r7, #4]
	if (huart == &huart1) {
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a1d      	ldr	r2, [pc, #116]	; (8001a58 <HAL_UART_RxCpltCallback+0x80>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d133      	bne.n	8001a50 <HAL_UART_RxCpltCallback+0x78>
		// CODE WE WANT TO EXECUTE WHEN WE RECEIVE
		char accStr[16];

		sprintf(accStr, "X:%+.2f Y:%+.2f", accel_rcv.acc_x, accel_rcv.acc_y);
 80019e8:	4b1c      	ldr	r3, [pc, #112]	; (8001a5c <HAL_UART_RxCpltCallback+0x84>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fdb3 	bl	8000558 <__aeabi_f2d>
 80019f2:	4604      	mov	r4, r0
 80019f4:	460d      	mov	r5, r1
 80019f6:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <HAL_UART_RxCpltCallback+0x84>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7fe fdac 	bl	8000558 <__aeabi_f2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	f107 0008 	add.w	r0, r7, #8
 8001a08:	e9cd 2300 	strd	r2, r3, [sp]
 8001a0c:	4622      	mov	r2, r4
 8001a0e:	462b      	mov	r3, r5
 8001a10:	4913      	ldr	r1, [pc, #76]	; (8001a60 <HAL_UART_RxCpltCallback+0x88>)
 8001a12:	f007 fb13 	bl	800903c <siprintf>
		lcd_println(accStr, 0);
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fb1d 	bl	800105c <lcd_println>
		sprintf(accStr, "Z:%+.3f", accel_rcv.acc_z);
 8001a22:	4b0e      	ldr	r3, [pc, #56]	; (8001a5c <HAL_UART_RxCpltCallback+0x84>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd96 	bl	8000558 <__aeabi_f2d>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	f107 0008 	add.w	r0, r7, #8
 8001a34:	490b      	ldr	r1, [pc, #44]	; (8001a64 <HAL_UART_RxCpltCallback+0x8c>)
 8001a36:	f007 fb01 	bl	800903c <siprintf>
		lcd_println(accStr, 1);
 8001a3a:	f107 0308 	add.w	r3, r7, #8
 8001a3e:	2101      	movs	r1, #1
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff fb0b 	bl	800105c <lcd_println>

		/*sprintf(rcvd_str, "rcvd: X: %+.3f\tY: %+.3f\tZ: %+.3f\r\n",
				accel_rcv.acc_x, accel_rcv.acc_y, accel_rcv.acc_z);
		HAL_UART_Transmit_DMA(&huart2, rcvd_str, strlen(rcvd_str));*/
		HAL_UART_Receive_IT(&huart1, &accel_rcv, sizeof(AccelData));
 8001a46:	220c      	movs	r2, #12
 8001a48:	4904      	ldr	r1, [pc, #16]	; (8001a5c <HAL_UART_RxCpltCallback+0x84>)
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <HAL_UART_RxCpltCallback+0x80>)
 8001a4c:	f005 fe1b 	bl	8007686 <HAL_UART_Receive_IT>
	}
}
 8001a50:	bf00      	nop
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bdb0      	pop	{r4, r5, r7, pc}
 8001a58:	20000334 	.word	0x20000334
 8001a5c:	20000400 	.word	0x20000400
 8001a60:	0800b4d8 	.word	0x0800b4d8
 8001a64:	0800b4e8 	.word	0x0800b4e8

08001a68 <init_accelerometer>:
//// ACCELEROMETER
/**
 * @brief initializes the accelerometer
 * @return HAL_OK if the sensor has been configured, HAL_ERROR otherwise
 */
HAL_StatusTypeDef init_accelerometer() {
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b08b      	sub	sp, #44	; 0x2c
 8001a6c:	af00      	add	r7, sp, #0
	// enabling normal mode (1Hz) and enabling X,Y,Z outputs
	HAL_StatusTypeDef ret = writeReg(CTRL_REG1, 0b00010111);
 8001a6e:	2117      	movs	r1, #23
 8001a70:	2020      	movs	r0, #32
 8001a72:	f000 f88d 	bl	8001b90 <writeReg>
 8001a76:	4603      	mov	r3, r0
 8001a78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (ret != HAL_OK) {
 8001a7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d002      	beq.n	8001a8a <init_accelerometer+0x22>
		return ret;
 8001a84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a88:	e014      	b.n	8001ab4 <init_accelerometer+0x4c>
	}

	char s[32] = "Accel init\r\n";
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	; (8001abc <init_accelerometer+0x54>)
 8001a8c:	1d3c      	adds	r4, r7, #4
 8001a8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a90:	c407      	stmia	r4!, {r0, r1, r2}
 8001a92:	7023      	strb	r3, [r4, #0]
 8001a94:	f107 0311 	add.w	r3, r7, #17
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
 8001a9c:	605a      	str	r2, [r3, #4]
 8001a9e:	609a      	str	r2, [r3, #8]
 8001aa0:	60da      	str	r2, [r3, #12]
 8001aa2:	f8c3 200f 	str.w	r2, [r3, #15]
	HAL_UART_Transmit(&huart2, s, 32, 100);
 8001aa6:	1d39      	adds	r1, r7, #4
 8001aa8:	2364      	movs	r3, #100	; 0x64
 8001aaa:	2220      	movs	r2, #32
 8001aac:	4804      	ldr	r0, [pc, #16]	; (8001ac0 <init_accelerometer+0x58>)
 8001aae:	f005 fd58 	bl	8007562 <HAL_UART_Transmit>
	return HAL_OK;
 8001ab2:	2300      	movs	r3, #0
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	372c      	adds	r7, #44	; 0x2c
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd90      	pop	{r4, r7, pc}
 8001abc:	0800b4f0 	.word	0x0800b4f0
 8001ac0:	20000558 	.word	0x20000558

08001ac4 <HAL_I2C_MasterRxCpltCallback>:

/**
 * @brief callback of the I2C receiver DMA, called when all the sample is transferred. Converts and prints in DMA mode the sample received
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4a15      	ldr	r2, [pc, #84]	; (8001b24 <HAL_I2C_MasterRxCpltCallback+0x60>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d123      	bne.n	8001b1c <HAL_I2C_MasterRxCpltCallback+0x58>
		accelData.acc_x = convertToAcc(accel_buf[0]);
 8001ad4:	4b14      	ldr	r3, [pc, #80]	; (8001b28 <HAL_I2C_MasterRxCpltCallback+0x64>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	b25b      	sxtb	r3, r3
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff fbba 	bl	8001254 <convertToAcc>
 8001ae0:	eef0 7a40 	vmov.f32	s15, s0
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <HAL_I2C_MasterRxCpltCallback+0x68>)
 8001ae6:	edc3 7a00 	vstr	s15, [r3]
		accelData.acc_y = convertToAcc(accel_buf[2]);
 8001aea:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <HAL_I2C_MasterRxCpltCallback+0x64>)
 8001aec:	789b      	ldrb	r3, [r3, #2]
 8001aee:	b25b      	sxtb	r3, r3
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fbaf 	bl	8001254 <convertToAcc>
 8001af6:	eef0 7a40 	vmov.f32	s15, s0
 8001afa:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <HAL_I2C_MasterRxCpltCallback+0x68>)
 8001afc:	edc3 7a01 	vstr	s15, [r3, #4]
		accelData.acc_z = convertToAcc(accel_buf[4]);
 8001b00:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <HAL_I2C_MasterRxCpltCallback+0x64>)
 8001b02:	791b      	ldrb	r3, [r3, #4]
 8001b04:	b25b      	sxtb	r3, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff fba4 	bl	8001254 <convertToAcc>
 8001b0c:	eef0 7a40 	vmov.f32	s15, s0
 8001b10:	4b06      	ldr	r3, [pc, #24]	; (8001b2c <HAL_I2C_MasterRxCpltCallback+0x68>)
 8001b12:	edc3 7a02 	vstr	s15, [r3, #8]
		accelDataToBeSent = 1;
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_I2C_MasterRxCpltCallback+0x6c>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	701a      	strb	r2, [r3, #0]
	}
}
 8001b1c:	bf00      	nop
 8001b1e:	3708      	adds	r7, #8
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20000234 	.word	0x20000234
 8001b28:	200005fc 	.word	0x200005fc
 8001b2c:	20000288 	.word	0x20000288
 8001b30:	20000226 	.word	0x20000226

08001b34 <readRegDMA>:
 * @param regAddress the address on which we want to read
 * @param data the pointer to the array of bytes into we will store the read data
 * @param nData the number of bytes to read
 * @return HAL_OK if sensor acknowledged, HAL_ERROR otherwise
 */
HAL_StatusTypeDef readRegDMA(Reg regAddress, uint8_t *buf, int nData) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af02      	add	r7, sp, #8
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
 8001b40:	73fb      	strb	r3, [r7, #15]
	// setting the autoincrement bit in order to read nData DIFFERENT registers
	// (and not the same register nData times).
	if (nData > 1) {
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	dd04      	ble.n	8001b52 <readRegDMA+0x1e>
		regAddress |= AUTOINCREMENT;
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
 8001b4a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	73fb      	strb	r3, [r7, #15]
	}

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1, accel_addr,
 8001b52:	f107 020f 	add.w	r2, r7, #15
 8001b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b5a:	9300      	str	r3, [sp, #0]
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	2150      	movs	r1, #80	; 0x50
 8001b60:	480a      	ldr	r0, [pc, #40]	; (8001b8c <readRegDMA+0x58>)
 8001b62:	f001 fd73 	bl	800364c <HAL_I2C_Master_Transmit>
 8001b66:	4603      	mov	r3, r0
 8001b68:	75fb      	strb	r3, [r7, #23]
			&regAddress, 1, 1000);
	if (ret == HAL_OK) {
 8001b6a:	7dfb      	ldrb	r3, [r7, #23]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d107      	bne.n	8001b80 <readRegDMA+0x4c>
		return HAL_I2C_Master_Receive_DMA(&hi2c1, accel_addr + 1, buf, 5);
 8001b70:	2305      	movs	r3, #5
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	2151      	movs	r1, #81	; 0x51
 8001b76:	4805      	ldr	r0, [pc, #20]	; (8001b8c <readRegDMA+0x58>)
 8001b78:	f001 fe66 	bl	8003848 <HAL_I2C_Master_Receive_DMA>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	e000      	b.n	8001b82 <readRegDMA+0x4e>
	} else {
		//char error_str[16] = "can't read address\r\n";
		//HAL_UART_Transmit(&huart2, error_str, strlen(error_str), 100);  // DEBUG
		return ret;
 8001b80:	7dfb      	ldrb	r3, [r7, #23]
	}
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3718      	adds	r7, #24
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000234 	.word	0x20000234

08001b90 <writeReg>:
 * @brief writes into the register the value passed
 * @param regAddress register to be written
 * @param value the value to write into the register
 * @return the same return of the HAL_I2C_Transmit
 */
HAL_StatusTypeDef writeReg(Reg regAddress, int8_t value) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af02      	add	r7, sp, #8
 8001b96:	4603      	mov	r3, r0
 8001b98:	460a      	mov	r2, r1
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71bb      	strb	r3, [r7, #6]
	uint8_t datar[2] = { regAddress, value };
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	733b      	strb	r3, [r7, #12]
 8001ba4:	79bb      	ldrb	r3, [r7, #6]
 8001ba6:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(&hi2c1, accel_addr, datar, 2, 1000);
 8001ba8:	f107 020c 	add.w	r2, r7, #12
 8001bac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	2150      	movs	r1, #80	; 0x50
 8001bb6:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <writeReg+0x38>)
 8001bb8:	f001 fd48 	bl	800364c <HAL_I2C_Master_Transmit>
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000234 	.word	0x20000234

08001bcc <sampleDMA>:
 * @brief samples the accelerometer in DMA mode.
 * In this case it's only a wrapper to the readRegDMA but it's kept anyway in order to keep the same structure and have a easily understandable code
 * @param accelData the structure to update
 * @return HAL_OK if new data has been sampled, HAL_ERROR otherwise
 */
HAL_StatusTypeDef sampleDMA(uint8_t *buf) {
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	// sampling values from X to Z register included
	return readRegDMA(OUT_X, buf, 5);
 8001bd4:	2205      	movs	r2, #5
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	2029      	movs	r0, #41	; 0x29
 8001bda:	f7ff ffab 	bl	8001b34 <readRegDMA>
 8001bde:	4603      	mov	r3, r0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <sendSampleDMA>:

/**
 * @brief prints over the serial communication the sample passed in DMA mode
 * @param accelData the structure to print
 */
void sendSampleDMA(AccelData accelData) {
 8001be8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001bec:	b08a      	sub	sp, #40	; 0x28
 8001bee:	af04      	add	r7, sp, #16
 8001bf0:	eef0 6a40 	vmov.f32	s13, s0
 8001bf4:	eeb0 7a60 	vmov.f32	s14, s1
 8001bf8:	eef0 7a41 	vmov.f32	s15, s2
 8001bfc:	edc7 6a01 	vstr	s13, [r7, #4]
 8001c00:	ed87 7a02 	vstr	s14, [r7, #8]
 8001c04:	edc7 7a03 	vstr	s15, [r7, #12]
	sprintf(sample_str, "X: %+.3f\tY: %+.3f\tZ: %+.3f\r\n", accelData.acc_x,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe fca4 	bl	8000558 <__aeabi_f2d>
 8001c10:	4680      	mov	r8, r0
 8001c12:	4689      	mov	r9, r1
			accelData.acc_y, accelData.acc_z);
 8001c14:	68bb      	ldr	r3, [r7, #8]
	sprintf(sample_str, "X: %+.3f\tY: %+.3f\tZ: %+.3f\r\n", accelData.acc_x,
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7fe fc9e 	bl	8000558 <__aeabi_f2d>
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	460d      	mov	r5, r1
			accelData.acc_y, accelData.acc_z);
 8001c20:	68fb      	ldr	r3, [r7, #12]
	sprintf(sample_str, "X: %+.3f\tY: %+.3f\tZ: %+.3f\r\n", accelData.acc_x,
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7fe fc98 	bl	8000558 <__aeabi_f2d>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c30:	e9cd 4500 	strd	r4, r5, [sp]
 8001c34:	4642      	mov	r2, r8
 8001c36:	464b      	mov	r3, r9
 8001c38:	4912      	ldr	r1, [pc, #72]	; (8001c84 <sendSampleDMA+0x9c>)
 8001c3a:	4813      	ldr	r0, [pc, #76]	; (8001c88 <sendSampleDMA+0xa0>)
 8001c3c:	f007 f9fe 	bl	800903c <siprintf>
	HAL_UART_Transmit_DMA(&huart2, sample_str, strlen(sample_str));
 8001c40:	4811      	ldr	r0, [pc, #68]	; (8001c88 <sendSampleDMA+0xa0>)
 8001c42:	f7fe facd 	bl	80001e0 <strlen>
 8001c46:	4603      	mov	r3, r0
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	490e      	ldr	r1, [pc, #56]	; (8001c88 <sendSampleDMA+0xa0>)
 8001c4e:	480f      	ldr	r0, [pc, #60]	; (8001c8c <sendSampleDMA+0xa4>)
 8001c50:	f005 fd4a 	bl	80076e8 <HAL_UART_Transmit_DMA>

	// send it over IR communication
	uint8_t *x = (uint8_t *) &accelData;
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < sizeof(AccelData); i++) {
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	e009      	b.n	8001c72 <sendSampleDMA+0x8a>
		sendByte(x[i]);
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	4413      	add	r3, r2
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff fad4 	bl	8001214 <sendByte>
	for (int i = 0; i < sizeof(AccelData); i++) {
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	2b0b      	cmp	r3, #11
 8001c76:	d9f2      	bls.n	8001c5e <sendSampleDMA+0x76>
	}
}
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	3718      	adds	r7, #24
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c84:	0800b510 	.word	0x0800b510
 8001c88:	20000294 	.word	0x20000294
 8001c8c:	20000558 	.word	0x20000558

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001c98:	e7fe      	b.n	8001c98 <Error_Handler+0x8>
	...

08001c9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001caa:	4a0f      	ldr	r2, [pc, #60]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001cac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8001cb2:	4b0d      	ldr	r3, [pc, #52]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	603b      	str	r3, [r7, #0]
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	4a08      	ldr	r2, [pc, #32]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <HAL_MspInit+0x4c>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd6:	603b      	str	r3, [r7, #0]
 8001cd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8001cda:	2006      	movs	r0, #6
 8001cdc:	f000 fd76 	bl	80027cc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800

08001cec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	; 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a34      	ldr	r2, [pc, #208]	; (8001ddc <HAL_I2C_MspInit+0xf0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d162      	bne.n	8001dd4 <HAL_I2C_MspInit+0xe8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b33      	ldr	r3, [pc, #204]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a32      	ldr	r2, [pc, #200]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b30      	ldr	r3, [pc, #192]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d2a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d30:	2312      	movs	r3, #18
 8001d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d40:	f107 0314 	add.w	r3, r7, #20
 8001d44:	4619      	mov	r1, r3
 8001d46:	4827      	ldr	r0, [pc, #156]	; (8001de4 <HAL_I2C_MspInit+0xf8>)
 8001d48:	f001 f99e 	bl	8003088 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d54:	4a22      	ldr	r2, [pc, #136]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d56:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d5a:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5c:	4b20      	ldr	r3, [pc, #128]	; (8001de0 <HAL_I2C_MspInit+0xf4>)
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001d68:	4b1f      	ldr	r3, [pc, #124]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d6a:	4a20      	ldr	r2, [pc, #128]	; (8001dec <HAL_I2C_MspInit+0x100>)
 8001d6c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001d6e:	4b1e      	ldr	r3, [pc, #120]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d74:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d82:	4b19      	ldr	r3, [pc, #100]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d88:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d8a:	4b17      	ldr	r3, [pc, #92]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d90:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001d96:	4b14      	ldr	r3, [pc, #80]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d9c:	4b12      	ldr	r3, [pc, #72]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001da2:	4b11      	ldr	r3, [pc, #68]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001da8:	480f      	ldr	r0, [pc, #60]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001daa:	f000 fd51 	bl	8002850 <HAL_DMA_Init>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001db4:	f7ff ff6c 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a0b      	ldr	r2, [pc, #44]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001dbc:	639a      	str	r2, [r3, #56]	; 0x38
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_I2C_MspInit+0xfc>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	201f      	movs	r0, #31
 8001dca:	f000 fd0a 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001dce:	201f      	movs	r0, #31
 8001dd0:	f000 fd23 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001dd4:	bf00      	nop
 8001dd6:	3728      	adds	r7, #40	; 0x28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40005400 	.word	0x40005400
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020400 	.word	0x40020400
 8001de8:	20000458 	.word	0x20000458
 8001dec:	40026010 	.word	0x40026010

08001df0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b08a      	sub	sp, #40	; 0x28
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df8:	f107 0314 	add.w	r3, r7, #20
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
 8001e02:	609a      	str	r2, [r3, #8]
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a34      	ldr	r2, [pc, #208]	; (8001ee0 <HAL_SPI_MspInit+0xf0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d161      	bne.n	8001ed6 <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e12:	2300      	movs	r3, #0
 8001e14:	613b      	str	r3, [r7, #16]
 8001e16:	4b33      	ldr	r3, [pc, #204]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e1a:	4a32      	ldr	r2, [pc, #200]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e20:	6453      	str	r3, [r2, #68]	; 0x44
 8001e22:	4b30      	ldr	r3, [pc, #192]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e2a:	613b      	str	r3, [r7, #16]
 8001e2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	60fb      	str	r3, [r7, #12]
 8001e32:	4b2c      	ldr	r3, [pc, #176]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e36:	4a2b      	ldr	r2, [pc, #172]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <HAL_SPI_MspInit+0xf4>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e4a:	23e0      	movs	r3, #224	; 0xe0
 8001e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e56:	2303      	movs	r3, #3
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e5a:	2305      	movs	r3, #5
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4820      	ldr	r0, [pc, #128]	; (8001ee8 <HAL_SPI_MspInit+0xf8>)
 8001e66:	f001 f90f 	bl	8003088 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001e6a:	4b20      	ldr	r3, [pc, #128]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e6c:	4a20      	ldr	r2, [pc, #128]	; (8001ef0 <HAL_SPI_MspInit+0x100>)
 8001e6e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001e70:	4b1e      	ldr	r3, [pc, #120]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e72:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001e76:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e78:	4b1c      	ldr	r3, [pc, #112]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e7a:	2240      	movs	r2, #64	; 0x40
 8001e7c:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e84:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e8a:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e8c:	4b17      	ldr	r3, [pc, #92]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e92:	4b16      	ldr	r3, [pc, #88]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001e98:	4b14      	ldr	r3, [pc, #80]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e9e:	4b13      	ldr	r3, [pc, #76]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ea4:	4b11      	ldr	r3, [pc, #68]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001eaa:	4810      	ldr	r0, [pc, #64]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001eac:	f000 fcd0 	bl	8002850 <HAL_DMA_Init>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001eb6:	f7ff feeb 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a0b      	ldr	r2, [pc, #44]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001ebe:	649a      	str	r2, [r3, #72]	; 0x48
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	; (8001eec <HAL_SPI_MspInit+0xfc>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2100      	movs	r1, #0
 8001eca:	2023      	movs	r0, #35	; 0x23
 8001ecc:	f000 fc89 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001ed0:	2023      	movs	r0, #35	; 0x23
 8001ed2:	f000 fca2 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001ed6:	bf00      	nop
 8001ed8:	3728      	adds	r7, #40	; 0x28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40013000 	.word	0x40013000
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	40020000 	.word	0x40020000
 8001eec:	2000059c 	.word	0x2000059c
 8001ef0:	40026458 	.word	0x40026458

08001ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a32      	ldr	r2, [pc, #200]	; (8001fcc <HAL_TIM_Base_MspInit+0xd8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d126      	bne.n	8001f54 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	4b31      	ldr	r3, [pc, #196]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	4a30      	ldr	r2, [pc, #192]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
 8001f16:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
 8001f20:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001f22:	2200      	movs	r2, #0
 8001f24:	2100      	movs	r1, #0
 8001f26:	2018      	movs	r0, #24
 8001f28:	f000 fc5b 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001f2c:	2018      	movs	r0, #24
 8001f2e:	f000 fc74 	bl	800281a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2100      	movs	r1, #0
 8001f36:	2019      	movs	r0, #25
 8001f38:	f000 fc53 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001f3c:	2019      	movs	r0, #25
 8001f3e:	f000 fc6c 	bl	800281a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2100      	movs	r1, #0
 8001f46:	201a      	movs	r0, #26
 8001f48:	f000 fc4b 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001f4c:	201a      	movs	r0, #26
 8001f4e:	f000 fc64 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001f52:	e036      	b.n	8001fc2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM2)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f5c:	d116      	bne.n	8001f8c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f66:	4a1a      	ldr	r2, [pc, #104]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6e:	4b18      	ldr	r3, [pc, #96]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	201c      	movs	r0, #28
 8001f80:	f000 fc2f 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f84:	201c      	movs	r0, #28
 8001f86:	f000 fc48 	bl	800281a <HAL_NVIC_EnableIRQ>
}
 8001f8a:	e01a      	b.n	8001fc2 <HAL_TIM_Base_MspInit+0xce>
  else if(htim_base->Instance==TIM11)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a10      	ldr	r2, [pc, #64]	; (8001fd4 <HAL_TIM_Base_MspInit+0xe0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d115      	bne.n	8001fc2 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9e:	4a0c      	ldr	r2, [pc, #48]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	; (8001fd0 <HAL_TIM_Base_MspInit+0xdc>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001faa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	201a      	movs	r0, #26
 8001fb8:	f000 fc13 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001fbc:	201a      	movs	r0, #26
 8001fbe:	f000 fc2c 	bl	800281a <HAL_NVIC_EnableIRQ>
}
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40010000 	.word	0x40010000
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40014800 	.word	0x40014800

08001fd8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	605a      	str	r2, [r3, #4]
 8001fea:	609a      	str	r2, [r3, #8]
 8001fec:	60da      	str	r2, [r3, #12]
 8001fee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ff8:	d11e      	bne.n	8002038 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b10      	ldr	r3, [pc, #64]	; (8002040 <HAL_TIM_MspPostInit+0x68>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <HAL_TIM_MspPostInit+0x68>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <HAL_TIM_MspPostInit+0x68>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002016:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800201a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002028:	2301      	movs	r3, #1
 800202a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800202c:	f107 030c 	add.w	r3, r7, #12
 8002030:	4619      	mov	r1, r3
 8002032:	4804      	ldr	r0, [pc, #16]	; (8002044 <HAL_TIM_MspPostInit+0x6c>)
 8002034:	f001 f828 	bl	8003088 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002038:	bf00      	nop
 800203a:	3720      	adds	r7, #32
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	40023800 	.word	0x40023800
 8002044:	40020400 	.word	0x40020400

08002048 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b08c      	sub	sp, #48	; 0x30
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	2200      	movs	r2, #0
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	609a      	str	r2, [r3, #8]
 800205c:	60da      	str	r2, [r3, #12]
 800205e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a51      	ldr	r2, [pc, #324]	; (80021ac <HAL_UART_MspInit+0x164>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d135      	bne.n	80020d6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	61bb      	str	r3, [r7, #24]
 800206e:	4b50      	ldr	r3, [pc, #320]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002072:	4a4f      	ldr	r2, [pc, #316]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002074:	f043 0310 	orr.w	r3, r3, #16
 8002078:	6453      	str	r3, [r2, #68]	; 0x44
 800207a:	4b4d      	ldr	r3, [pc, #308]	; (80021b0 <HAL_UART_MspInit+0x168>)
 800207c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	61bb      	str	r3, [r7, #24]
 8002084:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
 800208a:	4b49      	ldr	r3, [pc, #292]	; (80021b0 <HAL_UART_MspInit+0x168>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	4a48      	ldr	r2, [pc, #288]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	6313      	str	r3, [r2, #48]	; 0x30
 8002096:	4b46      	ldr	r3, [pc, #280]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	617b      	str	r3, [r7, #20]
 80020a0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020a2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020b0:	2303      	movs	r3, #3
 80020b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020b4:	2307      	movs	r3, #7
 80020b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b8:	f107 031c 	add.w	r3, r7, #28
 80020bc:	4619      	mov	r1, r3
 80020be:	483d      	ldr	r0, [pc, #244]	; (80021b4 <HAL_UART_MspInit+0x16c>)
 80020c0:	f000 ffe2 	bl	8003088 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80020c4:	2200      	movs	r2, #0
 80020c6:	2101      	movs	r1, #1
 80020c8:	2025      	movs	r0, #37	; 0x25
 80020ca:	f000 fb8a 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020ce:	2025      	movs	r0, #37	; 0x25
 80020d0:	f000 fba3 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020d4:	e066      	b.n	80021a4 <HAL_UART_MspInit+0x15c>
  else if(huart->Instance==USART2)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a37      	ldr	r2, [pc, #220]	; (80021b8 <HAL_UART_MspInit+0x170>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d161      	bne.n	80021a4 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80020e0:	2300      	movs	r3, #0
 80020e2:	613b      	str	r3, [r7, #16]
 80020e4:	4b32      	ldr	r3, [pc, #200]	; (80021b0 <HAL_UART_MspInit+0x168>)
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	4a31      	ldr	r2, [pc, #196]	; (80021b0 <HAL_UART_MspInit+0x168>)
 80020ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ee:	6413      	str	r3, [r2, #64]	; 0x40
 80020f0:	4b2f      	ldr	r3, [pc, #188]	; (80021b0 <HAL_UART_MspInit+0x168>)
 80020f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f8:	613b      	str	r3, [r7, #16]
 80020fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
 8002100:	4b2b      	ldr	r3, [pc, #172]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	4a2a      	ldr	r2, [pc, #168]	; (80021b0 <HAL_UART_MspInit+0x168>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6313      	str	r3, [r2, #48]	; 0x30
 800210c:	4b28      	ldr	r3, [pc, #160]	; (80021b0 <HAL_UART_MspInit+0x168>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	f003 0301 	and.w	r3, r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002118:	230c      	movs	r3, #12
 800211a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211c:	2302      	movs	r3, #2
 800211e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002120:	2300      	movs	r3, #0
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002124:	2300      	movs	r3, #0
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002128:	2307      	movs	r3, #7
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212c:	f107 031c 	add.w	r3, r7, #28
 8002130:	4619      	mov	r1, r3
 8002132:	4820      	ldr	r0, [pc, #128]	; (80021b4 <HAL_UART_MspInit+0x16c>)
 8002134:	f000 ffa8 	bl	8003088 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002138:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HAL_UART_MspInit+0x174>)
 800213a:	4a21      	ldr	r2, [pc, #132]	; (80021c0 <HAL_UART_MspInit+0x178>)
 800213c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800213e:	4b1f      	ldr	r3, [pc, #124]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002140:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002144:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002146:	4b1d      	ldr	r3, [pc, #116]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002148:	2240      	movs	r2, #64	; 0x40
 800214a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800214c:	4b1b      	ldr	r3, [pc, #108]	; (80021bc <HAL_UART_MspInit+0x174>)
 800214e:	2200      	movs	r2, #0
 8002150:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002152:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002154:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002158:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800215a:	4b18      	ldr	r3, [pc, #96]	; (80021bc <HAL_UART_MspInit+0x174>)
 800215c:	2200      	movs	r2, #0
 800215e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002160:	4b16      	ldr	r3, [pc, #88]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002162:	2200      	movs	r2, #0
 8002164:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002166:	4b15      	ldr	r3, [pc, #84]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002168:	2200      	movs	r2, #0
 800216a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800216c:	4b13      	ldr	r3, [pc, #76]	; (80021bc <HAL_UART_MspInit+0x174>)
 800216e:	2200      	movs	r2, #0
 8002170:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002172:	4b12      	ldr	r3, [pc, #72]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002174:	2200      	movs	r2, #0
 8002176:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002178:	4810      	ldr	r0, [pc, #64]	; (80021bc <HAL_UART_MspInit+0x174>)
 800217a:	f000 fb69 	bl	8002850 <HAL_DMA_Init>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_UART_MspInit+0x140>
      Error_Handler();
 8002184:	f7ff fd84 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <HAL_UART_MspInit+0x174>)
 800218c:	635a      	str	r2, [r3, #52]	; 0x34
 800218e:	4a0b      	ldr	r2, [pc, #44]	; (80021bc <HAL_UART_MspInit+0x174>)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002194:	2200      	movs	r2, #0
 8002196:	2100      	movs	r1, #0
 8002198:	2026      	movs	r0, #38	; 0x26
 800219a:	f000 fb22 	bl	80027e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800219e:	2026      	movs	r0, #38	; 0x26
 80021a0:	f000 fb3b 	bl	800281a <HAL_NVIC_EnableIRQ>
}
 80021a4:	bf00      	nop
 80021a6:	3730      	adds	r7, #48	; 0x30
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40011000 	.word	0x40011000
 80021b0:	40023800 	.word	0x40023800
 80021b4:	40020000 	.word	0x40020000
 80021b8:	40004400 	.word	0x40004400
 80021bc:	200002d4 	.word	0x200002d4
 80021c0:	400260a0 	.word	0x400260a0

080021c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021c8:	e7fe      	b.n	80021c8 <NMI_Handler+0x4>

080021ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ca:	b480      	push	{r7}
 80021cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021ce:	e7fe      	b.n	80021ce <HardFault_Handler+0x4>

080021d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d4:	e7fe      	b.n	80021d4 <MemManage_Handler+0x4>

080021d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d6:	b480      	push	{r7}
 80021d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021da:	e7fe      	b.n	80021da <BusFault_Handler+0x4>

080021dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e0:	e7fe      	b.n	80021e0 <UsageFault_Handler+0x4>

080021e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021e2:	b480      	push	{r7}
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021f4:	bf00      	nop
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021fe:	b480      	push	{r7}
 8002200:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002202:	bf00      	nop
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002210:	f000 f9c8 	bl	80025a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002214:	bf00      	nop
 8002216:	bd80      	pop	{r7, pc}

08002218 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800221c:	4802      	ldr	r0, [pc, #8]	; (8002228 <DMA1_Stream0_IRQHandler+0x10>)
 800221e:	f000 fcaf 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000458 	.word	0x20000458

0800222c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002230:	4802      	ldr	r0, [pc, #8]	; (800223c <DMA1_Stream6_IRQHandler+0x10>)
 8002232:	f000 fca5 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	200002d4 	.word	0x200002d4

08002240 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002244:	4802      	ldr	r0, [pc, #8]	; (8002250 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002246:	f004 fb37 	bl	80068b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000410 	.word	0x20000410

08002254 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002258:	4802      	ldr	r0, [pc, #8]	; (8002264 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800225a:	f004 fb2d 	bl	80068b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000410 	.word	0x20000410

08002268 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800226c:	4803      	ldr	r0, [pc, #12]	; (800227c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800226e:	f004 fb23 	bl	80068b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8002272:	4803      	ldr	r0, [pc, #12]	; (8002280 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8002274:	f004 fb20 	bl	80068b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002278:	bf00      	nop
 800227a:	bd80      	pop	{r7, pc}
 800227c:	20000410 	.word	0x20000410
 8002280:	200003b8 	.word	0x200003b8

08002284 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002288:	4802      	ldr	r0, [pc, #8]	; (8002294 <TIM2_IRQHandler+0x10>)
 800228a:	f004 fb15 	bl	80068b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	20000510 	.word	0x20000510

08002298 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800229c:	4802      	ldr	r0, [pc, #8]	; (80022a8 <I2C1_EV_IRQHandler+0x10>)
 800229e:	f001 fc03 	bl	8003aa8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000234 	.word	0x20000234

080022ac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80022b0:	4802      	ldr	r0, [pc, #8]	; (80022bc <SPI1_IRQHandler+0x10>)
 80022b2:	f003 ffc3 	bl	800623c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	200004b8 	.word	0x200004b8

080022c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022c4:	4802      	ldr	r0, [pc, #8]	; (80022d0 <USART1_IRQHandler+0x10>)
 80022c6:	f005 fa8d 	bl	80077e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000334 	.word	0x20000334

080022d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <USART2_IRQHandler+0x10>)
 80022da:	f005 fa83 	bl	80077e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000558 	.word	0x20000558

080022e8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <DMA2_Stream3_IRQHandler+0x10>)
 80022ee:	f000 fc47 	bl	8002b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	2000059c 	.word	0x2000059c

080022fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
	return 1;
 8002300:	2301      	movs	r3, #1
}
 8002302:	4618      	mov	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_kill>:

int _kill(int pid, int sig)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002316:	f006 f9f5 	bl	8008704 <__errno>
 800231a:	4603      	mov	r3, r0
 800231c:	2216      	movs	r2, #22
 800231e:	601a      	str	r2, [r3, #0]
	return -1;
 8002320:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <_exit>:

void _exit (int status)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002334:	f04f 31ff 	mov.w	r1, #4294967295
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ffe7 	bl	800230c <_kill>
	while (1) {}		/* Make sure we hang here */
 800233e:	e7fe      	b.n	800233e <_exit+0x12>

08002340 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
 8002350:	e00a      	b.n	8002368 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002352:	f3af 8000 	nop.w
 8002356:	4601      	mov	r1, r0
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	60ba      	str	r2, [r7, #8]
 800235e:	b2ca      	uxtb	r2, r1
 8002360:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	3301      	adds	r3, #1
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697a      	ldr	r2, [r7, #20]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	429a      	cmp	r2, r3
 800236e:	dbf0      	blt.n	8002352 <_read+0x12>
	}

return len;
 8002370:	687b      	ldr	r3, [r7, #4]
}
 8002372:	4618      	mov	r0, r3
 8002374:	3718      	adds	r7, #24
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b086      	sub	sp, #24
 800237e:	af00      	add	r7, sp, #0
 8002380:	60f8      	str	r0, [r7, #12]
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002386:	2300      	movs	r3, #0
 8002388:	617b      	str	r3, [r7, #20]
 800238a:	e009      	b.n	80023a0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	1c5a      	adds	r2, r3, #1
 8002390:	60ba      	str	r2, [r7, #8]
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	3301      	adds	r3, #1
 800239e:	617b      	str	r3, [r7, #20]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	dbf1      	blt.n	800238c <_write+0x12>
	}
	return len;
 80023a8:	687b      	ldr	r3, [r7, #4]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <_close>:

int _close(int file)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
	return -1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023da:	605a      	str	r2, [r3, #4]
	return 0;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <_isatty>:

int _isatty(int file)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
	return 1;
 80023f2:	2301      	movs	r3, #1
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
	return 0;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3714      	adds	r7, #20
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002424:	4a14      	ldr	r2, [pc, #80]	; (8002478 <_sbrk+0x5c>)
 8002426:	4b15      	ldr	r3, [pc, #84]	; (800247c <_sbrk+0x60>)
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002430:	4b13      	ldr	r3, [pc, #76]	; (8002480 <_sbrk+0x64>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d102      	bne.n	800243e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002438:	4b11      	ldr	r3, [pc, #68]	; (8002480 <_sbrk+0x64>)
 800243a:	4a12      	ldr	r2, [pc, #72]	; (8002484 <_sbrk+0x68>)
 800243c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800243e:	4b10      	ldr	r3, [pc, #64]	; (8002480 <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	429a      	cmp	r2, r3
 800244a:	d207      	bcs.n	800245c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800244c:	f006 f95a 	bl	8008704 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	220c      	movs	r2, #12
 8002454:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
 800245a:	e009      	b.n	8002470 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <_sbrk+0x64>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002462:	4b07      	ldr	r3, [pc, #28]	; (8002480 <_sbrk+0x64>)
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4413      	add	r3, r2
 800246a:	4a05      	ldr	r2, [pc, #20]	; (8002480 <_sbrk+0x64>)
 800246c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800246e:	68fb      	ldr	r3, [r7, #12]
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20018000 	.word	0x20018000
 800247c:	00000400 	.word	0x00000400
 8002480:	20000228 	.word	0x20000228
 8002484:	20000620 	.word	0x20000620

08002488 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <SystemInit+0x20>)
 800248e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002492:	4a05      	ldr	r2, [pc, #20]	; (80024a8 <SystemInit+0x20>)
 8002494:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002498:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80024ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024b0:	480d      	ldr	r0, [pc, #52]	; (80024e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024b2:	490e      	ldr	r1, [pc, #56]	; (80024ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024b4:	4a0e      	ldr	r2, [pc, #56]	; (80024f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b8:	e002      	b.n	80024c0 <LoopCopyDataInit>

080024ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024be:	3304      	adds	r3, #4

080024c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024c4:	d3f9      	bcc.n	80024ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024c6:	4a0b      	ldr	r2, [pc, #44]	; (80024f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024c8:	4c0b      	ldr	r4, [pc, #44]	; (80024f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024cc:	e001      	b.n	80024d2 <LoopFillZerobss>

080024ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024d0:	3204      	adds	r2, #4

080024d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024d4:	d3fb      	bcc.n	80024ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024d6:	f7ff ffd7 	bl	8002488 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024da:	f006 f919 	bl	8008710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024de:	f7fe fed7 	bl	8001290 <main>
  bx  lr    
 80024e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80024e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024ec:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 80024f0:	0800b944 	.word	0x0800b944
  ldr r2, =_sbss
 80024f4:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80024f8:	2000061c 	.word	0x2000061c

080024fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024fc:	e7fe      	b.n	80024fc <ADC_IRQHandler>
	...

08002500 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002504:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_Init+0x40>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a0d      	ldr	r2, [pc, #52]	; (8002540 <HAL_Init+0x40>)
 800250a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800250e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002510:	4b0b      	ldr	r3, [pc, #44]	; (8002540 <HAL_Init+0x40>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <HAL_Init+0x40>)
 8002516:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800251a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800251c:	4b08      	ldr	r3, [pc, #32]	; (8002540 <HAL_Init+0x40>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a07      	ldr	r2, [pc, #28]	; (8002540 <HAL_Init+0x40>)
 8002522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002526:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002528:	2003      	movs	r0, #3
 800252a:	f000 f94f 	bl	80027cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800252e:	2000      	movs	r0, #0
 8002530:	f000 f808 	bl	8002544 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002534:	f7ff fbb2 	bl	8001c9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40023c00 	.word	0x40023c00

08002544 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800254c:	4b12      	ldr	r3, [pc, #72]	; (8002598 <HAL_InitTick+0x54>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_InitTick+0x58>)
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800255a:	fbb3 f3f1 	udiv	r3, r3, r1
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	4618      	mov	r0, r3
 8002564:	f000 f967 	bl	8002836 <HAL_SYSTICK_Config>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e00e      	b.n	8002590 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b0f      	cmp	r3, #15
 8002576:	d80a      	bhi.n	800258e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002578:	2200      	movs	r2, #0
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	f04f 30ff 	mov.w	r0, #4294967295
 8002580:	f000 f92f 	bl	80027e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002584:	4a06      	ldr	r2, [pc, #24]	; (80025a0 <HAL_InitTick+0x5c>)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	e000      	b.n	8002590 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
}
 8002590:	4618      	mov	r0, r3
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	2000002c 	.word	0x2000002c
 800259c:	20000034 	.word	0x20000034
 80025a0:	20000030 	.word	0x20000030

080025a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a8:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_IncTick+0x20>)
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	461a      	mov	r2, r3
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_IncTick+0x24>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4413      	add	r3, r2
 80025b4:	4a04      	ldr	r2, [pc, #16]	; (80025c8 <HAL_IncTick+0x24>)
 80025b6:	6013      	str	r3, [r2, #0]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000034 	.word	0x20000034
 80025c8:	20000608 	.word	0x20000608

080025cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return uwTick;
 80025d0:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <HAL_GetTick+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000608 	.word	0x20000608

080025e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025ec:	f7ff ffee 	bl	80025cc <HAL_GetTick>
 80025f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025fc:	d005      	beq.n	800260a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025fe:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <HAL_Delay+0x44>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4413      	add	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800260a:	bf00      	nop
 800260c:	f7ff ffde 	bl	80025cc <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	429a      	cmp	r2, r3
 800261a:	d8f7      	bhi.n	800260c <HAL_Delay+0x28>
  {
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000034 	.word	0x20000034

0800262c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800263c:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 800263e:	68db      	ldr	r3, [r3, #12]
 8002640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002648:	4013      	ands	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800265c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265e:	4a04      	ldr	r2, [pc, #16]	; (8002670 <__NVIC_SetPriorityGrouping+0x44>)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <__NVIC_GetPriorityGrouping+0x18>)
 800267a:	68db      	ldr	r3, [r3, #12]
 800267c:	0a1b      	lsrs	r3, r3, #8
 800267e:	f003 0307 	and.w	r3, r3, #7
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	db0b      	blt.n	80026ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a2:	79fb      	ldrb	r3, [r7, #7]
 80026a4:	f003 021f 	and.w	r2, r3, #31
 80026a8:	4907      	ldr	r1, [pc, #28]	; (80026c8 <__NVIC_EnableIRQ+0x38>)
 80026aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2001      	movs	r0, #1
 80026b2:	fa00 f202 	lsl.w	r2, r0, r2
 80026b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	e000e100 	.word	0xe000e100

080026cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	6039      	str	r1, [r7, #0]
 80026d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	db0a      	blt.n	80026f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	490c      	ldr	r1, [pc, #48]	; (8002718 <__NVIC_SetPriority+0x4c>)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	0112      	lsls	r2, r2, #4
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	440b      	add	r3, r1
 80026f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f4:	e00a      	b.n	800270c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b2da      	uxtb	r2, r3
 80026fa:	4908      	ldr	r1, [pc, #32]	; (800271c <__NVIC_SetPriority+0x50>)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	3b04      	subs	r3, #4
 8002704:	0112      	lsls	r2, r2, #4
 8002706:	b2d2      	uxtb	r2, r2
 8002708:	440b      	add	r3, r1
 800270a:	761a      	strb	r2, [r3, #24]
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	e000e100 	.word	0xe000e100
 800271c:	e000ed00 	.word	0xe000ed00

08002720 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002720:	b480      	push	{r7}
 8002722:	b089      	sub	sp, #36	; 0x24
 8002724:	af00      	add	r7, sp, #0
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f003 0307 	and.w	r3, r3, #7
 8002732:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f1c3 0307 	rsb	r3, r3, #7
 800273a:	2b04      	cmp	r3, #4
 800273c:	bf28      	it	cs
 800273e:	2304      	movcs	r3, #4
 8002740:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	3304      	adds	r3, #4
 8002746:	2b06      	cmp	r3, #6
 8002748:	d902      	bls.n	8002750 <NVIC_EncodePriority+0x30>
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	3b03      	subs	r3, #3
 800274e:	e000      	b.n	8002752 <NVIC_EncodePriority+0x32>
 8002750:	2300      	movs	r3, #0
 8002752:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002754:	f04f 32ff 	mov.w	r2, #4294967295
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43da      	mvns	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	401a      	ands	r2, r3
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002768:	f04f 31ff 	mov.w	r1, #4294967295
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	fa01 f303 	lsl.w	r3, r1, r3
 8002772:	43d9      	mvns	r1, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002778:	4313      	orrs	r3, r2
         );
}
 800277a:	4618      	mov	r0, r3
 800277c:	3724      	adds	r7, #36	; 0x24
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3b01      	subs	r3, #1
 8002794:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002798:	d301      	bcc.n	800279e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800279a:	2301      	movs	r3, #1
 800279c:	e00f      	b.n	80027be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800279e:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <SysTick_Config+0x40>)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3b01      	subs	r3, #1
 80027a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027a6:	210f      	movs	r1, #15
 80027a8:	f04f 30ff 	mov.w	r0, #4294967295
 80027ac:	f7ff ff8e 	bl	80026cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b0:	4b05      	ldr	r3, [pc, #20]	; (80027c8 <SysTick_Config+0x40>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027b6:	4b04      	ldr	r3, [pc, #16]	; (80027c8 <SysTick_Config+0x40>)
 80027b8:	2207      	movs	r2, #7
 80027ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	e000e010 	.word	0xe000e010

080027cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff ff29 	bl	800262c <__NVIC_SetPriorityGrouping>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b086      	sub	sp, #24
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	4603      	mov	r3, r0
 80027ea:	60b9      	str	r1, [r7, #8]
 80027ec:	607a      	str	r2, [r7, #4]
 80027ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027f0:	2300      	movs	r3, #0
 80027f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027f4:	f7ff ff3e 	bl	8002674 <__NVIC_GetPriorityGrouping>
 80027f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	6978      	ldr	r0, [r7, #20]
 8002800:	f7ff ff8e 	bl	8002720 <NVIC_EncodePriority>
 8002804:	4602      	mov	r2, r0
 8002806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800280a:	4611      	mov	r1, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff5d 	bl	80026cc <__NVIC_SetPriority>
}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff31 	bl	8002690 <__NVIC_EnableIRQ>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff ffa2 	bl	8002788 <SysTick_Config>
 8002844:	4603      	mov	r3, r0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800285c:	f7ff feb6 	bl	80025cc <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e099      	b.n	80029a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2202      	movs	r2, #2
 8002870:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800288c:	e00f      	b.n	80028ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800288e:	f7ff fe9d 	bl	80025cc <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b05      	cmp	r3, #5
 800289a:	d908      	bls.n	80028ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2220      	movs	r2, #32
 80028a0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2203      	movs	r2, #3
 80028a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e078      	b.n	80029a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1e8      	bne.n	800288e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80028c4:	697a      	ldr	r2, [r7, #20]
 80028c6:	4b38      	ldr	r3, [pc, #224]	; (80029a8 <HAL_DMA_Init+0x158>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	691b      	ldr	r3, [r3, #16]
 80028e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a1b      	ldr	r3, [r3, #32]
 80028f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80028fa:	697a      	ldr	r2, [r7, #20]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002904:	2b04      	cmp	r3, #4
 8002906:	d107      	bne.n	8002918 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002910:	4313      	orrs	r3, r2
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4313      	orrs	r3, r2
 8002916:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f023 0307 	bic.w	r3, r3, #7
 800292e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002934:	697a      	ldr	r2, [r7, #20]
 8002936:	4313      	orrs	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2b04      	cmp	r3, #4
 8002940:	d117      	bne.n	8002972 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4313      	orrs	r3, r2
 800294a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002950:	2b00      	cmp	r3, #0
 8002952:	d00e      	beq.n	8002972 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002954:	6878      	ldr	r0, [r7, #4]
 8002956:	f000 fb1b 	bl	8002f90 <DMA_CheckFifoParam>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d008      	beq.n	8002972 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2240      	movs	r2, #64	; 0x40
 8002964:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800296e:	2301      	movs	r3, #1
 8002970:	e016      	b.n	80029a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 fad2 	bl	8002f24 <DMA_CalcBaseAndBitshift>
 8002980:	4603      	mov	r3, r0
 8002982:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002988:	223f      	movs	r2, #63	; 0x3f
 800298a:	409a      	lsls	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}
 80029a8:	f010803f 	.word	0xf010803f

080029ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_DMA_Start_IT+0x26>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e040      	b.n	8002a54 <HAL_DMA_Start_IT+0xa8>
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d12f      	bne.n	8002a46 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2202      	movs	r2, #2
 80029ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	68f8      	ldr	r0, [r7, #12]
 80029fc:	f000 fa64 	bl	8002ec8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a04:	223f      	movs	r2, #63	; 0x3f
 8002a06:	409a      	lsls	r2, r3
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f042 0216 	orr.w	r2, r2, #22
 8002a1a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d007      	beq.n	8002a34 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0208 	orr.w	r2, r2, #8
 8002a32:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f042 0201 	orr.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	e005      	b.n	8002a52 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002a6a:	f7ff fdaf 	bl	80025cc <HAL_GetTick>
 8002a6e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d008      	beq.n	8002a8e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2280      	movs	r2, #128	; 0x80
 8002a80:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e052      	b.n	8002b34 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f022 0216 	bic.w	r2, r2, #22
 8002a9c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002aac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d103      	bne.n	8002abe <HAL_DMA_Abort+0x62>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0208 	bic.w	r2, r2, #8
 8002acc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0201 	bic.w	r2, r2, #1
 8002adc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ade:	e013      	b.n	8002b08 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ae0:	f7ff fd74 	bl	80025cc <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b05      	cmp	r3, #5
 8002aec:	d90c      	bls.n	8002b08 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2220      	movs	r2, #32
 8002af2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2203      	movs	r2, #3
 8002af8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e015      	b.n	8002b34 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1e4      	bne.n	8002ae0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1a:	223f      	movs	r2, #63	; 0x3f
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3710      	adds	r7, #16
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d004      	beq.n	8002b5a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2280      	movs	r2, #128	; 0x80
 8002b54:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e00c      	b.n	8002b74 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2205      	movs	r2, #5
 8002b5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0201 	bic.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr

08002b80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b8c:	4b92      	ldr	r3, [pc, #584]	; (8002dd8 <HAL_DMA_IRQHandler+0x258>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a92      	ldr	r2, [pc, #584]	; (8002ddc <HAL_DMA_IRQHandler+0x25c>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	0a9b      	lsrs	r3, r3, #10
 8002b98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002baa:	2208      	movs	r2, #8
 8002bac:	409a      	lsls	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d01a      	beq.n	8002bec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d013      	beq.n	8002bec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0204 	bic.w	r2, r2, #4
 8002bd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd8:	2208      	movs	r2, #8
 8002bda:	409a      	lsls	r2, r3
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	409a      	lsls	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d012      	beq.n	8002c22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c0e:	2201      	movs	r2, #1
 8002c10:	409a      	lsls	r2, r3
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	f043 0202 	orr.w	r2, r3, #2
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	2204      	movs	r2, #4
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d012      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00b      	beq.n	8002c58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c44:	2204      	movs	r2, #4
 8002c46:	409a      	lsls	r2, r3
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c50:	f043 0204 	orr.w	r2, r3, #4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5c:	2210      	movs	r2, #16
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d043      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d03c      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7a:	2210      	movs	r2, #16
 8002c7c:	409a      	lsls	r2, r3
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d018      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d108      	bne.n	8002cb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d024      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	4798      	blx	r3
 8002cae:	e01f      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d01b      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	4798      	blx	r3
 8002cc0:	e016      	b.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d107      	bne.n	8002ce0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0208 	bic.w	r2, r2, #8
 8002cde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	409a      	lsls	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	f000 808e 	beq.w	8002e1e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0310 	and.w	r3, r3, #16
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 8086 	beq.w	8002e1e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d16:	2220      	movs	r2, #32
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b05      	cmp	r3, #5
 8002d28:	d136      	bne.n	8002d98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f022 0216 	bic.w	r2, r2, #22
 8002d38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d103      	bne.n	8002d5a <HAL_DMA_IRQHandler+0x1da>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d007      	beq.n	8002d6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0208 	bic.w	r2, r2, #8
 8002d68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6e:	223f      	movs	r2, #63	; 0x3f
 8002d70:	409a      	lsls	r2, r3
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d07d      	beq.n	8002e8a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	4798      	blx	r3
        }
        return;
 8002d96:	e078      	b.n	8002e8a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01c      	beq.n	8002de0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d108      	bne.n	8002dc6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d030      	beq.n	8002e1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	4798      	blx	r3
 8002dc4:	e02b      	b.n	8002e1e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d027      	beq.n	8002e1e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	4798      	blx	r3
 8002dd6:	e022      	b.n	8002e1e <HAL_DMA_IRQHandler+0x29e>
 8002dd8:	2000002c 	.word	0x2000002c
 8002ddc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10f      	bne.n	8002e0e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f022 0210 	bic.w	r2, r2, #16
 8002dfc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d032      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d022      	beq.n	8002e78 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2205      	movs	r2, #5
 8002e36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f022 0201 	bic.w	r2, r2, #1
 8002e48:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d307      	bcc.n	8002e66 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0301 	and.w	r3, r3, #1
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1f2      	bne.n	8002e4a <HAL_DMA_IRQHandler+0x2ca>
 8002e64:	e000      	b.n	8002e68 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002e66:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d005      	beq.n	8002e8c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	4798      	blx	r3
 8002e88:	e000      	b.n	8002e8c <HAL_DMA_IRQHandler+0x30c>
        return;
 8002e8a:	bf00      	nop
    }
  }
}
 8002e8c:	3718      	adds	r7, #24
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop

08002e94 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ea2:	b2db      	uxtb	r3, r3
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
 8002ed4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ee4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b40      	cmp	r3, #64	; 0x40
 8002ef4:	d108      	bne.n	8002f08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f06:	e007      	b.n	8002f18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	60da      	str	r2, [r3, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b085      	sub	sp, #20
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	3b10      	subs	r3, #16
 8002f34:	4a14      	ldr	r2, [pc, #80]	; (8002f88 <DMA_CalcBaseAndBitshift+0x64>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	091b      	lsrs	r3, r3, #4
 8002f3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f3e:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <DMA_CalcBaseAndBitshift+0x68>)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4413      	add	r3, r2
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	461a      	mov	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2b03      	cmp	r3, #3
 8002f50:	d909      	bls.n	8002f66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f5a:	f023 0303 	bic.w	r3, r3, #3
 8002f5e:	1d1a      	adds	r2, r3, #4
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	659a      	str	r2, [r3, #88]	; 0x58
 8002f64:	e007      	b.n	8002f76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002f6e:	f023 0303 	bic.w	r3, r3, #3
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	aaaaaaab 	.word	0xaaaaaaab
 8002f8c:	0800b548 	.word	0x0800b548

08002f90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fa0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d11f      	bne.n	8002fea <DMA_CheckFifoParam+0x5a>
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	d856      	bhi.n	800305e <DMA_CheckFifoParam+0xce>
 8002fb0:	a201      	add	r2, pc, #4	; (adr r2, 8002fb8 <DMA_CheckFifoParam+0x28>)
 8002fb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb6:	bf00      	nop
 8002fb8:	08002fc9 	.word	0x08002fc9
 8002fbc:	08002fdb 	.word	0x08002fdb
 8002fc0:	08002fc9 	.word	0x08002fc9
 8002fc4:	0800305f 	.word	0x0800305f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d046      	beq.n	8003062 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fd8:	e043      	b.n	8003062 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002fe2:	d140      	bne.n	8003066 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002fe8:	e03d      	b.n	8003066 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ff2:	d121      	bne.n	8003038 <DMA_CheckFifoParam+0xa8>
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b03      	cmp	r3, #3
 8002ff8:	d837      	bhi.n	800306a <DMA_CheckFifoParam+0xda>
 8002ffa:	a201      	add	r2, pc, #4	; (adr r2, 8003000 <DMA_CheckFifoParam+0x70>)
 8002ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003000:	08003011 	.word	0x08003011
 8003004:	08003017 	.word	0x08003017
 8003008:	08003011 	.word	0x08003011
 800300c:	08003029 	.word	0x08003029
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      break;
 8003014:	e030      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d025      	beq.n	800306e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003026:	e022      	b.n	800306e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003030:	d11f      	bne.n	8003072 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003036:	e01c      	b.n	8003072 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	2b02      	cmp	r3, #2
 800303c:	d903      	bls.n	8003046 <DMA_CheckFifoParam+0xb6>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b03      	cmp	r3, #3
 8003042:	d003      	beq.n	800304c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003044:	e018      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	73fb      	strb	r3, [r7, #15]
      break;
 800304a:	e015      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00e      	beq.n	8003076 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	73fb      	strb	r3, [r7, #15]
      break;
 800305c:	e00b      	b.n	8003076 <DMA_CheckFifoParam+0xe6>
      break;
 800305e:	bf00      	nop
 8003060:	e00a      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;
 8003062:	bf00      	nop
 8003064:	e008      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;
 8003066:	bf00      	nop
 8003068:	e006      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;
 800306a:	bf00      	nop
 800306c:	e004      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;
 800306e:	bf00      	nop
 8003070:	e002      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;   
 8003072:	bf00      	nop
 8003074:	e000      	b.n	8003078 <DMA_CheckFifoParam+0xe8>
      break;
 8003076:	bf00      	nop
    }
  } 
  
  return status; 
 8003078:	7bfb      	ldrb	r3, [r7, #15]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop

08003088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003088:	b480      	push	{r7}
 800308a:	b089      	sub	sp, #36	; 0x24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003092:	2300      	movs	r3, #0
 8003094:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003096:	2300      	movs	r3, #0
 8003098:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800309a:	2300      	movs	r3, #0
 800309c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800309e:	2300      	movs	r3, #0
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	e159      	b.n	8003358 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030a4:	2201      	movs	r2, #1
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	4013      	ands	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	429a      	cmp	r2, r3
 80030be:	f040 8148 	bne.w	8003352 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f003 0303 	and.w	r3, r3, #3
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d005      	beq.n	80030da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d130      	bne.n	800313c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	2203      	movs	r2, #3
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	69ba      	ldr	r2, [r7, #24]
 8003100:	4313      	orrs	r3, r2
 8003102:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003110:	2201      	movs	r2, #1
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	43db      	mvns	r3, r3
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	4013      	ands	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	091b      	lsrs	r3, r3, #4
 8003126:	f003 0201 	and.w	r2, r3, #1
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	69ba      	ldr	r2, [r7, #24]
 8003132:	4313      	orrs	r3, r2
 8003134:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b03      	cmp	r3, #3
 8003146:	d017      	beq.n	8003178 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	2203      	movs	r2, #3
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	69ba      	ldr	r2, [r7, #24]
 800315c:	4013      	ands	r3, r2
 800315e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d123      	bne.n	80031cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	08da      	lsrs	r2, r3, #3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	3208      	adds	r2, #8
 800318c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003190:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003192:	69fb      	ldr	r3, [r7, #28]
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	220f      	movs	r2, #15
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	4013      	ands	r3, r2
 80031a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	691a      	ldr	r2, [r3, #16]
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	f003 0307 	and.w	r3, r3, #7
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	08da      	lsrs	r2, r3, #3
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	3208      	adds	r2, #8
 80031c6:	69b9      	ldr	r1, [r7, #24]
 80031c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	2203      	movs	r2, #3
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0203 	and.w	r2, r3, #3
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003208:	2b00      	cmp	r3, #0
 800320a:	f000 80a2 	beq.w	8003352 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	4b57      	ldr	r3, [pc, #348]	; (8003370 <HAL_GPIO_Init+0x2e8>)
 8003214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003216:	4a56      	ldr	r2, [pc, #344]	; (8003370 <HAL_GPIO_Init+0x2e8>)
 8003218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800321c:	6453      	str	r3, [r2, #68]	; 0x44
 800321e:	4b54      	ldr	r3, [pc, #336]	; (8003370 <HAL_GPIO_Init+0x2e8>)
 8003220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003226:	60fb      	str	r3, [r7, #12]
 8003228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800322a:	4a52      	ldr	r2, [pc, #328]	; (8003374 <HAL_GPIO_Init+0x2ec>)
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	089b      	lsrs	r3, r3, #2
 8003230:	3302      	adds	r3, #2
 8003232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003236:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003238:	69fb      	ldr	r3, [r7, #28]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	220f      	movs	r2, #15
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4a49      	ldr	r2, [pc, #292]	; (8003378 <HAL_GPIO_Init+0x2f0>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d019      	beq.n	800328a <HAL_GPIO_Init+0x202>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4a48      	ldr	r2, [pc, #288]	; (800337c <HAL_GPIO_Init+0x2f4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d013      	beq.n	8003286 <HAL_GPIO_Init+0x1fe>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	4a47      	ldr	r2, [pc, #284]	; (8003380 <HAL_GPIO_Init+0x2f8>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d00d      	beq.n	8003282 <HAL_GPIO_Init+0x1fa>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a46      	ldr	r2, [pc, #280]	; (8003384 <HAL_GPIO_Init+0x2fc>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d007      	beq.n	800327e <HAL_GPIO_Init+0x1f6>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	4a45      	ldr	r2, [pc, #276]	; (8003388 <HAL_GPIO_Init+0x300>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d101      	bne.n	800327a <HAL_GPIO_Init+0x1f2>
 8003276:	2304      	movs	r3, #4
 8003278:	e008      	b.n	800328c <HAL_GPIO_Init+0x204>
 800327a:	2307      	movs	r3, #7
 800327c:	e006      	b.n	800328c <HAL_GPIO_Init+0x204>
 800327e:	2303      	movs	r3, #3
 8003280:	e004      	b.n	800328c <HAL_GPIO_Init+0x204>
 8003282:	2302      	movs	r3, #2
 8003284:	e002      	b.n	800328c <HAL_GPIO_Init+0x204>
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_GPIO_Init+0x204>
 800328a:	2300      	movs	r3, #0
 800328c:	69fa      	ldr	r2, [r7, #28]
 800328e:	f002 0203 	and.w	r2, r2, #3
 8003292:	0092      	lsls	r2, r2, #2
 8003294:	4093      	lsls	r3, r2
 8003296:	69ba      	ldr	r2, [r7, #24]
 8003298:	4313      	orrs	r3, r2
 800329a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800329c:	4935      	ldr	r1, [pc, #212]	; (8003374 <HAL_GPIO_Init+0x2ec>)
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	089b      	lsrs	r3, r3, #2
 80032a2:	3302      	adds	r3, #2
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032aa:	4b38      	ldr	r3, [pc, #224]	; (800338c <HAL_GPIO_Init+0x304>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	43db      	mvns	r3, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4013      	ands	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d003      	beq.n	80032ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80032ce:	4a2f      	ldr	r2, [pc, #188]	; (800338c <HAL_GPIO_Init+0x304>)
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80032d4:	4b2d      	ldr	r3, [pc, #180]	; (800338c <HAL_GPIO_Init+0x304>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	43db      	mvns	r3, r3
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	4013      	ands	r3, r2
 80032e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d003      	beq.n	80032f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80032f8:	4a24      	ldr	r2, [pc, #144]	; (800338c <HAL_GPIO_Init+0x304>)
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032fe:	4b23      	ldr	r3, [pc, #140]	; (800338c <HAL_GPIO_Init+0x304>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	43db      	mvns	r3, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4013      	ands	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003322:	4a1a      	ldr	r2, [pc, #104]	; (800338c <HAL_GPIO_Init+0x304>)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003328:	4b18      	ldr	r3, [pc, #96]	; (800338c <HAL_GPIO_Init+0x304>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800334c:	4a0f      	ldr	r2, [pc, #60]	; (800338c <HAL_GPIO_Init+0x304>)
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	3301      	adds	r3, #1
 8003356:	61fb      	str	r3, [r7, #28]
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	2b0f      	cmp	r3, #15
 800335c:	f67f aea2 	bls.w	80030a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003360:	bf00      	nop
 8003362:	bf00      	nop
 8003364:	3724      	adds	r7, #36	; 0x24
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40023800 	.word	0x40023800
 8003374:	40013800 	.word	0x40013800
 8003378:	40020000 	.word	0x40020000
 800337c:	40020400 	.word	0x40020400
 8003380:	40020800 	.word	0x40020800
 8003384:	40020c00 	.word	0x40020c00
 8003388:	40021000 	.word	0x40021000
 800338c:	40013c00 	.word	0x40013c00

08003390 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	460b      	mov	r3, r1
 800339a:	807b      	strh	r3, [r7, #2]
 800339c:	4613      	mov	r3, r2
 800339e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033a0:	787b      	ldrb	r3, [r7, #1]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80033a6:	887a      	ldrh	r2, [r7, #2]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80033ac:	e003      	b.n	80033b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80033ae:	887b      	ldrh	r3, [r7, #2]
 80033b0:	041a      	lsls	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	619a      	str	r2, [r3, #24]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e12b      	b.n	800362e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d106      	bne.n	80033f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2200      	movs	r2, #0
 80033e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7fe fc7e 	bl	8001cec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2224      	movs	r2, #36	; 0x24
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0201 	bic.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003416:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003426:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003428:	f002 fe56 	bl	80060d8 <HAL_RCC_GetPCLK1Freq>
 800342c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	4a81      	ldr	r2, [pc, #516]	; (8003638 <HAL_I2C_Init+0x274>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d807      	bhi.n	8003448 <HAL_I2C_Init+0x84>
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	4a80      	ldr	r2, [pc, #512]	; (800363c <HAL_I2C_Init+0x278>)
 800343c:	4293      	cmp	r3, r2
 800343e:	bf94      	ite	ls
 8003440:	2301      	movls	r3, #1
 8003442:	2300      	movhi	r3, #0
 8003444:	b2db      	uxtb	r3, r3
 8003446:	e006      	b.n	8003456 <HAL_I2C_Init+0x92>
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4a7d      	ldr	r2, [pc, #500]	; (8003640 <HAL_I2C_Init+0x27c>)
 800344c:	4293      	cmp	r3, r2
 800344e:	bf94      	ite	ls
 8003450:	2301      	movls	r3, #1
 8003452:	2300      	movhi	r3, #0
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e0e7      	b.n	800362e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4a78      	ldr	r2, [pc, #480]	; (8003644 <HAL_I2C_Init+0x280>)
 8003462:	fba2 2303 	umull	r2, r3, r2, r3
 8003466:	0c9b      	lsrs	r3, r3, #18
 8003468:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	430a      	orrs	r2, r1
 800347c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	4a6a      	ldr	r2, [pc, #424]	; (8003638 <HAL_I2C_Init+0x274>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d802      	bhi.n	8003498 <HAL_I2C_Init+0xd4>
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	3301      	adds	r3, #1
 8003496:	e009      	b.n	80034ac <HAL_I2C_Init+0xe8>
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800349e:	fb02 f303 	mul.w	r3, r2, r3
 80034a2:	4a69      	ldr	r2, [pc, #420]	; (8003648 <HAL_I2C_Init+0x284>)
 80034a4:	fba2 2303 	umull	r2, r3, r2, r3
 80034a8:	099b      	lsrs	r3, r3, #6
 80034aa:	3301      	adds	r3, #1
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034be:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	495c      	ldr	r1, [pc, #368]	; (8003638 <HAL_I2C_Init+0x274>)
 80034c8:	428b      	cmp	r3, r1
 80034ca:	d819      	bhi.n	8003500 <HAL_I2C_Init+0x13c>
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	1e59      	subs	r1, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80034da:	1c59      	adds	r1, r3, #1
 80034dc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80034e0:	400b      	ands	r3, r1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_I2C_Init+0x138>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1e59      	subs	r1, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	005b      	lsls	r3, r3, #1
 80034f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80034f4:	3301      	adds	r3, #1
 80034f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034fa:	e051      	b.n	80035a0 <HAL_I2C_Init+0x1dc>
 80034fc:	2304      	movs	r3, #4
 80034fe:	e04f      	b.n	80035a0 <HAL_I2C_Init+0x1dc>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d111      	bne.n	800352c <HAL_I2C_Init+0x168>
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	1e58      	subs	r0, r3, #1
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6859      	ldr	r1, [r3, #4]
 8003510:	460b      	mov	r3, r1
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	440b      	add	r3, r1
 8003516:	fbb0 f3f3 	udiv	r3, r0, r3
 800351a:	3301      	adds	r3, #1
 800351c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003520:	2b00      	cmp	r3, #0
 8003522:	bf0c      	ite	eq
 8003524:	2301      	moveq	r3, #1
 8003526:	2300      	movne	r3, #0
 8003528:	b2db      	uxtb	r3, r3
 800352a:	e012      	b.n	8003552 <HAL_I2C_Init+0x18e>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	1e58      	subs	r0, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6859      	ldr	r1, [r3, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	0099      	lsls	r1, r3, #2
 800353c:	440b      	add	r3, r1
 800353e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003542:	3301      	adds	r3, #1
 8003544:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003548:	2b00      	cmp	r3, #0
 800354a:	bf0c      	ite	eq
 800354c:	2301      	moveq	r3, #1
 800354e:	2300      	movne	r3, #0
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_Init+0x196>
 8003556:	2301      	movs	r3, #1
 8003558:	e022      	b.n	80035a0 <HAL_I2C_Init+0x1dc>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10e      	bne.n	8003580 <HAL_I2C_Init+0x1bc>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	1e58      	subs	r0, r3, #1
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6859      	ldr	r1, [r3, #4]
 800356a:	460b      	mov	r3, r1
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	440b      	add	r3, r1
 8003570:	fbb0 f3f3 	udiv	r3, r0, r3
 8003574:	3301      	adds	r3, #1
 8003576:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800357a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800357e:	e00f      	b.n	80035a0 <HAL_I2C_Init+0x1dc>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1e58      	subs	r0, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6859      	ldr	r1, [r3, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	0099      	lsls	r1, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	fbb0 f3f3 	udiv	r3, r0, r3
 8003596:	3301      	adds	r3, #1
 8003598:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	6809      	ldr	r1, [r1, #0]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69da      	ldr	r2, [r3, #28]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	6911      	ldr	r1, [r2, #16]
 80035d6:	687a      	ldr	r2, [r7, #4]
 80035d8:	68d2      	ldr	r2, [r2, #12]
 80035da:	4311      	orrs	r1, r2
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	430b      	orrs	r3, r1
 80035e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2220      	movs	r2, #32
 800361a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	000186a0 	.word	0x000186a0
 800363c:	001e847f 	.word	0x001e847f
 8003640:	003d08ff 	.word	0x003d08ff
 8003644:	431bde83 	.word	0x431bde83
 8003648:	10624dd3 	.word	0x10624dd3

0800364c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	461a      	mov	r2, r3
 8003658:	460b      	mov	r3, r1
 800365a:	817b      	strh	r3, [r7, #10]
 800365c:	4613      	mov	r3, r2
 800365e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003660:	f7fe ffb4 	bl	80025cc <HAL_GetTick>
 8003664:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b20      	cmp	r3, #32
 8003670:	f040 80e0 	bne.w	8003834 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	2319      	movs	r3, #25
 800367a:	2201      	movs	r2, #1
 800367c:	4970      	ldr	r1, [pc, #448]	; (8003840 <HAL_I2C_Master_Transmit+0x1f4>)
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f001 ff0a 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800368a:	2302      	movs	r3, #2
 800368c:	e0d3      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003694:	2b01      	cmp	r3, #1
 8003696:	d101      	bne.n	800369c <HAL_I2C_Master_Transmit+0x50>
 8003698:	2302      	movs	r3, #2
 800369a:	e0cc      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d007      	beq.n	80036c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f042 0201 	orr.w	r2, r2, #1
 80036c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2221      	movs	r2, #33	; 0x21
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2210      	movs	r2, #16
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	893a      	ldrh	r2, [r7, #8]
 80036f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036f8:	b29a      	uxth	r2, r3
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	4a50      	ldr	r2, [pc, #320]	; (8003844 <HAL_I2C_Master_Transmit+0x1f8>)
 8003702:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003704:	8979      	ldrh	r1, [r7, #10]
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	6a3a      	ldr	r2, [r7, #32]
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f001 fc88 	bl	8005020 <I2C_MasterRequestWrite>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e08d      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800371a:	2300      	movs	r3, #0
 800371c:	613b      	str	r3, [r7, #16]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	695b      	ldr	r3, [r3, #20]
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	699b      	ldr	r3, [r3, #24]
 800372c:	613b      	str	r3, [r7, #16]
 800372e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003730:	e066      	b.n	8003800 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	6a39      	ldr	r1, [r7, #32]
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f001 ff84 	bl	8005644 <I2C_WaitOnTXEFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d00d      	beq.n	800375e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	2b04      	cmp	r3, #4
 8003748:	d107      	bne.n	800375a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003758:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e06b      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003762:	781a      	ldrb	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376e:	1c5a      	adds	r2, r3, #1
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003778:	b29b      	uxth	r3, r3
 800377a:	3b01      	subs	r3, #1
 800377c:	b29a      	uxth	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003786:	3b01      	subs	r3, #1
 8003788:	b29a      	uxth	r2, r3
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f003 0304 	and.w	r3, r3, #4
 8003798:	2b04      	cmp	r3, #4
 800379a:	d11b      	bne.n	80037d4 <HAL_I2C_Master_Transmit+0x188>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d017      	beq.n	80037d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	781a      	ldrb	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037cc:	3b01      	subs	r3, #1
 80037ce:	b29a      	uxth	r2, r3
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	6a39      	ldr	r1, [r7, #32]
 80037d8:	68f8      	ldr	r0, [r7, #12]
 80037da:	f001 ff74 	bl	80056c6 <I2C_WaitOnBTFFlagUntilTimeout>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00d      	beq.n	8003800 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e8:	2b04      	cmp	r3, #4
 80037ea:	d107      	bne.n	80037fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e01a      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003804:	2b00      	cmp	r3, #0
 8003806:	d194      	bne.n	8003732 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003816:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003830:	2300      	movs	r3, #0
 8003832:	e000      	b.n	8003836 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003834:	2302      	movs	r3, #2
  }
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	00100002 	.word	0x00100002
 8003844:	ffff0000 	.word	0xffff0000

08003848 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	607a      	str	r2, [r7, #4]
 8003852:	461a      	mov	r2, r3
 8003854:	460b      	mov	r3, r1
 8003856:	817b      	strh	r3, [r7, #10]
 8003858:	4613      	mov	r3, r2
 800385a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003866:	b2db      	uxtb	r3, r3
 8003868:	2b20      	cmp	r3, #32
 800386a:	f040 810d 	bne.w	8003a88 <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800386e:	4b89      	ldr	r3, [pc, #548]	; (8003a94 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	08db      	lsrs	r3, r3, #3
 8003874:	4a88      	ldr	r2, [pc, #544]	; (8003a98 <HAL_I2C_Master_Receive_DMA+0x250>)
 8003876:	fba2 2303 	umull	r2, r3, r2, r3
 800387a:	0a1a      	lsrs	r2, r3, #8
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	009a      	lsls	r2, r3, #2
 8003884:	4413      	add	r3, r2
 8003886:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	3b01      	subs	r3, #1
 800388c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d116      	bne.n	80038c2 <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	f043 0220 	orr.w	r2, r3, #32
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e0e3      	b.n	8003a8a <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d0db      	beq.n	8003888 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d101      	bne.n	80038de <HAL_I2C_Master_Receive_DMA+0x96>
 80038da:	2302      	movs	r3, #2
 80038dc:	e0d5      	b.n	8003a8a <HAL_I2C_Master_Receive_DMA+0x242>
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d007      	beq.n	8003904 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003912:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2222      	movs	r2, #34	; 0x22
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2210      	movs	r2, #16
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	893a      	ldrh	r2, [r7, #8]
 8003934:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4a56      	ldr	r2, [pc, #344]	; (8003a9c <HAL_I2C_Master_Receive_DMA+0x254>)
 8003944:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003946:	897a      	ldrh	r2, [r7, #10]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	2b00      	cmp	r3, #0
 8003952:	d07b      	beq.n	8003a4c <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003958:	2b00      	cmp	r3, #0
 800395a:	d02a      	beq.n	80039b2 <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003960:	4a4f      	ldr	r2, [pc, #316]	; (8003aa0 <HAL_I2C_Master_Receive_DMA+0x258>)
 8003962:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003968:	4a4e      	ldr	r2, [pc, #312]	; (8003aa4 <HAL_I2C_Master_Receive_DMA+0x25c>)
 800396a:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003970:	2200      	movs	r2, #0
 8003972:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003978:	2200      	movs	r2, #0
 800397a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003980:	2200      	movs	r2, #0
 8003982:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003988:	2200      	movs	r2, #0
 800398a:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3310      	adds	r3, #16
 8003996:	4619      	mov	r1, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	461a      	mov	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039a2:	f7ff f803 	bl	80029ac <HAL_DMA_Start_IT>
 80039a6:	4603      	mov	r3, r0
 80039a8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d139      	bne.n	8003a24 <HAL_I2C_Master_Receive_DMA+0x1dc>
 80039b0:	e013      	b.n	80039da <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e057      	b.n	8003a8a <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039e8:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039f8:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003a10:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685a      	ldr	r2, [r3, #4]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	e02f      	b.n	8003a84 <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	f043 0210 	orr.w	r2, r3, #16
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e01e      	b.n	8003a8a <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003a62:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a72:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a82:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	e000      	b.n	8003a8a <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8003a88:	2302      	movs	r3, #2
  }
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	2000002c 	.word	0x2000002c
 8003a98:	14f8b589 	.word	0x14f8b589
 8003a9c:	ffff0000 	.word	0xffff0000
 8003aa0:	08005125 	.word	0x08005125
 8003aa4:	080052cf 	.word	0x080052cf

08003aa8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ac0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ac8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ad2:	7bfb      	ldrb	r3, [r7, #15]
 8003ad4:	2b10      	cmp	r3, #16
 8003ad6:	d003      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x38>
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
 8003ada:	2b40      	cmp	r3, #64	; 0x40
 8003adc:	f040 80c1 	bne.w	8003c62 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	695b      	ldr	r3, [r3, #20]
 8003aee:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10d      	bne.n	8003b16 <HAL_I2C_EV_IRQHandler+0x6e>
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003b00:	d003      	beq.n	8003b0a <HAL_I2C_EV_IRQHandler+0x62>
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003b08:	d101      	bne.n	8003b0e <HAL_I2C_EV_IRQHandler+0x66>
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e000      	b.n	8003b10 <HAL_I2C_EV_IRQHandler+0x68>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	f000 8132 	beq.w	8003d7a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00c      	beq.n	8003b3a <HAL_I2C_EV_IRQHandler+0x92>
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	0a5b      	lsrs	r3, r3, #9
 8003b24:	f003 0301 	and.w	r3, r3, #1
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d006      	beq.n	8003b3a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f001 fe6c 	bl	800580a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 fcc8 	bl	80044c8 <I2C_Master_SB>
 8003b38:	e092      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	08db      	lsrs	r3, r3, #3
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d009      	beq.n	8003b5a <HAL_I2C_EV_IRQHandler+0xb2>
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	0a5b      	lsrs	r3, r3, #9
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 fd3e 	bl	80045d4 <I2C_Master_ADD10>
 8003b58:	e082      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	085b      	lsrs	r3, r3, #1
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d009      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0xd2>
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	0a5b      	lsrs	r3, r3, #9
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fd58 	bl	8004628 <I2C_Master_ADDR>
 8003b78:	e072      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	089b      	lsrs	r3, r3, #2
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d03b      	beq.n	8003bfe <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b94:	f000 80f3 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	09db      	lsrs	r3, r3, #7
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00f      	beq.n	8003bc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	0a9b      	lsrs	r3, r3, #10
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d009      	beq.n	8003bc4 <HAL_I2C_EV_IRQHandler+0x11c>
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	089b      	lsrs	r3, r3, #2
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d103      	bne.n	8003bc4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 f942 	bl	8003e46 <I2C_MasterTransmit_TXE>
 8003bc2:	e04d      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	089b      	lsrs	r3, r3, #2
 8003bc8:	f003 0301 	and.w	r3, r3, #1
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 80d6 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	0a5b      	lsrs	r3, r3, #9
 8003bd6:	f003 0301 	and.w	r3, r3, #1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 80cf 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003be0:	7bbb      	ldrb	r3, [r7, #14]
 8003be2:	2b21      	cmp	r3, #33	; 0x21
 8003be4:	d103      	bne.n	8003bee <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f000 f9c9 	bl	8003f7e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bec:	e0c7      	b.n	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003bee:	7bfb      	ldrb	r3, [r7, #15]
 8003bf0:	2b40      	cmp	r3, #64	; 0x40
 8003bf2:	f040 80c4 	bne.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 fa37 	bl	800406a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bfc:	e0bf      	b.n	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c0c:	f000 80b7 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	099b      	lsrs	r3, r3, #6
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00f      	beq.n	8003c3c <HAL_I2C_EV_IRQHandler+0x194>
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	0a9b      	lsrs	r3, r3, #10
 8003c20:	f003 0301 	and.w	r3, r3, #1
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d009      	beq.n	8003c3c <HAL_I2C_EV_IRQHandler+0x194>
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	089b      	lsrs	r3, r3, #2
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d103      	bne.n	8003c3c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 faac 	bl	8004192 <I2C_MasterReceive_RXNE>
 8003c3a:	e011      	b.n	8003c60 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	089b      	lsrs	r3, r3, #2
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	f000 809a 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	0a5b      	lsrs	r3, r3, #9
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 8093 	beq.w	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f000 fb4b 	bl	80042f4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c5e:	e08e      	b.n	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c60:	e08d      	b.n	8003d7e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d004      	beq.n	8003c74 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	61fb      	str	r3, [r7, #28]
 8003c72:	e007      	b.n	8003c84 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699b      	ldr	r3, [r3, #24]
 8003c7a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	085b      	lsrs	r3, r3, #1
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d012      	beq.n	8003cb6 <HAL_I2C_EV_IRQHandler+0x20e>
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	0a5b      	lsrs	r3, r3, #9
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00c      	beq.n	8003cb6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003cac:	69b9      	ldr	r1, [r7, #24]
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 ff09 	bl	8004ac6 <I2C_Slave_ADDR>
 8003cb4:	e066      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	091b      	lsrs	r3, r3, #4
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d009      	beq.n	8003cd6 <HAL_I2C_EV_IRQHandler+0x22e>
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	0a5b      	lsrs	r3, r3, #9
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 ff44 	bl	8004b5c <I2C_Slave_STOPF>
 8003cd4:	e056      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003cd6:	7bbb      	ldrb	r3, [r7, #14]
 8003cd8:	2b21      	cmp	r3, #33	; 0x21
 8003cda:	d002      	beq.n	8003ce2 <HAL_I2C_EV_IRQHandler+0x23a>
 8003cdc:	7bbb      	ldrb	r3, [r7, #14]
 8003cde:	2b29      	cmp	r3, #41	; 0x29
 8003ce0:	d125      	bne.n	8003d2e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	09db      	lsrs	r3, r3, #7
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00f      	beq.n	8003d0e <HAL_I2C_EV_IRQHandler+0x266>
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	0a9b      	lsrs	r3, r3, #10
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d009      	beq.n	8003d0e <HAL_I2C_EV_IRQHandler+0x266>
 8003cfa:	69fb      	ldr	r3, [r7, #28]
 8003cfc:	089b      	lsrs	r3, r3, #2
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d103      	bne.n	8003d0e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fe1f 	bl	800494a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d0c:	e039      	b.n	8003d82 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d0e:	69fb      	ldr	r3, [r7, #28]
 8003d10:	089b      	lsrs	r3, r3, #2
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d033      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x2da>
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	0a5b      	lsrs	r3, r3, #9
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d02d      	beq.n	8003d82 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f000 fe4c 	bl	80049c4 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d2c:	e029      	b.n	8003d82 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	099b      	lsrs	r3, r3, #6
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00f      	beq.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	0a9b      	lsrs	r3, r3, #10
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d009      	beq.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	089b      	lsrs	r3, r3, #2
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d103      	bne.n	8003d5a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fe57 	bl	8004a06 <I2C_SlaveReceive_RXNE>
 8003d58:	e014      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	089b      	lsrs	r3, r3, #2
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00e      	beq.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	0a5b      	lsrs	r3, r3, #9
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d008      	beq.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 fe85 	bl	8004a82 <I2C_SlaveReceive_BTF>
 8003d78:	e004      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003d7a:	bf00      	nop
 8003d7c:	e002      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d7e:	bf00      	nop
 8003d80:	e000      	b.n	8003d84 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d82:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003d84:	3720      	adds	r7, #32
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003d92:	bf00      	nop
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003dba:	bf00      	nop
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	460b      	mov	r3, r1
 8003dd0:	70fb      	strb	r3, [r7, #3]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b083      	sub	sp, #12
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b084      	sub	sp, #16
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e54:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e5c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e62:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d150      	bne.n	8003f0e <I2C_MasterTransmit_TXE+0xc8>
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	2b21      	cmp	r3, #33	; 0x21
 8003e70:	d14d      	bne.n	8003f0e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	2b08      	cmp	r3, #8
 8003e76:	d01d      	beq.n	8003eb4 <I2C_MasterTransmit_TXE+0x6e>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b20      	cmp	r3, #32
 8003e7c:	d01a      	beq.n	8003eb4 <I2C_MasterTransmit_TXE+0x6e>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e84:	d016      	beq.n	8003eb4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e94:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2211      	movs	r2, #17
 8003e9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff ff6c 	bl	8003d8a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003eb2:	e060      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ec2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ed2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2220      	movs	r2, #32
 8003ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b40      	cmp	r3, #64	; 0x40
 8003eec:	d107      	bne.n	8003efe <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff ff7d 	bl	8003df6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003efc:	e03b      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff ff3f 	bl	8003d8a <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f0c:	e033      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003f0e:	7bfb      	ldrb	r3, [r7, #15]
 8003f10:	2b21      	cmp	r3, #33	; 0x21
 8003f12:	d005      	beq.n	8003f20 <I2C_MasterTransmit_TXE+0xda>
 8003f14:	7bbb      	ldrb	r3, [r7, #14]
 8003f16:	2b40      	cmp	r3, #64	; 0x40
 8003f18:	d12d      	bne.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003f1a:	7bfb      	ldrb	r3, [r7, #15]
 8003f1c:	2b22      	cmp	r3, #34	; 0x22
 8003f1e:	d12a      	bne.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d108      	bne.n	8003f3c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f38:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003f3a:	e01c      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b40      	cmp	r3, #64	; 0x40
 8003f46:	d103      	bne.n	8003f50 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 f88e 	bl	800406a <I2C_MemoryTransmit_TXE_BTF>
}
 8003f4e:	e012      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003f74:	e7ff      	b.n	8003f76 <I2C_MasterTransmit_TXE+0x130>
 8003f76:	bf00      	nop
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b084      	sub	sp, #16
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b21      	cmp	r3, #33	; 0x21
 8003f96:	d164      	bne.n	8004062 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d012      	beq.n	8003fc8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fa6:	781a      	ldrb	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003fc6:	e04c      	b.n	8004062 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d01d      	beq.n	800400a <I2C_MasterTransmit_BTF+0x8c>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2b20      	cmp	r3, #32
 8003fd2:	d01a      	beq.n	800400a <I2C_MasterTransmit_BTF+0x8c>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fda:	d016      	beq.n	800400a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fea:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2211      	movs	r2, #17
 8003ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff fec1 	bl	8003d8a <HAL_I2C_MasterTxCpltCallback>
}
 8004008:	e02b      	b.n	8004062 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	685a      	ldr	r2, [r3, #4]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004018:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004028:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b40      	cmp	r3, #64	; 0x40
 8004042:	d107      	bne.n	8004054 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7ff fed2 	bl	8003df6 <HAL_I2C_MemTxCpltCallback>
}
 8004052:	e006      	b.n	8004062 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff fe94 	bl	8003d8a <HAL_I2C_MasterTxCpltCallback>
}
 8004062:	bf00      	nop
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b084      	sub	sp, #16
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004078:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800407e:	2b00      	cmp	r3, #0
 8004080:	d11d      	bne.n	80040be <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004086:	2b01      	cmp	r3, #1
 8004088:	d10b      	bne.n	80040a2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800408e:	b2da      	uxtb	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800409a:	1c9a      	adds	r2, r3, #2
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80040a0:	e073      	b.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	121b      	asrs	r3, r3, #8
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	651a      	str	r2, [r3, #80]	; 0x50
}
 80040bc:	e065      	b.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d10b      	bne.n	80040de <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040d6:	1c5a      	adds	r2, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	651a      	str	r2, [r3, #80]	; 0x50
}
 80040dc:	e055      	b.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d151      	bne.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80040e6:	7bfb      	ldrb	r3, [r7, #15]
 80040e8:	2b22      	cmp	r3, #34	; 0x22
 80040ea:	d10d      	bne.n	8004108 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040fa:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004106:	e040      	b.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d015      	beq.n	800413e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004112:	7bfb      	ldrb	r3, [r7, #15]
 8004114:	2b21      	cmp	r3, #33	; 0x21
 8004116:	d112      	bne.n	800413e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	781a      	ldrb	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004132:	b29b      	uxth	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800413c:	e025      	b.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	d120      	bne.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004148:	7bfb      	ldrb	r3, [r7, #15]
 800414a:	2b21      	cmp	r3, #33	; 0x21
 800414c:	d11d      	bne.n	800418a <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800415c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800416c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f7ff fe36 	bl	8003df6 <HAL_I2C_MemTxCpltCallback>
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b22      	cmp	r3, #34	; 0x22
 80041a4:	f040 80a2 	bne.w	80042ec <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d921      	bls.n	80041fa <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	691a      	ldr	r2, [r3, #16]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	b2d2      	uxtb	r2, r2
 80041c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	1c5a      	adds	r2, r3, #1
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	3b01      	subs	r3, #1
 80041d6:	b29a      	uxth	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b03      	cmp	r3, #3
 80041e4:	f040 8082 	bne.w	80042ec <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f6:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80041f8:	e078      	b.n	80042ec <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d074      	beq.n	80042ec <I2C_MasterReceive_RXNE+0x15a>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d002      	beq.n	800420e <I2C_MasterReceive_RXNE+0x7c>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d16e      	bne.n	80042ec <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f001 fa9a 	bl	8005748 <I2C_WaitOnSTOPRequestThroughIT>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d142      	bne.n	80042a0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004228:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004238:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	b2d2      	uxtb	r2, r2
 8004246:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	1c5a      	adds	r2, r3, #1
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2220      	movs	r2, #32
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b40      	cmp	r3, #64	; 0x40
 8004272:	d10a      	bne.n	800428a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7ff fdc1 	bl	8003e0a <HAL_I2C_MemRxCpltCallback>
}
 8004288:	e030      	b.n	80042ec <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2212      	movs	r2, #18
 8004296:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f7fd fc13 	bl	8001ac4 <HAL_I2C_MasterRxCpltCallback>
}
 800429e:	e025      	b.n	80042ec <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	685a      	ldr	r2, [r3, #4]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80042ae:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	691a      	ldr	r2, [r3, #16]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	b2d2      	uxtb	r2, r2
 80042bc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	3b01      	subs	r3, #1
 80042d0:	b29a      	uxth	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7ff fd99 	bl	8003e1e <HAL_I2C_ErrorCallback>
}
 80042ec:	bf00      	nop
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004300:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004306:	b29b      	uxth	r3, r3
 8004308:	2b04      	cmp	r3, #4
 800430a:	d11b      	bne.n	8004344 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800431a:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691a      	ldr	r2, [r3, #16]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004338:	b29b      	uxth	r3, r3
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004342:	e0bd      	b.n	80044c0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b03      	cmp	r3, #3
 800434c:	d129      	bne.n	80043a2 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	685a      	ldr	r2, [r3, #4]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800435c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b04      	cmp	r3, #4
 8004362:	d00a      	beq.n	800437a <I2C_MasterReceive_BTF+0x86>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b02      	cmp	r3, #2
 8004368:	d007      	beq.n	800437a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004378:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	691a      	ldr	r2, [r3, #16]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004384:	b2d2      	uxtb	r2, r2
 8004386:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80043a0:	e08e      	b.n	80044c0 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	2b02      	cmp	r3, #2
 80043aa:	d176      	bne.n	800449a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d002      	beq.n	80043b8 <I2C_MasterReceive_BTF+0xc4>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2b10      	cmp	r3, #16
 80043b6:	d108      	bne.n	80043ca <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	e019      	b.n	80043fe <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2b04      	cmp	r3, #4
 80043ce:	d002      	beq.n	80043d6 <I2C_MasterReceive_BTF+0xe2>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d108      	bne.n	80043e8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	e00a      	b.n	80043fe <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b10      	cmp	r3, #16
 80043ec:	d007      	beq.n	80043fe <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043fc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	691a      	ldr	r2, [r3, #16]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	b2d2      	uxtb	r2, r2
 800440a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	1c5a      	adds	r2, r3, #1
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800441a:	b29b      	uxth	r3, r3
 800441c:	3b01      	subs	r3, #1
 800441e:	b29a      	uxth	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	691a      	ldr	r2, [r3, #16]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	b2d2      	uxtb	r2, r2
 8004430:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004440:	b29b      	uxth	r3, r3
 8004442:	3b01      	subs	r3, #1
 8004444:	b29a      	uxth	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685a      	ldr	r2, [r3, #4]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004458:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2220      	movs	r2, #32
 800445e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b40      	cmp	r3, #64	; 0x40
 800446c:	d10a      	bne.n	8004484 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff fcc4 	bl	8003e0a <HAL_I2C_MemRxCpltCallback>
}
 8004482:	e01d      	b.n	80044c0 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2212      	movs	r2, #18
 8004490:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fd fb16 	bl	8001ac4 <HAL_I2C_MasterRxCpltCallback>
}
 8004498:	e012      	b.n	80044c0 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80044c0:	bf00      	nop
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b40      	cmp	r3, #64	; 0x40
 80044da:	d117      	bne.n	800450c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d109      	bne.n	80044f8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044f4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80044f6:	e067      	b.n	80045c8 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	f043 0301 	orr.w	r3, r3, #1
 8004502:	b2da      	uxtb	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	611a      	str	r2, [r3, #16]
}
 800450a:	e05d      	b.n	80045c8 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004514:	d133      	bne.n	800457e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b21      	cmp	r3, #33	; 0x21
 8004520:	d109      	bne.n	8004536 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004526:	b2db      	uxtb	r3, r3
 8004528:	461a      	mov	r2, r3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004532:	611a      	str	r2, [r3, #16]
 8004534:	e008      	b.n	8004548 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453a:	b2db      	uxtb	r3, r3
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	b2da      	uxtb	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800454c:	2b00      	cmp	r3, #0
 800454e:	d004      	beq.n	800455a <I2C_Master_SB+0x92>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004556:	2b00      	cmp	r3, #0
 8004558:	d108      	bne.n	800456c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455e:	2b00      	cmp	r3, #0
 8004560:	d032      	beq.n	80045c8 <I2C_Master_SB+0x100>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004566:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004568:	2b00      	cmp	r3, #0
 800456a:	d02d      	beq.n	80045c8 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800457a:	605a      	str	r2, [r3, #4]
}
 800457c:	e024      	b.n	80045c8 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10e      	bne.n	80045a4 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	b29b      	uxth	r3, r3
 800458c:	11db      	asrs	r3, r3, #7
 800458e:	b2db      	uxtb	r3, r3
 8004590:	f003 0306 	and.w	r3, r3, #6
 8004594:	b2db      	uxtb	r3, r3
 8004596:	f063 030f 	orn	r3, r3, #15
 800459a:	b2da      	uxtb	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	611a      	str	r2, [r3, #16]
}
 80045a2:	e011      	b.n	80045c8 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d10d      	bne.n	80045c8 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	11db      	asrs	r3, r3, #7
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	f003 0306 	and.w	r3, r3, #6
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	f063 030e 	orn	r3, r3, #14
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	611a      	str	r2, [r3, #16]
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b083      	sub	sp, #12
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d004      	beq.n	80045fa <I2C_Master_ADD10+0x26>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d108      	bne.n	800460c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d00c      	beq.n	800461c <I2C_Master_ADD10+0x48>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004608:	2b00      	cmp	r3, #0
 800460a:	d007      	beq.n	800461c <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800461a:	605a      	str	r2, [r3, #4]
  }
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004628:	b480      	push	{r7}
 800462a:	b091      	sub	sp, #68	; 0x44
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004636:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800463e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b22      	cmp	r3, #34	; 0x22
 8004650:	f040 8169 	bne.w	8004926 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10f      	bne.n	800467c <I2C_Master_ADDR+0x54>
 800465c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004660:	2b40      	cmp	r3, #64	; 0x40
 8004662:	d10b      	bne.n	800467c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004664:	2300      	movs	r3, #0
 8004666:	633b      	str	r3, [r7, #48]	; 0x30
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	633b      	str	r3, [r7, #48]	; 0x30
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	633b      	str	r3, [r7, #48]	; 0x30
 8004678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467a:	e160      	b.n	800493e <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004680:	2b00      	cmp	r3, #0
 8004682:	d11d      	bne.n	80046c0 <I2C_Master_ADDR+0x98>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800468c:	d118      	bne.n	80046c0 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800468e:	2300      	movs	r3, #0
 8004690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	62fb      	str	r3, [r7, #44]	; 0x2c
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046b2:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b8:	1c5a      	adds	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	651a      	str	r2, [r3, #80]	; 0x50
 80046be:	e13e      	b.n	800493e <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c4:	b29b      	uxth	r3, r3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d113      	bne.n	80046f2 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ca:	2300      	movs	r3, #0
 80046cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
 80046d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	699b      	ldr	r3, [r3, #24]
 80046dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80046de:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	e115      	b.n	800491e <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	f040 808a 	bne.w	8004812 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80046fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004700:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004704:	d137      	bne.n	8004776 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004714:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004720:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004724:	d113      	bne.n	800474e <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004734:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004736:	2300      	movs	r3, #0
 8004738:	627b      	str	r3, [r7, #36]	; 0x24
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	695b      	ldr	r3, [r3, #20]
 8004740:	627b      	str	r3, [r7, #36]	; 0x24
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
 800474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474c:	e0e7      	b.n	800491e <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800474e:	2300      	movs	r3, #0
 8004750:	623b      	str	r3, [r7, #32]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	623b      	str	r3, [r7, #32]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	699b      	ldr	r3, [r3, #24]
 8004760:	623b      	str	r3, [r7, #32]
 8004762:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	e0d3      	b.n	800491e <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004778:	2b08      	cmp	r3, #8
 800477a:	d02e      	beq.n	80047da <I2C_Master_ADDR+0x1b2>
 800477c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477e:	2b20      	cmp	r3, #32
 8004780:	d02b      	beq.n	80047da <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004784:	2b12      	cmp	r3, #18
 8004786:	d102      	bne.n	800478e <I2C_Master_ADDR+0x166>
 8004788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478a:	2b01      	cmp	r3, #1
 800478c:	d125      	bne.n	80047da <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800478e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004790:	2b04      	cmp	r3, #4
 8004792:	d00e      	beq.n	80047b2 <I2C_Master_ADDR+0x18a>
 8004794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004796:	2b02      	cmp	r3, #2
 8004798:	d00b      	beq.n	80047b2 <I2C_Master_ADDR+0x18a>
 800479a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479c:	2b10      	cmp	r3, #16
 800479e:	d008      	beq.n	80047b2 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047ae:	601a      	str	r2, [r3, #0]
 80047b0:	e007      	b.n	80047c2 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047c0:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c2:	2300      	movs	r3, #0
 80047c4:	61fb      	str	r3, [r7, #28]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	61fb      	str	r3, [r7, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	61fb      	str	r3, [r7, #28]
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	e0a1      	b.n	800491e <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ea:	2300      	movs	r3, #0
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800480e:	601a      	str	r2, [r3, #0]
 8004810:	e085      	b.n	800491e <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d14d      	bne.n	80048b8 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800481c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481e:	2b04      	cmp	r3, #4
 8004820:	d016      	beq.n	8004850 <I2C_Master_ADDR+0x228>
 8004822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004824:	2b02      	cmp	r3, #2
 8004826:	d013      	beq.n	8004850 <I2C_Master_ADDR+0x228>
 8004828:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800482a:	2b10      	cmp	r3, #16
 800482c:	d010      	beq.n	8004850 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800483c:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800484c:	601a      	str	r2, [r3, #0]
 800484e:	e007      	b.n	8004860 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800485e:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800486a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800486e:	d117      	bne.n	80048a0 <I2C_Master_ADDR+0x278>
 8004870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004872:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004876:	d00b      	beq.n	8004890 <I2C_Master_ADDR+0x268>
 8004878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487a:	2b01      	cmp	r3, #1
 800487c:	d008      	beq.n	8004890 <I2C_Master_ADDR+0x268>
 800487e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004880:	2b08      	cmp	r3, #8
 8004882:	d005      	beq.n	8004890 <I2C_Master_ADDR+0x268>
 8004884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004886:	2b10      	cmp	r3, #16
 8004888:	d002      	beq.n	8004890 <I2C_Master_ADDR+0x268>
 800488a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488c:	2b20      	cmp	r3, #32
 800488e:	d107      	bne.n	80048a0 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800489e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a0:	2300      	movs	r3, #0
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	e032      	b.n	800491e <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048c6:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80048d6:	d117      	bne.n	8004908 <I2C_Master_ADDR+0x2e0>
 80048d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80048de:	d00b      	beq.n	80048f8 <I2C_Master_ADDR+0x2d0>
 80048e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d008      	beq.n	80048f8 <I2C_Master_ADDR+0x2d0>
 80048e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d005      	beq.n	80048f8 <I2C_Master_ADDR+0x2d0>
 80048ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048ee:	2b10      	cmp	r3, #16
 80048f0:	d002      	beq.n	80048f8 <I2C_Master_ADDR+0x2d0>
 80048f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048f4:	2b20      	cmp	r3, #32
 80048f6:	d107      	bne.n	8004908 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004906:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004908:	2300      	movs	r3, #0
 800490a:	613b      	str	r3, [r7, #16]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	613b      	str	r3, [r7, #16]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	613b      	str	r3, [r7, #16]
 800491c:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004924:	e00b      	b.n	800493e <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	68fb      	ldr	r3, [r7, #12]
}
 800493c:	e7ff      	b.n	800493e <I2C_Master_ADDR+0x316>
 800493e:	bf00      	nop
 8004940:	3744      	adds	r7, #68	; 0x44
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr

0800494a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800494a:	b580      	push	{r7, lr}
 800494c:	b084      	sub	sp, #16
 800494e:	af00      	add	r7, sp, #0
 8004950:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004958:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495e:	b29b      	uxth	r3, r3
 8004960:	2b00      	cmp	r3, #0
 8004962:	d02b      	beq.n	80049bc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004968:	781a      	ldrb	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497e:	b29b      	uxth	r3, r3
 8004980:	3b01      	subs	r3, #1
 8004982:	b29a      	uxth	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800498c:	b29b      	uxth	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d114      	bne.n	80049bc <I2C_SlaveTransmit_TXE+0x72>
 8004992:	7bfb      	ldrb	r3, [r7, #15]
 8004994:	2b29      	cmp	r3, #41	; 0x29
 8004996:	d111      	bne.n	80049bc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049a6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2221      	movs	r2, #33	; 0x21
 80049ac:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2228      	movs	r2, #40	; 0x28
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f7ff f9f1 	bl	8003d9e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80049bc:	bf00      	nop
 80049be:	3710      	adds	r7, #16
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d011      	beq.n	80049fa <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	781a      	ldrb	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e6:	1c5a      	adds	r2, r3, #1
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f0:	b29b      	uxth	r3, r3
 80049f2:	3b01      	subs	r3, #1
 80049f4:	b29a      	uxth	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr

08004a06 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b084      	sub	sp, #16
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a14:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d02c      	beq.n	8004a7a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	691a      	ldr	r2, [r3, #16]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d114      	bne.n	8004a7a <I2C_SlaveReceive_RXNE+0x74>
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
 8004a52:	2b2a      	cmp	r3, #42	; 0x2a
 8004a54:	d111      	bne.n	8004a7a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a64:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2222      	movs	r2, #34	; 0x22
 8004a6a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2228      	movs	r2, #40	; 0x28
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff f99c 	bl	8003db2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004a7a:	bf00      	nop
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d012      	beq.n	8004aba <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	b2d2      	uxtb	r2, r2
 8004aa0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	1c5a      	adds	r2, r3, #1
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	b29a      	uxth	r2, r3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004aba:	bf00      	nop
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004ac6:	b580      	push	{r7, lr}
 8004ac8:	b084      	sub	sp, #16
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ae0:	2b28      	cmp	r3, #40	; 0x28
 8004ae2:	d127      	bne.n	8004b34 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004af2:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	089b      	lsrs	r3, r3, #2
 8004af8:	f003 0301 	and.w	r3, r3, #1
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d101      	bne.n	8004b04 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004b00:	2301      	movs	r3, #1
 8004b02:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	09db      	lsrs	r3, r3, #7
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d103      	bne.n	8004b18 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	81bb      	strh	r3, [r7, #12]
 8004b16:	e002      	b.n	8004b1e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004b26:	89ba      	ldrh	r2, [r7, #12]
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7ff f94a 	bl	8003dc6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004b32:	e00e      	b.n	8004b52 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b34:	2300      	movs	r3, #0
 8004b36:	60bb      	str	r3, [r7, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	60bb      	str	r3, [r7, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	60bb      	str	r3, [r7, #8]
 8004b48:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004b52:	bf00      	nop
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004b7a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	60bb      	str	r3, [r7, #8]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	60bb      	str	r3, [r7, #8]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 0201 	orr.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ba8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bb4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bb8:	d172      	bne.n	8004ca0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004bba:	7bfb      	ldrb	r3, [r7, #15]
 8004bbc:	2b22      	cmp	r3, #34	; 0x22
 8004bbe:	d002      	beq.n	8004bc6 <I2C_Slave_STOPF+0x6a>
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
 8004bc2:	2b2a      	cmp	r3, #42	; 0x2a
 8004bc4:	d135      	bne.n	8004c32 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d005      	beq.n	8004bea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be2:	f043 0204 	orr.w	r2, r3, #4
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bf8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f7fe f948 	bl	8002e94 <HAL_DMA_GetState>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d049      	beq.n	8004c9e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c0e:	4a69      	ldr	r2, [pc, #420]	; (8004db4 <I2C_Slave_STOPF+0x258>)
 8004c10:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fd ff90 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d03d      	beq.n	8004c9e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c30:	e035      	b.n	8004c9e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	f043 0204 	orr.w	r2, r3, #4
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c64:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fe f912 	bl	8002e94 <HAL_DMA_GetState>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d014      	beq.n	8004ca0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c7a:	4a4e      	ldr	r2, [pc, #312]	; (8004db4 <I2C_Slave_STOPF+0x258>)
 8004c7c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7fd ff5a 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d008      	beq.n	8004ca0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c98:	4610      	mov	r0, r2
 8004c9a:	4798      	blx	r3
 8004c9c:	e000      	b.n	8004ca0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004c9e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d03e      	beq.n	8004d28 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	f003 0304 	and.w	r3, r3, #4
 8004cb4:	2b04      	cmp	r3, #4
 8004cb6:	d112      	bne.n	8004cde <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	691a      	ldr	r2, [r3, #16]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc2:	b2d2      	uxtb	r2, r2
 8004cc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	3b01      	subs	r3, #1
 8004cd8:	b29a      	uxth	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ce8:	2b40      	cmp	r3, #64	; 0x40
 8004cea:	d112      	bne.n	8004d12 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfe:	1c5a      	adds	r2, r3, #1
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d005      	beq.n	8004d28 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d20:	f043 0204 	orr.w	r2, r3, #4
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d003      	beq.n	8004d38 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f843 	bl	8004dbc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004d36:	e039      	b.n	8004dac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004d38:	7bfb      	ldrb	r3, [r7, #15]
 8004d3a:	2b2a      	cmp	r3, #42	; 0x2a
 8004d3c:	d109      	bne.n	8004d52 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2228      	movs	r2, #40	; 0x28
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f7ff f830 	bl	8003db2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b28      	cmp	r3, #40	; 0x28
 8004d5c:	d111      	bne.n	8004d82 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a15      	ldr	r2, [pc, #84]	; (8004db8 <I2C_Slave_STOPF+0x25c>)
 8004d62:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2220      	movs	r2, #32
 8004d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff f831 	bl	8003de2 <HAL_I2C_ListenCpltCallback>
}
 8004d80:	e014      	b.n	8004dac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d86:	2b22      	cmp	r3, #34	; 0x22
 8004d88:	d002      	beq.n	8004d90 <I2C_Slave_STOPF+0x234>
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
 8004d8c:	2b22      	cmp	r3, #34	; 0x22
 8004d8e:	d10d      	bne.n	8004dac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7ff f803 	bl	8003db2 <HAL_I2C_SlaveRxCpltCallback>
}
 8004dac:	bf00      	nop
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	08005349 	.word	0x08005349
 8004db8:	ffff0000 	.word	0xffff0000

08004dbc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dd2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004dd4:	7bbb      	ldrb	r3, [r7, #14]
 8004dd6:	2b10      	cmp	r3, #16
 8004dd8:	d002      	beq.n	8004de0 <I2C_ITError+0x24>
 8004dda:	7bbb      	ldrb	r3, [r7, #14]
 8004ddc:	2b40      	cmp	r3, #64	; 0x40
 8004dde:	d10a      	bne.n	8004df6 <I2C_ITError+0x3a>
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b22      	cmp	r3, #34	; 0x22
 8004de4:	d107      	bne.n	8004df6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004df4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004df6:	7bfb      	ldrb	r3, [r7, #15]
 8004df8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004dfc:	2b28      	cmp	r3, #40	; 0x28
 8004dfe:	d107      	bne.n	8004e10 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2228      	movs	r2, #40	; 0x28
 8004e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e0e:	e015      	b.n	8004e3c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e1e:	d00a      	beq.n	8004e36 <I2C_ITError+0x7a>
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b60      	cmp	r3, #96	; 0x60
 8004e24:	d007      	beq.n	8004e36 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e4a:	d162      	bne.n	8004f12 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e5a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d020      	beq.n	8004eac <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e6e:	4a6a      	ldr	r2, [pc, #424]	; (8005018 <I2C_ITError+0x25c>)
 8004e70:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fd fe60 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f000 8089 	beq.w	8004f96 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 0201 	bic.w	r2, r2, #1
 8004e92:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2220      	movs	r2, #32
 8004e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ea6:	4610      	mov	r0, r2
 8004ea8:	4798      	blx	r3
 8004eaa:	e074      	b.n	8004f96 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb0:	4a59      	ldr	r2, [pc, #356]	; (8005018 <I2C_ITError+0x25c>)
 8004eb2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f7fd fe3f 	bl	8002b3c <HAL_DMA_Abort_IT>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d068      	beq.n	8004f96 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ece:	2b40      	cmp	r3, #64	; 0x40
 8004ed0:	d10b      	bne.n	8004eea <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	691a      	ldr	r2, [r3, #16]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee4:	1c5a      	adds	r2, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f022 0201 	bic.w	r2, r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2220      	movs	r2, #32
 8004efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f0c:	4610      	mov	r0, r2
 8004f0e:	4798      	blx	r3
 8004f10:	e041      	b.n	8004f96 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f18:	b2db      	uxtb	r3, r3
 8004f1a:	2b60      	cmp	r3, #96	; 0x60
 8004f1c:	d125      	bne.n	8004f6a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f36:	2b40      	cmp	r3, #64	; 0x40
 8004f38:	d10b      	bne.n	8004f52 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	691a      	ldr	r2, [r3, #16]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f44:	b2d2      	uxtb	r2, r2
 8004f46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	1c5a      	adds	r2, r3, #1
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0201 	bic.w	r2, r2, #1
 8004f60:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7fe ff65 	bl	8003e32 <HAL_I2C_AbortCpltCallback>
 8004f68:	e015      	b.n	8004f96 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f74:	2b40      	cmp	r3, #64	; 0x40
 8004f76:	d10b      	bne.n	8004f90 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691a      	ldr	r2, [r3, #16]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	b2d2      	uxtb	r2, r2
 8004f84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8a:	1c5a      	adds	r2, r3, #1
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f7fe ff44 	bl	8003e1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10e      	bne.n	8004fc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d109      	bne.n	8004fc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d104      	bne.n	8004fc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d007      	beq.n	8004fd4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	685a      	ldr	r2, [r3, #4]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004fd2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fda:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe0:	f003 0304 	and.w	r3, r3, #4
 8004fe4:	2b04      	cmp	r3, #4
 8004fe6:	d113      	bne.n	8005010 <I2C_ITError+0x254>
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
 8004fea:	2b28      	cmp	r3, #40	; 0x28
 8004fec:	d110      	bne.n	8005010 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a0a      	ldr	r2, [pc, #40]	; (800501c <I2C_ITError+0x260>)
 8004ff2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fe fee9 	bl	8003de2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005010:	bf00      	nop
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	08005349 	.word	0x08005349
 800501c:	ffff0000 	.word	0xffff0000

08005020 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b088      	sub	sp, #32
 8005024:	af02      	add	r7, sp, #8
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	607a      	str	r2, [r7, #4]
 800502a:	603b      	str	r3, [r7, #0]
 800502c:	460b      	mov	r3, r1
 800502e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005034:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	2b08      	cmp	r3, #8
 800503a:	d006      	beq.n	800504a <I2C_MasterRequestWrite+0x2a>
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b01      	cmp	r3, #1
 8005040:	d003      	beq.n	800504a <I2C_MasterRequestWrite+0x2a>
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005048:	d108      	bne.n	800505c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681a      	ldr	r2, [r3, #0]
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005058:	601a      	str	r2, [r3, #0]
 800505a:	e00b      	b.n	8005074 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	2b12      	cmp	r3, #18
 8005062:	d107      	bne.n	8005074 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005072:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	9300      	str	r3, [sp, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005080:	68f8      	ldr	r0, [r7, #12]
 8005082:	f000 fa09 	bl	8005498 <I2C_WaitOnFlagUntilTimeout>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00d      	beq.n	80050a8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800509a:	d103      	bne.n	80050a4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e035      	b.n	8005114 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050b0:	d108      	bne.n	80050c4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050b2:	897b      	ldrh	r3, [r7, #10]
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	461a      	mov	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050c0:	611a      	str	r2, [r3, #16]
 80050c2:	e01b      	b.n	80050fc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050c4:	897b      	ldrh	r3, [r7, #10]
 80050c6:	11db      	asrs	r3, r3, #7
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	f003 0306 	and.w	r3, r3, #6
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	f063 030f 	orn	r3, r3, #15
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	687a      	ldr	r2, [r7, #4]
 80050e0:	490e      	ldr	r1, [pc, #56]	; (800511c <I2C_MasterRequestWrite+0xfc>)
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f000 fa2f 	bl	8005546 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d001      	beq.n	80050f2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e010      	b.n	8005114 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050f2:	897b      	ldrh	r3, [r7, #10]
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	4907      	ldr	r1, [pc, #28]	; (8005120 <I2C_MasterRequestWrite+0x100>)
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 fa1f 	bl	8005546 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e000      	b.n	8005114 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005112:	2300      	movs	r3, #0
}
 8005114:	4618      	mov	r0, r3
 8005116:	3718      	adds	r7, #24
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	00010008 	.word	0x00010008
 8005120:	00010002 	.word	0x00010002

08005124 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005138:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005140:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005146:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005156:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005164:	2200      	movs	r2, #0
 8005166:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005168:	697b      	ldr	r3, [r7, #20]
 800516a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516c:	2b00      	cmp	r3, #0
 800516e:	d003      	beq.n	8005178 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005174:	2200      	movs	r2, #0
 8005176:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005178:	7cfb      	ldrb	r3, [r7, #19]
 800517a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800517e:	2b21      	cmp	r3, #33	; 0x21
 8005180:	d007      	beq.n	8005192 <I2C_DMAXferCplt+0x6e>
 8005182:	7cfb      	ldrb	r3, [r7, #19]
 8005184:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8005188:	2b22      	cmp	r3, #34	; 0x22
 800518a:	d131      	bne.n	80051f0 <I2C_DMAXferCplt+0xcc>
 800518c:	7cbb      	ldrb	r3, [r7, #18]
 800518e:	2b20      	cmp	r3, #32
 8005190:	d12e      	bne.n	80051f0 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	685a      	ldr	r2, [r3, #4]
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051a0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2200      	movs	r2, #0
 80051a6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	2b29      	cmp	r3, #41	; 0x29
 80051ac:	d10a      	bne.n	80051c4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80051ae:	697b      	ldr	r3, [r7, #20]
 80051b0:	2221      	movs	r2, #33	; 0x21
 80051b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	2228      	movs	r2, #40	; 0x28
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051bc:	6978      	ldr	r0, [r7, #20]
 80051be:	f7fe fdee 	bl	8003d9e <HAL_I2C_SlaveTxCpltCallback>
 80051c2:	e00c      	b.n	80051de <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80051c4:	7cfb      	ldrb	r3, [r7, #19]
 80051c6:	2b2a      	cmp	r3, #42	; 0x2a
 80051c8:	d109      	bne.n	80051de <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	2222      	movs	r2, #34	; 0x22
 80051ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2228      	movs	r2, #40	; 0x28
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80051d8:	6978      	ldr	r0, [r7, #20]
 80051da:	f7fe fdea 	bl	8003db2 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80051ec:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80051ee:	e06a      	b.n	80052c6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d064      	beq.n	80052c6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005200:	b29b      	uxth	r3, r3
 8005202:	2b01      	cmp	r3, #1
 8005204:	d107      	bne.n	8005216 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005214:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005224:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800522c:	d009      	beq.n	8005242 <I2C_DMAXferCplt+0x11e>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d006      	beq.n	8005242 <I2C_DMAXferCplt+0x11e>
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800523a:	d002      	beq.n	8005242 <I2C_DMAXferCplt+0x11e>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b20      	cmp	r3, #32
 8005240:	d107      	bne.n	8005252 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005250:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	685a      	ldr	r2, [r3, #4]
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005260:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005270:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2200      	movs	r2, #0
 8005276:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005280:	6978      	ldr	r0, [r7, #20]
 8005282:	f7fe fdcc 	bl	8003e1e <HAL_I2C_ErrorCallback>
}
 8005286:	e01e      	b.n	80052c6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2220      	movs	r2, #32
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b40      	cmp	r3, #64	; 0x40
 800529a:	d10a      	bne.n	80052b2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	2200      	movs	r2, #0
 80052a8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80052aa:	6978      	ldr	r0, [r7, #20]
 80052ac:	f7fe fdad 	bl	8003e0a <HAL_I2C_MemRxCpltCallback>
}
 80052b0:	e009      	b.n	80052c6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	2212      	movs	r2, #18
 80052be:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80052c0:	6978      	ldr	r0, [r7, #20]
 80052c2:	f7fc fbff 	bl	8001ac4 <HAL_I2C_MasterRxCpltCallback>
}
 80052c6:	bf00      	nop
 80052c8:	3718      	adds	r7, #24
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}

080052ce <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80052ce:	b580      	push	{r7, lr}
 80052d0:	b084      	sub	sp, #16
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e8:	2200      	movs	r2, #0
 80052ea:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f8:	2200      	movs	r2, #0
 80052fa:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f7fd fdd7 	bl	8002eb0 <HAL_DMA_GetError>
 8005302:	4603      	mov	r3, r0
 8005304:	2b02      	cmp	r3, #2
 8005306:	d01b      	beq.n	8005340 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005316:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f043 0210 	orr.w	r2, r3, #16
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f7fe fd6f 	bl	8003e1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005340:	bf00      	nop
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005350:	2300      	movs	r3, #0
 8005352:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005358:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005360:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005362:	4b4b      	ldr	r3, [pc, #300]	; (8005490 <I2C_DMAAbort+0x148>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	08db      	lsrs	r3, r3, #3
 8005368:	4a4a      	ldr	r2, [pc, #296]	; (8005494 <I2C_DMAAbort+0x14c>)
 800536a:	fba2 2303 	umull	r2, r3, r2, r3
 800536e:	0a1a      	lsrs	r2, r3, #8
 8005370:	4613      	mov	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	00da      	lsls	r2, r3, #3
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d106      	bne.n	8005390 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005386:	f043 0220 	orr.w	r2, r3, #32
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800538e:	e00a      	b.n	80053a6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	3b01      	subs	r3, #1
 8005394:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053a4:	d0ea      	beq.n	800537c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b2:	2200      	movs	r2, #0
 80053b4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	2200      	movs	r2, #0
 80053c4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053d4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	2200      	movs	r2, #0
 80053da:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d003      	beq.n	80053ec <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e8:	2200      	movs	r2, #0
 80053ea:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d003      	beq.n	80053fc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f8:	2200      	movs	r2, #0
 80053fa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0201 	bic.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b60      	cmp	r3, #96	; 0x60
 8005416:	d10e      	bne.n	8005436 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	2200      	movs	r2, #0
 800542c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800542e:	6978      	ldr	r0, [r7, #20]
 8005430:	f7fe fcff 	bl	8003e32 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005434:	e027      	b.n	8005486 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005436:	7cfb      	ldrb	r3, [r7, #19]
 8005438:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800543c:	2b28      	cmp	r3, #40	; 0x28
 800543e:	d117      	bne.n	8005470 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f042 0201 	orr.w	r2, r2, #1
 800544e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800545e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	2200      	movs	r2, #0
 8005464:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2228      	movs	r2, #40	; 0x28
 800546a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800546e:	e007      	b.n	8005480 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	2220      	movs	r2, #32
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005480:	6978      	ldr	r0, [r7, #20]
 8005482:	f7fe fccc 	bl	8003e1e <HAL_I2C_ErrorCallback>
}
 8005486:	bf00      	nop
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	2000002c 	.word	0x2000002c
 8005494:	14f8b589 	.word	0x14f8b589

08005498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	603b      	str	r3, [r7, #0]
 80054a4:	4613      	mov	r3, r2
 80054a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054a8:	e025      	b.n	80054f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b0:	d021      	beq.n	80054f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054b2:	f7fd f88b 	bl	80025cc <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d302      	bcc.n	80054c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d116      	bne.n	80054f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2200      	movs	r2, #0
 80054cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e2:	f043 0220 	orr.w	r2, r3, #32
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e023      	b.n	800553e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	0c1b      	lsrs	r3, r3, #16
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d10d      	bne.n	800551c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	43da      	mvns	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	4013      	ands	r3, r2
 800550c:	b29b      	uxth	r3, r3
 800550e:	2b00      	cmp	r3, #0
 8005510:	bf0c      	ite	eq
 8005512:	2301      	moveq	r3, #1
 8005514:	2300      	movne	r3, #0
 8005516:	b2db      	uxtb	r3, r3
 8005518:	461a      	mov	r2, r3
 800551a:	e00c      	b.n	8005536 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	43da      	mvns	r2, r3
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	4013      	ands	r3, r2
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	bf0c      	ite	eq
 800552e:	2301      	moveq	r3, #1
 8005530:	2300      	movne	r3, #0
 8005532:	b2db      	uxtb	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	79fb      	ldrb	r3, [r7, #7]
 8005538:	429a      	cmp	r2, r3
 800553a:	d0b6      	beq.n	80054aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	3710      	adds	r7, #16
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
 8005552:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005554:	e051      	b.n	80055fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
 800555c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005564:	d123      	bne.n	80055ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005574:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800557e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2220      	movs	r2, #32
 800558a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f043 0204 	orr.w	r2, r3, #4
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e046      	b.n	800563c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b4:	d021      	beq.n	80055fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b6:	f7fd f809 	bl	80025cc <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d302      	bcc.n	80055cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d116      	bne.n	80055fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	f043 0220 	orr.w	r2, r3, #32
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2200      	movs	r2, #0
 80055f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e020      	b.n	800563c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	0c1b      	lsrs	r3, r3, #16
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	2b01      	cmp	r3, #1
 8005602:	d10c      	bne.n	800561e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	43da      	mvns	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	4013      	ands	r3, r2
 8005610:	b29b      	uxth	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	bf14      	ite	ne
 8005616:	2301      	movne	r3, #1
 8005618:	2300      	moveq	r3, #0
 800561a:	b2db      	uxtb	r3, r3
 800561c:	e00b      	b.n	8005636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	43da      	mvns	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	4013      	ands	r3, r2
 800562a:	b29b      	uxth	r3, r3
 800562c:	2b00      	cmp	r3, #0
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d18d      	bne.n	8005556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	60f8      	str	r0, [r7, #12]
 800564c:	60b9      	str	r1, [r7, #8]
 800564e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005650:	e02d      	b.n	80056ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f000 f8aa 	bl	80057ac <I2C_IsAcknowledgeFailed>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e02d      	b.n	80056be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005668:	d021      	beq.n	80056ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800566a:	f7fc ffaf 	bl	80025cc <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	429a      	cmp	r2, r3
 8005678:	d302      	bcc.n	8005680 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d116      	bne.n	80056ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2200      	movs	r2, #0
 8005684:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2220      	movs	r2, #32
 800568a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	f043 0220 	orr.w	r2, r3, #32
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e007      	b.n	80056be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b8:	2b80      	cmp	r3, #128	; 0x80
 80056ba:	d1ca      	bne.n	8005652 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3710      	adds	r7, #16
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}

080056c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b084      	sub	sp, #16
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	60f8      	str	r0, [r7, #12]
 80056ce:	60b9      	str	r1, [r7, #8]
 80056d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056d2:	e02d      	b.n	8005730 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056d4:	68f8      	ldr	r0, [r7, #12]
 80056d6:	f000 f869 	bl	80057ac <I2C_IsAcknowledgeFailed>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d001      	beq.n	80056e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e02d      	b.n	8005740 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ea:	d021      	beq.n	8005730 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056ec:	f7fc ff6e 	bl	80025cc <HAL_GetTick>
 80056f0:	4602      	mov	r2, r0
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	1ad3      	subs	r3, r2, r3
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d302      	bcc.n	8005702 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d116      	bne.n	8005730 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	f043 0220 	orr.w	r2, r3, #32
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e007      	b.n	8005740 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	f003 0304 	and.w	r3, r3, #4
 800573a:	2b04      	cmp	r3, #4
 800573c:	d1ca      	bne.n	80056d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800573e:	2300      	movs	r3, #0
}
 8005740:	4618      	mov	r0, r3
 8005742:	3710      	adds	r7, #16
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005754:	4b13      	ldr	r3, [pc, #76]	; (80057a4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	08db      	lsrs	r3, r3, #3
 800575a:	4a13      	ldr	r2, [pc, #76]	; (80057a8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800575c:	fba2 2303 	umull	r2, r3, r2, r3
 8005760:	0a1a      	lsrs	r2, r3, #8
 8005762:	4613      	mov	r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	3b01      	subs	r3, #1
 800576e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d107      	bne.n	8005786 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	f043 0220 	orr.w	r2, r3, #32
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e008      	b.n	8005798 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005794:	d0e9      	beq.n	800576a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005796:	2300      	movs	r3, #0
}
 8005798:	4618      	mov	r0, r3
 800579a:	3714      	adds	r7, #20
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	2000002c 	.word	0x2000002c
 80057a8:	14f8b589 	.word	0x14f8b589

080057ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c2:	d11b      	bne.n	80057fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80057cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e8:	f043 0204 	orr.w	r2, r3, #4
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	370c      	adds	r7, #12
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800580a:	b480      	push	{r7}
 800580c:	b083      	sub	sp, #12
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005816:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800581a:	d103      	bne.n	8005824 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005822:	e007      	b.n	8005834 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005828:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800582c:	d102      	bne.n	8005834 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2208      	movs	r2, #8
 8005832:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005840:	b580      	push	{r7, lr}
 8005842:	b086      	sub	sp, #24
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d101      	bne.n	8005852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e264      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d075      	beq.n	800594a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800585e:	4ba3      	ldr	r3, [pc, #652]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	2b04      	cmp	r3, #4
 8005868:	d00c      	beq.n	8005884 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800586a:	4ba0      	ldr	r3, [pc, #640]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005872:	2b08      	cmp	r3, #8
 8005874:	d112      	bne.n	800589c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005876:	4b9d      	ldr	r3, [pc, #628]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800587e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005882:	d10b      	bne.n	800589c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005884:	4b99      	ldr	r3, [pc, #612]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d05b      	beq.n	8005948 <HAL_RCC_OscConfig+0x108>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d157      	bne.n	8005948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e23f      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058a4:	d106      	bne.n	80058b4 <HAL_RCC_OscConfig+0x74>
 80058a6:	4b91      	ldr	r3, [pc, #580]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a90      	ldr	r2, [pc, #576]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058b0:	6013      	str	r3, [r2, #0]
 80058b2:	e01d      	b.n	80058f0 <HAL_RCC_OscConfig+0xb0>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058bc:	d10c      	bne.n	80058d8 <HAL_RCC_OscConfig+0x98>
 80058be:	4b8b      	ldr	r3, [pc, #556]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a8a      	ldr	r2, [pc, #552]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058c8:	6013      	str	r3, [r2, #0]
 80058ca:	4b88      	ldr	r3, [pc, #544]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a87      	ldr	r2, [pc, #540]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	e00b      	b.n	80058f0 <HAL_RCC_OscConfig+0xb0>
 80058d8:	4b84      	ldr	r3, [pc, #528]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a83      	ldr	r2, [pc, #524]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	4b81      	ldr	r3, [pc, #516]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a80      	ldr	r2, [pc, #512]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80058ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d013      	beq.n	8005920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058f8:	f7fc fe68 	bl	80025cc <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005900:	f7fc fe64 	bl	80025cc <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b64      	cmp	r3, #100	; 0x64
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e204      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005912:	4b76      	ldr	r3, [pc, #472]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0xc0>
 800591e:	e014      	b.n	800594a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005920:	f7fc fe54 	bl	80025cc <HAL_GetTick>
 8005924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005926:	e008      	b.n	800593a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005928:	f7fc fe50 	bl	80025cc <HAL_GetTick>
 800592c:	4602      	mov	r2, r0
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	1ad3      	subs	r3, r2, r3
 8005932:	2b64      	cmp	r3, #100	; 0x64
 8005934:	d901      	bls.n	800593a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005936:	2303      	movs	r3, #3
 8005938:	e1f0      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800593a:	4b6c      	ldr	r3, [pc, #432]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1f0      	bne.n	8005928 <HAL_RCC_OscConfig+0xe8>
 8005946:	e000      	b.n	800594a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	2b00      	cmp	r3, #0
 8005954:	d063      	beq.n	8005a1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005956:	4b65      	ldr	r3, [pc, #404]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 030c 	and.w	r3, r3, #12
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00b      	beq.n	800597a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005962:	4b62      	ldr	r3, [pc, #392]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800596a:	2b08      	cmp	r3, #8
 800596c:	d11c      	bne.n	80059a8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800596e:	4b5f      	ldr	r3, [pc, #380]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d116      	bne.n	80059a8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800597a:	4b5c      	ldr	r3, [pc, #368]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d005      	beq.n	8005992 <HAL_RCC_OscConfig+0x152>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d001      	beq.n	8005992 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e1c4      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005992:	4b56      	ldr	r3, [pc, #344]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	00db      	lsls	r3, r3, #3
 80059a0:	4952      	ldr	r1, [pc, #328]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059a6:	e03a      	b.n	8005a1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d020      	beq.n	80059f2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059b0:	4b4f      	ldr	r3, [pc, #316]	; (8005af0 <HAL_RCC_OscConfig+0x2b0>)
 80059b2:	2201      	movs	r2, #1
 80059b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059b6:	f7fc fe09 	bl	80025cc <HAL_GetTick>
 80059ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059bc:	e008      	b.n	80059d0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059be:	f7fc fe05 	bl	80025cc <HAL_GetTick>
 80059c2:	4602      	mov	r2, r0
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	2b02      	cmp	r3, #2
 80059ca:	d901      	bls.n	80059d0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e1a5      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d0:	4b46      	ldr	r3, [pc, #280]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d0f0      	beq.n	80059be <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059dc:	4b43      	ldr	r3, [pc, #268]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	00db      	lsls	r3, r3, #3
 80059ea:	4940      	ldr	r1, [pc, #256]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 80059ec:	4313      	orrs	r3, r2
 80059ee:	600b      	str	r3, [r1, #0]
 80059f0:	e015      	b.n	8005a1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059f2:	4b3f      	ldr	r3, [pc, #252]	; (8005af0 <HAL_RCC_OscConfig+0x2b0>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059f8:	f7fc fde8 	bl	80025cc <HAL_GetTick>
 80059fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059fe:	e008      	b.n	8005a12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a00:	f7fc fde4 	bl	80025cc <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e184      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a12:	4b36      	ldr	r3, [pc, #216]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1f0      	bne.n	8005a00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f003 0308 	and.w	r3, r3, #8
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d030      	beq.n	8005a8c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d016      	beq.n	8005a60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a32:	4b30      	ldr	r3, [pc, #192]	; (8005af4 <HAL_RCC_OscConfig+0x2b4>)
 8005a34:	2201      	movs	r2, #1
 8005a36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a38:	f7fc fdc8 	bl	80025cc <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a40:	f7fc fdc4 	bl	80025cc <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e164      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a52:	4b26      	ldr	r3, [pc, #152]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005a54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0f0      	beq.n	8005a40 <HAL_RCC_OscConfig+0x200>
 8005a5e:	e015      	b.n	8005a8c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a60:	4b24      	ldr	r3, [pc, #144]	; (8005af4 <HAL_RCC_OscConfig+0x2b4>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a66:	f7fc fdb1 	bl	80025cc <HAL_GetTick>
 8005a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a6e:	f7fc fdad 	bl	80025cc <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e14d      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a80:	4b1a      	ldr	r3, [pc, #104]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a84:	f003 0302 	and.w	r3, r3, #2
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d1f0      	bne.n	8005a6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f000 80a0 	beq.w	8005bda <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a9e:	4b13      	ldr	r3, [pc, #76]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d10f      	bne.n	8005aca <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60bb      	str	r3, [r7, #8]
 8005aae:	4b0f      	ldr	r3, [pc, #60]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	4a0e      	ldr	r2, [pc, #56]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab8:	6413      	str	r3, [r2, #64]	; 0x40
 8005aba:	4b0c      	ldr	r3, [pc, #48]	; (8005aec <HAL_RCC_OscConfig+0x2ac>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ac2:	60bb      	str	r3, [r7, #8]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aca:	4b0b      	ldr	r3, [pc, #44]	; (8005af8 <HAL_RCC_OscConfig+0x2b8>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d121      	bne.n	8005b1a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ad6:	4b08      	ldr	r3, [pc, #32]	; (8005af8 <HAL_RCC_OscConfig+0x2b8>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a07      	ldr	r2, [pc, #28]	; (8005af8 <HAL_RCC_OscConfig+0x2b8>)
 8005adc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ae0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ae2:	f7fc fd73 	bl	80025cc <HAL_GetTick>
 8005ae6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae8:	e011      	b.n	8005b0e <HAL_RCC_OscConfig+0x2ce>
 8005aea:	bf00      	nop
 8005aec:	40023800 	.word	0x40023800
 8005af0:	42470000 	.word	0x42470000
 8005af4:	42470e80 	.word	0x42470e80
 8005af8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005afc:	f7fc fd66 	bl	80025cc <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d901      	bls.n	8005b0e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e106      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b0e:	4b85      	ldr	r3, [pc, #532]	; (8005d24 <HAL_RCC_OscConfig+0x4e4>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d0f0      	beq.n	8005afc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d106      	bne.n	8005b30 <HAL_RCC_OscConfig+0x2f0>
 8005b22:	4b81      	ldr	r3, [pc, #516]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	4a80      	ldr	r2, [pc, #512]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b28:	f043 0301 	orr.w	r3, r3, #1
 8005b2c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b2e:	e01c      	b.n	8005b6a <HAL_RCC_OscConfig+0x32a>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	2b05      	cmp	r3, #5
 8005b36:	d10c      	bne.n	8005b52 <HAL_RCC_OscConfig+0x312>
 8005b38:	4b7b      	ldr	r3, [pc, #492]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3c:	4a7a      	ldr	r2, [pc, #488]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b3e:	f043 0304 	orr.w	r3, r3, #4
 8005b42:	6713      	str	r3, [r2, #112]	; 0x70
 8005b44:	4b78      	ldr	r3, [pc, #480]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b48:	4a77      	ldr	r2, [pc, #476]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b4a:	f043 0301 	orr.w	r3, r3, #1
 8005b4e:	6713      	str	r3, [r2, #112]	; 0x70
 8005b50:	e00b      	b.n	8005b6a <HAL_RCC_OscConfig+0x32a>
 8005b52:	4b75      	ldr	r3, [pc, #468]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b56:	4a74      	ldr	r2, [pc, #464]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b58:	f023 0301 	bic.w	r3, r3, #1
 8005b5c:	6713      	str	r3, [r2, #112]	; 0x70
 8005b5e:	4b72      	ldr	r3, [pc, #456]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b62:	4a71      	ldr	r2, [pc, #452]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b64:	f023 0304 	bic.w	r3, r3, #4
 8005b68:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d015      	beq.n	8005b9e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b72:	f7fc fd2b 	bl	80025cc <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b78:	e00a      	b.n	8005b90 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b7a:	f7fc fd27 	bl	80025cc <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d901      	bls.n	8005b90 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e0c5      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b90:	4b65      	ldr	r3, [pc, #404]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d0ee      	beq.n	8005b7a <HAL_RCC_OscConfig+0x33a>
 8005b9c:	e014      	b.n	8005bc8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b9e:	f7fc fd15 	bl	80025cc <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ba4:	e00a      	b.n	8005bbc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ba6:	f7fc fd11 	bl	80025cc <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d901      	bls.n	8005bbc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	e0af      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bbc:	4b5a      	ldr	r3, [pc, #360]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1ee      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bc8:	7dfb      	ldrb	r3, [r7, #23]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d105      	bne.n	8005bda <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bce:	4b56      	ldr	r3, [pc, #344]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd2:	4a55      	ldr	r2, [pc, #340]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bd8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 809b 	beq.w	8005d1a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005be4:	4b50      	ldr	r3, [pc, #320]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f003 030c 	and.w	r3, r3, #12
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d05c      	beq.n	8005caa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d141      	bne.n	8005c7c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf8:	4b4c      	ldr	r3, [pc, #304]	; (8005d2c <HAL_RCC_OscConfig+0x4ec>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfe:	f7fc fce5 	bl	80025cc <HAL_GetTick>
 8005c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c04:	e008      	b.n	8005c18 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c06:	f7fc fce1 	bl	80025cc <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d901      	bls.n	8005c18 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e081      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c18:	4b43      	ldr	r3, [pc, #268]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1f0      	bne.n	8005c06 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	69da      	ldr	r2, [r3, #28]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c32:	019b      	lsls	r3, r3, #6
 8005c34:	431a      	orrs	r2, r3
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c3a:	085b      	lsrs	r3, r3, #1
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	041b      	lsls	r3, r3, #16
 8005c40:	431a      	orrs	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c46:	061b      	lsls	r3, r3, #24
 8005c48:	4937      	ldr	r1, [pc, #220]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c4e:	4b37      	ldr	r3, [pc, #220]	; (8005d2c <HAL_RCC_OscConfig+0x4ec>)
 8005c50:	2201      	movs	r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fc fcba 	bl	80025cc <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c5c:	f7fc fcb6 	bl	80025cc <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b02      	cmp	r3, #2
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e056      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c6e:	4b2e      	ldr	r3, [pc, #184]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d0f0      	beq.n	8005c5c <HAL_RCC_OscConfig+0x41c>
 8005c7a:	e04e      	b.n	8005d1a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c7c:	4b2b      	ldr	r3, [pc, #172]	; (8005d2c <HAL_RCC_OscConfig+0x4ec>)
 8005c7e:	2200      	movs	r2, #0
 8005c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c82:	f7fc fca3 	bl	80025cc <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c8a:	f7fc fc9f 	bl	80025cc <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e03f      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c9c:	4b22      	ldr	r3, [pc, #136]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1f0      	bne.n	8005c8a <HAL_RCC_OscConfig+0x44a>
 8005ca8:	e037      	b.n	8005d1a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e032      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005cb6:	4b1c      	ldr	r3, [pc, #112]	; (8005d28 <HAL_RCC_OscConfig+0x4e8>)
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d028      	beq.n	8005d16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d121      	bne.n	8005d16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d11a      	bne.n	8005d16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005cec:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d111      	bne.n	8005d16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfc:	085b      	lsrs	r3, r3, #1
 8005cfe:	3b01      	subs	r3, #1
 8005d00:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d107      	bne.n	8005d16 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d10:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d001      	beq.n	8005d1a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3718      	adds	r7, #24
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40007000 	.word	0x40007000
 8005d28:	40023800 	.word	0x40023800
 8005d2c:	42470060 	.word	0x42470060

08005d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d101      	bne.n	8005d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e0cc      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005d44:	4b68      	ldr	r3, [pc, #416]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	683a      	ldr	r2, [r7, #0]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d90c      	bls.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d52:	4b65      	ldr	r3, [pc, #404]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d54:	683a      	ldr	r2, [r7, #0]
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	4b63      	ldr	r3, [pc, #396]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0307 	and.w	r3, r3, #7
 8005d62:	683a      	ldr	r2, [r7, #0]
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d001      	beq.n	8005d6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0b8      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d84:	4b59      	ldr	r3, [pc, #356]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	4a58      	ldr	r2, [pc, #352]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d8a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d8e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 0308 	and.w	r3, r3, #8
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d005      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d9c:	4b53      	ldr	r3, [pc, #332]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	4a52      	ldr	r2, [pc, #328]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005da2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005da6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005da8:	4b50      	ldr	r3, [pc, #320]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	494d      	ldr	r1, [pc, #308]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005db6:	4313      	orrs	r3, r2
 8005db8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d044      	beq.n	8005e50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d107      	bne.n	8005dde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	4b47      	ldr	r3, [pc, #284]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d119      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e07f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d003      	beq.n	8005dee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d107      	bne.n	8005dfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dee:	4b3f      	ldr	r3, [pc, #252]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d109      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e06f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dfe:	4b3b      	ldr	r3, [pc, #236]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d101      	bne.n	8005e0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e067      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e0e:	4b37      	ldr	r3, [pc, #220]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f023 0203 	bic.w	r2, r3, #3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	4934      	ldr	r1, [pc, #208]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e20:	f7fc fbd4 	bl	80025cc <HAL_GetTick>
 8005e24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e26:	e00a      	b.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e28:	f7fc fbd0 	bl	80025cc <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e04f      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e3e:	4b2b      	ldr	r3, [pc, #172]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	f003 020c 	and.w	r2, r3, #12
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	429a      	cmp	r2, r3
 8005e4e:	d1eb      	bne.n	8005e28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e50:	4b25      	ldr	r3, [pc, #148]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	683a      	ldr	r2, [r7, #0]
 8005e5a:	429a      	cmp	r2, r3
 8005e5c:	d20c      	bcs.n	8005e78 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e5e:	4b22      	ldr	r3, [pc, #136]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e60:	683a      	ldr	r2, [r7, #0]
 8005e62:	b2d2      	uxtb	r2, r2
 8005e64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e66:	4b20      	ldr	r3, [pc, #128]	; (8005ee8 <HAL_RCC_ClockConfig+0x1b8>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 0307 	and.w	r3, r3, #7
 8005e6e:	683a      	ldr	r2, [r7, #0]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e032      	b.n	8005ede <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 0304 	and.w	r3, r3, #4
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d008      	beq.n	8005e96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4916      	ldr	r1, [pc, #88]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d009      	beq.n	8005eb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ea2:	4b12      	ldr	r3, [pc, #72]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	490e      	ldr	r1, [pc, #56]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005eb6:	f000 f821 	bl	8005efc <HAL_RCC_GetSysClockFreq>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	4b0b      	ldr	r3, [pc, #44]	; (8005eec <HAL_RCC_ClockConfig+0x1bc>)
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	490a      	ldr	r1, [pc, #40]	; (8005ef0 <HAL_RCC_ClockConfig+0x1c0>)
 8005ec8:	5ccb      	ldrb	r3, [r1, r3]
 8005eca:	fa22 f303 	lsr.w	r3, r2, r3
 8005ece:	4a09      	ldr	r2, [pc, #36]	; (8005ef4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ed0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ed2:	4b09      	ldr	r3, [pc, #36]	; (8005ef8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f7fc fb34 	bl	8002544 <HAL_InitTick>

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	40023c00 	.word	0x40023c00
 8005eec:	40023800 	.word	0x40023800
 8005ef0:	0800b530 	.word	0x0800b530
 8005ef4:	2000002c 	.word	0x2000002c
 8005ef8:	20000030 	.word	0x20000030

08005efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005efc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f00:	b084      	sub	sp, #16
 8005f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	607b      	str	r3, [r7, #4]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005f10:	2300      	movs	r3, #0
 8005f12:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f14:	4b67      	ldr	r3, [pc, #412]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 030c 	and.w	r3, r3, #12
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d00d      	beq.n	8005f3c <HAL_RCC_GetSysClockFreq+0x40>
 8005f20:	2b08      	cmp	r3, #8
 8005f22:	f200 80bd 	bhi.w	80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d002      	beq.n	8005f30 <HAL_RCC_GetSysClockFreq+0x34>
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d003      	beq.n	8005f36 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f2e:	e0b7      	b.n	80060a0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f30:	4b61      	ldr	r3, [pc, #388]	; (80060b8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005f32:	60bb      	str	r3, [r7, #8]
       break;
 8005f34:	e0b7      	b.n	80060a6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f36:	4b61      	ldr	r3, [pc, #388]	; (80060bc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005f38:	60bb      	str	r3, [r7, #8]
      break;
 8005f3a:	e0b4      	b.n	80060a6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f3c:	4b5d      	ldr	r3, [pc, #372]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f44:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f46:	4b5b      	ldr	r3, [pc, #364]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d04d      	beq.n	8005fee <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f52:	4b58      	ldr	r3, [pc, #352]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	099b      	lsrs	r3, r3, #6
 8005f58:	461a      	mov	r2, r3
 8005f5a:	f04f 0300 	mov.w	r3, #0
 8005f5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005f62:	f04f 0100 	mov.w	r1, #0
 8005f66:	ea02 0800 	and.w	r8, r2, r0
 8005f6a:	ea03 0901 	and.w	r9, r3, r1
 8005f6e:	4640      	mov	r0, r8
 8005f70:	4649      	mov	r1, r9
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	014b      	lsls	r3, r1, #5
 8005f7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005f80:	0142      	lsls	r2, r0, #5
 8005f82:	4610      	mov	r0, r2
 8005f84:	4619      	mov	r1, r3
 8005f86:	ebb0 0008 	subs.w	r0, r0, r8
 8005f8a:	eb61 0109 	sbc.w	r1, r1, r9
 8005f8e:	f04f 0200 	mov.w	r2, #0
 8005f92:	f04f 0300 	mov.w	r3, #0
 8005f96:	018b      	lsls	r3, r1, #6
 8005f98:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005f9c:	0182      	lsls	r2, r0, #6
 8005f9e:	1a12      	subs	r2, r2, r0
 8005fa0:	eb63 0301 	sbc.w	r3, r3, r1
 8005fa4:	f04f 0000 	mov.w	r0, #0
 8005fa8:	f04f 0100 	mov.w	r1, #0
 8005fac:	00d9      	lsls	r1, r3, #3
 8005fae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005fb2:	00d0      	lsls	r0, r2, #3
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	eb12 0208 	adds.w	r2, r2, r8
 8005fbc:	eb43 0309 	adc.w	r3, r3, r9
 8005fc0:	f04f 0000 	mov.w	r0, #0
 8005fc4:	f04f 0100 	mov.w	r1, #0
 8005fc8:	0259      	lsls	r1, r3, #9
 8005fca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005fce:	0250      	lsls	r0, r2, #9
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	461a      	mov	r2, r3
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	f7fa fdea 	bl	8000bb8 <__aeabi_uldivmod>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	4613      	mov	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	e04a      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fee:	4b31      	ldr	r3, [pc, #196]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	099b      	lsrs	r3, r3, #6
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	f04f 0300 	mov.w	r3, #0
 8005ffa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005ffe:	f04f 0100 	mov.w	r1, #0
 8006002:	ea02 0400 	and.w	r4, r2, r0
 8006006:	ea03 0501 	and.w	r5, r3, r1
 800600a:	4620      	mov	r0, r4
 800600c:	4629      	mov	r1, r5
 800600e:	f04f 0200 	mov.w	r2, #0
 8006012:	f04f 0300 	mov.w	r3, #0
 8006016:	014b      	lsls	r3, r1, #5
 8006018:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800601c:	0142      	lsls	r2, r0, #5
 800601e:	4610      	mov	r0, r2
 8006020:	4619      	mov	r1, r3
 8006022:	1b00      	subs	r0, r0, r4
 8006024:	eb61 0105 	sbc.w	r1, r1, r5
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	018b      	lsls	r3, r1, #6
 8006032:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006036:	0182      	lsls	r2, r0, #6
 8006038:	1a12      	subs	r2, r2, r0
 800603a:	eb63 0301 	sbc.w	r3, r3, r1
 800603e:	f04f 0000 	mov.w	r0, #0
 8006042:	f04f 0100 	mov.w	r1, #0
 8006046:	00d9      	lsls	r1, r3, #3
 8006048:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800604c:	00d0      	lsls	r0, r2, #3
 800604e:	4602      	mov	r2, r0
 8006050:	460b      	mov	r3, r1
 8006052:	1912      	adds	r2, r2, r4
 8006054:	eb45 0303 	adc.w	r3, r5, r3
 8006058:	f04f 0000 	mov.w	r0, #0
 800605c:	f04f 0100 	mov.w	r1, #0
 8006060:	0299      	lsls	r1, r3, #10
 8006062:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006066:	0290      	lsls	r0, r2, #10
 8006068:	4602      	mov	r2, r0
 800606a:	460b      	mov	r3, r1
 800606c:	4610      	mov	r0, r2
 800606e:	4619      	mov	r1, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	461a      	mov	r2, r3
 8006074:	f04f 0300 	mov.w	r3, #0
 8006078:	f7fa fd9e 	bl	8000bb8 <__aeabi_uldivmod>
 800607c:	4602      	mov	r2, r0
 800607e:	460b      	mov	r3, r1
 8006080:	4613      	mov	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006084:	4b0b      	ldr	r3, [pc, #44]	; (80060b4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	0c1b      	lsrs	r3, r3, #16
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	3301      	adds	r3, #1
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006094:	68fa      	ldr	r2, [r7, #12]
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	fbb2 f3f3 	udiv	r3, r2, r3
 800609c:	60bb      	str	r3, [r7, #8]
      break;
 800609e:	e002      	b.n	80060a6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80060a0:	4b05      	ldr	r3, [pc, #20]	; (80060b8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80060a2:	60bb      	str	r3, [r7, #8]
      break;
 80060a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060a6:	68bb      	ldr	r3, [r7, #8]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060b2:	bf00      	nop
 80060b4:	40023800 	.word	0x40023800
 80060b8:	00f42400 	.word	0x00f42400
 80060bc:	007a1200 	.word	0x007a1200

080060c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060c0:	b480      	push	{r7}
 80060c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060c4:	4b03      	ldr	r3, [pc, #12]	; (80060d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80060c6:	681b      	ldr	r3, [r3, #0]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	2000002c 	.word	0x2000002c

080060d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80060dc:	f7ff fff0 	bl	80060c0 <HAL_RCC_GetHCLKFreq>
 80060e0:	4602      	mov	r2, r0
 80060e2:	4b05      	ldr	r3, [pc, #20]	; (80060f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	0a9b      	lsrs	r3, r3, #10
 80060e8:	f003 0307 	and.w	r3, r3, #7
 80060ec:	4903      	ldr	r1, [pc, #12]	; (80060fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80060ee:	5ccb      	ldrb	r3, [r1, r3]
 80060f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	40023800 	.word	0x40023800
 80060fc:	0800b540 	.word	0x0800b540

08006100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006104:	f7ff ffdc 	bl	80060c0 <HAL_RCC_GetHCLKFreq>
 8006108:	4602      	mov	r2, r0
 800610a:	4b05      	ldr	r3, [pc, #20]	; (8006120 <HAL_RCC_GetPCLK2Freq+0x20>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	0b5b      	lsrs	r3, r3, #13
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	4903      	ldr	r1, [pc, #12]	; (8006124 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006116:	5ccb      	ldrb	r3, [r1, r3]
 8006118:	fa22 f303 	lsr.w	r3, r2, r3
}
 800611c:	4618      	mov	r0, r3
 800611e:	bd80      	pop	{r7, pc}
 8006120:	40023800 	.word	0x40023800
 8006124:	0800b540 	.word	0x0800b540

08006128 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d101      	bne.n	800613a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e07b      	b.n	8006232 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613e:	2b00      	cmp	r3, #0
 8006140:	d108      	bne.n	8006154 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800614a:	d009      	beq.n	8006160 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	61da      	str	r2, [r3, #28]
 8006152:	e005      	b.n	8006160 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d106      	bne.n	8006180 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fb fe38 	bl	8001df0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2202      	movs	r2, #2
 8006184:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006196:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061b2:	431a      	orrs	r2, r3
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	431a      	orrs	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061d0:	431a      	orrs	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e4:	ea42 0103 	orr.w	r1, r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	0c1b      	lsrs	r3, r3, #16
 80061fe:	f003 0104 	and.w	r1, r3, #4
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	f003 0210 	and.w	r2, r3, #16
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	69da      	ldr	r2, [r3, #28]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006220:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
	...

0800623c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b088      	sub	sp, #32
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	099b      	lsrs	r3, r3, #6
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10f      	bne.n	8006280 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006260:	69bb      	ldr	r3, [r7, #24]
 8006262:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006266:	2b00      	cmp	r3, #0
 8006268:	d00a      	beq.n	8006280 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	099b      	lsrs	r3, r3, #6
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	2b00      	cmp	r3, #0
 8006274:	d004      	beq.n	8006280 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	4798      	blx	r3
    return;
 800627e:	e0d7      	b.n	8006430 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	085b      	lsrs	r3, r3, #1
 8006284:	f003 0301 	and.w	r3, r3, #1
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00a      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x66>
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	09db      	lsrs	r3, r3, #7
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b00      	cmp	r3, #0
 8006296:	d004      	beq.n	80062a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	4798      	blx	r3
    return;
 80062a0:	e0c6      	b.n	8006430 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	095b      	lsrs	r3, r3, #5
 80062a6:	f003 0301 	and.w	r3, r3, #1
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10c      	bne.n	80062c8 <HAL_SPI_IRQHandler+0x8c>
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	099b      	lsrs	r3, r3, #6
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	0a1b      	lsrs	r3, r3, #8
 80062be:	f003 0301 	and.w	r3, r3, #1
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f000 80b4 	beq.w	8006430 <HAL_SPI_IRQHandler+0x1f4>
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	f003 0301 	and.w	r3, r3, #1
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f000 80ad 	beq.w	8006430 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80062d6:	69bb      	ldr	r3, [r7, #24]
 80062d8:	099b      	lsrs	r3, r3, #6
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d023      	beq.n	800632a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b03      	cmp	r3, #3
 80062ec:	d011      	beq.n	8006312 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f2:	f043 0204 	orr.w	r2, r3, #4
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062fa:	2300      	movs	r3, #0
 80062fc:	617b      	str	r3, [r7, #20]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	e00b      	b.n	800632a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006312:	2300      	movs	r3, #0
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	613b      	str	r3, [r7, #16]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	613b      	str	r3, [r7, #16]
 8006326:	693b      	ldr	r3, [r7, #16]
        return;
 8006328:	e082      	b.n	8006430 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800632a:	69bb      	ldr	r3, [r7, #24]
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b00      	cmp	r3, #0
 8006334:	d014      	beq.n	8006360 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800633a:	f043 0201 	orr.w	r2, r3, #1
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006342:	2300      	movs	r3, #0
 8006344:	60fb      	str	r3, [r7, #12]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	0a1b      	lsrs	r3, r3, #8
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00c      	beq.n	8006386 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006370:	f043 0208 	orr.w	r2, r3, #8
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006378:	2300      	movs	r3, #0
 800637a:	60bb      	str	r3, [r7, #8]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	60bb      	str	r3, [r7, #8]
 8006384:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638a:	2b00      	cmp	r3, #0
 800638c:	d04f      	beq.n	800642e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800639c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d104      	bne.n	80063ba <HAL_SPI_IRQHandler+0x17e>
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d034      	beq.n	8006424 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0203 	bic.w	r2, r2, #3
 80063c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d011      	beq.n	80063f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063d6:	4a18      	ldr	r2, [pc, #96]	; (8006438 <HAL_SPI_IRQHandler+0x1fc>)
 80063d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fc fbac 	bl	8002b3c <HAL_DMA_Abort_IT>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d005      	beq.n	80063f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d016      	beq.n	800642c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006402:	4a0d      	ldr	r2, [pc, #52]	; (8006438 <HAL_SPI_IRQHandler+0x1fc>)
 8006404:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800640a:	4618      	mov	r0, r3
 800640c:	f7fc fb96 	bl	8002b3c <HAL_DMA_Abort_IT>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00a      	beq.n	800642c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006422:	e003      	b.n	800642c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 f809 	bl	800643c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800642a:	e000      	b.n	800642e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800642c:	bf00      	nop
    return;
 800642e:	bf00      	nop
  }
}
 8006430:	3720      	adds	r7, #32
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	08006451 	.word	0x08006451

0800643c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff ffe6 	bl	800643c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e041      	b.n	800650e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006490:	b2db      	uxtb	r3, r3
 8006492:	2b00      	cmp	r3, #0
 8006494:	d106      	bne.n	80064a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7fb fd28 	bl	8001ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2202      	movs	r2, #2
 80064a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	3304      	adds	r3, #4
 80064b4:	4619      	mov	r1, r3
 80064b6:	4610      	mov	r0, r2
 80064b8:	f000 fcb8 	bl	8006e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b01      	cmp	r3, #1
 800652a:	d001      	beq.n	8006530 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e044      	b.n	80065ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a1e      	ldr	r2, [pc, #120]	; (80065c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d018      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800655a:	d013      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a1a      	ldr	r2, [pc, #104]	; (80065cc <HAL_TIM_Base_Start_IT+0xb4>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d00e      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a19      	ldr	r2, [pc, #100]	; (80065d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d009      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a17      	ldr	r2, [pc, #92]	; (80065d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d004      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a16      	ldr	r2, [pc, #88]	; (80065d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d111      	bne.n	80065a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f003 0307 	and.w	r3, r3, #7
 800658e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b06      	cmp	r3, #6
 8006594:	d010      	beq.n	80065b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f042 0201 	orr.w	r2, r2, #1
 80065a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a6:	e007      	b.n	80065b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0201 	orr.w	r2, r2, #1
 80065b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40010000 	.word	0x40010000
 80065cc:	40000400 	.word	0x40000400
 80065d0:	40000800 	.word	0x40000800
 80065d4:	40000c00 	.word	0x40000c00
 80065d8:	40014000 	.word	0x40014000

080065dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d101      	bne.n	80065ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e041      	b.n	8006672 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d106      	bne.n	8006608 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2200      	movs	r2, #0
 80065fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 f839 	bl	800667a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4610      	mov	r0, r2
 800661c:	f000 fc06 	bl	8006e2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2201      	movs	r2, #1
 800663c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800667a:	b480      	push	{r7}
 800667c:	b083      	sub	sp, #12
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006682:	bf00      	nop
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
	...

08006690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d109      	bne.n	80066b4 <HAL_TIM_PWM_Start+0x24>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	bf14      	ite	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	2300      	moveq	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	e022      	b.n	80066fa <HAL_TIM_PWM_Start+0x6a>
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	2b04      	cmp	r3, #4
 80066b8:	d109      	bne.n	80066ce <HAL_TIM_PWM_Start+0x3e>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	bf14      	ite	ne
 80066c6:	2301      	movne	r3, #1
 80066c8:	2300      	moveq	r3, #0
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	e015      	b.n	80066fa <HAL_TIM_PWM_Start+0x6a>
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	2b08      	cmp	r3, #8
 80066d2:	d109      	bne.n	80066e8 <HAL_TIM_PWM_Start+0x58>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	2b01      	cmp	r3, #1
 80066de:	bf14      	ite	ne
 80066e0:	2301      	movne	r3, #1
 80066e2:	2300      	moveq	r3, #0
 80066e4:	b2db      	uxtb	r3, r3
 80066e6:	e008      	b.n	80066fa <HAL_TIM_PWM_Start+0x6a>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	bf14      	ite	ne
 80066f4:	2301      	movne	r3, #1
 80066f6:	2300      	moveq	r3, #0
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d001      	beq.n	8006702 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e068      	b.n	80067d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d104      	bne.n	8006712 <HAL_TIM_PWM_Start+0x82>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006710:	e013      	b.n	800673a <HAL_TIM_PWM_Start+0xaa>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b04      	cmp	r3, #4
 8006716:	d104      	bne.n	8006722 <HAL_TIM_PWM_Start+0x92>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006720:	e00b      	b.n	800673a <HAL_TIM_PWM_Start+0xaa>
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	2b08      	cmp	r3, #8
 8006726:	d104      	bne.n	8006732 <HAL_TIM_PWM_Start+0xa2>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2202      	movs	r2, #2
 800672c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006730:	e003      	b.n	800673a <HAL_TIM_PWM_Start+0xaa>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2202      	movs	r2, #2
 8006736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2201      	movs	r2, #1
 8006740:	6839      	ldr	r1, [r7, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fe18 	bl	8007378 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a23      	ldr	r2, [pc, #140]	; (80067dc <HAL_TIM_PWM_Start+0x14c>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d107      	bne.n	8006762 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006760:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a1d      	ldr	r2, [pc, #116]	; (80067dc <HAL_TIM_PWM_Start+0x14c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d018      	beq.n	800679e <HAL_TIM_PWM_Start+0x10e>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006774:	d013      	beq.n	800679e <HAL_TIM_PWM_Start+0x10e>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a19      	ldr	r2, [pc, #100]	; (80067e0 <HAL_TIM_PWM_Start+0x150>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d00e      	beq.n	800679e <HAL_TIM_PWM_Start+0x10e>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a17      	ldr	r2, [pc, #92]	; (80067e4 <HAL_TIM_PWM_Start+0x154>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d009      	beq.n	800679e <HAL_TIM_PWM_Start+0x10e>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a16      	ldr	r2, [pc, #88]	; (80067e8 <HAL_TIM_PWM_Start+0x158>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d004      	beq.n	800679e <HAL_TIM_PWM_Start+0x10e>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a14      	ldr	r2, [pc, #80]	; (80067ec <HAL_TIM_PWM_Start+0x15c>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d111      	bne.n	80067c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 0307 	and.w	r3, r3, #7
 80067a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b06      	cmp	r3, #6
 80067ae:	d010      	beq.n	80067d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f042 0201 	orr.w	r2, r2, #1
 80067be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067c0:	e007      	b.n	80067d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f042 0201 	orr.w	r2, r2, #1
 80067d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3710      	adds	r7, #16
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}
 80067dc:	40010000 	.word	0x40010000
 80067e0:	40000400 	.word	0x40000400
 80067e4:	40000800 	.word	0x40000800
 80067e8:	40000c00 	.word	0x40000c00
 80067ec:	40014000 	.word	0x40014000

080067f0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2200      	movs	r2, #0
 8006800:	6839      	ldr	r1, [r7, #0]
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fdb8 	bl	8007378 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a29      	ldr	r2, [pc, #164]	; (80068b4 <HAL_TIM_PWM_Stop+0xc4>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d117      	bne.n	8006842 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	6a1a      	ldr	r2, [r3, #32]
 8006818:	f241 1311 	movw	r3, #4369	; 0x1111
 800681c:	4013      	ands	r3, r2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10f      	bne.n	8006842 <HAL_TIM_PWM_Stop+0x52>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	6a1a      	ldr	r2, [r3, #32]
 8006828:	f240 4344 	movw	r3, #1092	; 0x444
 800682c:	4013      	ands	r3, r2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d107      	bne.n	8006842 <HAL_TIM_PWM_Stop+0x52>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006840:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	6a1a      	ldr	r2, [r3, #32]
 8006848:	f241 1311 	movw	r3, #4369	; 0x1111
 800684c:	4013      	ands	r3, r2
 800684e:	2b00      	cmp	r3, #0
 8006850:	d10f      	bne.n	8006872 <HAL_TIM_PWM_Stop+0x82>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6a1a      	ldr	r2, [r3, #32]
 8006858:	f240 4344 	movw	r3, #1092	; 0x444
 800685c:	4013      	ands	r3, r2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d107      	bne.n	8006872 <HAL_TIM_PWM_Stop+0x82>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f022 0201 	bic.w	r2, r2, #1
 8006870:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d104      	bne.n	8006882 <HAL_TIM_PWM_Stop+0x92>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006880:	e013      	b.n	80068aa <HAL_TIM_PWM_Stop+0xba>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	2b04      	cmp	r3, #4
 8006886:	d104      	bne.n	8006892 <HAL_TIM_PWM_Stop+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006890:	e00b      	b.n	80068aa <HAL_TIM_PWM_Stop+0xba>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	2b08      	cmp	r3, #8
 8006896:	d104      	bne.n	80068a2 <HAL_TIM_PWM_Stop+0xb2>
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068a0:	e003      	b.n	80068aa <HAL_TIM_PWM_Stop+0xba>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2201      	movs	r2, #1
 80068a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80068aa:	2300      	movs	r3, #0
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3708      	adds	r7, #8
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	40010000 	.word	0x40010000

080068b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d122      	bne.n	8006914 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	68db      	ldr	r3, [r3, #12]
 80068d4:	f003 0302 	and.w	r3, r3, #2
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d11b      	bne.n	8006914 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f06f 0202 	mvn.w	r2, #2
 80068e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	f003 0303 	and.w	r3, r3, #3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d003      	beq.n	8006902 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 fa77 	bl	8006dee <HAL_TIM_IC_CaptureCallback>
 8006900:	e005      	b.n	800690e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 fa69 	bl	8006dda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f000 fa7a 	bl	8006e02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	691b      	ldr	r3, [r3, #16]
 800691a:	f003 0304 	and.w	r3, r3, #4
 800691e:	2b04      	cmp	r3, #4
 8006920:	d122      	bne.n	8006968 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	f003 0304 	and.w	r3, r3, #4
 800692c:	2b04      	cmp	r3, #4
 800692e:	d11b      	bne.n	8006968 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	f06f 0204 	mvn.w	r2, #4
 8006938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2202      	movs	r2, #2
 800693e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800694a:	2b00      	cmp	r3, #0
 800694c:	d003      	beq.n	8006956 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fa4d 	bl	8006dee <HAL_TIM_IC_CaptureCallback>
 8006954:	e005      	b.n	8006962 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fa3f 	bl	8006dda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f000 fa50 	bl	8006e02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	f003 0308 	and.w	r3, r3, #8
 8006972:	2b08      	cmp	r3, #8
 8006974:	d122      	bne.n	80069bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f003 0308 	and.w	r3, r3, #8
 8006980:	2b08      	cmp	r3, #8
 8006982:	d11b      	bne.n	80069bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f06f 0208 	mvn.w	r2, #8
 800698c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2204      	movs	r2, #4
 8006992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	69db      	ldr	r3, [r3, #28]
 800699a:	f003 0303 	and.w	r3, r3, #3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d003      	beq.n	80069aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 fa23 	bl	8006dee <HAL_TIM_IC_CaptureCallback>
 80069a8:	e005      	b.n	80069b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 fa15 	bl	8006dda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fa26 	bl	8006e02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	f003 0310 	and.w	r3, r3, #16
 80069c6:	2b10      	cmp	r3, #16
 80069c8:	d122      	bne.n	8006a10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	f003 0310 	and.w	r3, r3, #16
 80069d4:	2b10      	cmp	r3, #16
 80069d6:	d11b      	bne.n	8006a10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f06f 0210 	mvn.w	r2, #16
 80069e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2208      	movs	r2, #8
 80069e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d003      	beq.n	80069fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f9f9 	bl	8006dee <HAL_TIM_IC_CaptureCallback>
 80069fc:	e005      	b.n	8006a0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f9eb 	bl	8006dda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f9fc 	bl	8006e02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d10e      	bne.n	8006a3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	f003 0301 	and.w	r3, r3, #1
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d107      	bne.n	8006a3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f06f 0201 	mvn.w	r2, #1
 8006a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7fa ff78 	bl	800192c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a46:	2b80      	cmp	r3, #128	; 0x80
 8006a48:	d10e      	bne.n	8006a68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a54:	2b80      	cmp	r3, #128	; 0x80
 8006a56:	d107      	bne.n	8006a68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 fd26 	bl	80074b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a72:	2b40      	cmp	r3, #64	; 0x40
 8006a74:	d10e      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a80:	2b40      	cmp	r3, #64	; 0x40
 8006a82:	d107      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f9c1 	bl	8006e16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	f003 0320 	and.w	r3, r3, #32
 8006a9e:	2b20      	cmp	r3, #32
 8006aa0:	d10e      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b20      	cmp	r3, #32
 8006aae:	d107      	bne.n	8006ac0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f06f 0220 	mvn.w	r2, #32
 8006ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fcf0 	bl	80074a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ac0:	bf00      	nop
 8006ac2:	3708      	adds	r7, #8
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	e0ae      	b.n	8006c44 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b0c      	cmp	r3, #12
 8006af2:	f200 809f 	bhi.w	8006c34 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006af6:	a201      	add	r2, pc, #4	; (adr r2, 8006afc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006afc:	08006b31 	.word	0x08006b31
 8006b00:	08006c35 	.word	0x08006c35
 8006b04:	08006c35 	.word	0x08006c35
 8006b08:	08006c35 	.word	0x08006c35
 8006b0c:	08006b71 	.word	0x08006b71
 8006b10:	08006c35 	.word	0x08006c35
 8006b14:	08006c35 	.word	0x08006c35
 8006b18:	08006c35 	.word	0x08006c35
 8006b1c:	08006bb3 	.word	0x08006bb3
 8006b20:	08006c35 	.word	0x08006c35
 8006b24:	08006c35 	.word	0x08006c35
 8006b28:	08006c35 	.word	0x08006c35
 8006b2c:	08006bf3 	.word	0x08006bf3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68b9      	ldr	r1, [r7, #8]
 8006b36:	4618      	mov	r0, r3
 8006b38:	f000 f9f8 	bl	8006f2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	699a      	ldr	r2, [r3, #24]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f042 0208 	orr.w	r2, r2, #8
 8006b4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699a      	ldr	r2, [r3, #24]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0204 	bic.w	r2, r2, #4
 8006b5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	6999      	ldr	r1, [r3, #24]
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	691a      	ldr	r2, [r3, #16]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	430a      	orrs	r2, r1
 8006b6c:	619a      	str	r2, [r3, #24]
      break;
 8006b6e:	e064      	b.n	8006c3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f000 fa3e 	bl	8006ff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	699a      	ldr	r2, [r3, #24]
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6999      	ldr	r1, [r3, #24]
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	021a      	lsls	r2, r3, #8
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	619a      	str	r2, [r3, #24]
      break;
 8006bb0:	e043      	b.n	8006c3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68b9      	ldr	r1, [r7, #8]
 8006bb8:	4618      	mov	r0, r3
 8006bba:	f000 fa89 	bl	80070d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	69da      	ldr	r2, [r3, #28]
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f042 0208 	orr.w	r2, r2, #8
 8006bcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	69da      	ldr	r2, [r3, #28]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0204 	bic.w	r2, r2, #4
 8006bdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	69d9      	ldr	r1, [r3, #28]
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	691a      	ldr	r2, [r3, #16]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	61da      	str	r2, [r3, #28]
      break;
 8006bf0:	e023      	b.n	8006c3a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68b9      	ldr	r1, [r7, #8]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f000 fad3 	bl	80071a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	69da      	ldr	r2, [r3, #28]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69da      	ldr	r2, [r3, #28]
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	69d9      	ldr	r1, [r3, #28]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	021a      	lsls	r2, r3, #8
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	61da      	str	r2, [r3, #28]
      break;
 8006c32:	e002      	b.n	8006c3a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	75fb      	strb	r3, [r7, #23]
      break;
 8006c38:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3718      	adds	r7, #24
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c56:	2300      	movs	r3, #0
 8006c58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d101      	bne.n	8006c68 <HAL_TIM_ConfigClockSource+0x1c>
 8006c64:	2302      	movs	r3, #2
 8006c66:	e0b4      	b.n	8006dd2 <HAL_TIM_ConfigClockSource+0x186>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2202      	movs	r2, #2
 8006c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ca0:	d03e      	beq.n	8006d20 <HAL_TIM_ConfigClockSource+0xd4>
 8006ca2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ca6:	f200 8087 	bhi.w	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006caa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cae:	f000 8086 	beq.w	8006dbe <HAL_TIM_ConfigClockSource+0x172>
 8006cb2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cb6:	d87f      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cb8:	2b70      	cmp	r3, #112	; 0x70
 8006cba:	d01a      	beq.n	8006cf2 <HAL_TIM_ConfigClockSource+0xa6>
 8006cbc:	2b70      	cmp	r3, #112	; 0x70
 8006cbe:	d87b      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cc0:	2b60      	cmp	r3, #96	; 0x60
 8006cc2:	d050      	beq.n	8006d66 <HAL_TIM_ConfigClockSource+0x11a>
 8006cc4:	2b60      	cmp	r3, #96	; 0x60
 8006cc6:	d877      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cc8:	2b50      	cmp	r3, #80	; 0x50
 8006cca:	d03c      	beq.n	8006d46 <HAL_TIM_ConfigClockSource+0xfa>
 8006ccc:	2b50      	cmp	r3, #80	; 0x50
 8006cce:	d873      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cd0:	2b40      	cmp	r3, #64	; 0x40
 8006cd2:	d058      	beq.n	8006d86 <HAL_TIM_ConfigClockSource+0x13a>
 8006cd4:	2b40      	cmp	r3, #64	; 0x40
 8006cd6:	d86f      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006cd8:	2b30      	cmp	r3, #48	; 0x30
 8006cda:	d064      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0x15a>
 8006cdc:	2b30      	cmp	r3, #48	; 0x30
 8006cde:	d86b      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce0:	2b20      	cmp	r3, #32
 8006ce2:	d060      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0x15a>
 8006ce4:	2b20      	cmp	r3, #32
 8006ce6:	d867      	bhi.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d05c      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0x15a>
 8006cec:	2b10      	cmp	r3, #16
 8006cee:	d05a      	beq.n	8006da6 <HAL_TIM_ConfigClockSource+0x15a>
 8006cf0:	e062      	b.n	8006db8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6818      	ldr	r0, [r3, #0]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	6899      	ldr	r1, [r3, #8]
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f000 fb19 	bl	8007338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	68ba      	ldr	r2, [r7, #8]
 8006d1c:	609a      	str	r2, [r3, #8]
      break;
 8006d1e:	e04f      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6818      	ldr	r0, [r3, #0]
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	6899      	ldr	r1, [r3, #8]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	685a      	ldr	r2, [r3, #4]
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f000 fb02 	bl	8007338 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	689a      	ldr	r2, [r3, #8]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d42:	609a      	str	r2, [r3, #8]
      break;
 8006d44:	e03c      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6818      	ldr	r0, [r3, #0]
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	6859      	ldr	r1, [r3, #4]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	68db      	ldr	r3, [r3, #12]
 8006d52:	461a      	mov	r2, r3
 8006d54:	f000 fa76 	bl	8007244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2150      	movs	r1, #80	; 0x50
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 facf 	bl	8007302 <TIM_ITRx_SetConfig>
      break;
 8006d64:	e02c      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6818      	ldr	r0, [r3, #0]
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	6859      	ldr	r1, [r3, #4]
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	461a      	mov	r2, r3
 8006d74:	f000 fa95 	bl	80072a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2160      	movs	r1, #96	; 0x60
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f000 fabf 	bl	8007302 <TIM_ITRx_SetConfig>
      break;
 8006d84:	e01c      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6818      	ldr	r0, [r3, #0]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	6859      	ldr	r1, [r3, #4]
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	461a      	mov	r2, r3
 8006d94:	f000 fa56 	bl	8007244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2140      	movs	r1, #64	; 0x40
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f000 faaf 	bl	8007302 <TIM_ITRx_SetConfig>
      break;
 8006da4:	e00c      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4619      	mov	r1, r3
 8006db0:	4610      	mov	r0, r2
 8006db2:	f000 faa6 	bl	8007302 <TIM_ITRx_SetConfig>
      break;
 8006db6:	e003      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	73fb      	strb	r3, [r7, #15]
      break;
 8006dbc:	e000      	b.n	8006dc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006dbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b083      	sub	sp, #12
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006de2:	bf00      	nop
 8006de4:	370c      	adds	r7, #12
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr

08006dee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b083      	sub	sp, #12
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006df6:	bf00      	nop
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e0a:	bf00      	nop
 8006e0c:	370c      	adds	r7, #12
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e14:	4770      	bx	lr

08006e16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b083      	sub	sp, #12
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e1e:	bf00      	nop
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
	...

08006e2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b085      	sub	sp, #20
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a34      	ldr	r2, [pc, #208]	; (8006f10 <TIM_Base_SetConfig+0xe4>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d00f      	beq.n	8006e64 <TIM_Base_SetConfig+0x38>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e4a:	d00b      	beq.n	8006e64 <TIM_Base_SetConfig+0x38>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a31      	ldr	r2, [pc, #196]	; (8006f14 <TIM_Base_SetConfig+0xe8>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d007      	beq.n	8006e64 <TIM_Base_SetConfig+0x38>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a30      	ldr	r2, [pc, #192]	; (8006f18 <TIM_Base_SetConfig+0xec>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d003      	beq.n	8006e64 <TIM_Base_SetConfig+0x38>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a2f      	ldr	r2, [pc, #188]	; (8006f1c <TIM_Base_SetConfig+0xf0>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d108      	bne.n	8006e76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	68fa      	ldr	r2, [r7, #12]
 8006e72:	4313      	orrs	r3, r2
 8006e74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4a25      	ldr	r2, [pc, #148]	; (8006f10 <TIM_Base_SetConfig+0xe4>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d01b      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e84:	d017      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4a22      	ldr	r2, [pc, #136]	; (8006f14 <TIM_Base_SetConfig+0xe8>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d013      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	4a21      	ldr	r2, [pc, #132]	; (8006f18 <TIM_Base_SetConfig+0xec>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d00f      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a20      	ldr	r2, [pc, #128]	; (8006f1c <TIM_Base_SetConfig+0xf0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d00b      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a1f      	ldr	r2, [pc, #124]	; (8006f20 <TIM_Base_SetConfig+0xf4>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d007      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a1e      	ldr	r2, [pc, #120]	; (8006f24 <TIM_Base_SetConfig+0xf8>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d003      	beq.n	8006eb6 <TIM_Base_SetConfig+0x8a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a1d      	ldr	r2, [pc, #116]	; (8006f28 <TIM_Base_SetConfig+0xfc>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d108      	bne.n	8006ec8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	695b      	ldr	r3, [r3, #20]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	4a08      	ldr	r2, [pc, #32]	; (8006f10 <TIM_Base_SetConfig+0xe4>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d103      	bne.n	8006efc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	691a      	ldr	r2, [r3, #16]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	615a      	str	r2, [r3, #20]
}
 8006f02:	bf00      	nop
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	40010000 	.word	0x40010000
 8006f14:	40000400 	.word	0x40000400
 8006f18:	40000800 	.word	0x40000800
 8006f1c:	40000c00 	.word	0x40000c00
 8006f20:	40014000 	.word	0x40014000
 8006f24:	40014400 	.word	0x40014400
 8006f28:	40014800 	.word	0x40014800

08006f2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b087      	sub	sp, #28
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	f023 0201 	bic.w	r2, r3, #1
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f023 0303 	bic.w	r3, r3, #3
 8006f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f023 0302 	bic.w	r3, r3, #2
 8006f74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	697a      	ldr	r2, [r7, #20]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a1c      	ldr	r2, [pc, #112]	; (8006ff4 <TIM_OC1_SetConfig+0xc8>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d10c      	bne.n	8006fa2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f023 0308 	bic.w	r3, r3, #8
 8006f8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	f023 0304 	bic.w	r3, r3, #4
 8006fa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a13      	ldr	r2, [pc, #76]	; (8006ff4 <TIM_OC1_SetConfig+0xc8>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d111      	bne.n	8006fce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	693a      	ldr	r2, [r7, #16]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	699b      	ldr	r3, [r3, #24]
 8006fc8:	693a      	ldr	r2, [r7, #16]
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	693a      	ldr	r2, [r7, #16]
 8006fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	697a      	ldr	r2, [r7, #20]
 8006fe6:	621a      	str	r2, [r3, #32]
}
 8006fe8:	bf00      	nop
 8006fea:	371c      	adds	r7, #28
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	40010000 	.word	0x40010000

08006ff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	f023 0210 	bic.w	r2, r3, #16
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6a1b      	ldr	r3, [r3, #32]
 8007012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	699b      	ldr	r3, [r3, #24]
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800702e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f023 0320 	bic.w	r3, r3, #32
 8007042:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	011b      	lsls	r3, r3, #4
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a1e      	ldr	r2, [pc, #120]	; (80070cc <TIM_OC2_SetConfig+0xd4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d10d      	bne.n	8007074 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800705e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	011b      	lsls	r3, r3, #4
 8007066:	697a      	ldr	r2, [r7, #20]
 8007068:	4313      	orrs	r3, r2
 800706a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800706c:	697b      	ldr	r3, [r7, #20]
 800706e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007072:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	4a15      	ldr	r2, [pc, #84]	; (80070cc <TIM_OC2_SetConfig+0xd4>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d113      	bne.n	80070a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007082:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800708a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	695b      	ldr	r3, [r3, #20]
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	4313      	orrs	r3, r2
 8007096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	699b      	ldr	r3, [r3, #24]
 800709c:	009b      	lsls	r3, r3, #2
 800709e:	693a      	ldr	r2, [r7, #16]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68fa      	ldr	r2, [r7, #12]
 80070ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	621a      	str	r2, [r3, #32]
}
 80070be:	bf00      	nop
 80070c0:	371c      	adds	r7, #28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	40010000 	.word	0x40010000

080070d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070d0:	b480      	push	{r7}
 80070d2:	b087      	sub	sp, #28
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a1b      	ldr	r3, [r3, #32]
 80070de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f023 0303 	bic.w	r3, r3, #3
 8007106:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68fa      	ldr	r2, [r7, #12]
 800710e:	4313      	orrs	r3, r2
 8007110:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007118:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	021b      	lsls	r3, r3, #8
 8007120:	697a      	ldr	r2, [r7, #20]
 8007122:	4313      	orrs	r3, r2
 8007124:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a1d      	ldr	r2, [pc, #116]	; (80071a0 <TIM_OC3_SetConfig+0xd0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d10d      	bne.n	800714a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007134:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	021b      	lsls	r3, r3, #8
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	4313      	orrs	r3, r2
 8007140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	4a14      	ldr	r2, [pc, #80]	; (80071a0 <TIM_OC3_SetConfig+0xd0>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d113      	bne.n	800717a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007158:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007160:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	695b      	ldr	r3, [r3, #20]
 8007166:	011b      	lsls	r3, r3, #4
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	4313      	orrs	r3, r2
 800716c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	699b      	ldr	r3, [r3, #24]
 8007172:	011b      	lsls	r3, r3, #4
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	4313      	orrs	r3, r2
 8007178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	685a      	ldr	r2, [r3, #4]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	621a      	str	r2, [r3, #32]
}
 8007194:	bf00      	nop
 8007196:	371c      	adds	r7, #28
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr
 80071a0:	40010000 	.word	0x40010000

080071a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b087      	sub	sp, #28
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6a1b      	ldr	r3, [r3, #32]
 80071be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	021b      	lsls	r3, r3, #8
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	031b      	lsls	r3, r3, #12
 80071f6:	693a      	ldr	r2, [r7, #16]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	4a10      	ldr	r2, [pc, #64]	; (8007240 <TIM_OC4_SetConfig+0x9c>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d109      	bne.n	8007218 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800720a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	019b      	lsls	r3, r3, #6
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	4313      	orrs	r3, r2
 8007216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685a      	ldr	r2, [r3, #4]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	621a      	str	r2, [r3, #32]
}
 8007232:	bf00      	nop
 8007234:	371c      	adds	r7, #28
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	40010000 	.word	0x40010000

08007244 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6a1b      	ldr	r3, [r3, #32]
 8007254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	f023 0201 	bic.w	r2, r3, #1
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800726e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	011b      	lsls	r3, r3, #4
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	4313      	orrs	r3, r2
 8007278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f023 030a 	bic.w	r3, r3, #10
 8007280:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	4313      	orrs	r3, r2
 8007288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr

080072a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b087      	sub	sp, #28
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	60f8      	str	r0, [r7, #12]
 80072aa:	60b9      	str	r1, [r7, #8]
 80072ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	f023 0210 	bic.w	r2, r3, #16
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	031b      	lsls	r3, r3, #12
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80072de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	011b      	lsls	r3, r3, #4
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	621a      	str	r2, [r3, #32]
}
 80072f6:	bf00      	nop
 80072f8:	371c      	adds	r7, #28
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr

08007302 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007302:	b480      	push	{r7}
 8007304:	b085      	sub	sp, #20
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
 800730a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007318:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800731a:	683a      	ldr	r2, [r7, #0]
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4313      	orrs	r3, r2
 8007320:	f043 0307 	orr.w	r3, r3, #7
 8007324:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	609a      	str	r2, [r3, #8]
}
 800732c:	bf00      	nop
 800732e:	3714      	adds	r7, #20
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	607a      	str	r2, [r7, #4]
 8007344:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007352:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	021a      	lsls	r2, r3, #8
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	431a      	orrs	r2, r3
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	4313      	orrs	r3, r2
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	4313      	orrs	r3, r2
 8007364:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	609a      	str	r2, [r3, #8]
}
 800736c:	bf00      	nop
 800736e:	371c      	adds	r7, #28
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr

08007378 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007378:	b480      	push	{r7}
 800737a:	b087      	sub	sp, #28
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	f003 031f 	and.w	r3, r3, #31
 800738a:	2201      	movs	r2, #1
 800738c:	fa02 f303 	lsl.w	r3, r2, r3
 8007390:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6a1a      	ldr	r2, [r3, #32]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	43db      	mvns	r3, r3
 800739a:	401a      	ands	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6a1a      	ldr	r2, [r3, #32]
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	f003 031f 	and.w	r3, r3, #31
 80073aa:	6879      	ldr	r1, [r7, #4]
 80073ac:	fa01 f303 	lsl.w	r3, r1, r3
 80073b0:	431a      	orrs	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	621a      	str	r2, [r3, #32]
}
 80073b6:	bf00      	nop
 80073b8:	371c      	adds	r7, #28
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr
	...

080073c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b085      	sub	sp, #20
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d101      	bne.n	80073dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073d8:	2302      	movs	r3, #2
 80073da:	e050      	b.n	800747e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2202      	movs	r2, #2
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007402:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	4313      	orrs	r3, r2
 800740c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a1c      	ldr	r2, [pc, #112]	; (800748c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d018      	beq.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007428:	d013      	beq.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a18      	ldr	r2, [pc, #96]	; (8007490 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d00e      	beq.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a16      	ldr	r2, [pc, #88]	; (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d009      	beq.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a15      	ldr	r2, [pc, #84]	; (8007498 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d004      	beq.n	8007452 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a13      	ldr	r2, [pc, #76]	; (800749c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d10c      	bne.n	800746c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007458:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	68ba      	ldr	r2, [r7, #8]
 8007460:	4313      	orrs	r3, r2
 8007462:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68ba      	ldr	r2, [r7, #8]
 800746a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3714      	adds	r7, #20
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr
 800748a:	bf00      	nop
 800748c:	40010000 	.word	0x40010000
 8007490:	40000400 	.word	0x40000400
 8007494:	40000800 	.word	0x40000800
 8007498:	40000c00 	.word	0x40000c00
 800749c:	40014000 	.word	0x40014000

080074a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b082      	sub	sp, #8
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d101      	bne.n	80074da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e03f      	b.n	800755a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e0:	b2db      	uxtb	r3, r3
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d106      	bne.n	80074f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f7fa fdaa 	bl	8002048 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2224      	movs	r2, #36	; 0x24
 80074f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68da      	ldr	r2, [r3, #12]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800750a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 ff31 	bl	8008374 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	691a      	ldr	r2, [r3, #16]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007520:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	695a      	ldr	r2, [r3, #20]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007530:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	68da      	ldr	r2, [r3, #12]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007540:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2220      	movs	r2, #32
 800754c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2220      	movs	r2, #32
 8007554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b08a      	sub	sp, #40	; 0x28
 8007566:	af02      	add	r7, sp, #8
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	603b      	str	r3, [r7, #0]
 800756e:	4613      	mov	r3, r2
 8007570:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007572:	2300      	movs	r3, #0
 8007574:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b20      	cmp	r3, #32
 8007580:	d17c      	bne.n	800767c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <HAL_UART_Transmit+0x2c>
 8007588:	88fb      	ldrh	r3, [r7, #6]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d101      	bne.n	8007592 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e075      	b.n	800767e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007598:	2b01      	cmp	r3, #1
 800759a:	d101      	bne.n	80075a0 <HAL_UART_Transmit+0x3e>
 800759c:	2302      	movs	r3, #2
 800759e:	e06e      	b.n	800767e <HAL_UART_Transmit+0x11c>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2221      	movs	r2, #33	; 0x21
 80075b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075b6:	f7fb f809 	bl	80025cc <HAL_GetTick>
 80075ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	88fa      	ldrh	r2, [r7, #6]
 80075c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	88fa      	ldrh	r2, [r7, #6]
 80075c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075d0:	d108      	bne.n	80075e4 <HAL_UART_Transmit+0x82>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80075da:	2300      	movs	r3, #0
 80075dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	e003      	b.n	80075ec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075e8:	2300      	movs	r3, #0
 80075ea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80075f4:	e02a      	b.n	800764c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	2200      	movs	r2, #0
 80075fe:	2180      	movs	r1, #128	; 0x80
 8007600:	68f8      	ldr	r0, [r7, #12]
 8007602:	f000 fc4c 	bl	8007e9e <UART_WaitOnFlagUntilTimeout>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d001      	beq.n	8007610 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e036      	b.n	800767e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007610:	69fb      	ldr	r3, [r7, #28]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d10b      	bne.n	800762e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	881b      	ldrh	r3, [r3, #0]
 800761a:	461a      	mov	r2, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007624:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	3302      	adds	r3, #2
 800762a:	61bb      	str	r3, [r7, #24]
 800762c:	e007      	b.n	800763e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	781a      	ldrb	r2, [r3, #0]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	3301      	adds	r3, #1
 800763c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007642:	b29b      	uxth	r3, r3
 8007644:	3b01      	subs	r3, #1
 8007646:	b29a      	uxth	r2, r3
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007650:	b29b      	uxth	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1cf      	bne.n	80075f6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	9300      	str	r3, [sp, #0]
 800765a:	697b      	ldr	r3, [r7, #20]
 800765c:	2200      	movs	r2, #0
 800765e:	2140      	movs	r1, #64	; 0x40
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 fc1c 	bl	8007e9e <UART_WaitOnFlagUntilTimeout>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d001      	beq.n	8007670 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	e006      	b.n	800767e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2220      	movs	r2, #32
 8007674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	e000      	b.n	800767e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800767c:	2302      	movs	r3, #2
  }
}
 800767e:	4618      	mov	r0, r3
 8007680:	3720      	adds	r7, #32
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b084      	sub	sp, #16
 800768a:	af00      	add	r7, sp, #0
 800768c:	60f8      	str	r0, [r7, #12]
 800768e:	60b9      	str	r1, [r7, #8]
 8007690:	4613      	mov	r3, r2
 8007692:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b20      	cmp	r3, #32
 800769e:	d11d      	bne.n	80076dc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d002      	beq.n	80076ac <HAL_UART_Receive_IT+0x26>
 80076a6:	88fb      	ldrh	r3, [r7, #6]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d101      	bne.n	80076b0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	e016      	b.n	80076de <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d101      	bne.n	80076be <HAL_UART_Receive_IT+0x38>
 80076ba:	2302      	movs	r3, #2
 80076bc:	e00f      	b.n	80076de <HAL_UART_Receive_IT+0x58>
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2201      	movs	r2, #1
 80076c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80076cc:	88fb      	ldrh	r3, [r7, #6]
 80076ce:	461a      	mov	r2, r3
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 fc51 	bl	8007f7a <UART_Start_Receive_IT>
 80076d8:	4603      	mov	r3, r0
 80076da:	e000      	b.n	80076de <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80076dc:	2302      	movs	r3, #2
  }
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
	...

080076e8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b08c      	sub	sp, #48	; 0x30
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	60f8      	str	r0, [r7, #12]
 80076f0:	60b9      	str	r1, [r7, #8]
 80076f2:	4613      	mov	r3, r2
 80076f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b20      	cmp	r3, #32
 8007700:	d165      	bne.n	80077ce <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d002      	beq.n	800770e <HAL_UART_Transmit_DMA+0x26>
 8007708:	88fb      	ldrh	r3, [r7, #6]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e05e      	b.n	80077d0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_UART_Transmit_DMA+0x38>
 800771c:	2302      	movs	r3, #2
 800771e:	e057      	b.n	80077d0 <HAL_UART_Transmit_DMA+0xe8>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	88fa      	ldrh	r2, [r7, #6]
 8007732:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	88fa      	ldrh	r2, [r7, #6]
 8007738:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2221      	movs	r2, #33	; 0x21
 8007744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774c:	4a22      	ldr	r2, [pc, #136]	; (80077d8 <HAL_UART_Transmit_DMA+0xf0>)
 800774e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007754:	4a21      	ldr	r2, [pc, #132]	; (80077dc <HAL_UART_Transmit_DMA+0xf4>)
 8007756:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800775c:	4a20      	ldr	r2, [pc, #128]	; (80077e0 <HAL_UART_Transmit_DMA+0xf8>)
 800775e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007764:	2200      	movs	r2, #0
 8007766:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007768:	f107 0308 	add.w	r3, r7, #8
 800776c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	3304      	adds	r3, #4
 800777c:	461a      	mov	r2, r3
 800777e:	88fb      	ldrh	r3, [r7, #6]
 8007780:	f7fb f914 	bl	80029ac <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800778c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	3314      	adds	r3, #20
 800779c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	e853 3f00 	ldrex	r3, [r3]
 80077a4:	617b      	str	r3, [r7, #20]
   return(result);
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3314      	adds	r3, #20
 80077b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077b6:	627a      	str	r2, [r7, #36]	; 0x24
 80077b8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	6a39      	ldr	r1, [r7, #32]
 80077bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077be:	e841 2300 	strex	r3, r2, [r1]
 80077c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1e5      	bne.n	8007796 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80077ca:	2300      	movs	r3, #0
 80077cc:	e000      	b.n	80077d0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80077ce:	2302      	movs	r3, #2
  }
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3730      	adds	r7, #48	; 0x30
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}
 80077d8:	08007d55 	.word	0x08007d55
 80077dc:	08007def 	.word	0x08007def
 80077e0:	08007e0b 	.word	0x08007e0b

080077e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b0ba      	sub	sp, #232	; 0xe8
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800780a:	2300      	movs	r3, #0
 800780c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007810:	2300      	movs	r3, #0
 8007812:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800781a:	f003 030f 	and.w	r3, r3, #15
 800781e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007822:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10f      	bne.n	800784a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800782a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800782e:	f003 0320 	and.w	r3, r3, #32
 8007832:	2b00      	cmp	r3, #0
 8007834:	d009      	beq.n	800784a <HAL_UART_IRQHandler+0x66>
 8007836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800783a:	f003 0320 	and.w	r3, r3, #32
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fcda 	bl	80081fc <UART_Receive_IT>
      return;
 8007848:	e256      	b.n	8007cf8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800784a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800784e:	2b00      	cmp	r3, #0
 8007850:	f000 80de 	beq.w	8007a10 <HAL_UART_IRQHandler+0x22c>
 8007854:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007858:	f003 0301 	and.w	r3, r3, #1
 800785c:	2b00      	cmp	r3, #0
 800785e:	d106      	bne.n	800786e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007864:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 80d1 	beq.w	8007a10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800786e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007872:	f003 0301 	and.w	r3, r3, #1
 8007876:	2b00      	cmp	r3, #0
 8007878:	d00b      	beq.n	8007892 <HAL_UART_IRQHandler+0xae>
 800787a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800787e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007882:	2b00      	cmp	r3, #0
 8007884:	d005      	beq.n	8007892 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788a:	f043 0201 	orr.w	r2, r3, #1
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007896:	f003 0304 	and.w	r3, r3, #4
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00b      	beq.n	80078b6 <HAL_UART_IRQHandler+0xd2>
 800789e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078a2:	f003 0301 	and.w	r3, r3, #1
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d005      	beq.n	80078b6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ae:	f043 0202 	orr.w	r2, r3, #2
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80078b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00b      	beq.n	80078da <HAL_UART_IRQHandler+0xf6>
 80078c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078c6:	f003 0301 	and.w	r3, r3, #1
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d005      	beq.n	80078da <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d2:	f043 0204 	orr.w	r2, r3, #4
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80078da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078de:	f003 0308 	and.w	r3, r3, #8
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d011      	beq.n	800790a <HAL_UART_IRQHandler+0x126>
 80078e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078ea:	f003 0320 	and.w	r3, r3, #32
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d105      	bne.n	80078fe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80078f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d005      	beq.n	800790a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007902:	f043 0208 	orr.w	r2, r3, #8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800790e:	2b00      	cmp	r3, #0
 8007910:	f000 81ed 	beq.w	8007cee <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007918:	f003 0320 	and.w	r3, r3, #32
 800791c:	2b00      	cmp	r3, #0
 800791e:	d008      	beq.n	8007932 <HAL_UART_IRQHandler+0x14e>
 8007920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007924:	f003 0320 	and.w	r3, r3, #32
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 fc65 	bl	80081fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	695b      	ldr	r3, [r3, #20]
 8007938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800793c:	2b40      	cmp	r3, #64	; 0x40
 800793e:	bf0c      	ite	eq
 8007940:	2301      	moveq	r3, #1
 8007942:	2300      	movne	r3, #0
 8007944:	b2db      	uxtb	r3, r3
 8007946:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800794e:	f003 0308 	and.w	r3, r3, #8
 8007952:	2b00      	cmp	r3, #0
 8007954:	d103      	bne.n	800795e <HAL_UART_IRQHandler+0x17a>
 8007956:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800795a:	2b00      	cmp	r3, #0
 800795c:	d04f      	beq.n	80079fe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 fb6d 	bl	800803e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	695b      	ldr	r3, [r3, #20]
 800796a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800796e:	2b40      	cmp	r3, #64	; 0x40
 8007970:	d141      	bne.n	80079f6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	3314      	adds	r3, #20
 8007978:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007980:	e853 3f00 	ldrex	r3, [r3]
 8007984:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007988:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800798c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007990:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	3314      	adds	r3, #20
 800799a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800799e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80079a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80079aa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80079ae:	e841 2300 	strex	r3, r2, [r1]
 80079b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80079b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1d9      	bne.n	8007972 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d013      	beq.n	80079ee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ca:	4a7d      	ldr	r2, [pc, #500]	; (8007bc0 <HAL_UART_IRQHandler+0x3dc>)
 80079cc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7fb f8b2 	bl	8002b3c <HAL_DMA_Abort_IT>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d016      	beq.n	8007a0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079e4:	687a      	ldr	r2, [r7, #4]
 80079e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079e8:	4610      	mov	r0, r2
 80079ea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ec:	e00e      	b.n	8007a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f99a 	bl	8007d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079f4:	e00a      	b.n	8007a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f996 	bl	8007d28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079fc:	e006      	b.n	8007a0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f992 	bl	8007d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2200      	movs	r2, #0
 8007a08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007a0a:	e170      	b.n	8007cee <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a0c:	bf00      	nop
    return;
 8007a0e:	e16e      	b.n	8007cee <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	f040 814a 	bne.w	8007cae <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a1e:	f003 0310 	and.w	r3, r3, #16
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	f000 8143 	beq.w	8007cae <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007a28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a2c:	f003 0310 	and.w	r3, r3, #16
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f000 813c 	beq.w	8007cae <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a36:	2300      	movs	r3, #0
 8007a38:	60bb      	str	r3, [r7, #8]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	60bb      	str	r3, [r7, #8]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	60bb      	str	r3, [r7, #8]
 8007a4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a56:	2b40      	cmp	r3, #64	; 0x40
 8007a58:	f040 80b4 	bne.w	8007bc4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007a68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	f000 8140 	beq.w	8007cf2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007a76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	f080 8139 	bcs.w	8007cf2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a86:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a92:	f000 8088 	beq.w	8007ba6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	330c      	adds	r3, #12
 8007a9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007aa4:	e853 3f00 	ldrex	r3, [r3]
 8007aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007aac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ab4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	330c      	adds	r3, #12
 8007abe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007ac2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ac6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007ace:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007ad2:	e841 2300 	strex	r3, r2, [r1]
 8007ad6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1d9      	bne.n	8007a96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3314      	adds	r3, #20
 8007ae8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007aec:	e853 3f00 	ldrex	r3, [r3]
 8007af0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007af2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007af4:	f023 0301 	bic.w	r3, r3, #1
 8007af8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	3314      	adds	r3, #20
 8007b02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007b06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007b0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007b0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007b12:	e841 2300 	strex	r3, r2, [r1]
 8007b16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007b18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d1e1      	bne.n	8007ae2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	3314      	adds	r3, #20
 8007b24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007b2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007b30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	3314      	adds	r3, #20
 8007b3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007b42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007b44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007b48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007b4a:	e841 2300 	strex	r3, r2, [r1]
 8007b4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007b50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1e3      	bne.n	8007b1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2220      	movs	r2, #32
 8007b5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	330c      	adds	r3, #12
 8007b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b6e:	e853 3f00 	ldrex	r3, [r3]
 8007b72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b76:	f023 0310 	bic.w	r3, r3, #16
 8007b7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	330c      	adds	r3, #12
 8007b84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007b88:	65ba      	str	r2, [r7, #88]	; 0x58
 8007b8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e3      	bne.n	8007b64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f7fa ff5b 	bl	8002a5c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	1ad3      	subs	r3, r2, r3
 8007bb2:	b29b      	uxth	r3, r3
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f8c0 	bl	8007d3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007bbc:	e099      	b.n	8007cf2 <HAL_UART_IRQHandler+0x50e>
 8007bbe:	bf00      	nop
 8007bc0:	08008105 	.word	0x08008105
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	f000 808b 	beq.w	8007cf6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007be0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 8086 	beq.w	8007cf6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	330c      	adds	r3, #12
 8007bf0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007bfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007bfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	330c      	adds	r3, #12
 8007c0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007c0e:	647a      	str	r2, [r7, #68]	; 0x44
 8007c10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e3      	bne.n	8007bea <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3314      	adds	r3, #20
 8007c28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2c:	e853 3f00 	ldrex	r3, [r3]
 8007c30:	623b      	str	r3, [r7, #32]
   return(result);
 8007c32:	6a3b      	ldr	r3, [r7, #32]
 8007c34:	f023 0301 	bic.w	r3, r3, #1
 8007c38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3314      	adds	r3, #20
 8007c42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007c46:	633a      	str	r2, [r7, #48]	; 0x30
 8007c48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c4e:	e841 2300 	strex	r3, r2, [r1]
 8007c52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d1e3      	bne.n	8007c22 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2220      	movs	r2, #32
 8007c5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	330c      	adds	r3, #12
 8007c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	e853 3f00 	ldrex	r3, [r3]
 8007c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f023 0310 	bic.w	r3, r3, #16
 8007c7e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	330c      	adds	r3, #12
 8007c88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007c8c:	61fa      	str	r2, [r7, #28]
 8007c8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c90:	69b9      	ldr	r1, [r7, #24]
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	e841 2300 	strex	r3, r2, [r1]
 8007c98:	617b      	str	r3, [r7, #20]
   return(result);
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d1e3      	bne.n	8007c68 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 f848 	bl	8007d3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007cac:	e023      	b.n	8007cf6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007cae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d009      	beq.n	8007cce <HAL_UART_IRQHandler+0x4ea>
 8007cba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fa30 	bl	800812c <UART_Transmit_IT>
    return;
 8007ccc:	e014      	b.n	8007cf8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00e      	beq.n	8007cf8 <HAL_UART_IRQHandler+0x514>
 8007cda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d008      	beq.n	8007cf8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 fa70 	bl	80081cc <UART_EndTransmit_IT>
    return;
 8007cec:	e004      	b.n	8007cf8 <HAL_UART_IRQHandler+0x514>
    return;
 8007cee:	bf00      	nop
 8007cf0:	e002      	b.n	8007cf8 <HAL_UART_IRQHandler+0x514>
      return;
 8007cf2:	bf00      	nop
 8007cf4:	e000      	b.n	8007cf8 <HAL_UART_IRQHandler+0x514>
      return;
 8007cf6:	bf00      	nop
  }
}
 8007cf8:	37e8      	adds	r7, #232	; 0xe8
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	bf00      	nop

08007d00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	460b      	mov	r3, r1
 8007d46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d48:	bf00      	nop
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b090      	sub	sp, #64	; 0x40
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d60:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d137      	bne.n	8007de0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d72:	2200      	movs	r2, #0
 8007d74:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	3314      	adds	r3, #20
 8007d7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d80:	e853 3f00 	ldrex	r3, [r3]
 8007d84:	623b      	str	r3, [r7, #32]
   return(result);
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007d8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	3314      	adds	r3, #20
 8007d94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d96:	633a      	str	r2, [r7, #48]	; 0x30
 8007d98:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d9e:	e841 2300 	strex	r3, r2, [r1]
 8007da2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1e5      	bne.n	8007d76 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007daa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	330c      	adds	r3, #12
 8007db0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	e853 3f00 	ldrex	r3, [r3]
 8007db8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007dc0:	637b      	str	r3, [r7, #52]	; 0x34
 8007dc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	330c      	adds	r3, #12
 8007dc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dca:	61fa      	str	r2, [r7, #28]
 8007dcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dce:	69b9      	ldr	r1, [r7, #24]
 8007dd0:	69fa      	ldr	r2, [r7, #28]
 8007dd2:	e841 2300 	strex	r3, r2, [r1]
 8007dd6:	617b      	str	r3, [r7, #20]
   return(result);
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1e5      	bne.n	8007daa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007dde:	e002      	b.n	8007de6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007de0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007de2:	f7ff ff8d 	bl	8007d00 <HAL_UART_TxCpltCallback>
}
 8007de6:	bf00      	nop
 8007de8:	3740      	adds	r7, #64	; 0x40
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007dee:	b580      	push	{r7, lr}
 8007df0:	b084      	sub	sp, #16
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dfa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f7ff ff89 	bl	8007d14 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e02:	bf00      	nop
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007e12:	2300      	movs	r3, #0
 8007e14:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e1a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	695b      	ldr	r3, [r3, #20]
 8007e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e26:	2b80      	cmp	r3, #128	; 0x80
 8007e28:	bf0c      	ite	eq
 8007e2a:	2301      	moveq	r3, #1
 8007e2c:	2300      	movne	r3, #0
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b21      	cmp	r3, #33	; 0x21
 8007e3c:	d108      	bne.n	8007e50 <UART_DMAError+0x46>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d005      	beq.n	8007e50 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	2200      	movs	r2, #0
 8007e48:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007e4a:	68b8      	ldr	r0, [r7, #8]
 8007e4c:	f000 f8cf 	bl	8007fee <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	695b      	ldr	r3, [r3, #20]
 8007e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e5a:	2b40      	cmp	r3, #64	; 0x40
 8007e5c:	bf0c      	ite	eq
 8007e5e:	2301      	moveq	r3, #1
 8007e60:	2300      	movne	r3, #0
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b22      	cmp	r3, #34	; 0x22
 8007e70:	d108      	bne.n	8007e84 <UART_DMAError+0x7a>
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d005      	beq.n	8007e84 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007e7e:	68b8      	ldr	r0, [r7, #8]
 8007e80:	f000 f8dd 	bl	800803e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e88:	f043 0210 	orr.w	r2, r3, #16
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e90:	68b8      	ldr	r0, [r7, #8]
 8007e92:	f7ff ff49 	bl	8007d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e96:	bf00      	nop
 8007e98:	3710      	adds	r7, #16
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b090      	sub	sp, #64	; 0x40
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	60f8      	str	r0, [r7, #12]
 8007ea6:	60b9      	str	r1, [r7, #8]
 8007ea8:	603b      	str	r3, [r7, #0]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eae:	e050      	b.n	8007f52 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007eb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eb6:	d04c      	beq.n	8007f52 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d007      	beq.n	8007ece <UART_WaitOnFlagUntilTimeout+0x30>
 8007ebe:	f7fa fb85 	bl	80025cc <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d241      	bcs.n	8007f52 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	330c      	adds	r3, #12
 8007ed4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ed8:	e853 3f00 	ldrex	r3, [r3]
 8007edc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007ee4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	330c      	adds	r3, #12
 8007eec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007eee:	637a      	str	r2, [r7, #52]	; 0x34
 8007ef0:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007ef4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ef6:	e841 2300 	strex	r3, r2, [r1]
 8007efa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d1e5      	bne.n	8007ece <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3314      	adds	r3, #20
 8007f08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	613b      	str	r3, [r7, #16]
   return(result);
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	f023 0301 	bic.w	r3, r3, #1
 8007f18:	63bb      	str	r3, [r7, #56]	; 0x38
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3314      	adds	r3, #20
 8007f20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f22:	623a      	str	r2, [r7, #32]
 8007f24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	69f9      	ldr	r1, [r7, #28]
 8007f28:	6a3a      	ldr	r2, [r7, #32]
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e5      	bne.n	8007f02 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2220      	movs	r2, #32
 8007f3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2220      	movs	r2, #32
 8007f42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e00f      	b.n	8007f72 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	68bb      	ldr	r3, [r7, #8]
 8007f5a:	4013      	ands	r3, r2
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	bf0c      	ite	eq
 8007f62:	2301      	moveq	r3, #1
 8007f64:	2300      	movne	r3, #0
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	461a      	mov	r2, r3
 8007f6a:	79fb      	ldrb	r3, [r7, #7]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d09f      	beq.n	8007eb0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3740      	adds	r7, #64	; 0x40
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b085      	sub	sp, #20
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	60f8      	str	r0, [r7, #12]
 8007f82:	60b9      	str	r1, [r7, #8]
 8007f84:	4613      	mov	r3, r2
 8007f86:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	68ba      	ldr	r2, [r7, #8]
 8007f8c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	88fa      	ldrh	r2, [r7, #6]
 8007f92:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	88fa      	ldrh	r2, [r7, #6]
 8007f98:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2222      	movs	r2, #34	; 0x22
 8007fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2200      	movs	r2, #0
 8007fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68da      	ldr	r2, [r3, #12]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fbe:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	695a      	ldr	r2, [r3, #20]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f042 0201 	orr.w	r2, r2, #1
 8007fce:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	68da      	ldr	r2, [r3, #12]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f042 0220 	orr.w	r2, r2, #32
 8007fde:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3714      	adds	r7, #20
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b089      	sub	sp, #36	; 0x24
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	330c      	adds	r3, #12
 8007ffc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	60bb      	str	r3, [r7, #8]
   return(result);
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800800c:	61fb      	str	r3, [r7, #28]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	330c      	adds	r3, #12
 8008014:	69fa      	ldr	r2, [r7, #28]
 8008016:	61ba      	str	r2, [r7, #24]
 8008018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801a:	6979      	ldr	r1, [r7, #20]
 800801c:	69ba      	ldr	r2, [r7, #24]
 800801e:	e841 2300 	strex	r3, r2, [r1]
 8008022:	613b      	str	r3, [r7, #16]
   return(result);
 8008024:	693b      	ldr	r3, [r7, #16]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1e5      	bne.n	8007ff6 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2220      	movs	r2, #32
 800802e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008032:	bf00      	nop
 8008034:	3724      	adds	r7, #36	; 0x24
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800803e:	b480      	push	{r7}
 8008040:	b095      	sub	sp, #84	; 0x54
 8008042:	af00      	add	r7, sp, #0
 8008044:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	330c      	adds	r3, #12
 800804c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800804e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008050:	e853 3f00 	ldrex	r3, [r3]
 8008054:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008058:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800805c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	330c      	adds	r3, #12
 8008064:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008066:	643a      	str	r2, [r7, #64]	; 0x40
 8008068:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800806a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800806c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800806e:	e841 2300 	strex	r3, r2, [r1]
 8008072:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008076:	2b00      	cmp	r3, #0
 8008078:	d1e5      	bne.n	8008046 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	3314      	adds	r3, #20
 8008080:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008082:	6a3b      	ldr	r3, [r7, #32]
 8008084:	e853 3f00 	ldrex	r3, [r3]
 8008088:	61fb      	str	r3, [r7, #28]
   return(result);
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	f023 0301 	bic.w	r3, r3, #1
 8008090:	64bb      	str	r3, [r7, #72]	; 0x48
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3314      	adds	r3, #20
 8008098:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800809a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800809c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80080a2:	e841 2300 	strex	r3, r2, [r1]
 80080a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d1e5      	bne.n	800807a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d119      	bne.n	80080ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	330c      	adds	r3, #12
 80080bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	e853 3f00 	ldrex	r3, [r3]
 80080c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	f023 0310 	bic.w	r3, r3, #16
 80080cc:	647b      	str	r3, [r7, #68]	; 0x44
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	330c      	adds	r3, #12
 80080d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080d6:	61ba      	str	r2, [r7, #24]
 80080d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080da:	6979      	ldr	r1, [r7, #20]
 80080dc:	69ba      	ldr	r2, [r7, #24]
 80080de:	e841 2300 	strex	r3, r2, [r1]
 80080e2:	613b      	str	r3, [r7, #16]
   return(result);
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d1e5      	bne.n	80080b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2220      	movs	r2, #32
 80080ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80080f8:	bf00      	nop
 80080fa:	3754      	adds	r7, #84	; 0x54
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b084      	sub	sp, #16
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008110:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	2200      	movs	r2, #0
 8008116:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800811e:	68f8      	ldr	r0, [r7, #12]
 8008120:	f7ff fe02 	bl	8007d28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008124:	bf00      	nop
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800812c:	b480      	push	{r7}
 800812e:	b085      	sub	sp, #20
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800813a:	b2db      	uxtb	r3, r3
 800813c:	2b21      	cmp	r3, #33	; 0x21
 800813e:	d13e      	bne.n	80081be <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008148:	d114      	bne.n	8008174 <UART_Transmit_IT+0x48>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	691b      	ldr	r3, [r3, #16]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d110      	bne.n	8008174 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6a1b      	ldr	r3, [r3, #32]
 8008156:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	881b      	ldrh	r3, [r3, #0]
 800815c:	461a      	mov	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008166:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6a1b      	ldr	r3, [r3, #32]
 800816c:	1c9a      	adds	r2, r3, #2
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	621a      	str	r2, [r3, #32]
 8008172:	e008      	b.n	8008186 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	1c59      	adds	r1, r3, #1
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	6211      	str	r1, [r2, #32]
 800817e:	781a      	ldrb	r2, [r3, #0]
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800818a:	b29b      	uxth	r3, r3
 800818c:	3b01      	subs	r3, #1
 800818e:	b29b      	uxth	r3, r3
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	4619      	mov	r1, r3
 8008194:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10f      	bne.n	80081ba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68da      	ldr	r2, [r3, #12]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68da      	ldr	r2, [r3, #12]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081ba:	2300      	movs	r3, #0
 80081bc:	e000      	b.n	80081c0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80081be:	2302      	movs	r3, #2
  }
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3714      	adds	r7, #20
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68da      	ldr	r2, [r3, #12]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2220      	movs	r2, #32
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f7ff fd87 	bl	8007d00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3708      	adds	r7, #8
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b08c      	sub	sp, #48	; 0x30
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800820a:	b2db      	uxtb	r3, r3
 800820c:	2b22      	cmp	r3, #34	; 0x22
 800820e:	f040 80ab 	bne.w	8008368 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800821a:	d117      	bne.n	800824c <UART_Receive_IT+0x50>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d113      	bne.n	800824c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008224:	2300      	movs	r3, #0
 8008226:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800822c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	b29b      	uxth	r3, r3
 8008236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800823a:	b29a      	uxth	r2, r3
 800823c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008244:	1c9a      	adds	r2, r3, #2
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	629a      	str	r2, [r3, #40]	; 0x28
 800824a:	e026      	b.n	800829a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008250:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008252:	2300      	movs	r3, #0
 8008254:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800825e:	d007      	beq.n	8008270 <UART_Receive_IT+0x74>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d10a      	bne.n	800827e <UART_Receive_IT+0x82>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d106      	bne.n	800827e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	b2da      	uxtb	r2, r3
 8008278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827a:	701a      	strb	r2, [r3, #0]
 800827c:	e008      	b.n	8008290 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	b2db      	uxtb	r3, r3
 8008286:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800828a:	b2da      	uxtb	r2, r3
 800828c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800828e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800829e:	b29b      	uxth	r3, r3
 80082a0:	3b01      	subs	r3, #1
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	4619      	mov	r1, r3
 80082a8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d15a      	bne.n	8008364 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68da      	ldr	r2, [r3, #12]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f022 0220 	bic.w	r2, r2, #32
 80082bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	68da      	ldr	r2, [r3, #12]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	695a      	ldr	r2, [r3, #20]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f022 0201 	bic.w	r2, r2, #1
 80082dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2220      	movs	r2, #32
 80082e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d135      	bne.n	800835a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	330c      	adds	r3, #12
 80082fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	e853 3f00 	ldrex	r3, [r3]
 8008302:	613b      	str	r3, [r7, #16]
   return(result);
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	f023 0310 	bic.w	r3, r3, #16
 800830a:	627b      	str	r3, [r7, #36]	; 0x24
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	330c      	adds	r3, #12
 8008312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008314:	623a      	str	r2, [r7, #32]
 8008316:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008318:	69f9      	ldr	r1, [r7, #28]
 800831a:	6a3a      	ldr	r2, [r7, #32]
 800831c:	e841 2300 	strex	r3, r2, [r1]
 8008320:	61bb      	str	r3, [r7, #24]
   return(result);
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1e5      	bne.n	80082f4 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f003 0310 	and.w	r3, r3, #16
 8008332:	2b10      	cmp	r3, #16
 8008334:	d10a      	bne.n	800834c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008336:	2300      	movs	r3, #0
 8008338:	60fb      	str	r3, [r7, #12]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	60fb      	str	r3, [r7, #12]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	60fb      	str	r3, [r7, #12]
 800834a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7ff fcf2 	bl	8007d3c <HAL_UARTEx_RxEventCallback>
 8008358:	e002      	b.n	8008360 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7f9 fb3c 	bl	80019d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008360:	2300      	movs	r3, #0
 8008362:	e002      	b.n	800836a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008364:	2300      	movs	r3, #0
 8008366:	e000      	b.n	800836a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008368:	2302      	movs	r3, #2
  }
}
 800836a:	4618      	mov	r0, r3
 800836c:	3730      	adds	r7, #48	; 0x30
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008378:	b09f      	sub	sp, #124	; 0x7c
 800837a:	af00      	add	r7, sp, #0
 800837c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800837e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008388:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800838a:	68d9      	ldr	r1, [r3, #12]
 800838c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	ea40 0301 	orr.w	r3, r0, r1
 8008394:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008398:	689a      	ldr	r2, [r3, #8]
 800839a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	431a      	orrs	r2, r3
 80083a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083a2:	695b      	ldr	r3, [r3, #20]
 80083a4:	431a      	orrs	r2, r3
 80083a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083a8:	69db      	ldr	r3, [r3, #28]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80083ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80083b8:	f021 010c 	bic.w	r1, r1, #12
 80083bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80083c2:	430b      	orrs	r3, r1
 80083c4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80083c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80083d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083d2:	6999      	ldr	r1, [r3, #24]
 80083d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	ea40 0301 	orr.w	r3, r0, r1
 80083dc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80083de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	4bc5      	ldr	r3, [pc, #788]	; (80086f8 <UART_SetConfig+0x384>)
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d004      	beq.n	80083f2 <UART_SetConfig+0x7e>
 80083e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	4bc3      	ldr	r3, [pc, #780]	; (80086fc <UART_SetConfig+0x388>)
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d103      	bne.n	80083fa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80083f2:	f7fd fe85 	bl	8006100 <HAL_RCC_GetPCLK2Freq>
 80083f6:	6778      	str	r0, [r7, #116]	; 0x74
 80083f8:	e002      	b.n	8008400 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80083fa:	f7fd fe6d 	bl	80060d8 <HAL_RCC_GetPCLK1Freq>
 80083fe:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008400:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008402:	69db      	ldr	r3, [r3, #28]
 8008404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008408:	f040 80b6 	bne.w	8008578 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800840c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800840e:	461c      	mov	r4, r3
 8008410:	f04f 0500 	mov.w	r5, #0
 8008414:	4622      	mov	r2, r4
 8008416:	462b      	mov	r3, r5
 8008418:	1891      	adds	r1, r2, r2
 800841a:	6439      	str	r1, [r7, #64]	; 0x40
 800841c:	415b      	adcs	r3, r3
 800841e:	647b      	str	r3, [r7, #68]	; 0x44
 8008420:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008424:	1912      	adds	r2, r2, r4
 8008426:	eb45 0303 	adc.w	r3, r5, r3
 800842a:	f04f 0000 	mov.w	r0, #0
 800842e:	f04f 0100 	mov.w	r1, #0
 8008432:	00d9      	lsls	r1, r3, #3
 8008434:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008438:	00d0      	lsls	r0, r2, #3
 800843a:	4602      	mov	r2, r0
 800843c:	460b      	mov	r3, r1
 800843e:	1911      	adds	r1, r2, r4
 8008440:	6639      	str	r1, [r7, #96]	; 0x60
 8008442:	416b      	adcs	r3, r5
 8008444:	667b      	str	r3, [r7, #100]	; 0x64
 8008446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	461a      	mov	r2, r3
 800844c:	f04f 0300 	mov.w	r3, #0
 8008450:	1891      	adds	r1, r2, r2
 8008452:	63b9      	str	r1, [r7, #56]	; 0x38
 8008454:	415b      	adcs	r3, r3
 8008456:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008458:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800845c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008460:	f7f8 fbaa 	bl	8000bb8 <__aeabi_uldivmod>
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4ba5      	ldr	r3, [pc, #660]	; (8008700 <UART_SetConfig+0x38c>)
 800846a:	fba3 2302 	umull	r2, r3, r3, r2
 800846e:	095b      	lsrs	r3, r3, #5
 8008470:	011e      	lsls	r6, r3, #4
 8008472:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008474:	461c      	mov	r4, r3
 8008476:	f04f 0500 	mov.w	r5, #0
 800847a:	4622      	mov	r2, r4
 800847c:	462b      	mov	r3, r5
 800847e:	1891      	adds	r1, r2, r2
 8008480:	6339      	str	r1, [r7, #48]	; 0x30
 8008482:	415b      	adcs	r3, r3
 8008484:	637b      	str	r3, [r7, #52]	; 0x34
 8008486:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800848a:	1912      	adds	r2, r2, r4
 800848c:	eb45 0303 	adc.w	r3, r5, r3
 8008490:	f04f 0000 	mov.w	r0, #0
 8008494:	f04f 0100 	mov.w	r1, #0
 8008498:	00d9      	lsls	r1, r3, #3
 800849a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800849e:	00d0      	lsls	r0, r2, #3
 80084a0:	4602      	mov	r2, r0
 80084a2:	460b      	mov	r3, r1
 80084a4:	1911      	adds	r1, r2, r4
 80084a6:	65b9      	str	r1, [r7, #88]	; 0x58
 80084a8:	416b      	adcs	r3, r5
 80084aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	461a      	mov	r2, r3
 80084b2:	f04f 0300 	mov.w	r3, #0
 80084b6:	1891      	adds	r1, r2, r2
 80084b8:	62b9      	str	r1, [r7, #40]	; 0x28
 80084ba:	415b      	adcs	r3, r3
 80084bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80084c2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80084c6:	f7f8 fb77 	bl	8000bb8 <__aeabi_uldivmod>
 80084ca:	4602      	mov	r2, r0
 80084cc:	460b      	mov	r3, r1
 80084ce:	4b8c      	ldr	r3, [pc, #560]	; (8008700 <UART_SetConfig+0x38c>)
 80084d0:	fba3 1302 	umull	r1, r3, r3, r2
 80084d4:	095b      	lsrs	r3, r3, #5
 80084d6:	2164      	movs	r1, #100	; 0x64
 80084d8:	fb01 f303 	mul.w	r3, r1, r3
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	00db      	lsls	r3, r3, #3
 80084e0:	3332      	adds	r3, #50	; 0x32
 80084e2:	4a87      	ldr	r2, [pc, #540]	; (8008700 <UART_SetConfig+0x38c>)
 80084e4:	fba2 2303 	umull	r2, r3, r2, r3
 80084e8:	095b      	lsrs	r3, r3, #5
 80084ea:	005b      	lsls	r3, r3, #1
 80084ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084f0:	441e      	add	r6, r3
 80084f2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084f4:	4618      	mov	r0, r3
 80084f6:	f04f 0100 	mov.w	r1, #0
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	1894      	adds	r4, r2, r2
 8008500:	623c      	str	r4, [r7, #32]
 8008502:	415b      	adcs	r3, r3
 8008504:	627b      	str	r3, [r7, #36]	; 0x24
 8008506:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800850a:	1812      	adds	r2, r2, r0
 800850c:	eb41 0303 	adc.w	r3, r1, r3
 8008510:	f04f 0400 	mov.w	r4, #0
 8008514:	f04f 0500 	mov.w	r5, #0
 8008518:	00dd      	lsls	r5, r3, #3
 800851a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800851e:	00d4      	lsls	r4, r2, #3
 8008520:	4622      	mov	r2, r4
 8008522:	462b      	mov	r3, r5
 8008524:	1814      	adds	r4, r2, r0
 8008526:	653c      	str	r4, [r7, #80]	; 0x50
 8008528:	414b      	adcs	r3, r1
 800852a:	657b      	str	r3, [r7, #84]	; 0x54
 800852c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	461a      	mov	r2, r3
 8008532:	f04f 0300 	mov.w	r3, #0
 8008536:	1891      	adds	r1, r2, r2
 8008538:	61b9      	str	r1, [r7, #24]
 800853a:	415b      	adcs	r3, r3
 800853c:	61fb      	str	r3, [r7, #28]
 800853e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008542:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8008546:	f7f8 fb37 	bl	8000bb8 <__aeabi_uldivmod>
 800854a:	4602      	mov	r2, r0
 800854c:	460b      	mov	r3, r1
 800854e:	4b6c      	ldr	r3, [pc, #432]	; (8008700 <UART_SetConfig+0x38c>)
 8008550:	fba3 1302 	umull	r1, r3, r3, r2
 8008554:	095b      	lsrs	r3, r3, #5
 8008556:	2164      	movs	r1, #100	; 0x64
 8008558:	fb01 f303 	mul.w	r3, r1, r3
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	00db      	lsls	r3, r3, #3
 8008560:	3332      	adds	r3, #50	; 0x32
 8008562:	4a67      	ldr	r2, [pc, #412]	; (8008700 <UART_SetConfig+0x38c>)
 8008564:	fba2 2303 	umull	r2, r3, r2, r3
 8008568:	095b      	lsrs	r3, r3, #5
 800856a:	f003 0207 	and.w	r2, r3, #7
 800856e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4432      	add	r2, r6
 8008574:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008576:	e0b9      	b.n	80086ec <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008578:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800857a:	461c      	mov	r4, r3
 800857c:	f04f 0500 	mov.w	r5, #0
 8008580:	4622      	mov	r2, r4
 8008582:	462b      	mov	r3, r5
 8008584:	1891      	adds	r1, r2, r2
 8008586:	6139      	str	r1, [r7, #16]
 8008588:	415b      	adcs	r3, r3
 800858a:	617b      	str	r3, [r7, #20]
 800858c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008590:	1912      	adds	r2, r2, r4
 8008592:	eb45 0303 	adc.w	r3, r5, r3
 8008596:	f04f 0000 	mov.w	r0, #0
 800859a:	f04f 0100 	mov.w	r1, #0
 800859e:	00d9      	lsls	r1, r3, #3
 80085a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80085a4:	00d0      	lsls	r0, r2, #3
 80085a6:	4602      	mov	r2, r0
 80085a8:	460b      	mov	r3, r1
 80085aa:	eb12 0804 	adds.w	r8, r2, r4
 80085ae:	eb43 0905 	adc.w	r9, r3, r5
 80085b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	4618      	mov	r0, r3
 80085b8:	f04f 0100 	mov.w	r1, #0
 80085bc:	f04f 0200 	mov.w	r2, #0
 80085c0:	f04f 0300 	mov.w	r3, #0
 80085c4:	008b      	lsls	r3, r1, #2
 80085c6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80085ca:	0082      	lsls	r2, r0, #2
 80085cc:	4640      	mov	r0, r8
 80085ce:	4649      	mov	r1, r9
 80085d0:	f7f8 faf2 	bl	8000bb8 <__aeabi_uldivmod>
 80085d4:	4602      	mov	r2, r0
 80085d6:	460b      	mov	r3, r1
 80085d8:	4b49      	ldr	r3, [pc, #292]	; (8008700 <UART_SetConfig+0x38c>)
 80085da:	fba3 2302 	umull	r2, r3, r3, r2
 80085de:	095b      	lsrs	r3, r3, #5
 80085e0:	011e      	lsls	r6, r3, #4
 80085e2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085e4:	4618      	mov	r0, r3
 80085e6:	f04f 0100 	mov.w	r1, #0
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	1894      	adds	r4, r2, r2
 80085f0:	60bc      	str	r4, [r7, #8]
 80085f2:	415b      	adcs	r3, r3
 80085f4:	60fb      	str	r3, [r7, #12]
 80085f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80085fa:	1812      	adds	r2, r2, r0
 80085fc:	eb41 0303 	adc.w	r3, r1, r3
 8008600:	f04f 0400 	mov.w	r4, #0
 8008604:	f04f 0500 	mov.w	r5, #0
 8008608:	00dd      	lsls	r5, r3, #3
 800860a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800860e:	00d4      	lsls	r4, r2, #3
 8008610:	4622      	mov	r2, r4
 8008612:	462b      	mov	r3, r5
 8008614:	1814      	adds	r4, r2, r0
 8008616:	64bc      	str	r4, [r7, #72]	; 0x48
 8008618:	414b      	adcs	r3, r1
 800861a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800861c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	4618      	mov	r0, r3
 8008622:	f04f 0100 	mov.w	r1, #0
 8008626:	f04f 0200 	mov.w	r2, #0
 800862a:	f04f 0300 	mov.w	r3, #0
 800862e:	008b      	lsls	r3, r1, #2
 8008630:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008634:	0082      	lsls	r2, r0, #2
 8008636:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800863a:	f7f8 fabd 	bl	8000bb8 <__aeabi_uldivmod>
 800863e:	4602      	mov	r2, r0
 8008640:	460b      	mov	r3, r1
 8008642:	4b2f      	ldr	r3, [pc, #188]	; (8008700 <UART_SetConfig+0x38c>)
 8008644:	fba3 1302 	umull	r1, r3, r3, r2
 8008648:	095b      	lsrs	r3, r3, #5
 800864a:	2164      	movs	r1, #100	; 0x64
 800864c:	fb01 f303 	mul.w	r3, r1, r3
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	011b      	lsls	r3, r3, #4
 8008654:	3332      	adds	r3, #50	; 0x32
 8008656:	4a2a      	ldr	r2, [pc, #168]	; (8008700 <UART_SetConfig+0x38c>)
 8008658:	fba2 2303 	umull	r2, r3, r2, r3
 800865c:	095b      	lsrs	r3, r3, #5
 800865e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008662:	441e      	add	r6, r3
 8008664:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008666:	4618      	mov	r0, r3
 8008668:	f04f 0100 	mov.w	r1, #0
 800866c:	4602      	mov	r2, r0
 800866e:	460b      	mov	r3, r1
 8008670:	1894      	adds	r4, r2, r2
 8008672:	603c      	str	r4, [r7, #0]
 8008674:	415b      	adcs	r3, r3
 8008676:	607b      	str	r3, [r7, #4]
 8008678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800867c:	1812      	adds	r2, r2, r0
 800867e:	eb41 0303 	adc.w	r3, r1, r3
 8008682:	f04f 0400 	mov.w	r4, #0
 8008686:	f04f 0500 	mov.w	r5, #0
 800868a:	00dd      	lsls	r5, r3, #3
 800868c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008690:	00d4      	lsls	r4, r2, #3
 8008692:	4622      	mov	r2, r4
 8008694:	462b      	mov	r3, r5
 8008696:	eb12 0a00 	adds.w	sl, r2, r0
 800869a:	eb43 0b01 	adc.w	fp, r3, r1
 800869e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	4618      	mov	r0, r3
 80086a4:	f04f 0100 	mov.w	r1, #0
 80086a8:	f04f 0200 	mov.w	r2, #0
 80086ac:	f04f 0300 	mov.w	r3, #0
 80086b0:	008b      	lsls	r3, r1, #2
 80086b2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80086b6:	0082      	lsls	r2, r0, #2
 80086b8:	4650      	mov	r0, sl
 80086ba:	4659      	mov	r1, fp
 80086bc:	f7f8 fa7c 	bl	8000bb8 <__aeabi_uldivmod>
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4b0e      	ldr	r3, [pc, #56]	; (8008700 <UART_SetConfig+0x38c>)
 80086c6:	fba3 1302 	umull	r1, r3, r3, r2
 80086ca:	095b      	lsrs	r3, r3, #5
 80086cc:	2164      	movs	r1, #100	; 0x64
 80086ce:	fb01 f303 	mul.w	r3, r1, r3
 80086d2:	1ad3      	subs	r3, r2, r3
 80086d4:	011b      	lsls	r3, r3, #4
 80086d6:	3332      	adds	r3, #50	; 0x32
 80086d8:	4a09      	ldr	r2, [pc, #36]	; (8008700 <UART_SetConfig+0x38c>)
 80086da:	fba2 2303 	umull	r2, r3, r2, r3
 80086de:	095b      	lsrs	r3, r3, #5
 80086e0:	f003 020f 	and.w	r2, r3, #15
 80086e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4432      	add	r2, r6
 80086ea:	609a      	str	r2, [r3, #8]
}
 80086ec:	bf00      	nop
 80086ee:	377c      	adds	r7, #124	; 0x7c
 80086f0:	46bd      	mov	sp, r7
 80086f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086f6:	bf00      	nop
 80086f8:	40011000 	.word	0x40011000
 80086fc:	40011400 	.word	0x40011400
 8008700:	51eb851f 	.word	0x51eb851f

08008704 <__errno>:
 8008704:	4b01      	ldr	r3, [pc, #4]	; (800870c <__errno+0x8>)
 8008706:	6818      	ldr	r0, [r3, #0]
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	20000038 	.word	0x20000038

08008710 <__libc_init_array>:
 8008710:	b570      	push	{r4, r5, r6, lr}
 8008712:	4d0d      	ldr	r5, [pc, #52]	; (8008748 <__libc_init_array+0x38>)
 8008714:	4c0d      	ldr	r4, [pc, #52]	; (800874c <__libc_init_array+0x3c>)
 8008716:	1b64      	subs	r4, r4, r5
 8008718:	10a4      	asrs	r4, r4, #2
 800871a:	2600      	movs	r6, #0
 800871c:	42a6      	cmp	r6, r4
 800871e:	d109      	bne.n	8008734 <__libc_init_array+0x24>
 8008720:	4d0b      	ldr	r5, [pc, #44]	; (8008750 <__libc_init_array+0x40>)
 8008722:	4c0c      	ldr	r4, [pc, #48]	; (8008754 <__libc_init_array+0x44>)
 8008724:	f002 feb6 	bl	800b494 <_init>
 8008728:	1b64      	subs	r4, r4, r5
 800872a:	10a4      	asrs	r4, r4, #2
 800872c:	2600      	movs	r6, #0
 800872e:	42a6      	cmp	r6, r4
 8008730:	d105      	bne.n	800873e <__libc_init_array+0x2e>
 8008732:	bd70      	pop	{r4, r5, r6, pc}
 8008734:	f855 3b04 	ldr.w	r3, [r5], #4
 8008738:	4798      	blx	r3
 800873a:	3601      	adds	r6, #1
 800873c:	e7ee      	b.n	800871c <__libc_init_array+0xc>
 800873e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008742:	4798      	blx	r3
 8008744:	3601      	adds	r6, #1
 8008746:	e7f2      	b.n	800872e <__libc_init_array+0x1e>
 8008748:	0800b93c 	.word	0x0800b93c
 800874c:	0800b93c 	.word	0x0800b93c
 8008750:	0800b93c 	.word	0x0800b93c
 8008754:	0800b940 	.word	0x0800b940

08008758 <memset>:
 8008758:	4402      	add	r2, r0
 800875a:	4603      	mov	r3, r0
 800875c:	4293      	cmp	r3, r2
 800875e:	d100      	bne.n	8008762 <memset+0xa>
 8008760:	4770      	bx	lr
 8008762:	f803 1b01 	strb.w	r1, [r3], #1
 8008766:	e7f9      	b.n	800875c <memset+0x4>

08008768 <__cvt>:
 8008768:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800876c:	ec55 4b10 	vmov	r4, r5, d0
 8008770:	2d00      	cmp	r5, #0
 8008772:	460e      	mov	r6, r1
 8008774:	4619      	mov	r1, r3
 8008776:	462b      	mov	r3, r5
 8008778:	bfbb      	ittet	lt
 800877a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800877e:	461d      	movlt	r5, r3
 8008780:	2300      	movge	r3, #0
 8008782:	232d      	movlt	r3, #45	; 0x2d
 8008784:	700b      	strb	r3, [r1, #0]
 8008786:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008788:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800878c:	4691      	mov	r9, r2
 800878e:	f023 0820 	bic.w	r8, r3, #32
 8008792:	bfbc      	itt	lt
 8008794:	4622      	movlt	r2, r4
 8008796:	4614      	movlt	r4, r2
 8008798:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800879c:	d005      	beq.n	80087aa <__cvt+0x42>
 800879e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80087a2:	d100      	bne.n	80087a6 <__cvt+0x3e>
 80087a4:	3601      	adds	r6, #1
 80087a6:	2102      	movs	r1, #2
 80087a8:	e000      	b.n	80087ac <__cvt+0x44>
 80087aa:	2103      	movs	r1, #3
 80087ac:	ab03      	add	r3, sp, #12
 80087ae:	9301      	str	r3, [sp, #4]
 80087b0:	ab02      	add	r3, sp, #8
 80087b2:	9300      	str	r3, [sp, #0]
 80087b4:	ec45 4b10 	vmov	d0, r4, r5
 80087b8:	4653      	mov	r3, sl
 80087ba:	4632      	mov	r2, r6
 80087bc:	f000 fcec 	bl	8009198 <_dtoa_r>
 80087c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80087c4:	4607      	mov	r7, r0
 80087c6:	d102      	bne.n	80087ce <__cvt+0x66>
 80087c8:	f019 0f01 	tst.w	r9, #1
 80087cc:	d022      	beq.n	8008814 <__cvt+0xac>
 80087ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80087d2:	eb07 0906 	add.w	r9, r7, r6
 80087d6:	d110      	bne.n	80087fa <__cvt+0x92>
 80087d8:	783b      	ldrb	r3, [r7, #0]
 80087da:	2b30      	cmp	r3, #48	; 0x30
 80087dc:	d10a      	bne.n	80087f4 <__cvt+0x8c>
 80087de:	2200      	movs	r2, #0
 80087e0:	2300      	movs	r3, #0
 80087e2:	4620      	mov	r0, r4
 80087e4:	4629      	mov	r1, r5
 80087e6:	f7f8 f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80087ea:	b918      	cbnz	r0, 80087f4 <__cvt+0x8c>
 80087ec:	f1c6 0601 	rsb	r6, r6, #1
 80087f0:	f8ca 6000 	str.w	r6, [sl]
 80087f4:	f8da 3000 	ldr.w	r3, [sl]
 80087f8:	4499      	add	r9, r3
 80087fa:	2200      	movs	r2, #0
 80087fc:	2300      	movs	r3, #0
 80087fe:	4620      	mov	r0, r4
 8008800:	4629      	mov	r1, r5
 8008802:	f7f8 f969 	bl	8000ad8 <__aeabi_dcmpeq>
 8008806:	b108      	cbz	r0, 800880c <__cvt+0xa4>
 8008808:	f8cd 900c 	str.w	r9, [sp, #12]
 800880c:	2230      	movs	r2, #48	; 0x30
 800880e:	9b03      	ldr	r3, [sp, #12]
 8008810:	454b      	cmp	r3, r9
 8008812:	d307      	bcc.n	8008824 <__cvt+0xbc>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008818:	1bdb      	subs	r3, r3, r7
 800881a:	4638      	mov	r0, r7
 800881c:	6013      	str	r3, [r2, #0]
 800881e:	b004      	add	sp, #16
 8008820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008824:	1c59      	adds	r1, r3, #1
 8008826:	9103      	str	r1, [sp, #12]
 8008828:	701a      	strb	r2, [r3, #0]
 800882a:	e7f0      	b.n	800880e <__cvt+0xa6>

0800882c <__exponent>:
 800882c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800882e:	4603      	mov	r3, r0
 8008830:	2900      	cmp	r1, #0
 8008832:	bfb8      	it	lt
 8008834:	4249      	neglt	r1, r1
 8008836:	f803 2b02 	strb.w	r2, [r3], #2
 800883a:	bfb4      	ite	lt
 800883c:	222d      	movlt	r2, #45	; 0x2d
 800883e:	222b      	movge	r2, #43	; 0x2b
 8008840:	2909      	cmp	r1, #9
 8008842:	7042      	strb	r2, [r0, #1]
 8008844:	dd2a      	ble.n	800889c <__exponent+0x70>
 8008846:	f10d 0407 	add.w	r4, sp, #7
 800884a:	46a4      	mov	ip, r4
 800884c:	270a      	movs	r7, #10
 800884e:	46a6      	mov	lr, r4
 8008850:	460a      	mov	r2, r1
 8008852:	fb91 f6f7 	sdiv	r6, r1, r7
 8008856:	fb07 1516 	mls	r5, r7, r6, r1
 800885a:	3530      	adds	r5, #48	; 0x30
 800885c:	2a63      	cmp	r2, #99	; 0x63
 800885e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008862:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008866:	4631      	mov	r1, r6
 8008868:	dcf1      	bgt.n	800884e <__exponent+0x22>
 800886a:	3130      	adds	r1, #48	; 0x30
 800886c:	f1ae 0502 	sub.w	r5, lr, #2
 8008870:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008874:	1c44      	adds	r4, r0, #1
 8008876:	4629      	mov	r1, r5
 8008878:	4561      	cmp	r1, ip
 800887a:	d30a      	bcc.n	8008892 <__exponent+0x66>
 800887c:	f10d 0209 	add.w	r2, sp, #9
 8008880:	eba2 020e 	sub.w	r2, r2, lr
 8008884:	4565      	cmp	r5, ip
 8008886:	bf88      	it	hi
 8008888:	2200      	movhi	r2, #0
 800888a:	4413      	add	r3, r2
 800888c:	1a18      	subs	r0, r3, r0
 800888e:	b003      	add	sp, #12
 8008890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008892:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008896:	f804 2f01 	strb.w	r2, [r4, #1]!
 800889a:	e7ed      	b.n	8008878 <__exponent+0x4c>
 800889c:	2330      	movs	r3, #48	; 0x30
 800889e:	3130      	adds	r1, #48	; 0x30
 80088a0:	7083      	strb	r3, [r0, #2]
 80088a2:	70c1      	strb	r1, [r0, #3]
 80088a4:	1d03      	adds	r3, r0, #4
 80088a6:	e7f1      	b.n	800888c <__exponent+0x60>

080088a8 <_printf_float>:
 80088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	ed2d 8b02 	vpush	{d8}
 80088b0:	b08d      	sub	sp, #52	; 0x34
 80088b2:	460c      	mov	r4, r1
 80088b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80088b8:	4616      	mov	r6, r2
 80088ba:	461f      	mov	r7, r3
 80088bc:	4605      	mov	r5, r0
 80088be:	f001 fa57 	bl	8009d70 <_localeconv_r>
 80088c2:	f8d0 a000 	ldr.w	sl, [r0]
 80088c6:	4650      	mov	r0, sl
 80088c8:	f7f7 fc8a 	bl	80001e0 <strlen>
 80088cc:	2300      	movs	r3, #0
 80088ce:	930a      	str	r3, [sp, #40]	; 0x28
 80088d0:	6823      	ldr	r3, [r4, #0]
 80088d2:	9305      	str	r3, [sp, #20]
 80088d4:	f8d8 3000 	ldr.w	r3, [r8]
 80088d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80088dc:	3307      	adds	r3, #7
 80088de:	f023 0307 	bic.w	r3, r3, #7
 80088e2:	f103 0208 	add.w	r2, r3, #8
 80088e6:	f8c8 2000 	str.w	r2, [r8]
 80088ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80088f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80088f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80088fa:	9307      	str	r3, [sp, #28]
 80088fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8008900:	ee08 0a10 	vmov	s16, r0
 8008904:	4b9f      	ldr	r3, [pc, #636]	; (8008b84 <_printf_float+0x2dc>)
 8008906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800890a:	f04f 32ff 	mov.w	r2, #4294967295
 800890e:	f7f8 f915 	bl	8000b3c <__aeabi_dcmpun>
 8008912:	bb88      	cbnz	r0, 8008978 <_printf_float+0xd0>
 8008914:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008918:	4b9a      	ldr	r3, [pc, #616]	; (8008b84 <_printf_float+0x2dc>)
 800891a:	f04f 32ff 	mov.w	r2, #4294967295
 800891e:	f7f8 f8ef 	bl	8000b00 <__aeabi_dcmple>
 8008922:	bb48      	cbnz	r0, 8008978 <_printf_float+0xd0>
 8008924:	2200      	movs	r2, #0
 8008926:	2300      	movs	r3, #0
 8008928:	4640      	mov	r0, r8
 800892a:	4649      	mov	r1, r9
 800892c:	f7f8 f8de 	bl	8000aec <__aeabi_dcmplt>
 8008930:	b110      	cbz	r0, 8008938 <_printf_float+0x90>
 8008932:	232d      	movs	r3, #45	; 0x2d
 8008934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008938:	4b93      	ldr	r3, [pc, #588]	; (8008b88 <_printf_float+0x2e0>)
 800893a:	4894      	ldr	r0, [pc, #592]	; (8008b8c <_printf_float+0x2e4>)
 800893c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008940:	bf94      	ite	ls
 8008942:	4698      	movls	r8, r3
 8008944:	4680      	movhi	r8, r0
 8008946:	2303      	movs	r3, #3
 8008948:	6123      	str	r3, [r4, #16]
 800894a:	9b05      	ldr	r3, [sp, #20]
 800894c:	f023 0204 	bic.w	r2, r3, #4
 8008950:	6022      	str	r2, [r4, #0]
 8008952:	f04f 0900 	mov.w	r9, #0
 8008956:	9700      	str	r7, [sp, #0]
 8008958:	4633      	mov	r3, r6
 800895a:	aa0b      	add	r2, sp, #44	; 0x2c
 800895c:	4621      	mov	r1, r4
 800895e:	4628      	mov	r0, r5
 8008960:	f000 f9d8 	bl	8008d14 <_printf_common>
 8008964:	3001      	adds	r0, #1
 8008966:	f040 8090 	bne.w	8008a8a <_printf_float+0x1e2>
 800896a:	f04f 30ff 	mov.w	r0, #4294967295
 800896e:	b00d      	add	sp, #52	; 0x34
 8008970:	ecbd 8b02 	vpop	{d8}
 8008974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008978:	4642      	mov	r2, r8
 800897a:	464b      	mov	r3, r9
 800897c:	4640      	mov	r0, r8
 800897e:	4649      	mov	r1, r9
 8008980:	f7f8 f8dc 	bl	8000b3c <__aeabi_dcmpun>
 8008984:	b140      	cbz	r0, 8008998 <_printf_float+0xf0>
 8008986:	464b      	mov	r3, r9
 8008988:	2b00      	cmp	r3, #0
 800898a:	bfbc      	itt	lt
 800898c:	232d      	movlt	r3, #45	; 0x2d
 800898e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008992:	487f      	ldr	r0, [pc, #508]	; (8008b90 <_printf_float+0x2e8>)
 8008994:	4b7f      	ldr	r3, [pc, #508]	; (8008b94 <_printf_float+0x2ec>)
 8008996:	e7d1      	b.n	800893c <_printf_float+0x94>
 8008998:	6863      	ldr	r3, [r4, #4]
 800899a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800899e:	9206      	str	r2, [sp, #24]
 80089a0:	1c5a      	adds	r2, r3, #1
 80089a2:	d13f      	bne.n	8008a24 <_printf_float+0x17c>
 80089a4:	2306      	movs	r3, #6
 80089a6:	6063      	str	r3, [r4, #4]
 80089a8:	9b05      	ldr	r3, [sp, #20]
 80089aa:	6861      	ldr	r1, [r4, #4]
 80089ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80089b0:	2300      	movs	r3, #0
 80089b2:	9303      	str	r3, [sp, #12]
 80089b4:	ab0a      	add	r3, sp, #40	; 0x28
 80089b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80089ba:	ab09      	add	r3, sp, #36	; 0x24
 80089bc:	ec49 8b10 	vmov	d0, r8, r9
 80089c0:	9300      	str	r3, [sp, #0]
 80089c2:	6022      	str	r2, [r4, #0]
 80089c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80089c8:	4628      	mov	r0, r5
 80089ca:	f7ff fecd 	bl	8008768 <__cvt>
 80089ce:	9b06      	ldr	r3, [sp, #24]
 80089d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80089d2:	2b47      	cmp	r3, #71	; 0x47
 80089d4:	4680      	mov	r8, r0
 80089d6:	d108      	bne.n	80089ea <_printf_float+0x142>
 80089d8:	1cc8      	adds	r0, r1, #3
 80089da:	db02      	blt.n	80089e2 <_printf_float+0x13a>
 80089dc:	6863      	ldr	r3, [r4, #4]
 80089de:	4299      	cmp	r1, r3
 80089e0:	dd41      	ble.n	8008a66 <_printf_float+0x1be>
 80089e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80089e6:	fa5f fb8b 	uxtb.w	fp, fp
 80089ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80089ee:	d820      	bhi.n	8008a32 <_printf_float+0x18a>
 80089f0:	3901      	subs	r1, #1
 80089f2:	465a      	mov	r2, fp
 80089f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80089f8:	9109      	str	r1, [sp, #36]	; 0x24
 80089fa:	f7ff ff17 	bl	800882c <__exponent>
 80089fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a00:	1813      	adds	r3, r2, r0
 8008a02:	2a01      	cmp	r2, #1
 8008a04:	4681      	mov	r9, r0
 8008a06:	6123      	str	r3, [r4, #16]
 8008a08:	dc02      	bgt.n	8008a10 <_printf_float+0x168>
 8008a0a:	6822      	ldr	r2, [r4, #0]
 8008a0c:	07d2      	lsls	r2, r2, #31
 8008a0e:	d501      	bpl.n	8008a14 <_printf_float+0x16c>
 8008a10:	3301      	adds	r3, #1
 8008a12:	6123      	str	r3, [r4, #16]
 8008a14:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d09c      	beq.n	8008956 <_printf_float+0xae>
 8008a1c:	232d      	movs	r3, #45	; 0x2d
 8008a1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a22:	e798      	b.n	8008956 <_printf_float+0xae>
 8008a24:	9a06      	ldr	r2, [sp, #24]
 8008a26:	2a47      	cmp	r2, #71	; 0x47
 8008a28:	d1be      	bne.n	80089a8 <_printf_float+0x100>
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1bc      	bne.n	80089a8 <_printf_float+0x100>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e7b9      	b.n	80089a6 <_printf_float+0xfe>
 8008a32:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008a36:	d118      	bne.n	8008a6a <_printf_float+0x1c2>
 8008a38:	2900      	cmp	r1, #0
 8008a3a:	6863      	ldr	r3, [r4, #4]
 8008a3c:	dd0b      	ble.n	8008a56 <_printf_float+0x1ae>
 8008a3e:	6121      	str	r1, [r4, #16]
 8008a40:	b913      	cbnz	r3, 8008a48 <_printf_float+0x1a0>
 8008a42:	6822      	ldr	r2, [r4, #0]
 8008a44:	07d0      	lsls	r0, r2, #31
 8008a46:	d502      	bpl.n	8008a4e <_printf_float+0x1a6>
 8008a48:	3301      	adds	r3, #1
 8008a4a:	440b      	add	r3, r1
 8008a4c:	6123      	str	r3, [r4, #16]
 8008a4e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008a50:	f04f 0900 	mov.w	r9, #0
 8008a54:	e7de      	b.n	8008a14 <_printf_float+0x16c>
 8008a56:	b913      	cbnz	r3, 8008a5e <_printf_float+0x1b6>
 8008a58:	6822      	ldr	r2, [r4, #0]
 8008a5a:	07d2      	lsls	r2, r2, #31
 8008a5c:	d501      	bpl.n	8008a62 <_printf_float+0x1ba>
 8008a5e:	3302      	adds	r3, #2
 8008a60:	e7f4      	b.n	8008a4c <_printf_float+0x1a4>
 8008a62:	2301      	movs	r3, #1
 8008a64:	e7f2      	b.n	8008a4c <_printf_float+0x1a4>
 8008a66:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a6c:	4299      	cmp	r1, r3
 8008a6e:	db05      	blt.n	8008a7c <_printf_float+0x1d4>
 8008a70:	6823      	ldr	r3, [r4, #0]
 8008a72:	6121      	str	r1, [r4, #16]
 8008a74:	07d8      	lsls	r0, r3, #31
 8008a76:	d5ea      	bpl.n	8008a4e <_printf_float+0x1a6>
 8008a78:	1c4b      	adds	r3, r1, #1
 8008a7a:	e7e7      	b.n	8008a4c <_printf_float+0x1a4>
 8008a7c:	2900      	cmp	r1, #0
 8008a7e:	bfd4      	ite	le
 8008a80:	f1c1 0202 	rsble	r2, r1, #2
 8008a84:	2201      	movgt	r2, #1
 8008a86:	4413      	add	r3, r2
 8008a88:	e7e0      	b.n	8008a4c <_printf_float+0x1a4>
 8008a8a:	6823      	ldr	r3, [r4, #0]
 8008a8c:	055a      	lsls	r2, r3, #21
 8008a8e:	d407      	bmi.n	8008aa0 <_printf_float+0x1f8>
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	4642      	mov	r2, r8
 8008a94:	4631      	mov	r1, r6
 8008a96:	4628      	mov	r0, r5
 8008a98:	47b8      	blx	r7
 8008a9a:	3001      	adds	r0, #1
 8008a9c:	d12c      	bne.n	8008af8 <_printf_float+0x250>
 8008a9e:	e764      	b.n	800896a <_printf_float+0xc2>
 8008aa0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008aa4:	f240 80e0 	bls.w	8008c68 <_printf_float+0x3c0>
 8008aa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008aac:	2200      	movs	r2, #0
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f7f8 f812 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d034      	beq.n	8008b22 <_printf_float+0x27a>
 8008ab8:	4a37      	ldr	r2, [pc, #220]	; (8008b98 <_printf_float+0x2f0>)
 8008aba:	2301      	movs	r3, #1
 8008abc:	4631      	mov	r1, r6
 8008abe:	4628      	mov	r0, r5
 8008ac0:	47b8      	blx	r7
 8008ac2:	3001      	adds	r0, #1
 8008ac4:	f43f af51 	beq.w	800896a <_printf_float+0xc2>
 8008ac8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008acc:	429a      	cmp	r2, r3
 8008ace:	db02      	blt.n	8008ad6 <_printf_float+0x22e>
 8008ad0:	6823      	ldr	r3, [r4, #0]
 8008ad2:	07d8      	lsls	r0, r3, #31
 8008ad4:	d510      	bpl.n	8008af8 <_printf_float+0x250>
 8008ad6:	ee18 3a10 	vmov	r3, s16
 8008ada:	4652      	mov	r2, sl
 8008adc:	4631      	mov	r1, r6
 8008ade:	4628      	mov	r0, r5
 8008ae0:	47b8      	blx	r7
 8008ae2:	3001      	adds	r0, #1
 8008ae4:	f43f af41 	beq.w	800896a <_printf_float+0xc2>
 8008ae8:	f04f 0800 	mov.w	r8, #0
 8008aec:	f104 091a 	add.w	r9, r4, #26
 8008af0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008af2:	3b01      	subs	r3, #1
 8008af4:	4543      	cmp	r3, r8
 8008af6:	dc09      	bgt.n	8008b0c <_printf_float+0x264>
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	079b      	lsls	r3, r3, #30
 8008afc:	f100 8105 	bmi.w	8008d0a <_printf_float+0x462>
 8008b00:	68e0      	ldr	r0, [r4, #12]
 8008b02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b04:	4298      	cmp	r0, r3
 8008b06:	bfb8      	it	lt
 8008b08:	4618      	movlt	r0, r3
 8008b0a:	e730      	b.n	800896e <_printf_float+0xc6>
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	464a      	mov	r2, r9
 8008b10:	4631      	mov	r1, r6
 8008b12:	4628      	mov	r0, r5
 8008b14:	47b8      	blx	r7
 8008b16:	3001      	adds	r0, #1
 8008b18:	f43f af27 	beq.w	800896a <_printf_float+0xc2>
 8008b1c:	f108 0801 	add.w	r8, r8, #1
 8008b20:	e7e6      	b.n	8008af0 <_printf_float+0x248>
 8008b22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	dc39      	bgt.n	8008b9c <_printf_float+0x2f4>
 8008b28:	4a1b      	ldr	r2, [pc, #108]	; (8008b98 <_printf_float+0x2f0>)
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	4631      	mov	r1, r6
 8008b2e:	4628      	mov	r0, r5
 8008b30:	47b8      	blx	r7
 8008b32:	3001      	adds	r0, #1
 8008b34:	f43f af19 	beq.w	800896a <_printf_float+0xc2>
 8008b38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008b3c:	4313      	orrs	r3, r2
 8008b3e:	d102      	bne.n	8008b46 <_printf_float+0x29e>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	07d9      	lsls	r1, r3, #31
 8008b44:	d5d8      	bpl.n	8008af8 <_printf_float+0x250>
 8008b46:	ee18 3a10 	vmov	r3, s16
 8008b4a:	4652      	mov	r2, sl
 8008b4c:	4631      	mov	r1, r6
 8008b4e:	4628      	mov	r0, r5
 8008b50:	47b8      	blx	r7
 8008b52:	3001      	adds	r0, #1
 8008b54:	f43f af09 	beq.w	800896a <_printf_float+0xc2>
 8008b58:	f04f 0900 	mov.w	r9, #0
 8008b5c:	f104 0a1a 	add.w	sl, r4, #26
 8008b60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b62:	425b      	negs	r3, r3
 8008b64:	454b      	cmp	r3, r9
 8008b66:	dc01      	bgt.n	8008b6c <_printf_float+0x2c4>
 8008b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b6a:	e792      	b.n	8008a92 <_printf_float+0x1ea>
 8008b6c:	2301      	movs	r3, #1
 8008b6e:	4652      	mov	r2, sl
 8008b70:	4631      	mov	r1, r6
 8008b72:	4628      	mov	r0, r5
 8008b74:	47b8      	blx	r7
 8008b76:	3001      	adds	r0, #1
 8008b78:	f43f aef7 	beq.w	800896a <_printf_float+0xc2>
 8008b7c:	f109 0901 	add.w	r9, r9, #1
 8008b80:	e7ee      	b.n	8008b60 <_printf_float+0x2b8>
 8008b82:	bf00      	nop
 8008b84:	7fefffff 	.word	0x7fefffff
 8008b88:	0800b554 	.word	0x0800b554
 8008b8c:	0800b558 	.word	0x0800b558
 8008b90:	0800b560 	.word	0x0800b560
 8008b94:	0800b55c 	.word	0x0800b55c
 8008b98:	0800b564 	.word	0x0800b564
 8008b9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	bfa8      	it	ge
 8008ba4:	461a      	movge	r2, r3
 8008ba6:	2a00      	cmp	r2, #0
 8008ba8:	4691      	mov	r9, r2
 8008baa:	dc37      	bgt.n	8008c1c <_printf_float+0x374>
 8008bac:	f04f 0b00 	mov.w	fp, #0
 8008bb0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bb4:	f104 021a 	add.w	r2, r4, #26
 8008bb8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008bba:	9305      	str	r3, [sp, #20]
 8008bbc:	eba3 0309 	sub.w	r3, r3, r9
 8008bc0:	455b      	cmp	r3, fp
 8008bc2:	dc33      	bgt.n	8008c2c <_printf_float+0x384>
 8008bc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	db3b      	blt.n	8008c44 <_printf_float+0x39c>
 8008bcc:	6823      	ldr	r3, [r4, #0]
 8008bce:	07da      	lsls	r2, r3, #31
 8008bd0:	d438      	bmi.n	8008c44 <_printf_float+0x39c>
 8008bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008bd4:	9b05      	ldr	r3, [sp, #20]
 8008bd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008bd8:	1ad3      	subs	r3, r2, r3
 8008bda:	eba2 0901 	sub.w	r9, r2, r1
 8008bde:	4599      	cmp	r9, r3
 8008be0:	bfa8      	it	ge
 8008be2:	4699      	movge	r9, r3
 8008be4:	f1b9 0f00 	cmp.w	r9, #0
 8008be8:	dc35      	bgt.n	8008c56 <_printf_float+0x3ae>
 8008bea:	f04f 0800 	mov.w	r8, #0
 8008bee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bf2:	f104 0a1a 	add.w	sl, r4, #26
 8008bf6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008bfa:	1a9b      	subs	r3, r3, r2
 8008bfc:	eba3 0309 	sub.w	r3, r3, r9
 8008c00:	4543      	cmp	r3, r8
 8008c02:	f77f af79 	ble.w	8008af8 <_printf_float+0x250>
 8008c06:	2301      	movs	r3, #1
 8008c08:	4652      	mov	r2, sl
 8008c0a:	4631      	mov	r1, r6
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	47b8      	blx	r7
 8008c10:	3001      	adds	r0, #1
 8008c12:	f43f aeaa 	beq.w	800896a <_printf_float+0xc2>
 8008c16:	f108 0801 	add.w	r8, r8, #1
 8008c1a:	e7ec      	b.n	8008bf6 <_printf_float+0x34e>
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	4631      	mov	r1, r6
 8008c20:	4642      	mov	r2, r8
 8008c22:	4628      	mov	r0, r5
 8008c24:	47b8      	blx	r7
 8008c26:	3001      	adds	r0, #1
 8008c28:	d1c0      	bne.n	8008bac <_printf_float+0x304>
 8008c2a:	e69e      	b.n	800896a <_printf_float+0xc2>
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	4631      	mov	r1, r6
 8008c30:	4628      	mov	r0, r5
 8008c32:	9205      	str	r2, [sp, #20]
 8008c34:	47b8      	blx	r7
 8008c36:	3001      	adds	r0, #1
 8008c38:	f43f ae97 	beq.w	800896a <_printf_float+0xc2>
 8008c3c:	9a05      	ldr	r2, [sp, #20]
 8008c3e:	f10b 0b01 	add.w	fp, fp, #1
 8008c42:	e7b9      	b.n	8008bb8 <_printf_float+0x310>
 8008c44:	ee18 3a10 	vmov	r3, s16
 8008c48:	4652      	mov	r2, sl
 8008c4a:	4631      	mov	r1, r6
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	47b8      	blx	r7
 8008c50:	3001      	adds	r0, #1
 8008c52:	d1be      	bne.n	8008bd2 <_printf_float+0x32a>
 8008c54:	e689      	b.n	800896a <_printf_float+0xc2>
 8008c56:	9a05      	ldr	r2, [sp, #20]
 8008c58:	464b      	mov	r3, r9
 8008c5a:	4442      	add	r2, r8
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4628      	mov	r0, r5
 8008c60:	47b8      	blx	r7
 8008c62:	3001      	adds	r0, #1
 8008c64:	d1c1      	bne.n	8008bea <_printf_float+0x342>
 8008c66:	e680      	b.n	800896a <_printf_float+0xc2>
 8008c68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c6a:	2a01      	cmp	r2, #1
 8008c6c:	dc01      	bgt.n	8008c72 <_printf_float+0x3ca>
 8008c6e:	07db      	lsls	r3, r3, #31
 8008c70:	d538      	bpl.n	8008ce4 <_printf_float+0x43c>
 8008c72:	2301      	movs	r3, #1
 8008c74:	4642      	mov	r2, r8
 8008c76:	4631      	mov	r1, r6
 8008c78:	4628      	mov	r0, r5
 8008c7a:	47b8      	blx	r7
 8008c7c:	3001      	adds	r0, #1
 8008c7e:	f43f ae74 	beq.w	800896a <_printf_float+0xc2>
 8008c82:	ee18 3a10 	vmov	r3, s16
 8008c86:	4652      	mov	r2, sl
 8008c88:	4631      	mov	r1, r6
 8008c8a:	4628      	mov	r0, r5
 8008c8c:	47b8      	blx	r7
 8008c8e:	3001      	adds	r0, #1
 8008c90:	f43f ae6b 	beq.w	800896a <_printf_float+0xc2>
 8008c94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c98:	2200      	movs	r2, #0
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	f7f7 ff1c 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ca0:	b9d8      	cbnz	r0, 8008cda <_printf_float+0x432>
 8008ca2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ca4:	f108 0201 	add.w	r2, r8, #1
 8008ca8:	3b01      	subs	r3, #1
 8008caa:	4631      	mov	r1, r6
 8008cac:	4628      	mov	r0, r5
 8008cae:	47b8      	blx	r7
 8008cb0:	3001      	adds	r0, #1
 8008cb2:	d10e      	bne.n	8008cd2 <_printf_float+0x42a>
 8008cb4:	e659      	b.n	800896a <_printf_float+0xc2>
 8008cb6:	2301      	movs	r3, #1
 8008cb8:	4652      	mov	r2, sl
 8008cba:	4631      	mov	r1, r6
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	47b8      	blx	r7
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	f43f ae52 	beq.w	800896a <_printf_float+0xc2>
 8008cc6:	f108 0801 	add.w	r8, r8, #1
 8008cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ccc:	3b01      	subs	r3, #1
 8008cce:	4543      	cmp	r3, r8
 8008cd0:	dcf1      	bgt.n	8008cb6 <_printf_float+0x40e>
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008cd8:	e6dc      	b.n	8008a94 <_printf_float+0x1ec>
 8008cda:	f04f 0800 	mov.w	r8, #0
 8008cde:	f104 0a1a 	add.w	sl, r4, #26
 8008ce2:	e7f2      	b.n	8008cca <_printf_float+0x422>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	4642      	mov	r2, r8
 8008ce8:	e7df      	b.n	8008caa <_printf_float+0x402>
 8008cea:	2301      	movs	r3, #1
 8008cec:	464a      	mov	r2, r9
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	47b8      	blx	r7
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	f43f ae38 	beq.w	800896a <_printf_float+0xc2>
 8008cfa:	f108 0801 	add.w	r8, r8, #1
 8008cfe:	68e3      	ldr	r3, [r4, #12]
 8008d00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d02:	1a5b      	subs	r3, r3, r1
 8008d04:	4543      	cmp	r3, r8
 8008d06:	dcf0      	bgt.n	8008cea <_printf_float+0x442>
 8008d08:	e6fa      	b.n	8008b00 <_printf_float+0x258>
 8008d0a:	f04f 0800 	mov.w	r8, #0
 8008d0e:	f104 0919 	add.w	r9, r4, #25
 8008d12:	e7f4      	b.n	8008cfe <_printf_float+0x456>

08008d14 <_printf_common>:
 8008d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d18:	4616      	mov	r6, r2
 8008d1a:	4699      	mov	r9, r3
 8008d1c:	688a      	ldr	r2, [r1, #8]
 8008d1e:	690b      	ldr	r3, [r1, #16]
 8008d20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d24:	4293      	cmp	r3, r2
 8008d26:	bfb8      	it	lt
 8008d28:	4613      	movlt	r3, r2
 8008d2a:	6033      	str	r3, [r6, #0]
 8008d2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d30:	4607      	mov	r7, r0
 8008d32:	460c      	mov	r4, r1
 8008d34:	b10a      	cbz	r2, 8008d3a <_printf_common+0x26>
 8008d36:	3301      	adds	r3, #1
 8008d38:	6033      	str	r3, [r6, #0]
 8008d3a:	6823      	ldr	r3, [r4, #0]
 8008d3c:	0699      	lsls	r1, r3, #26
 8008d3e:	bf42      	ittt	mi
 8008d40:	6833      	ldrmi	r3, [r6, #0]
 8008d42:	3302      	addmi	r3, #2
 8008d44:	6033      	strmi	r3, [r6, #0]
 8008d46:	6825      	ldr	r5, [r4, #0]
 8008d48:	f015 0506 	ands.w	r5, r5, #6
 8008d4c:	d106      	bne.n	8008d5c <_printf_common+0x48>
 8008d4e:	f104 0a19 	add.w	sl, r4, #25
 8008d52:	68e3      	ldr	r3, [r4, #12]
 8008d54:	6832      	ldr	r2, [r6, #0]
 8008d56:	1a9b      	subs	r3, r3, r2
 8008d58:	42ab      	cmp	r3, r5
 8008d5a:	dc26      	bgt.n	8008daa <_printf_common+0x96>
 8008d5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d60:	1e13      	subs	r3, r2, #0
 8008d62:	6822      	ldr	r2, [r4, #0]
 8008d64:	bf18      	it	ne
 8008d66:	2301      	movne	r3, #1
 8008d68:	0692      	lsls	r2, r2, #26
 8008d6a:	d42b      	bmi.n	8008dc4 <_printf_common+0xb0>
 8008d6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d70:	4649      	mov	r1, r9
 8008d72:	4638      	mov	r0, r7
 8008d74:	47c0      	blx	r8
 8008d76:	3001      	adds	r0, #1
 8008d78:	d01e      	beq.n	8008db8 <_printf_common+0xa4>
 8008d7a:	6823      	ldr	r3, [r4, #0]
 8008d7c:	68e5      	ldr	r5, [r4, #12]
 8008d7e:	6832      	ldr	r2, [r6, #0]
 8008d80:	f003 0306 	and.w	r3, r3, #6
 8008d84:	2b04      	cmp	r3, #4
 8008d86:	bf08      	it	eq
 8008d88:	1aad      	subeq	r5, r5, r2
 8008d8a:	68a3      	ldr	r3, [r4, #8]
 8008d8c:	6922      	ldr	r2, [r4, #16]
 8008d8e:	bf0c      	ite	eq
 8008d90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d94:	2500      	movne	r5, #0
 8008d96:	4293      	cmp	r3, r2
 8008d98:	bfc4      	itt	gt
 8008d9a:	1a9b      	subgt	r3, r3, r2
 8008d9c:	18ed      	addgt	r5, r5, r3
 8008d9e:	2600      	movs	r6, #0
 8008da0:	341a      	adds	r4, #26
 8008da2:	42b5      	cmp	r5, r6
 8008da4:	d11a      	bne.n	8008ddc <_printf_common+0xc8>
 8008da6:	2000      	movs	r0, #0
 8008da8:	e008      	b.n	8008dbc <_printf_common+0xa8>
 8008daa:	2301      	movs	r3, #1
 8008dac:	4652      	mov	r2, sl
 8008dae:	4649      	mov	r1, r9
 8008db0:	4638      	mov	r0, r7
 8008db2:	47c0      	blx	r8
 8008db4:	3001      	adds	r0, #1
 8008db6:	d103      	bne.n	8008dc0 <_printf_common+0xac>
 8008db8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dc0:	3501      	adds	r5, #1
 8008dc2:	e7c6      	b.n	8008d52 <_printf_common+0x3e>
 8008dc4:	18e1      	adds	r1, r4, r3
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	2030      	movs	r0, #48	; 0x30
 8008dca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dce:	4422      	add	r2, r4
 8008dd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008dd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dd8:	3302      	adds	r3, #2
 8008dda:	e7c7      	b.n	8008d6c <_printf_common+0x58>
 8008ddc:	2301      	movs	r3, #1
 8008dde:	4622      	mov	r2, r4
 8008de0:	4649      	mov	r1, r9
 8008de2:	4638      	mov	r0, r7
 8008de4:	47c0      	blx	r8
 8008de6:	3001      	adds	r0, #1
 8008de8:	d0e6      	beq.n	8008db8 <_printf_common+0xa4>
 8008dea:	3601      	adds	r6, #1
 8008dec:	e7d9      	b.n	8008da2 <_printf_common+0x8e>
	...

08008df0 <_printf_i>:
 8008df0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008df4:	460c      	mov	r4, r1
 8008df6:	4691      	mov	r9, r2
 8008df8:	7e27      	ldrb	r7, [r4, #24]
 8008dfa:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008dfc:	2f78      	cmp	r7, #120	; 0x78
 8008dfe:	4680      	mov	r8, r0
 8008e00:	469a      	mov	sl, r3
 8008e02:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e06:	d807      	bhi.n	8008e18 <_printf_i+0x28>
 8008e08:	2f62      	cmp	r7, #98	; 0x62
 8008e0a:	d80a      	bhi.n	8008e22 <_printf_i+0x32>
 8008e0c:	2f00      	cmp	r7, #0
 8008e0e:	f000 80d8 	beq.w	8008fc2 <_printf_i+0x1d2>
 8008e12:	2f58      	cmp	r7, #88	; 0x58
 8008e14:	f000 80a3 	beq.w	8008f5e <_printf_i+0x16e>
 8008e18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e20:	e03a      	b.n	8008e98 <_printf_i+0xa8>
 8008e22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e26:	2b15      	cmp	r3, #21
 8008e28:	d8f6      	bhi.n	8008e18 <_printf_i+0x28>
 8008e2a:	a001      	add	r0, pc, #4	; (adr r0, 8008e30 <_printf_i+0x40>)
 8008e2c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008e30:	08008e89 	.word	0x08008e89
 8008e34:	08008e9d 	.word	0x08008e9d
 8008e38:	08008e19 	.word	0x08008e19
 8008e3c:	08008e19 	.word	0x08008e19
 8008e40:	08008e19 	.word	0x08008e19
 8008e44:	08008e19 	.word	0x08008e19
 8008e48:	08008e9d 	.word	0x08008e9d
 8008e4c:	08008e19 	.word	0x08008e19
 8008e50:	08008e19 	.word	0x08008e19
 8008e54:	08008e19 	.word	0x08008e19
 8008e58:	08008e19 	.word	0x08008e19
 8008e5c:	08008fa9 	.word	0x08008fa9
 8008e60:	08008ecd 	.word	0x08008ecd
 8008e64:	08008f8b 	.word	0x08008f8b
 8008e68:	08008e19 	.word	0x08008e19
 8008e6c:	08008e19 	.word	0x08008e19
 8008e70:	08008fcb 	.word	0x08008fcb
 8008e74:	08008e19 	.word	0x08008e19
 8008e78:	08008ecd 	.word	0x08008ecd
 8008e7c:	08008e19 	.word	0x08008e19
 8008e80:	08008e19 	.word	0x08008e19
 8008e84:	08008f93 	.word	0x08008f93
 8008e88:	680b      	ldr	r3, [r1, #0]
 8008e8a:	1d1a      	adds	r2, r3, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	600a      	str	r2, [r1, #0]
 8008e90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e98:	2301      	movs	r3, #1
 8008e9a:	e0a3      	b.n	8008fe4 <_printf_i+0x1f4>
 8008e9c:	6825      	ldr	r5, [r4, #0]
 8008e9e:	6808      	ldr	r0, [r1, #0]
 8008ea0:	062e      	lsls	r6, r5, #24
 8008ea2:	f100 0304 	add.w	r3, r0, #4
 8008ea6:	d50a      	bpl.n	8008ebe <_printf_i+0xce>
 8008ea8:	6805      	ldr	r5, [r0, #0]
 8008eaa:	600b      	str	r3, [r1, #0]
 8008eac:	2d00      	cmp	r5, #0
 8008eae:	da03      	bge.n	8008eb8 <_printf_i+0xc8>
 8008eb0:	232d      	movs	r3, #45	; 0x2d
 8008eb2:	426d      	negs	r5, r5
 8008eb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008eb8:	485e      	ldr	r0, [pc, #376]	; (8009034 <_printf_i+0x244>)
 8008eba:	230a      	movs	r3, #10
 8008ebc:	e019      	b.n	8008ef2 <_printf_i+0x102>
 8008ebe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ec2:	6805      	ldr	r5, [r0, #0]
 8008ec4:	600b      	str	r3, [r1, #0]
 8008ec6:	bf18      	it	ne
 8008ec8:	b22d      	sxthne	r5, r5
 8008eca:	e7ef      	b.n	8008eac <_printf_i+0xbc>
 8008ecc:	680b      	ldr	r3, [r1, #0]
 8008ece:	6825      	ldr	r5, [r4, #0]
 8008ed0:	1d18      	adds	r0, r3, #4
 8008ed2:	6008      	str	r0, [r1, #0]
 8008ed4:	0628      	lsls	r0, r5, #24
 8008ed6:	d501      	bpl.n	8008edc <_printf_i+0xec>
 8008ed8:	681d      	ldr	r5, [r3, #0]
 8008eda:	e002      	b.n	8008ee2 <_printf_i+0xf2>
 8008edc:	0669      	lsls	r1, r5, #25
 8008ede:	d5fb      	bpl.n	8008ed8 <_printf_i+0xe8>
 8008ee0:	881d      	ldrh	r5, [r3, #0]
 8008ee2:	4854      	ldr	r0, [pc, #336]	; (8009034 <_printf_i+0x244>)
 8008ee4:	2f6f      	cmp	r7, #111	; 0x6f
 8008ee6:	bf0c      	ite	eq
 8008ee8:	2308      	moveq	r3, #8
 8008eea:	230a      	movne	r3, #10
 8008eec:	2100      	movs	r1, #0
 8008eee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008ef2:	6866      	ldr	r6, [r4, #4]
 8008ef4:	60a6      	str	r6, [r4, #8]
 8008ef6:	2e00      	cmp	r6, #0
 8008ef8:	bfa2      	ittt	ge
 8008efa:	6821      	ldrge	r1, [r4, #0]
 8008efc:	f021 0104 	bicge.w	r1, r1, #4
 8008f00:	6021      	strge	r1, [r4, #0]
 8008f02:	b90d      	cbnz	r5, 8008f08 <_printf_i+0x118>
 8008f04:	2e00      	cmp	r6, #0
 8008f06:	d04d      	beq.n	8008fa4 <_printf_i+0x1b4>
 8008f08:	4616      	mov	r6, r2
 8008f0a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f0e:	fb03 5711 	mls	r7, r3, r1, r5
 8008f12:	5dc7      	ldrb	r7, [r0, r7]
 8008f14:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f18:	462f      	mov	r7, r5
 8008f1a:	42bb      	cmp	r3, r7
 8008f1c:	460d      	mov	r5, r1
 8008f1e:	d9f4      	bls.n	8008f0a <_printf_i+0x11a>
 8008f20:	2b08      	cmp	r3, #8
 8008f22:	d10b      	bne.n	8008f3c <_printf_i+0x14c>
 8008f24:	6823      	ldr	r3, [r4, #0]
 8008f26:	07df      	lsls	r7, r3, #31
 8008f28:	d508      	bpl.n	8008f3c <_printf_i+0x14c>
 8008f2a:	6923      	ldr	r3, [r4, #16]
 8008f2c:	6861      	ldr	r1, [r4, #4]
 8008f2e:	4299      	cmp	r1, r3
 8008f30:	bfde      	ittt	le
 8008f32:	2330      	movle	r3, #48	; 0x30
 8008f34:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f38:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f3c:	1b92      	subs	r2, r2, r6
 8008f3e:	6122      	str	r2, [r4, #16]
 8008f40:	f8cd a000 	str.w	sl, [sp]
 8008f44:	464b      	mov	r3, r9
 8008f46:	aa03      	add	r2, sp, #12
 8008f48:	4621      	mov	r1, r4
 8008f4a:	4640      	mov	r0, r8
 8008f4c:	f7ff fee2 	bl	8008d14 <_printf_common>
 8008f50:	3001      	adds	r0, #1
 8008f52:	d14c      	bne.n	8008fee <_printf_i+0x1fe>
 8008f54:	f04f 30ff 	mov.w	r0, #4294967295
 8008f58:	b004      	add	sp, #16
 8008f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5e:	4835      	ldr	r0, [pc, #212]	; (8009034 <_printf_i+0x244>)
 8008f60:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	680e      	ldr	r6, [r1, #0]
 8008f68:	061f      	lsls	r7, r3, #24
 8008f6a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f6e:	600e      	str	r6, [r1, #0]
 8008f70:	d514      	bpl.n	8008f9c <_printf_i+0x1ac>
 8008f72:	07d9      	lsls	r1, r3, #31
 8008f74:	bf44      	itt	mi
 8008f76:	f043 0320 	orrmi.w	r3, r3, #32
 8008f7a:	6023      	strmi	r3, [r4, #0]
 8008f7c:	b91d      	cbnz	r5, 8008f86 <_printf_i+0x196>
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	f023 0320 	bic.w	r3, r3, #32
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	2310      	movs	r3, #16
 8008f88:	e7b0      	b.n	8008eec <_printf_i+0xfc>
 8008f8a:	6823      	ldr	r3, [r4, #0]
 8008f8c:	f043 0320 	orr.w	r3, r3, #32
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	2378      	movs	r3, #120	; 0x78
 8008f94:	4828      	ldr	r0, [pc, #160]	; (8009038 <_printf_i+0x248>)
 8008f96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008f9a:	e7e3      	b.n	8008f64 <_printf_i+0x174>
 8008f9c:	065e      	lsls	r6, r3, #25
 8008f9e:	bf48      	it	mi
 8008fa0:	b2ad      	uxthmi	r5, r5
 8008fa2:	e7e6      	b.n	8008f72 <_printf_i+0x182>
 8008fa4:	4616      	mov	r6, r2
 8008fa6:	e7bb      	b.n	8008f20 <_printf_i+0x130>
 8008fa8:	680b      	ldr	r3, [r1, #0]
 8008faa:	6826      	ldr	r6, [r4, #0]
 8008fac:	6960      	ldr	r0, [r4, #20]
 8008fae:	1d1d      	adds	r5, r3, #4
 8008fb0:	600d      	str	r5, [r1, #0]
 8008fb2:	0635      	lsls	r5, r6, #24
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	d501      	bpl.n	8008fbc <_printf_i+0x1cc>
 8008fb8:	6018      	str	r0, [r3, #0]
 8008fba:	e002      	b.n	8008fc2 <_printf_i+0x1d2>
 8008fbc:	0671      	lsls	r1, r6, #25
 8008fbe:	d5fb      	bpl.n	8008fb8 <_printf_i+0x1c8>
 8008fc0:	8018      	strh	r0, [r3, #0]
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	6123      	str	r3, [r4, #16]
 8008fc6:	4616      	mov	r6, r2
 8008fc8:	e7ba      	b.n	8008f40 <_printf_i+0x150>
 8008fca:	680b      	ldr	r3, [r1, #0]
 8008fcc:	1d1a      	adds	r2, r3, #4
 8008fce:	600a      	str	r2, [r1, #0]
 8008fd0:	681e      	ldr	r6, [r3, #0]
 8008fd2:	6862      	ldr	r2, [r4, #4]
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	f7f7 f90a 	bl	80001f0 <memchr>
 8008fdc:	b108      	cbz	r0, 8008fe2 <_printf_i+0x1f2>
 8008fde:	1b80      	subs	r0, r0, r6
 8008fe0:	6060      	str	r0, [r4, #4]
 8008fe2:	6863      	ldr	r3, [r4, #4]
 8008fe4:	6123      	str	r3, [r4, #16]
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fec:	e7a8      	b.n	8008f40 <_printf_i+0x150>
 8008fee:	6923      	ldr	r3, [r4, #16]
 8008ff0:	4632      	mov	r2, r6
 8008ff2:	4649      	mov	r1, r9
 8008ff4:	4640      	mov	r0, r8
 8008ff6:	47d0      	blx	sl
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d0ab      	beq.n	8008f54 <_printf_i+0x164>
 8008ffc:	6823      	ldr	r3, [r4, #0]
 8008ffe:	079b      	lsls	r3, r3, #30
 8009000:	d413      	bmi.n	800902a <_printf_i+0x23a>
 8009002:	68e0      	ldr	r0, [r4, #12]
 8009004:	9b03      	ldr	r3, [sp, #12]
 8009006:	4298      	cmp	r0, r3
 8009008:	bfb8      	it	lt
 800900a:	4618      	movlt	r0, r3
 800900c:	e7a4      	b.n	8008f58 <_printf_i+0x168>
 800900e:	2301      	movs	r3, #1
 8009010:	4632      	mov	r2, r6
 8009012:	4649      	mov	r1, r9
 8009014:	4640      	mov	r0, r8
 8009016:	47d0      	blx	sl
 8009018:	3001      	adds	r0, #1
 800901a:	d09b      	beq.n	8008f54 <_printf_i+0x164>
 800901c:	3501      	adds	r5, #1
 800901e:	68e3      	ldr	r3, [r4, #12]
 8009020:	9903      	ldr	r1, [sp, #12]
 8009022:	1a5b      	subs	r3, r3, r1
 8009024:	42ab      	cmp	r3, r5
 8009026:	dcf2      	bgt.n	800900e <_printf_i+0x21e>
 8009028:	e7eb      	b.n	8009002 <_printf_i+0x212>
 800902a:	2500      	movs	r5, #0
 800902c:	f104 0619 	add.w	r6, r4, #25
 8009030:	e7f5      	b.n	800901e <_printf_i+0x22e>
 8009032:	bf00      	nop
 8009034:	0800b566 	.word	0x0800b566
 8009038:	0800b577 	.word	0x0800b577

0800903c <siprintf>:
 800903c:	b40e      	push	{r1, r2, r3}
 800903e:	b500      	push	{lr}
 8009040:	b09c      	sub	sp, #112	; 0x70
 8009042:	ab1d      	add	r3, sp, #116	; 0x74
 8009044:	9002      	str	r0, [sp, #8]
 8009046:	9006      	str	r0, [sp, #24]
 8009048:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800904c:	4809      	ldr	r0, [pc, #36]	; (8009074 <siprintf+0x38>)
 800904e:	9107      	str	r1, [sp, #28]
 8009050:	9104      	str	r1, [sp, #16]
 8009052:	4909      	ldr	r1, [pc, #36]	; (8009078 <siprintf+0x3c>)
 8009054:	f853 2b04 	ldr.w	r2, [r3], #4
 8009058:	9105      	str	r1, [sp, #20]
 800905a:	6800      	ldr	r0, [r0, #0]
 800905c:	9301      	str	r3, [sp, #4]
 800905e:	a902      	add	r1, sp, #8
 8009060:	f001 fb34 	bl	800a6cc <_svfiprintf_r>
 8009064:	9b02      	ldr	r3, [sp, #8]
 8009066:	2200      	movs	r2, #0
 8009068:	701a      	strb	r2, [r3, #0]
 800906a:	b01c      	add	sp, #112	; 0x70
 800906c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009070:	b003      	add	sp, #12
 8009072:	4770      	bx	lr
 8009074:	20000038 	.word	0x20000038
 8009078:	ffff0208 	.word	0xffff0208

0800907c <quorem>:
 800907c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009080:	6903      	ldr	r3, [r0, #16]
 8009082:	690c      	ldr	r4, [r1, #16]
 8009084:	42a3      	cmp	r3, r4
 8009086:	4607      	mov	r7, r0
 8009088:	f2c0 8081 	blt.w	800918e <quorem+0x112>
 800908c:	3c01      	subs	r4, #1
 800908e:	f101 0814 	add.w	r8, r1, #20
 8009092:	f100 0514 	add.w	r5, r0, #20
 8009096:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800909a:	9301      	str	r3, [sp, #4]
 800909c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80090a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090a4:	3301      	adds	r3, #1
 80090a6:	429a      	cmp	r2, r3
 80090a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80090ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80090b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80090b4:	d331      	bcc.n	800911a <quorem+0x9e>
 80090b6:	f04f 0e00 	mov.w	lr, #0
 80090ba:	4640      	mov	r0, r8
 80090bc:	46ac      	mov	ip, r5
 80090be:	46f2      	mov	sl, lr
 80090c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80090c4:	b293      	uxth	r3, r2
 80090c6:	fb06 e303 	mla	r3, r6, r3, lr
 80090ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	ebaa 0303 	sub.w	r3, sl, r3
 80090d4:	0c12      	lsrs	r2, r2, #16
 80090d6:	f8dc a000 	ldr.w	sl, [ip]
 80090da:	fb06 e202 	mla	r2, r6, r2, lr
 80090de:	fa13 f38a 	uxtah	r3, r3, sl
 80090e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090e6:	fa1f fa82 	uxth.w	sl, r2
 80090ea:	f8dc 2000 	ldr.w	r2, [ip]
 80090ee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80090f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090fc:	4581      	cmp	r9, r0
 80090fe:	f84c 3b04 	str.w	r3, [ip], #4
 8009102:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009106:	d2db      	bcs.n	80090c0 <quorem+0x44>
 8009108:	f855 300b 	ldr.w	r3, [r5, fp]
 800910c:	b92b      	cbnz	r3, 800911a <quorem+0x9e>
 800910e:	9b01      	ldr	r3, [sp, #4]
 8009110:	3b04      	subs	r3, #4
 8009112:	429d      	cmp	r5, r3
 8009114:	461a      	mov	r2, r3
 8009116:	d32e      	bcc.n	8009176 <quorem+0xfa>
 8009118:	613c      	str	r4, [r7, #16]
 800911a:	4638      	mov	r0, r7
 800911c:	f001 f8c0 	bl	800a2a0 <__mcmp>
 8009120:	2800      	cmp	r0, #0
 8009122:	db24      	blt.n	800916e <quorem+0xf2>
 8009124:	3601      	adds	r6, #1
 8009126:	4628      	mov	r0, r5
 8009128:	f04f 0c00 	mov.w	ip, #0
 800912c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009130:	f8d0 e000 	ldr.w	lr, [r0]
 8009134:	b293      	uxth	r3, r2
 8009136:	ebac 0303 	sub.w	r3, ip, r3
 800913a:	0c12      	lsrs	r2, r2, #16
 800913c:	fa13 f38e 	uxtah	r3, r3, lr
 8009140:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009144:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009148:	b29b      	uxth	r3, r3
 800914a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800914e:	45c1      	cmp	r9, r8
 8009150:	f840 3b04 	str.w	r3, [r0], #4
 8009154:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009158:	d2e8      	bcs.n	800912c <quorem+0xb0>
 800915a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800915e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009162:	b922      	cbnz	r2, 800916e <quorem+0xf2>
 8009164:	3b04      	subs	r3, #4
 8009166:	429d      	cmp	r5, r3
 8009168:	461a      	mov	r2, r3
 800916a:	d30a      	bcc.n	8009182 <quorem+0x106>
 800916c:	613c      	str	r4, [r7, #16]
 800916e:	4630      	mov	r0, r6
 8009170:	b003      	add	sp, #12
 8009172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009176:	6812      	ldr	r2, [r2, #0]
 8009178:	3b04      	subs	r3, #4
 800917a:	2a00      	cmp	r2, #0
 800917c:	d1cc      	bne.n	8009118 <quorem+0x9c>
 800917e:	3c01      	subs	r4, #1
 8009180:	e7c7      	b.n	8009112 <quorem+0x96>
 8009182:	6812      	ldr	r2, [r2, #0]
 8009184:	3b04      	subs	r3, #4
 8009186:	2a00      	cmp	r2, #0
 8009188:	d1f0      	bne.n	800916c <quorem+0xf0>
 800918a:	3c01      	subs	r4, #1
 800918c:	e7eb      	b.n	8009166 <quorem+0xea>
 800918e:	2000      	movs	r0, #0
 8009190:	e7ee      	b.n	8009170 <quorem+0xf4>
 8009192:	0000      	movs	r0, r0
 8009194:	0000      	movs	r0, r0
	...

08009198 <_dtoa_r>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	ed2d 8b02 	vpush	{d8}
 80091a0:	ec57 6b10 	vmov	r6, r7, d0
 80091a4:	b095      	sub	sp, #84	; 0x54
 80091a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80091ac:	9105      	str	r1, [sp, #20]
 80091ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80091b2:	4604      	mov	r4, r0
 80091b4:	9209      	str	r2, [sp, #36]	; 0x24
 80091b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80091b8:	b975      	cbnz	r5, 80091d8 <_dtoa_r+0x40>
 80091ba:	2010      	movs	r0, #16
 80091bc:	f000 fddc 	bl	8009d78 <malloc>
 80091c0:	4602      	mov	r2, r0
 80091c2:	6260      	str	r0, [r4, #36]	; 0x24
 80091c4:	b920      	cbnz	r0, 80091d0 <_dtoa_r+0x38>
 80091c6:	4bb2      	ldr	r3, [pc, #712]	; (8009490 <_dtoa_r+0x2f8>)
 80091c8:	21ea      	movs	r1, #234	; 0xea
 80091ca:	48b2      	ldr	r0, [pc, #712]	; (8009494 <_dtoa_r+0x2fc>)
 80091cc:	f001 fb8e 	bl	800a8ec <__assert_func>
 80091d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091d4:	6005      	str	r5, [r0, #0]
 80091d6:	60c5      	str	r5, [r0, #12]
 80091d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091da:	6819      	ldr	r1, [r3, #0]
 80091dc:	b151      	cbz	r1, 80091f4 <_dtoa_r+0x5c>
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	604a      	str	r2, [r1, #4]
 80091e2:	2301      	movs	r3, #1
 80091e4:	4093      	lsls	r3, r2
 80091e6:	608b      	str	r3, [r1, #8]
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 fe1b 	bl	8009e24 <_Bfree>
 80091ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091f0:	2200      	movs	r2, #0
 80091f2:	601a      	str	r2, [r3, #0]
 80091f4:	1e3b      	subs	r3, r7, #0
 80091f6:	bfb9      	ittee	lt
 80091f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80091fc:	9303      	strlt	r3, [sp, #12]
 80091fe:	2300      	movge	r3, #0
 8009200:	f8c8 3000 	strge.w	r3, [r8]
 8009204:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009208:	4ba3      	ldr	r3, [pc, #652]	; (8009498 <_dtoa_r+0x300>)
 800920a:	bfbc      	itt	lt
 800920c:	2201      	movlt	r2, #1
 800920e:	f8c8 2000 	strlt.w	r2, [r8]
 8009212:	ea33 0309 	bics.w	r3, r3, r9
 8009216:	d11b      	bne.n	8009250 <_dtoa_r+0xb8>
 8009218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800921a:	f242 730f 	movw	r3, #9999	; 0x270f
 800921e:	6013      	str	r3, [r2, #0]
 8009220:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009224:	4333      	orrs	r3, r6
 8009226:	f000 857a 	beq.w	8009d1e <_dtoa_r+0xb86>
 800922a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800922c:	b963      	cbnz	r3, 8009248 <_dtoa_r+0xb0>
 800922e:	4b9b      	ldr	r3, [pc, #620]	; (800949c <_dtoa_r+0x304>)
 8009230:	e024      	b.n	800927c <_dtoa_r+0xe4>
 8009232:	4b9b      	ldr	r3, [pc, #620]	; (80094a0 <_dtoa_r+0x308>)
 8009234:	9300      	str	r3, [sp, #0]
 8009236:	3308      	adds	r3, #8
 8009238:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800923a:	6013      	str	r3, [r2, #0]
 800923c:	9800      	ldr	r0, [sp, #0]
 800923e:	b015      	add	sp, #84	; 0x54
 8009240:	ecbd 8b02 	vpop	{d8}
 8009244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009248:	4b94      	ldr	r3, [pc, #592]	; (800949c <_dtoa_r+0x304>)
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	3303      	adds	r3, #3
 800924e:	e7f3      	b.n	8009238 <_dtoa_r+0xa0>
 8009250:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009254:	2200      	movs	r2, #0
 8009256:	ec51 0b17 	vmov	r0, r1, d7
 800925a:	2300      	movs	r3, #0
 800925c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009260:	f7f7 fc3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009264:	4680      	mov	r8, r0
 8009266:	b158      	cbz	r0, 8009280 <_dtoa_r+0xe8>
 8009268:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800926a:	2301      	movs	r3, #1
 800926c:	6013      	str	r3, [r2, #0]
 800926e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009270:	2b00      	cmp	r3, #0
 8009272:	f000 8551 	beq.w	8009d18 <_dtoa_r+0xb80>
 8009276:	488b      	ldr	r0, [pc, #556]	; (80094a4 <_dtoa_r+0x30c>)
 8009278:	6018      	str	r0, [r3, #0]
 800927a:	1e43      	subs	r3, r0, #1
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	e7dd      	b.n	800923c <_dtoa_r+0xa4>
 8009280:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009284:	aa12      	add	r2, sp, #72	; 0x48
 8009286:	a913      	add	r1, sp, #76	; 0x4c
 8009288:	4620      	mov	r0, r4
 800928a:	f001 f8ad 	bl	800a3e8 <__d2b>
 800928e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009292:	4683      	mov	fp, r0
 8009294:	2d00      	cmp	r5, #0
 8009296:	d07c      	beq.n	8009392 <_dtoa_r+0x1fa>
 8009298:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800929a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800929e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80092a2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80092a6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80092aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80092ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80092b2:	4b7d      	ldr	r3, [pc, #500]	; (80094a8 <_dtoa_r+0x310>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	4630      	mov	r0, r6
 80092b8:	4639      	mov	r1, r7
 80092ba:	f7f6 ffed 	bl	8000298 <__aeabi_dsub>
 80092be:	a36e      	add	r3, pc, #440	; (adr r3, 8009478 <_dtoa_r+0x2e0>)
 80092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c4:	f7f7 f9a0 	bl	8000608 <__aeabi_dmul>
 80092c8:	a36d      	add	r3, pc, #436	; (adr r3, 8009480 <_dtoa_r+0x2e8>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	f7f6 ffe5 	bl	800029c <__adddf3>
 80092d2:	4606      	mov	r6, r0
 80092d4:	4628      	mov	r0, r5
 80092d6:	460f      	mov	r7, r1
 80092d8:	f7f7 f92c 	bl	8000534 <__aeabi_i2d>
 80092dc:	a36a      	add	r3, pc, #424	; (adr r3, 8009488 <_dtoa_r+0x2f0>)
 80092de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092e2:	f7f7 f991 	bl	8000608 <__aeabi_dmul>
 80092e6:	4602      	mov	r2, r0
 80092e8:	460b      	mov	r3, r1
 80092ea:	4630      	mov	r0, r6
 80092ec:	4639      	mov	r1, r7
 80092ee:	f7f6 ffd5 	bl	800029c <__adddf3>
 80092f2:	4606      	mov	r6, r0
 80092f4:	460f      	mov	r7, r1
 80092f6:	f7f7 fc37 	bl	8000b68 <__aeabi_d2iz>
 80092fa:	2200      	movs	r2, #0
 80092fc:	4682      	mov	sl, r0
 80092fe:	2300      	movs	r3, #0
 8009300:	4630      	mov	r0, r6
 8009302:	4639      	mov	r1, r7
 8009304:	f7f7 fbf2 	bl	8000aec <__aeabi_dcmplt>
 8009308:	b148      	cbz	r0, 800931e <_dtoa_r+0x186>
 800930a:	4650      	mov	r0, sl
 800930c:	f7f7 f912 	bl	8000534 <__aeabi_i2d>
 8009310:	4632      	mov	r2, r6
 8009312:	463b      	mov	r3, r7
 8009314:	f7f7 fbe0 	bl	8000ad8 <__aeabi_dcmpeq>
 8009318:	b908      	cbnz	r0, 800931e <_dtoa_r+0x186>
 800931a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800931e:	f1ba 0f16 	cmp.w	sl, #22
 8009322:	d854      	bhi.n	80093ce <_dtoa_r+0x236>
 8009324:	4b61      	ldr	r3, [pc, #388]	; (80094ac <_dtoa_r+0x314>)
 8009326:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009332:	f7f7 fbdb 	bl	8000aec <__aeabi_dcmplt>
 8009336:	2800      	cmp	r0, #0
 8009338:	d04b      	beq.n	80093d2 <_dtoa_r+0x23a>
 800933a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800933e:	2300      	movs	r3, #0
 8009340:	930e      	str	r3, [sp, #56]	; 0x38
 8009342:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009344:	1b5d      	subs	r5, r3, r5
 8009346:	1e6b      	subs	r3, r5, #1
 8009348:	9304      	str	r3, [sp, #16]
 800934a:	bf43      	ittte	mi
 800934c:	2300      	movmi	r3, #0
 800934e:	f1c5 0801 	rsbmi	r8, r5, #1
 8009352:	9304      	strmi	r3, [sp, #16]
 8009354:	f04f 0800 	movpl.w	r8, #0
 8009358:	f1ba 0f00 	cmp.w	sl, #0
 800935c:	db3b      	blt.n	80093d6 <_dtoa_r+0x23e>
 800935e:	9b04      	ldr	r3, [sp, #16]
 8009360:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009364:	4453      	add	r3, sl
 8009366:	9304      	str	r3, [sp, #16]
 8009368:	2300      	movs	r3, #0
 800936a:	9306      	str	r3, [sp, #24]
 800936c:	9b05      	ldr	r3, [sp, #20]
 800936e:	2b09      	cmp	r3, #9
 8009370:	d869      	bhi.n	8009446 <_dtoa_r+0x2ae>
 8009372:	2b05      	cmp	r3, #5
 8009374:	bfc4      	itt	gt
 8009376:	3b04      	subgt	r3, #4
 8009378:	9305      	strgt	r3, [sp, #20]
 800937a:	9b05      	ldr	r3, [sp, #20]
 800937c:	f1a3 0302 	sub.w	r3, r3, #2
 8009380:	bfcc      	ite	gt
 8009382:	2500      	movgt	r5, #0
 8009384:	2501      	movle	r5, #1
 8009386:	2b03      	cmp	r3, #3
 8009388:	d869      	bhi.n	800945e <_dtoa_r+0x2c6>
 800938a:	e8df f003 	tbb	[pc, r3]
 800938e:	4e2c      	.short	0x4e2c
 8009390:	5a4c      	.short	0x5a4c
 8009392:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009396:	441d      	add	r5, r3
 8009398:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800939c:	2b20      	cmp	r3, #32
 800939e:	bfc1      	itttt	gt
 80093a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093a4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80093a8:	fa09 f303 	lslgt.w	r3, r9, r3
 80093ac:	fa26 f000 	lsrgt.w	r0, r6, r0
 80093b0:	bfda      	itte	le
 80093b2:	f1c3 0320 	rsble	r3, r3, #32
 80093b6:	fa06 f003 	lslle.w	r0, r6, r3
 80093ba:	4318      	orrgt	r0, r3
 80093bc:	f7f7 f8aa 	bl	8000514 <__aeabi_ui2d>
 80093c0:	2301      	movs	r3, #1
 80093c2:	4606      	mov	r6, r0
 80093c4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80093c8:	3d01      	subs	r5, #1
 80093ca:	9310      	str	r3, [sp, #64]	; 0x40
 80093cc:	e771      	b.n	80092b2 <_dtoa_r+0x11a>
 80093ce:	2301      	movs	r3, #1
 80093d0:	e7b6      	b.n	8009340 <_dtoa_r+0x1a8>
 80093d2:	900e      	str	r0, [sp, #56]	; 0x38
 80093d4:	e7b5      	b.n	8009342 <_dtoa_r+0x1aa>
 80093d6:	f1ca 0300 	rsb	r3, sl, #0
 80093da:	9306      	str	r3, [sp, #24]
 80093dc:	2300      	movs	r3, #0
 80093de:	eba8 080a 	sub.w	r8, r8, sl
 80093e2:	930d      	str	r3, [sp, #52]	; 0x34
 80093e4:	e7c2      	b.n	800936c <_dtoa_r+0x1d4>
 80093e6:	2300      	movs	r3, #0
 80093e8:	9308      	str	r3, [sp, #32]
 80093ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	dc39      	bgt.n	8009464 <_dtoa_r+0x2cc>
 80093f0:	f04f 0901 	mov.w	r9, #1
 80093f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80093f8:	464b      	mov	r3, r9
 80093fa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80093fe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009400:	2200      	movs	r2, #0
 8009402:	6042      	str	r2, [r0, #4]
 8009404:	2204      	movs	r2, #4
 8009406:	f102 0614 	add.w	r6, r2, #20
 800940a:	429e      	cmp	r6, r3
 800940c:	6841      	ldr	r1, [r0, #4]
 800940e:	d92f      	bls.n	8009470 <_dtoa_r+0x2d8>
 8009410:	4620      	mov	r0, r4
 8009412:	f000 fcc7 	bl	8009da4 <_Balloc>
 8009416:	9000      	str	r0, [sp, #0]
 8009418:	2800      	cmp	r0, #0
 800941a:	d14b      	bne.n	80094b4 <_dtoa_r+0x31c>
 800941c:	4b24      	ldr	r3, [pc, #144]	; (80094b0 <_dtoa_r+0x318>)
 800941e:	4602      	mov	r2, r0
 8009420:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009424:	e6d1      	b.n	80091ca <_dtoa_r+0x32>
 8009426:	2301      	movs	r3, #1
 8009428:	e7de      	b.n	80093e8 <_dtoa_r+0x250>
 800942a:	2300      	movs	r3, #0
 800942c:	9308      	str	r3, [sp, #32]
 800942e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009430:	eb0a 0903 	add.w	r9, sl, r3
 8009434:	f109 0301 	add.w	r3, r9, #1
 8009438:	2b01      	cmp	r3, #1
 800943a:	9301      	str	r3, [sp, #4]
 800943c:	bfb8      	it	lt
 800943e:	2301      	movlt	r3, #1
 8009440:	e7dd      	b.n	80093fe <_dtoa_r+0x266>
 8009442:	2301      	movs	r3, #1
 8009444:	e7f2      	b.n	800942c <_dtoa_r+0x294>
 8009446:	2501      	movs	r5, #1
 8009448:	2300      	movs	r3, #0
 800944a:	9305      	str	r3, [sp, #20]
 800944c:	9508      	str	r5, [sp, #32]
 800944e:	f04f 39ff 	mov.w	r9, #4294967295
 8009452:	2200      	movs	r2, #0
 8009454:	f8cd 9004 	str.w	r9, [sp, #4]
 8009458:	2312      	movs	r3, #18
 800945a:	9209      	str	r2, [sp, #36]	; 0x24
 800945c:	e7cf      	b.n	80093fe <_dtoa_r+0x266>
 800945e:	2301      	movs	r3, #1
 8009460:	9308      	str	r3, [sp, #32]
 8009462:	e7f4      	b.n	800944e <_dtoa_r+0x2b6>
 8009464:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009468:	f8cd 9004 	str.w	r9, [sp, #4]
 800946c:	464b      	mov	r3, r9
 800946e:	e7c6      	b.n	80093fe <_dtoa_r+0x266>
 8009470:	3101      	adds	r1, #1
 8009472:	6041      	str	r1, [r0, #4]
 8009474:	0052      	lsls	r2, r2, #1
 8009476:	e7c6      	b.n	8009406 <_dtoa_r+0x26e>
 8009478:	636f4361 	.word	0x636f4361
 800947c:	3fd287a7 	.word	0x3fd287a7
 8009480:	8b60c8b3 	.word	0x8b60c8b3
 8009484:	3fc68a28 	.word	0x3fc68a28
 8009488:	509f79fb 	.word	0x509f79fb
 800948c:	3fd34413 	.word	0x3fd34413
 8009490:	0800b595 	.word	0x0800b595
 8009494:	0800b5ac 	.word	0x0800b5ac
 8009498:	7ff00000 	.word	0x7ff00000
 800949c:	0800b591 	.word	0x0800b591
 80094a0:	0800b588 	.word	0x0800b588
 80094a4:	0800b565 	.word	0x0800b565
 80094a8:	3ff80000 	.word	0x3ff80000
 80094ac:	0800b6a8 	.word	0x0800b6a8
 80094b0:	0800b60b 	.word	0x0800b60b
 80094b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094b6:	9a00      	ldr	r2, [sp, #0]
 80094b8:	601a      	str	r2, [r3, #0]
 80094ba:	9b01      	ldr	r3, [sp, #4]
 80094bc:	2b0e      	cmp	r3, #14
 80094be:	f200 80ad 	bhi.w	800961c <_dtoa_r+0x484>
 80094c2:	2d00      	cmp	r5, #0
 80094c4:	f000 80aa 	beq.w	800961c <_dtoa_r+0x484>
 80094c8:	f1ba 0f00 	cmp.w	sl, #0
 80094cc:	dd36      	ble.n	800953c <_dtoa_r+0x3a4>
 80094ce:	4ac3      	ldr	r2, [pc, #780]	; (80097dc <_dtoa_r+0x644>)
 80094d0:	f00a 030f 	and.w	r3, sl, #15
 80094d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80094d8:	ed93 7b00 	vldr	d7, [r3]
 80094dc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80094e0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80094e4:	eeb0 8a47 	vmov.f32	s16, s14
 80094e8:	eef0 8a67 	vmov.f32	s17, s15
 80094ec:	d016      	beq.n	800951c <_dtoa_r+0x384>
 80094ee:	4bbc      	ldr	r3, [pc, #752]	; (80097e0 <_dtoa_r+0x648>)
 80094f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80094f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80094f8:	f7f7 f9b0 	bl	800085c <__aeabi_ddiv>
 80094fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009500:	f007 070f 	and.w	r7, r7, #15
 8009504:	2503      	movs	r5, #3
 8009506:	4eb6      	ldr	r6, [pc, #728]	; (80097e0 <_dtoa_r+0x648>)
 8009508:	b957      	cbnz	r7, 8009520 <_dtoa_r+0x388>
 800950a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800950e:	ec53 2b18 	vmov	r2, r3, d8
 8009512:	f7f7 f9a3 	bl	800085c <__aeabi_ddiv>
 8009516:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800951a:	e029      	b.n	8009570 <_dtoa_r+0x3d8>
 800951c:	2502      	movs	r5, #2
 800951e:	e7f2      	b.n	8009506 <_dtoa_r+0x36e>
 8009520:	07f9      	lsls	r1, r7, #31
 8009522:	d508      	bpl.n	8009536 <_dtoa_r+0x39e>
 8009524:	ec51 0b18 	vmov	r0, r1, d8
 8009528:	e9d6 2300 	ldrd	r2, r3, [r6]
 800952c:	f7f7 f86c 	bl	8000608 <__aeabi_dmul>
 8009530:	ec41 0b18 	vmov	d8, r0, r1
 8009534:	3501      	adds	r5, #1
 8009536:	107f      	asrs	r7, r7, #1
 8009538:	3608      	adds	r6, #8
 800953a:	e7e5      	b.n	8009508 <_dtoa_r+0x370>
 800953c:	f000 80a6 	beq.w	800968c <_dtoa_r+0x4f4>
 8009540:	f1ca 0600 	rsb	r6, sl, #0
 8009544:	4ba5      	ldr	r3, [pc, #660]	; (80097dc <_dtoa_r+0x644>)
 8009546:	4fa6      	ldr	r7, [pc, #664]	; (80097e0 <_dtoa_r+0x648>)
 8009548:	f006 020f 	and.w	r2, r6, #15
 800954c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009554:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009558:	f7f7 f856 	bl	8000608 <__aeabi_dmul>
 800955c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009560:	1136      	asrs	r6, r6, #4
 8009562:	2300      	movs	r3, #0
 8009564:	2502      	movs	r5, #2
 8009566:	2e00      	cmp	r6, #0
 8009568:	f040 8085 	bne.w	8009676 <_dtoa_r+0x4de>
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1d2      	bne.n	8009516 <_dtoa_r+0x37e>
 8009570:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 808c 	beq.w	8009690 <_dtoa_r+0x4f8>
 8009578:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800957c:	4b99      	ldr	r3, [pc, #612]	; (80097e4 <_dtoa_r+0x64c>)
 800957e:	2200      	movs	r2, #0
 8009580:	4630      	mov	r0, r6
 8009582:	4639      	mov	r1, r7
 8009584:	f7f7 fab2 	bl	8000aec <__aeabi_dcmplt>
 8009588:	2800      	cmp	r0, #0
 800958a:	f000 8081 	beq.w	8009690 <_dtoa_r+0x4f8>
 800958e:	9b01      	ldr	r3, [sp, #4]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d07d      	beq.n	8009690 <_dtoa_r+0x4f8>
 8009594:	f1b9 0f00 	cmp.w	r9, #0
 8009598:	dd3c      	ble.n	8009614 <_dtoa_r+0x47c>
 800959a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800959e:	9307      	str	r3, [sp, #28]
 80095a0:	2200      	movs	r2, #0
 80095a2:	4b91      	ldr	r3, [pc, #580]	; (80097e8 <_dtoa_r+0x650>)
 80095a4:	4630      	mov	r0, r6
 80095a6:	4639      	mov	r1, r7
 80095a8:	f7f7 f82e 	bl	8000608 <__aeabi_dmul>
 80095ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095b0:	3501      	adds	r5, #1
 80095b2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80095b6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80095ba:	4628      	mov	r0, r5
 80095bc:	f7f6 ffba 	bl	8000534 <__aeabi_i2d>
 80095c0:	4632      	mov	r2, r6
 80095c2:	463b      	mov	r3, r7
 80095c4:	f7f7 f820 	bl	8000608 <__aeabi_dmul>
 80095c8:	4b88      	ldr	r3, [pc, #544]	; (80097ec <_dtoa_r+0x654>)
 80095ca:	2200      	movs	r2, #0
 80095cc:	f7f6 fe66 	bl	800029c <__adddf3>
 80095d0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80095d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095d8:	9303      	str	r3, [sp, #12]
 80095da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d15c      	bne.n	800969a <_dtoa_r+0x502>
 80095e0:	4b83      	ldr	r3, [pc, #524]	; (80097f0 <_dtoa_r+0x658>)
 80095e2:	2200      	movs	r2, #0
 80095e4:	4630      	mov	r0, r6
 80095e6:	4639      	mov	r1, r7
 80095e8:	f7f6 fe56 	bl	8000298 <__aeabi_dsub>
 80095ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095f0:	4606      	mov	r6, r0
 80095f2:	460f      	mov	r7, r1
 80095f4:	f7f7 fa98 	bl	8000b28 <__aeabi_dcmpgt>
 80095f8:	2800      	cmp	r0, #0
 80095fa:	f040 8296 	bne.w	8009b2a <_dtoa_r+0x992>
 80095fe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009602:	4630      	mov	r0, r6
 8009604:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009608:	4639      	mov	r1, r7
 800960a:	f7f7 fa6f 	bl	8000aec <__aeabi_dcmplt>
 800960e:	2800      	cmp	r0, #0
 8009610:	f040 8288 	bne.w	8009b24 <_dtoa_r+0x98c>
 8009614:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009618:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800961c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800961e:	2b00      	cmp	r3, #0
 8009620:	f2c0 8158 	blt.w	80098d4 <_dtoa_r+0x73c>
 8009624:	f1ba 0f0e 	cmp.w	sl, #14
 8009628:	f300 8154 	bgt.w	80098d4 <_dtoa_r+0x73c>
 800962c:	4b6b      	ldr	r3, [pc, #428]	; (80097dc <_dtoa_r+0x644>)
 800962e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009632:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009638:	2b00      	cmp	r3, #0
 800963a:	f280 80e3 	bge.w	8009804 <_dtoa_r+0x66c>
 800963e:	9b01      	ldr	r3, [sp, #4]
 8009640:	2b00      	cmp	r3, #0
 8009642:	f300 80df 	bgt.w	8009804 <_dtoa_r+0x66c>
 8009646:	f040 826d 	bne.w	8009b24 <_dtoa_r+0x98c>
 800964a:	4b69      	ldr	r3, [pc, #420]	; (80097f0 <_dtoa_r+0x658>)
 800964c:	2200      	movs	r2, #0
 800964e:	4640      	mov	r0, r8
 8009650:	4649      	mov	r1, r9
 8009652:	f7f6 ffd9 	bl	8000608 <__aeabi_dmul>
 8009656:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800965a:	f7f7 fa5b 	bl	8000b14 <__aeabi_dcmpge>
 800965e:	9e01      	ldr	r6, [sp, #4]
 8009660:	4637      	mov	r7, r6
 8009662:	2800      	cmp	r0, #0
 8009664:	f040 8243 	bne.w	8009aee <_dtoa_r+0x956>
 8009668:	9d00      	ldr	r5, [sp, #0]
 800966a:	2331      	movs	r3, #49	; 0x31
 800966c:	f805 3b01 	strb.w	r3, [r5], #1
 8009670:	f10a 0a01 	add.w	sl, sl, #1
 8009674:	e23f      	b.n	8009af6 <_dtoa_r+0x95e>
 8009676:	07f2      	lsls	r2, r6, #31
 8009678:	d505      	bpl.n	8009686 <_dtoa_r+0x4ee>
 800967a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800967e:	f7f6 ffc3 	bl	8000608 <__aeabi_dmul>
 8009682:	3501      	adds	r5, #1
 8009684:	2301      	movs	r3, #1
 8009686:	1076      	asrs	r6, r6, #1
 8009688:	3708      	adds	r7, #8
 800968a:	e76c      	b.n	8009566 <_dtoa_r+0x3ce>
 800968c:	2502      	movs	r5, #2
 800968e:	e76f      	b.n	8009570 <_dtoa_r+0x3d8>
 8009690:	9b01      	ldr	r3, [sp, #4]
 8009692:	f8cd a01c 	str.w	sl, [sp, #28]
 8009696:	930c      	str	r3, [sp, #48]	; 0x30
 8009698:	e78d      	b.n	80095b6 <_dtoa_r+0x41e>
 800969a:	9900      	ldr	r1, [sp, #0]
 800969c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800969e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096a0:	4b4e      	ldr	r3, [pc, #312]	; (80097dc <_dtoa_r+0x644>)
 80096a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096a6:	4401      	add	r1, r0
 80096a8:	9102      	str	r1, [sp, #8]
 80096aa:	9908      	ldr	r1, [sp, #32]
 80096ac:	eeb0 8a47 	vmov.f32	s16, s14
 80096b0:	eef0 8a67 	vmov.f32	s17, s15
 80096b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80096bc:	2900      	cmp	r1, #0
 80096be:	d045      	beq.n	800974c <_dtoa_r+0x5b4>
 80096c0:	494c      	ldr	r1, [pc, #304]	; (80097f4 <_dtoa_r+0x65c>)
 80096c2:	2000      	movs	r0, #0
 80096c4:	f7f7 f8ca 	bl	800085c <__aeabi_ddiv>
 80096c8:	ec53 2b18 	vmov	r2, r3, d8
 80096cc:	f7f6 fde4 	bl	8000298 <__aeabi_dsub>
 80096d0:	9d00      	ldr	r5, [sp, #0]
 80096d2:	ec41 0b18 	vmov	d8, r0, r1
 80096d6:	4639      	mov	r1, r7
 80096d8:	4630      	mov	r0, r6
 80096da:	f7f7 fa45 	bl	8000b68 <__aeabi_d2iz>
 80096de:	900c      	str	r0, [sp, #48]	; 0x30
 80096e0:	f7f6 ff28 	bl	8000534 <__aeabi_i2d>
 80096e4:	4602      	mov	r2, r0
 80096e6:	460b      	mov	r3, r1
 80096e8:	4630      	mov	r0, r6
 80096ea:	4639      	mov	r1, r7
 80096ec:	f7f6 fdd4 	bl	8000298 <__aeabi_dsub>
 80096f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096f2:	3330      	adds	r3, #48	; 0x30
 80096f4:	f805 3b01 	strb.w	r3, [r5], #1
 80096f8:	ec53 2b18 	vmov	r2, r3, d8
 80096fc:	4606      	mov	r6, r0
 80096fe:	460f      	mov	r7, r1
 8009700:	f7f7 f9f4 	bl	8000aec <__aeabi_dcmplt>
 8009704:	2800      	cmp	r0, #0
 8009706:	d165      	bne.n	80097d4 <_dtoa_r+0x63c>
 8009708:	4632      	mov	r2, r6
 800970a:	463b      	mov	r3, r7
 800970c:	4935      	ldr	r1, [pc, #212]	; (80097e4 <_dtoa_r+0x64c>)
 800970e:	2000      	movs	r0, #0
 8009710:	f7f6 fdc2 	bl	8000298 <__aeabi_dsub>
 8009714:	ec53 2b18 	vmov	r2, r3, d8
 8009718:	f7f7 f9e8 	bl	8000aec <__aeabi_dcmplt>
 800971c:	2800      	cmp	r0, #0
 800971e:	f040 80b9 	bne.w	8009894 <_dtoa_r+0x6fc>
 8009722:	9b02      	ldr	r3, [sp, #8]
 8009724:	429d      	cmp	r5, r3
 8009726:	f43f af75 	beq.w	8009614 <_dtoa_r+0x47c>
 800972a:	4b2f      	ldr	r3, [pc, #188]	; (80097e8 <_dtoa_r+0x650>)
 800972c:	ec51 0b18 	vmov	r0, r1, d8
 8009730:	2200      	movs	r2, #0
 8009732:	f7f6 ff69 	bl	8000608 <__aeabi_dmul>
 8009736:	4b2c      	ldr	r3, [pc, #176]	; (80097e8 <_dtoa_r+0x650>)
 8009738:	ec41 0b18 	vmov	d8, r0, r1
 800973c:	2200      	movs	r2, #0
 800973e:	4630      	mov	r0, r6
 8009740:	4639      	mov	r1, r7
 8009742:	f7f6 ff61 	bl	8000608 <__aeabi_dmul>
 8009746:	4606      	mov	r6, r0
 8009748:	460f      	mov	r7, r1
 800974a:	e7c4      	b.n	80096d6 <_dtoa_r+0x53e>
 800974c:	ec51 0b17 	vmov	r0, r1, d7
 8009750:	f7f6 ff5a 	bl	8000608 <__aeabi_dmul>
 8009754:	9b02      	ldr	r3, [sp, #8]
 8009756:	9d00      	ldr	r5, [sp, #0]
 8009758:	930c      	str	r3, [sp, #48]	; 0x30
 800975a:	ec41 0b18 	vmov	d8, r0, r1
 800975e:	4639      	mov	r1, r7
 8009760:	4630      	mov	r0, r6
 8009762:	f7f7 fa01 	bl	8000b68 <__aeabi_d2iz>
 8009766:	9011      	str	r0, [sp, #68]	; 0x44
 8009768:	f7f6 fee4 	bl	8000534 <__aeabi_i2d>
 800976c:	4602      	mov	r2, r0
 800976e:	460b      	mov	r3, r1
 8009770:	4630      	mov	r0, r6
 8009772:	4639      	mov	r1, r7
 8009774:	f7f6 fd90 	bl	8000298 <__aeabi_dsub>
 8009778:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800977a:	3330      	adds	r3, #48	; 0x30
 800977c:	f805 3b01 	strb.w	r3, [r5], #1
 8009780:	9b02      	ldr	r3, [sp, #8]
 8009782:	429d      	cmp	r5, r3
 8009784:	4606      	mov	r6, r0
 8009786:	460f      	mov	r7, r1
 8009788:	f04f 0200 	mov.w	r2, #0
 800978c:	d134      	bne.n	80097f8 <_dtoa_r+0x660>
 800978e:	4b19      	ldr	r3, [pc, #100]	; (80097f4 <_dtoa_r+0x65c>)
 8009790:	ec51 0b18 	vmov	r0, r1, d8
 8009794:	f7f6 fd82 	bl	800029c <__adddf3>
 8009798:	4602      	mov	r2, r0
 800979a:	460b      	mov	r3, r1
 800979c:	4630      	mov	r0, r6
 800979e:	4639      	mov	r1, r7
 80097a0:	f7f7 f9c2 	bl	8000b28 <__aeabi_dcmpgt>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	d175      	bne.n	8009894 <_dtoa_r+0x6fc>
 80097a8:	ec53 2b18 	vmov	r2, r3, d8
 80097ac:	4911      	ldr	r1, [pc, #68]	; (80097f4 <_dtoa_r+0x65c>)
 80097ae:	2000      	movs	r0, #0
 80097b0:	f7f6 fd72 	bl	8000298 <__aeabi_dsub>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	4630      	mov	r0, r6
 80097ba:	4639      	mov	r1, r7
 80097bc:	f7f7 f996 	bl	8000aec <__aeabi_dcmplt>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	f43f af27 	beq.w	8009614 <_dtoa_r+0x47c>
 80097c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80097c8:	1e6b      	subs	r3, r5, #1
 80097ca:	930c      	str	r3, [sp, #48]	; 0x30
 80097cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80097d0:	2b30      	cmp	r3, #48	; 0x30
 80097d2:	d0f8      	beq.n	80097c6 <_dtoa_r+0x62e>
 80097d4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80097d8:	e04a      	b.n	8009870 <_dtoa_r+0x6d8>
 80097da:	bf00      	nop
 80097dc:	0800b6a8 	.word	0x0800b6a8
 80097e0:	0800b680 	.word	0x0800b680
 80097e4:	3ff00000 	.word	0x3ff00000
 80097e8:	40240000 	.word	0x40240000
 80097ec:	401c0000 	.word	0x401c0000
 80097f0:	40140000 	.word	0x40140000
 80097f4:	3fe00000 	.word	0x3fe00000
 80097f8:	4baf      	ldr	r3, [pc, #700]	; (8009ab8 <_dtoa_r+0x920>)
 80097fa:	f7f6 ff05 	bl	8000608 <__aeabi_dmul>
 80097fe:	4606      	mov	r6, r0
 8009800:	460f      	mov	r7, r1
 8009802:	e7ac      	b.n	800975e <_dtoa_r+0x5c6>
 8009804:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009808:	9d00      	ldr	r5, [sp, #0]
 800980a:	4642      	mov	r2, r8
 800980c:	464b      	mov	r3, r9
 800980e:	4630      	mov	r0, r6
 8009810:	4639      	mov	r1, r7
 8009812:	f7f7 f823 	bl	800085c <__aeabi_ddiv>
 8009816:	f7f7 f9a7 	bl	8000b68 <__aeabi_d2iz>
 800981a:	9002      	str	r0, [sp, #8]
 800981c:	f7f6 fe8a 	bl	8000534 <__aeabi_i2d>
 8009820:	4642      	mov	r2, r8
 8009822:	464b      	mov	r3, r9
 8009824:	f7f6 fef0 	bl	8000608 <__aeabi_dmul>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	4630      	mov	r0, r6
 800982e:	4639      	mov	r1, r7
 8009830:	f7f6 fd32 	bl	8000298 <__aeabi_dsub>
 8009834:	9e02      	ldr	r6, [sp, #8]
 8009836:	9f01      	ldr	r7, [sp, #4]
 8009838:	3630      	adds	r6, #48	; 0x30
 800983a:	f805 6b01 	strb.w	r6, [r5], #1
 800983e:	9e00      	ldr	r6, [sp, #0]
 8009840:	1bae      	subs	r6, r5, r6
 8009842:	42b7      	cmp	r7, r6
 8009844:	4602      	mov	r2, r0
 8009846:	460b      	mov	r3, r1
 8009848:	d137      	bne.n	80098ba <_dtoa_r+0x722>
 800984a:	f7f6 fd27 	bl	800029c <__adddf3>
 800984e:	4642      	mov	r2, r8
 8009850:	464b      	mov	r3, r9
 8009852:	4606      	mov	r6, r0
 8009854:	460f      	mov	r7, r1
 8009856:	f7f7 f967 	bl	8000b28 <__aeabi_dcmpgt>
 800985a:	b9c8      	cbnz	r0, 8009890 <_dtoa_r+0x6f8>
 800985c:	4642      	mov	r2, r8
 800985e:	464b      	mov	r3, r9
 8009860:	4630      	mov	r0, r6
 8009862:	4639      	mov	r1, r7
 8009864:	f7f7 f938 	bl	8000ad8 <__aeabi_dcmpeq>
 8009868:	b110      	cbz	r0, 8009870 <_dtoa_r+0x6d8>
 800986a:	9b02      	ldr	r3, [sp, #8]
 800986c:	07d9      	lsls	r1, r3, #31
 800986e:	d40f      	bmi.n	8009890 <_dtoa_r+0x6f8>
 8009870:	4620      	mov	r0, r4
 8009872:	4659      	mov	r1, fp
 8009874:	f000 fad6 	bl	8009e24 <_Bfree>
 8009878:	2300      	movs	r3, #0
 800987a:	702b      	strb	r3, [r5, #0]
 800987c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800987e:	f10a 0001 	add.w	r0, sl, #1
 8009882:	6018      	str	r0, [r3, #0]
 8009884:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009886:	2b00      	cmp	r3, #0
 8009888:	f43f acd8 	beq.w	800923c <_dtoa_r+0xa4>
 800988c:	601d      	str	r5, [r3, #0]
 800988e:	e4d5      	b.n	800923c <_dtoa_r+0xa4>
 8009890:	f8cd a01c 	str.w	sl, [sp, #28]
 8009894:	462b      	mov	r3, r5
 8009896:	461d      	mov	r5, r3
 8009898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800989c:	2a39      	cmp	r2, #57	; 0x39
 800989e:	d108      	bne.n	80098b2 <_dtoa_r+0x71a>
 80098a0:	9a00      	ldr	r2, [sp, #0]
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d1f7      	bne.n	8009896 <_dtoa_r+0x6fe>
 80098a6:	9a07      	ldr	r2, [sp, #28]
 80098a8:	9900      	ldr	r1, [sp, #0]
 80098aa:	3201      	adds	r2, #1
 80098ac:	9207      	str	r2, [sp, #28]
 80098ae:	2230      	movs	r2, #48	; 0x30
 80098b0:	700a      	strb	r2, [r1, #0]
 80098b2:	781a      	ldrb	r2, [r3, #0]
 80098b4:	3201      	adds	r2, #1
 80098b6:	701a      	strb	r2, [r3, #0]
 80098b8:	e78c      	b.n	80097d4 <_dtoa_r+0x63c>
 80098ba:	4b7f      	ldr	r3, [pc, #508]	; (8009ab8 <_dtoa_r+0x920>)
 80098bc:	2200      	movs	r2, #0
 80098be:	f7f6 fea3 	bl	8000608 <__aeabi_dmul>
 80098c2:	2200      	movs	r2, #0
 80098c4:	2300      	movs	r3, #0
 80098c6:	4606      	mov	r6, r0
 80098c8:	460f      	mov	r7, r1
 80098ca:	f7f7 f905 	bl	8000ad8 <__aeabi_dcmpeq>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d09b      	beq.n	800980a <_dtoa_r+0x672>
 80098d2:	e7cd      	b.n	8009870 <_dtoa_r+0x6d8>
 80098d4:	9a08      	ldr	r2, [sp, #32]
 80098d6:	2a00      	cmp	r2, #0
 80098d8:	f000 80c4 	beq.w	8009a64 <_dtoa_r+0x8cc>
 80098dc:	9a05      	ldr	r2, [sp, #20]
 80098de:	2a01      	cmp	r2, #1
 80098e0:	f300 80a8 	bgt.w	8009a34 <_dtoa_r+0x89c>
 80098e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80098e6:	2a00      	cmp	r2, #0
 80098e8:	f000 80a0 	beq.w	8009a2c <_dtoa_r+0x894>
 80098ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80098f0:	9e06      	ldr	r6, [sp, #24]
 80098f2:	4645      	mov	r5, r8
 80098f4:	9a04      	ldr	r2, [sp, #16]
 80098f6:	2101      	movs	r1, #1
 80098f8:	441a      	add	r2, r3
 80098fa:	4620      	mov	r0, r4
 80098fc:	4498      	add	r8, r3
 80098fe:	9204      	str	r2, [sp, #16]
 8009900:	f000 fb4c 	bl	8009f9c <__i2b>
 8009904:	4607      	mov	r7, r0
 8009906:	2d00      	cmp	r5, #0
 8009908:	dd0b      	ble.n	8009922 <_dtoa_r+0x78a>
 800990a:	9b04      	ldr	r3, [sp, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	dd08      	ble.n	8009922 <_dtoa_r+0x78a>
 8009910:	42ab      	cmp	r3, r5
 8009912:	9a04      	ldr	r2, [sp, #16]
 8009914:	bfa8      	it	ge
 8009916:	462b      	movge	r3, r5
 8009918:	eba8 0803 	sub.w	r8, r8, r3
 800991c:	1aed      	subs	r5, r5, r3
 800991e:	1ad3      	subs	r3, r2, r3
 8009920:	9304      	str	r3, [sp, #16]
 8009922:	9b06      	ldr	r3, [sp, #24]
 8009924:	b1fb      	cbz	r3, 8009966 <_dtoa_r+0x7ce>
 8009926:	9b08      	ldr	r3, [sp, #32]
 8009928:	2b00      	cmp	r3, #0
 800992a:	f000 809f 	beq.w	8009a6c <_dtoa_r+0x8d4>
 800992e:	2e00      	cmp	r6, #0
 8009930:	dd11      	ble.n	8009956 <_dtoa_r+0x7be>
 8009932:	4639      	mov	r1, r7
 8009934:	4632      	mov	r2, r6
 8009936:	4620      	mov	r0, r4
 8009938:	f000 fbec 	bl	800a114 <__pow5mult>
 800993c:	465a      	mov	r2, fp
 800993e:	4601      	mov	r1, r0
 8009940:	4607      	mov	r7, r0
 8009942:	4620      	mov	r0, r4
 8009944:	f000 fb40 	bl	8009fc8 <__multiply>
 8009948:	4659      	mov	r1, fp
 800994a:	9007      	str	r0, [sp, #28]
 800994c:	4620      	mov	r0, r4
 800994e:	f000 fa69 	bl	8009e24 <_Bfree>
 8009952:	9b07      	ldr	r3, [sp, #28]
 8009954:	469b      	mov	fp, r3
 8009956:	9b06      	ldr	r3, [sp, #24]
 8009958:	1b9a      	subs	r2, r3, r6
 800995a:	d004      	beq.n	8009966 <_dtoa_r+0x7ce>
 800995c:	4659      	mov	r1, fp
 800995e:	4620      	mov	r0, r4
 8009960:	f000 fbd8 	bl	800a114 <__pow5mult>
 8009964:	4683      	mov	fp, r0
 8009966:	2101      	movs	r1, #1
 8009968:	4620      	mov	r0, r4
 800996a:	f000 fb17 	bl	8009f9c <__i2b>
 800996e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009970:	2b00      	cmp	r3, #0
 8009972:	4606      	mov	r6, r0
 8009974:	dd7c      	ble.n	8009a70 <_dtoa_r+0x8d8>
 8009976:	461a      	mov	r2, r3
 8009978:	4601      	mov	r1, r0
 800997a:	4620      	mov	r0, r4
 800997c:	f000 fbca 	bl	800a114 <__pow5mult>
 8009980:	9b05      	ldr	r3, [sp, #20]
 8009982:	2b01      	cmp	r3, #1
 8009984:	4606      	mov	r6, r0
 8009986:	dd76      	ble.n	8009a76 <_dtoa_r+0x8de>
 8009988:	2300      	movs	r3, #0
 800998a:	9306      	str	r3, [sp, #24]
 800998c:	6933      	ldr	r3, [r6, #16]
 800998e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009992:	6918      	ldr	r0, [r3, #16]
 8009994:	f000 fab2 	bl	8009efc <__hi0bits>
 8009998:	f1c0 0020 	rsb	r0, r0, #32
 800999c:	9b04      	ldr	r3, [sp, #16]
 800999e:	4418      	add	r0, r3
 80099a0:	f010 001f 	ands.w	r0, r0, #31
 80099a4:	f000 8086 	beq.w	8009ab4 <_dtoa_r+0x91c>
 80099a8:	f1c0 0320 	rsb	r3, r0, #32
 80099ac:	2b04      	cmp	r3, #4
 80099ae:	dd7f      	ble.n	8009ab0 <_dtoa_r+0x918>
 80099b0:	f1c0 001c 	rsb	r0, r0, #28
 80099b4:	9b04      	ldr	r3, [sp, #16]
 80099b6:	4403      	add	r3, r0
 80099b8:	4480      	add	r8, r0
 80099ba:	4405      	add	r5, r0
 80099bc:	9304      	str	r3, [sp, #16]
 80099be:	f1b8 0f00 	cmp.w	r8, #0
 80099c2:	dd05      	ble.n	80099d0 <_dtoa_r+0x838>
 80099c4:	4659      	mov	r1, fp
 80099c6:	4642      	mov	r2, r8
 80099c8:	4620      	mov	r0, r4
 80099ca:	f000 fbfd 	bl	800a1c8 <__lshift>
 80099ce:	4683      	mov	fp, r0
 80099d0:	9b04      	ldr	r3, [sp, #16]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	dd05      	ble.n	80099e2 <_dtoa_r+0x84a>
 80099d6:	4631      	mov	r1, r6
 80099d8:	461a      	mov	r2, r3
 80099da:	4620      	mov	r0, r4
 80099dc:	f000 fbf4 	bl	800a1c8 <__lshift>
 80099e0:	4606      	mov	r6, r0
 80099e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d069      	beq.n	8009abc <_dtoa_r+0x924>
 80099e8:	4631      	mov	r1, r6
 80099ea:	4658      	mov	r0, fp
 80099ec:	f000 fc58 	bl	800a2a0 <__mcmp>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	da63      	bge.n	8009abc <_dtoa_r+0x924>
 80099f4:	2300      	movs	r3, #0
 80099f6:	4659      	mov	r1, fp
 80099f8:	220a      	movs	r2, #10
 80099fa:	4620      	mov	r0, r4
 80099fc:	f000 fa34 	bl	8009e68 <__multadd>
 8009a00:	9b08      	ldr	r3, [sp, #32]
 8009a02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a06:	4683      	mov	fp, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	f000 818f 	beq.w	8009d2c <_dtoa_r+0xb94>
 8009a0e:	4639      	mov	r1, r7
 8009a10:	2300      	movs	r3, #0
 8009a12:	220a      	movs	r2, #10
 8009a14:	4620      	mov	r0, r4
 8009a16:	f000 fa27 	bl	8009e68 <__multadd>
 8009a1a:	f1b9 0f00 	cmp.w	r9, #0
 8009a1e:	4607      	mov	r7, r0
 8009a20:	f300 808e 	bgt.w	8009b40 <_dtoa_r+0x9a8>
 8009a24:	9b05      	ldr	r3, [sp, #20]
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	dc50      	bgt.n	8009acc <_dtoa_r+0x934>
 8009a2a:	e089      	b.n	8009b40 <_dtoa_r+0x9a8>
 8009a2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a32:	e75d      	b.n	80098f0 <_dtoa_r+0x758>
 8009a34:	9b01      	ldr	r3, [sp, #4]
 8009a36:	1e5e      	subs	r6, r3, #1
 8009a38:	9b06      	ldr	r3, [sp, #24]
 8009a3a:	42b3      	cmp	r3, r6
 8009a3c:	bfbf      	itttt	lt
 8009a3e:	9b06      	ldrlt	r3, [sp, #24]
 8009a40:	9606      	strlt	r6, [sp, #24]
 8009a42:	1af2      	sublt	r2, r6, r3
 8009a44:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009a46:	bfb6      	itet	lt
 8009a48:	189b      	addlt	r3, r3, r2
 8009a4a:	1b9e      	subge	r6, r3, r6
 8009a4c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009a4e:	9b01      	ldr	r3, [sp, #4]
 8009a50:	bfb8      	it	lt
 8009a52:	2600      	movlt	r6, #0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	bfb5      	itete	lt
 8009a58:	eba8 0503 	sublt.w	r5, r8, r3
 8009a5c:	9b01      	ldrge	r3, [sp, #4]
 8009a5e:	2300      	movlt	r3, #0
 8009a60:	4645      	movge	r5, r8
 8009a62:	e747      	b.n	80098f4 <_dtoa_r+0x75c>
 8009a64:	9e06      	ldr	r6, [sp, #24]
 8009a66:	9f08      	ldr	r7, [sp, #32]
 8009a68:	4645      	mov	r5, r8
 8009a6a:	e74c      	b.n	8009906 <_dtoa_r+0x76e>
 8009a6c:	9a06      	ldr	r2, [sp, #24]
 8009a6e:	e775      	b.n	800995c <_dtoa_r+0x7c4>
 8009a70:	9b05      	ldr	r3, [sp, #20]
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	dc18      	bgt.n	8009aa8 <_dtoa_r+0x910>
 8009a76:	9b02      	ldr	r3, [sp, #8]
 8009a78:	b9b3      	cbnz	r3, 8009aa8 <_dtoa_r+0x910>
 8009a7a:	9b03      	ldr	r3, [sp, #12]
 8009a7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a80:	b9a3      	cbnz	r3, 8009aac <_dtoa_r+0x914>
 8009a82:	9b03      	ldr	r3, [sp, #12]
 8009a84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009a88:	0d1b      	lsrs	r3, r3, #20
 8009a8a:	051b      	lsls	r3, r3, #20
 8009a8c:	b12b      	cbz	r3, 8009a9a <_dtoa_r+0x902>
 8009a8e:	9b04      	ldr	r3, [sp, #16]
 8009a90:	3301      	adds	r3, #1
 8009a92:	9304      	str	r3, [sp, #16]
 8009a94:	f108 0801 	add.w	r8, r8, #1
 8009a98:	2301      	movs	r3, #1
 8009a9a:	9306      	str	r3, [sp, #24]
 8009a9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	f47f af74 	bne.w	800998c <_dtoa_r+0x7f4>
 8009aa4:	2001      	movs	r0, #1
 8009aa6:	e779      	b.n	800999c <_dtoa_r+0x804>
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	e7f6      	b.n	8009a9a <_dtoa_r+0x902>
 8009aac:	9b02      	ldr	r3, [sp, #8]
 8009aae:	e7f4      	b.n	8009a9a <_dtoa_r+0x902>
 8009ab0:	d085      	beq.n	80099be <_dtoa_r+0x826>
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	301c      	adds	r0, #28
 8009ab6:	e77d      	b.n	80099b4 <_dtoa_r+0x81c>
 8009ab8:	40240000 	.word	0x40240000
 8009abc:	9b01      	ldr	r3, [sp, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	dc38      	bgt.n	8009b34 <_dtoa_r+0x99c>
 8009ac2:	9b05      	ldr	r3, [sp, #20]
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	dd35      	ble.n	8009b34 <_dtoa_r+0x99c>
 8009ac8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009acc:	f1b9 0f00 	cmp.w	r9, #0
 8009ad0:	d10d      	bne.n	8009aee <_dtoa_r+0x956>
 8009ad2:	4631      	mov	r1, r6
 8009ad4:	464b      	mov	r3, r9
 8009ad6:	2205      	movs	r2, #5
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f000 f9c5 	bl	8009e68 <__multadd>
 8009ade:	4601      	mov	r1, r0
 8009ae0:	4606      	mov	r6, r0
 8009ae2:	4658      	mov	r0, fp
 8009ae4:	f000 fbdc 	bl	800a2a0 <__mcmp>
 8009ae8:	2800      	cmp	r0, #0
 8009aea:	f73f adbd 	bgt.w	8009668 <_dtoa_r+0x4d0>
 8009aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af0:	9d00      	ldr	r5, [sp, #0]
 8009af2:	ea6f 0a03 	mvn.w	sl, r3
 8009af6:	f04f 0800 	mov.w	r8, #0
 8009afa:	4631      	mov	r1, r6
 8009afc:	4620      	mov	r0, r4
 8009afe:	f000 f991 	bl	8009e24 <_Bfree>
 8009b02:	2f00      	cmp	r7, #0
 8009b04:	f43f aeb4 	beq.w	8009870 <_dtoa_r+0x6d8>
 8009b08:	f1b8 0f00 	cmp.w	r8, #0
 8009b0c:	d005      	beq.n	8009b1a <_dtoa_r+0x982>
 8009b0e:	45b8      	cmp	r8, r7
 8009b10:	d003      	beq.n	8009b1a <_dtoa_r+0x982>
 8009b12:	4641      	mov	r1, r8
 8009b14:	4620      	mov	r0, r4
 8009b16:	f000 f985 	bl	8009e24 <_Bfree>
 8009b1a:	4639      	mov	r1, r7
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	f000 f981 	bl	8009e24 <_Bfree>
 8009b22:	e6a5      	b.n	8009870 <_dtoa_r+0x6d8>
 8009b24:	2600      	movs	r6, #0
 8009b26:	4637      	mov	r7, r6
 8009b28:	e7e1      	b.n	8009aee <_dtoa_r+0x956>
 8009b2a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009b2c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009b30:	4637      	mov	r7, r6
 8009b32:	e599      	b.n	8009668 <_dtoa_r+0x4d0>
 8009b34:	9b08      	ldr	r3, [sp, #32]
 8009b36:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	f000 80fd 	beq.w	8009d3a <_dtoa_r+0xba2>
 8009b40:	2d00      	cmp	r5, #0
 8009b42:	dd05      	ble.n	8009b50 <_dtoa_r+0x9b8>
 8009b44:	4639      	mov	r1, r7
 8009b46:	462a      	mov	r2, r5
 8009b48:	4620      	mov	r0, r4
 8009b4a:	f000 fb3d 	bl	800a1c8 <__lshift>
 8009b4e:	4607      	mov	r7, r0
 8009b50:	9b06      	ldr	r3, [sp, #24]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d05c      	beq.n	8009c10 <_dtoa_r+0xa78>
 8009b56:	6879      	ldr	r1, [r7, #4]
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f000 f923 	bl	8009da4 <_Balloc>
 8009b5e:	4605      	mov	r5, r0
 8009b60:	b928      	cbnz	r0, 8009b6e <_dtoa_r+0x9d6>
 8009b62:	4b80      	ldr	r3, [pc, #512]	; (8009d64 <_dtoa_r+0xbcc>)
 8009b64:	4602      	mov	r2, r0
 8009b66:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b6a:	f7ff bb2e 	b.w	80091ca <_dtoa_r+0x32>
 8009b6e:	693a      	ldr	r2, [r7, #16]
 8009b70:	3202      	adds	r2, #2
 8009b72:	0092      	lsls	r2, r2, #2
 8009b74:	f107 010c 	add.w	r1, r7, #12
 8009b78:	300c      	adds	r0, #12
 8009b7a:	f000 f905 	bl	8009d88 <memcpy>
 8009b7e:	2201      	movs	r2, #1
 8009b80:	4629      	mov	r1, r5
 8009b82:	4620      	mov	r0, r4
 8009b84:	f000 fb20 	bl	800a1c8 <__lshift>
 8009b88:	9b00      	ldr	r3, [sp, #0]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	9301      	str	r3, [sp, #4]
 8009b8e:	9b00      	ldr	r3, [sp, #0]
 8009b90:	444b      	add	r3, r9
 8009b92:	9307      	str	r3, [sp, #28]
 8009b94:	9b02      	ldr	r3, [sp, #8]
 8009b96:	f003 0301 	and.w	r3, r3, #1
 8009b9a:	46b8      	mov	r8, r7
 8009b9c:	9306      	str	r3, [sp, #24]
 8009b9e:	4607      	mov	r7, r0
 8009ba0:	9b01      	ldr	r3, [sp, #4]
 8009ba2:	4631      	mov	r1, r6
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	4658      	mov	r0, fp
 8009ba8:	9302      	str	r3, [sp, #8]
 8009baa:	f7ff fa67 	bl	800907c <quorem>
 8009bae:	4603      	mov	r3, r0
 8009bb0:	3330      	adds	r3, #48	; 0x30
 8009bb2:	9004      	str	r0, [sp, #16]
 8009bb4:	4641      	mov	r1, r8
 8009bb6:	4658      	mov	r0, fp
 8009bb8:	9308      	str	r3, [sp, #32]
 8009bba:	f000 fb71 	bl	800a2a0 <__mcmp>
 8009bbe:	463a      	mov	r2, r7
 8009bc0:	4681      	mov	r9, r0
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	f000 fb87 	bl	800a2d8 <__mdiff>
 8009bca:	68c2      	ldr	r2, [r0, #12]
 8009bcc:	9b08      	ldr	r3, [sp, #32]
 8009bce:	4605      	mov	r5, r0
 8009bd0:	bb02      	cbnz	r2, 8009c14 <_dtoa_r+0xa7c>
 8009bd2:	4601      	mov	r1, r0
 8009bd4:	4658      	mov	r0, fp
 8009bd6:	f000 fb63 	bl	800a2a0 <__mcmp>
 8009bda:	9b08      	ldr	r3, [sp, #32]
 8009bdc:	4602      	mov	r2, r0
 8009bde:	4629      	mov	r1, r5
 8009be0:	4620      	mov	r0, r4
 8009be2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8009be6:	f000 f91d 	bl	8009e24 <_Bfree>
 8009bea:	9b05      	ldr	r3, [sp, #20]
 8009bec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bee:	9d01      	ldr	r5, [sp, #4]
 8009bf0:	ea43 0102 	orr.w	r1, r3, r2
 8009bf4:	9b06      	ldr	r3, [sp, #24]
 8009bf6:	430b      	orrs	r3, r1
 8009bf8:	9b08      	ldr	r3, [sp, #32]
 8009bfa:	d10d      	bne.n	8009c18 <_dtoa_r+0xa80>
 8009bfc:	2b39      	cmp	r3, #57	; 0x39
 8009bfe:	d029      	beq.n	8009c54 <_dtoa_r+0xabc>
 8009c00:	f1b9 0f00 	cmp.w	r9, #0
 8009c04:	dd01      	ble.n	8009c0a <_dtoa_r+0xa72>
 8009c06:	9b04      	ldr	r3, [sp, #16]
 8009c08:	3331      	adds	r3, #49	; 0x31
 8009c0a:	9a02      	ldr	r2, [sp, #8]
 8009c0c:	7013      	strb	r3, [r2, #0]
 8009c0e:	e774      	b.n	8009afa <_dtoa_r+0x962>
 8009c10:	4638      	mov	r0, r7
 8009c12:	e7b9      	b.n	8009b88 <_dtoa_r+0x9f0>
 8009c14:	2201      	movs	r2, #1
 8009c16:	e7e2      	b.n	8009bde <_dtoa_r+0xa46>
 8009c18:	f1b9 0f00 	cmp.w	r9, #0
 8009c1c:	db06      	blt.n	8009c2c <_dtoa_r+0xa94>
 8009c1e:	9905      	ldr	r1, [sp, #20]
 8009c20:	ea41 0909 	orr.w	r9, r1, r9
 8009c24:	9906      	ldr	r1, [sp, #24]
 8009c26:	ea59 0101 	orrs.w	r1, r9, r1
 8009c2a:	d120      	bne.n	8009c6e <_dtoa_r+0xad6>
 8009c2c:	2a00      	cmp	r2, #0
 8009c2e:	ddec      	ble.n	8009c0a <_dtoa_r+0xa72>
 8009c30:	4659      	mov	r1, fp
 8009c32:	2201      	movs	r2, #1
 8009c34:	4620      	mov	r0, r4
 8009c36:	9301      	str	r3, [sp, #4]
 8009c38:	f000 fac6 	bl	800a1c8 <__lshift>
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4683      	mov	fp, r0
 8009c40:	f000 fb2e 	bl	800a2a0 <__mcmp>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	9b01      	ldr	r3, [sp, #4]
 8009c48:	dc02      	bgt.n	8009c50 <_dtoa_r+0xab8>
 8009c4a:	d1de      	bne.n	8009c0a <_dtoa_r+0xa72>
 8009c4c:	07da      	lsls	r2, r3, #31
 8009c4e:	d5dc      	bpl.n	8009c0a <_dtoa_r+0xa72>
 8009c50:	2b39      	cmp	r3, #57	; 0x39
 8009c52:	d1d8      	bne.n	8009c06 <_dtoa_r+0xa6e>
 8009c54:	9a02      	ldr	r2, [sp, #8]
 8009c56:	2339      	movs	r3, #57	; 0x39
 8009c58:	7013      	strb	r3, [r2, #0]
 8009c5a:	462b      	mov	r3, r5
 8009c5c:	461d      	mov	r5, r3
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009c64:	2a39      	cmp	r2, #57	; 0x39
 8009c66:	d050      	beq.n	8009d0a <_dtoa_r+0xb72>
 8009c68:	3201      	adds	r2, #1
 8009c6a:	701a      	strb	r2, [r3, #0]
 8009c6c:	e745      	b.n	8009afa <_dtoa_r+0x962>
 8009c6e:	2a00      	cmp	r2, #0
 8009c70:	dd03      	ble.n	8009c7a <_dtoa_r+0xae2>
 8009c72:	2b39      	cmp	r3, #57	; 0x39
 8009c74:	d0ee      	beq.n	8009c54 <_dtoa_r+0xabc>
 8009c76:	3301      	adds	r3, #1
 8009c78:	e7c7      	b.n	8009c0a <_dtoa_r+0xa72>
 8009c7a:	9a01      	ldr	r2, [sp, #4]
 8009c7c:	9907      	ldr	r1, [sp, #28]
 8009c7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009c82:	428a      	cmp	r2, r1
 8009c84:	d02a      	beq.n	8009cdc <_dtoa_r+0xb44>
 8009c86:	4659      	mov	r1, fp
 8009c88:	2300      	movs	r3, #0
 8009c8a:	220a      	movs	r2, #10
 8009c8c:	4620      	mov	r0, r4
 8009c8e:	f000 f8eb 	bl	8009e68 <__multadd>
 8009c92:	45b8      	cmp	r8, r7
 8009c94:	4683      	mov	fp, r0
 8009c96:	f04f 0300 	mov.w	r3, #0
 8009c9a:	f04f 020a 	mov.w	r2, #10
 8009c9e:	4641      	mov	r1, r8
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	d107      	bne.n	8009cb4 <_dtoa_r+0xb1c>
 8009ca4:	f000 f8e0 	bl	8009e68 <__multadd>
 8009ca8:	4680      	mov	r8, r0
 8009caa:	4607      	mov	r7, r0
 8009cac:	9b01      	ldr	r3, [sp, #4]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	9301      	str	r3, [sp, #4]
 8009cb2:	e775      	b.n	8009ba0 <_dtoa_r+0xa08>
 8009cb4:	f000 f8d8 	bl	8009e68 <__multadd>
 8009cb8:	4639      	mov	r1, r7
 8009cba:	4680      	mov	r8, r0
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	220a      	movs	r2, #10
 8009cc0:	4620      	mov	r0, r4
 8009cc2:	f000 f8d1 	bl	8009e68 <__multadd>
 8009cc6:	4607      	mov	r7, r0
 8009cc8:	e7f0      	b.n	8009cac <_dtoa_r+0xb14>
 8009cca:	f1b9 0f00 	cmp.w	r9, #0
 8009cce:	9a00      	ldr	r2, [sp, #0]
 8009cd0:	bfcc      	ite	gt
 8009cd2:	464d      	movgt	r5, r9
 8009cd4:	2501      	movle	r5, #1
 8009cd6:	4415      	add	r5, r2
 8009cd8:	f04f 0800 	mov.w	r8, #0
 8009cdc:	4659      	mov	r1, fp
 8009cde:	2201      	movs	r2, #1
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	9301      	str	r3, [sp, #4]
 8009ce4:	f000 fa70 	bl	800a1c8 <__lshift>
 8009ce8:	4631      	mov	r1, r6
 8009cea:	4683      	mov	fp, r0
 8009cec:	f000 fad8 	bl	800a2a0 <__mcmp>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	dcb2      	bgt.n	8009c5a <_dtoa_r+0xac2>
 8009cf4:	d102      	bne.n	8009cfc <_dtoa_r+0xb64>
 8009cf6:	9b01      	ldr	r3, [sp, #4]
 8009cf8:	07db      	lsls	r3, r3, #31
 8009cfa:	d4ae      	bmi.n	8009c5a <_dtoa_r+0xac2>
 8009cfc:	462b      	mov	r3, r5
 8009cfe:	461d      	mov	r5, r3
 8009d00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d04:	2a30      	cmp	r2, #48	; 0x30
 8009d06:	d0fa      	beq.n	8009cfe <_dtoa_r+0xb66>
 8009d08:	e6f7      	b.n	8009afa <_dtoa_r+0x962>
 8009d0a:	9a00      	ldr	r2, [sp, #0]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d1a5      	bne.n	8009c5c <_dtoa_r+0xac4>
 8009d10:	f10a 0a01 	add.w	sl, sl, #1
 8009d14:	2331      	movs	r3, #49	; 0x31
 8009d16:	e779      	b.n	8009c0c <_dtoa_r+0xa74>
 8009d18:	4b13      	ldr	r3, [pc, #76]	; (8009d68 <_dtoa_r+0xbd0>)
 8009d1a:	f7ff baaf 	b.w	800927c <_dtoa_r+0xe4>
 8009d1e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f47f aa86 	bne.w	8009232 <_dtoa_r+0x9a>
 8009d26:	4b11      	ldr	r3, [pc, #68]	; (8009d6c <_dtoa_r+0xbd4>)
 8009d28:	f7ff baa8 	b.w	800927c <_dtoa_r+0xe4>
 8009d2c:	f1b9 0f00 	cmp.w	r9, #0
 8009d30:	dc03      	bgt.n	8009d3a <_dtoa_r+0xba2>
 8009d32:	9b05      	ldr	r3, [sp, #20]
 8009d34:	2b02      	cmp	r3, #2
 8009d36:	f73f aec9 	bgt.w	8009acc <_dtoa_r+0x934>
 8009d3a:	9d00      	ldr	r5, [sp, #0]
 8009d3c:	4631      	mov	r1, r6
 8009d3e:	4658      	mov	r0, fp
 8009d40:	f7ff f99c 	bl	800907c <quorem>
 8009d44:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009d48:	f805 3b01 	strb.w	r3, [r5], #1
 8009d4c:	9a00      	ldr	r2, [sp, #0]
 8009d4e:	1aaa      	subs	r2, r5, r2
 8009d50:	4591      	cmp	r9, r2
 8009d52:	ddba      	ble.n	8009cca <_dtoa_r+0xb32>
 8009d54:	4659      	mov	r1, fp
 8009d56:	2300      	movs	r3, #0
 8009d58:	220a      	movs	r2, #10
 8009d5a:	4620      	mov	r0, r4
 8009d5c:	f000 f884 	bl	8009e68 <__multadd>
 8009d60:	4683      	mov	fp, r0
 8009d62:	e7eb      	b.n	8009d3c <_dtoa_r+0xba4>
 8009d64:	0800b60b 	.word	0x0800b60b
 8009d68:	0800b564 	.word	0x0800b564
 8009d6c:	0800b588 	.word	0x0800b588

08009d70 <_localeconv_r>:
 8009d70:	4800      	ldr	r0, [pc, #0]	; (8009d74 <_localeconv_r+0x4>)
 8009d72:	4770      	bx	lr
 8009d74:	2000018c 	.word	0x2000018c

08009d78 <malloc>:
 8009d78:	4b02      	ldr	r3, [pc, #8]	; (8009d84 <malloc+0xc>)
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	6818      	ldr	r0, [r3, #0]
 8009d7e:	f000 bbef 	b.w	800a560 <_malloc_r>
 8009d82:	bf00      	nop
 8009d84:	20000038 	.word	0x20000038

08009d88 <memcpy>:
 8009d88:	440a      	add	r2, r1
 8009d8a:	4291      	cmp	r1, r2
 8009d8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009d90:	d100      	bne.n	8009d94 <memcpy+0xc>
 8009d92:	4770      	bx	lr
 8009d94:	b510      	push	{r4, lr}
 8009d96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009d9e:	4291      	cmp	r1, r2
 8009da0:	d1f9      	bne.n	8009d96 <memcpy+0xe>
 8009da2:	bd10      	pop	{r4, pc}

08009da4 <_Balloc>:
 8009da4:	b570      	push	{r4, r5, r6, lr}
 8009da6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009da8:	4604      	mov	r4, r0
 8009daa:	460d      	mov	r5, r1
 8009dac:	b976      	cbnz	r6, 8009dcc <_Balloc+0x28>
 8009dae:	2010      	movs	r0, #16
 8009db0:	f7ff ffe2 	bl	8009d78 <malloc>
 8009db4:	4602      	mov	r2, r0
 8009db6:	6260      	str	r0, [r4, #36]	; 0x24
 8009db8:	b920      	cbnz	r0, 8009dc4 <_Balloc+0x20>
 8009dba:	4b18      	ldr	r3, [pc, #96]	; (8009e1c <_Balloc+0x78>)
 8009dbc:	4818      	ldr	r0, [pc, #96]	; (8009e20 <_Balloc+0x7c>)
 8009dbe:	2166      	movs	r1, #102	; 0x66
 8009dc0:	f000 fd94 	bl	800a8ec <__assert_func>
 8009dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dc8:	6006      	str	r6, [r0, #0]
 8009dca:	60c6      	str	r6, [r0, #12]
 8009dcc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009dce:	68f3      	ldr	r3, [r6, #12]
 8009dd0:	b183      	cbz	r3, 8009df4 <_Balloc+0x50>
 8009dd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dda:	b9b8      	cbnz	r0, 8009e0c <_Balloc+0x68>
 8009ddc:	2101      	movs	r1, #1
 8009dde:	fa01 f605 	lsl.w	r6, r1, r5
 8009de2:	1d72      	adds	r2, r6, #5
 8009de4:	0092      	lsls	r2, r2, #2
 8009de6:	4620      	mov	r0, r4
 8009de8:	f000 fb5a 	bl	800a4a0 <_calloc_r>
 8009dec:	b160      	cbz	r0, 8009e08 <_Balloc+0x64>
 8009dee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009df2:	e00e      	b.n	8009e12 <_Balloc+0x6e>
 8009df4:	2221      	movs	r2, #33	; 0x21
 8009df6:	2104      	movs	r1, #4
 8009df8:	4620      	mov	r0, r4
 8009dfa:	f000 fb51 	bl	800a4a0 <_calloc_r>
 8009dfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e00:	60f0      	str	r0, [r6, #12]
 8009e02:	68db      	ldr	r3, [r3, #12]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <_Balloc+0x2e>
 8009e08:	2000      	movs	r0, #0
 8009e0a:	bd70      	pop	{r4, r5, r6, pc}
 8009e0c:	6802      	ldr	r2, [r0, #0]
 8009e0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e12:	2300      	movs	r3, #0
 8009e14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e18:	e7f7      	b.n	8009e0a <_Balloc+0x66>
 8009e1a:	bf00      	nop
 8009e1c:	0800b595 	.word	0x0800b595
 8009e20:	0800b61c 	.word	0x0800b61c

08009e24 <_Bfree>:
 8009e24:	b570      	push	{r4, r5, r6, lr}
 8009e26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e28:	4605      	mov	r5, r0
 8009e2a:	460c      	mov	r4, r1
 8009e2c:	b976      	cbnz	r6, 8009e4c <_Bfree+0x28>
 8009e2e:	2010      	movs	r0, #16
 8009e30:	f7ff ffa2 	bl	8009d78 <malloc>
 8009e34:	4602      	mov	r2, r0
 8009e36:	6268      	str	r0, [r5, #36]	; 0x24
 8009e38:	b920      	cbnz	r0, 8009e44 <_Bfree+0x20>
 8009e3a:	4b09      	ldr	r3, [pc, #36]	; (8009e60 <_Bfree+0x3c>)
 8009e3c:	4809      	ldr	r0, [pc, #36]	; (8009e64 <_Bfree+0x40>)
 8009e3e:	218a      	movs	r1, #138	; 0x8a
 8009e40:	f000 fd54 	bl	800a8ec <__assert_func>
 8009e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e48:	6006      	str	r6, [r0, #0]
 8009e4a:	60c6      	str	r6, [r0, #12]
 8009e4c:	b13c      	cbz	r4, 8009e5e <_Bfree+0x3a>
 8009e4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e50:	6862      	ldr	r2, [r4, #4]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e58:	6021      	str	r1, [r4, #0]
 8009e5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e5e:	bd70      	pop	{r4, r5, r6, pc}
 8009e60:	0800b595 	.word	0x0800b595
 8009e64:	0800b61c 	.word	0x0800b61c

08009e68 <__multadd>:
 8009e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e6c:	690e      	ldr	r6, [r1, #16]
 8009e6e:	4607      	mov	r7, r0
 8009e70:	4698      	mov	r8, r3
 8009e72:	460c      	mov	r4, r1
 8009e74:	f101 0014 	add.w	r0, r1, #20
 8009e78:	2300      	movs	r3, #0
 8009e7a:	6805      	ldr	r5, [r0, #0]
 8009e7c:	b2a9      	uxth	r1, r5
 8009e7e:	fb02 8101 	mla	r1, r2, r1, r8
 8009e82:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009e86:	0c2d      	lsrs	r5, r5, #16
 8009e88:	fb02 c505 	mla	r5, r2, r5, ip
 8009e8c:	b289      	uxth	r1, r1
 8009e8e:	3301      	adds	r3, #1
 8009e90:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009e94:	429e      	cmp	r6, r3
 8009e96:	f840 1b04 	str.w	r1, [r0], #4
 8009e9a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009e9e:	dcec      	bgt.n	8009e7a <__multadd+0x12>
 8009ea0:	f1b8 0f00 	cmp.w	r8, #0
 8009ea4:	d022      	beq.n	8009eec <__multadd+0x84>
 8009ea6:	68a3      	ldr	r3, [r4, #8]
 8009ea8:	42b3      	cmp	r3, r6
 8009eaa:	dc19      	bgt.n	8009ee0 <__multadd+0x78>
 8009eac:	6861      	ldr	r1, [r4, #4]
 8009eae:	4638      	mov	r0, r7
 8009eb0:	3101      	adds	r1, #1
 8009eb2:	f7ff ff77 	bl	8009da4 <_Balloc>
 8009eb6:	4605      	mov	r5, r0
 8009eb8:	b928      	cbnz	r0, 8009ec6 <__multadd+0x5e>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	4b0d      	ldr	r3, [pc, #52]	; (8009ef4 <__multadd+0x8c>)
 8009ebe:	480e      	ldr	r0, [pc, #56]	; (8009ef8 <__multadd+0x90>)
 8009ec0:	21b5      	movs	r1, #181	; 0xb5
 8009ec2:	f000 fd13 	bl	800a8ec <__assert_func>
 8009ec6:	6922      	ldr	r2, [r4, #16]
 8009ec8:	3202      	adds	r2, #2
 8009eca:	f104 010c 	add.w	r1, r4, #12
 8009ece:	0092      	lsls	r2, r2, #2
 8009ed0:	300c      	adds	r0, #12
 8009ed2:	f7ff ff59 	bl	8009d88 <memcpy>
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	4638      	mov	r0, r7
 8009eda:	f7ff ffa3 	bl	8009e24 <_Bfree>
 8009ede:	462c      	mov	r4, r5
 8009ee0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009ee4:	3601      	adds	r6, #1
 8009ee6:	f8c3 8014 	str.w	r8, [r3, #20]
 8009eea:	6126      	str	r6, [r4, #16]
 8009eec:	4620      	mov	r0, r4
 8009eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef2:	bf00      	nop
 8009ef4:	0800b60b 	.word	0x0800b60b
 8009ef8:	0800b61c 	.word	0x0800b61c

08009efc <__hi0bits>:
 8009efc:	0c03      	lsrs	r3, r0, #16
 8009efe:	041b      	lsls	r3, r3, #16
 8009f00:	b9d3      	cbnz	r3, 8009f38 <__hi0bits+0x3c>
 8009f02:	0400      	lsls	r0, r0, #16
 8009f04:	2310      	movs	r3, #16
 8009f06:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009f0a:	bf04      	itt	eq
 8009f0c:	0200      	lsleq	r0, r0, #8
 8009f0e:	3308      	addeq	r3, #8
 8009f10:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009f14:	bf04      	itt	eq
 8009f16:	0100      	lsleq	r0, r0, #4
 8009f18:	3304      	addeq	r3, #4
 8009f1a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009f1e:	bf04      	itt	eq
 8009f20:	0080      	lsleq	r0, r0, #2
 8009f22:	3302      	addeq	r3, #2
 8009f24:	2800      	cmp	r0, #0
 8009f26:	db05      	blt.n	8009f34 <__hi0bits+0x38>
 8009f28:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009f2c:	f103 0301 	add.w	r3, r3, #1
 8009f30:	bf08      	it	eq
 8009f32:	2320      	moveq	r3, #32
 8009f34:	4618      	mov	r0, r3
 8009f36:	4770      	bx	lr
 8009f38:	2300      	movs	r3, #0
 8009f3a:	e7e4      	b.n	8009f06 <__hi0bits+0xa>

08009f3c <__lo0bits>:
 8009f3c:	6803      	ldr	r3, [r0, #0]
 8009f3e:	f013 0207 	ands.w	r2, r3, #7
 8009f42:	4601      	mov	r1, r0
 8009f44:	d00b      	beq.n	8009f5e <__lo0bits+0x22>
 8009f46:	07da      	lsls	r2, r3, #31
 8009f48:	d424      	bmi.n	8009f94 <__lo0bits+0x58>
 8009f4a:	0798      	lsls	r0, r3, #30
 8009f4c:	bf49      	itett	mi
 8009f4e:	085b      	lsrmi	r3, r3, #1
 8009f50:	089b      	lsrpl	r3, r3, #2
 8009f52:	2001      	movmi	r0, #1
 8009f54:	600b      	strmi	r3, [r1, #0]
 8009f56:	bf5c      	itt	pl
 8009f58:	600b      	strpl	r3, [r1, #0]
 8009f5a:	2002      	movpl	r0, #2
 8009f5c:	4770      	bx	lr
 8009f5e:	b298      	uxth	r0, r3
 8009f60:	b9b0      	cbnz	r0, 8009f90 <__lo0bits+0x54>
 8009f62:	0c1b      	lsrs	r3, r3, #16
 8009f64:	2010      	movs	r0, #16
 8009f66:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009f6a:	bf04      	itt	eq
 8009f6c:	0a1b      	lsreq	r3, r3, #8
 8009f6e:	3008      	addeq	r0, #8
 8009f70:	071a      	lsls	r2, r3, #28
 8009f72:	bf04      	itt	eq
 8009f74:	091b      	lsreq	r3, r3, #4
 8009f76:	3004      	addeq	r0, #4
 8009f78:	079a      	lsls	r2, r3, #30
 8009f7a:	bf04      	itt	eq
 8009f7c:	089b      	lsreq	r3, r3, #2
 8009f7e:	3002      	addeq	r0, #2
 8009f80:	07da      	lsls	r2, r3, #31
 8009f82:	d403      	bmi.n	8009f8c <__lo0bits+0x50>
 8009f84:	085b      	lsrs	r3, r3, #1
 8009f86:	f100 0001 	add.w	r0, r0, #1
 8009f8a:	d005      	beq.n	8009f98 <__lo0bits+0x5c>
 8009f8c:	600b      	str	r3, [r1, #0]
 8009f8e:	4770      	bx	lr
 8009f90:	4610      	mov	r0, r2
 8009f92:	e7e8      	b.n	8009f66 <__lo0bits+0x2a>
 8009f94:	2000      	movs	r0, #0
 8009f96:	4770      	bx	lr
 8009f98:	2020      	movs	r0, #32
 8009f9a:	4770      	bx	lr

08009f9c <__i2b>:
 8009f9c:	b510      	push	{r4, lr}
 8009f9e:	460c      	mov	r4, r1
 8009fa0:	2101      	movs	r1, #1
 8009fa2:	f7ff feff 	bl	8009da4 <_Balloc>
 8009fa6:	4602      	mov	r2, r0
 8009fa8:	b928      	cbnz	r0, 8009fb6 <__i2b+0x1a>
 8009faa:	4b05      	ldr	r3, [pc, #20]	; (8009fc0 <__i2b+0x24>)
 8009fac:	4805      	ldr	r0, [pc, #20]	; (8009fc4 <__i2b+0x28>)
 8009fae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009fb2:	f000 fc9b 	bl	800a8ec <__assert_func>
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	6144      	str	r4, [r0, #20]
 8009fba:	6103      	str	r3, [r0, #16]
 8009fbc:	bd10      	pop	{r4, pc}
 8009fbe:	bf00      	nop
 8009fc0:	0800b60b 	.word	0x0800b60b
 8009fc4:	0800b61c 	.word	0x0800b61c

08009fc8 <__multiply>:
 8009fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fcc:	4614      	mov	r4, r2
 8009fce:	690a      	ldr	r2, [r1, #16]
 8009fd0:	6923      	ldr	r3, [r4, #16]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	bfb8      	it	lt
 8009fd6:	460b      	movlt	r3, r1
 8009fd8:	460d      	mov	r5, r1
 8009fda:	bfbc      	itt	lt
 8009fdc:	4625      	movlt	r5, r4
 8009fde:	461c      	movlt	r4, r3
 8009fe0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009fe4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009fe8:	68ab      	ldr	r3, [r5, #8]
 8009fea:	6869      	ldr	r1, [r5, #4]
 8009fec:	eb0a 0709 	add.w	r7, sl, r9
 8009ff0:	42bb      	cmp	r3, r7
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	bfb8      	it	lt
 8009ff6:	3101      	addlt	r1, #1
 8009ff8:	f7ff fed4 	bl	8009da4 <_Balloc>
 8009ffc:	b930      	cbnz	r0, 800a00c <__multiply+0x44>
 8009ffe:	4602      	mov	r2, r0
 800a000:	4b42      	ldr	r3, [pc, #264]	; (800a10c <__multiply+0x144>)
 800a002:	4843      	ldr	r0, [pc, #268]	; (800a110 <__multiply+0x148>)
 800a004:	f240 115d 	movw	r1, #349	; 0x15d
 800a008:	f000 fc70 	bl	800a8ec <__assert_func>
 800a00c:	f100 0614 	add.w	r6, r0, #20
 800a010:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a014:	4633      	mov	r3, r6
 800a016:	2200      	movs	r2, #0
 800a018:	4543      	cmp	r3, r8
 800a01a:	d31e      	bcc.n	800a05a <__multiply+0x92>
 800a01c:	f105 0c14 	add.w	ip, r5, #20
 800a020:	f104 0314 	add.w	r3, r4, #20
 800a024:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a028:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a02c:	9202      	str	r2, [sp, #8]
 800a02e:	ebac 0205 	sub.w	r2, ip, r5
 800a032:	3a15      	subs	r2, #21
 800a034:	f022 0203 	bic.w	r2, r2, #3
 800a038:	3204      	adds	r2, #4
 800a03a:	f105 0115 	add.w	r1, r5, #21
 800a03e:	458c      	cmp	ip, r1
 800a040:	bf38      	it	cc
 800a042:	2204      	movcc	r2, #4
 800a044:	9201      	str	r2, [sp, #4]
 800a046:	9a02      	ldr	r2, [sp, #8]
 800a048:	9303      	str	r3, [sp, #12]
 800a04a:	429a      	cmp	r2, r3
 800a04c:	d808      	bhi.n	800a060 <__multiply+0x98>
 800a04e:	2f00      	cmp	r7, #0
 800a050:	dc55      	bgt.n	800a0fe <__multiply+0x136>
 800a052:	6107      	str	r7, [r0, #16]
 800a054:	b005      	add	sp, #20
 800a056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a05a:	f843 2b04 	str.w	r2, [r3], #4
 800a05e:	e7db      	b.n	800a018 <__multiply+0x50>
 800a060:	f8b3 a000 	ldrh.w	sl, [r3]
 800a064:	f1ba 0f00 	cmp.w	sl, #0
 800a068:	d020      	beq.n	800a0ac <__multiply+0xe4>
 800a06a:	f105 0e14 	add.w	lr, r5, #20
 800a06e:	46b1      	mov	r9, r6
 800a070:	2200      	movs	r2, #0
 800a072:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a076:	f8d9 b000 	ldr.w	fp, [r9]
 800a07a:	b2a1      	uxth	r1, r4
 800a07c:	fa1f fb8b 	uxth.w	fp, fp
 800a080:	fb0a b101 	mla	r1, sl, r1, fp
 800a084:	4411      	add	r1, r2
 800a086:	f8d9 2000 	ldr.w	r2, [r9]
 800a08a:	0c24      	lsrs	r4, r4, #16
 800a08c:	0c12      	lsrs	r2, r2, #16
 800a08e:	fb0a 2404 	mla	r4, sl, r4, r2
 800a092:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a096:	b289      	uxth	r1, r1
 800a098:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a09c:	45f4      	cmp	ip, lr
 800a09e:	f849 1b04 	str.w	r1, [r9], #4
 800a0a2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a0a6:	d8e4      	bhi.n	800a072 <__multiply+0xaa>
 800a0a8:	9901      	ldr	r1, [sp, #4]
 800a0aa:	5072      	str	r2, [r6, r1]
 800a0ac:	9a03      	ldr	r2, [sp, #12]
 800a0ae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0b2:	3304      	adds	r3, #4
 800a0b4:	f1b9 0f00 	cmp.w	r9, #0
 800a0b8:	d01f      	beq.n	800a0fa <__multiply+0x132>
 800a0ba:	6834      	ldr	r4, [r6, #0]
 800a0bc:	f105 0114 	add.w	r1, r5, #20
 800a0c0:	46b6      	mov	lr, r6
 800a0c2:	f04f 0a00 	mov.w	sl, #0
 800a0c6:	880a      	ldrh	r2, [r1, #0]
 800a0c8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a0cc:	fb09 b202 	mla	r2, r9, r2, fp
 800a0d0:	4492      	add	sl, r2
 800a0d2:	b2a4      	uxth	r4, r4
 800a0d4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a0d8:	f84e 4b04 	str.w	r4, [lr], #4
 800a0dc:	f851 4b04 	ldr.w	r4, [r1], #4
 800a0e0:	f8be 2000 	ldrh.w	r2, [lr]
 800a0e4:	0c24      	lsrs	r4, r4, #16
 800a0e6:	fb09 2404 	mla	r4, r9, r4, r2
 800a0ea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a0ee:	458c      	cmp	ip, r1
 800a0f0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a0f4:	d8e7      	bhi.n	800a0c6 <__multiply+0xfe>
 800a0f6:	9a01      	ldr	r2, [sp, #4]
 800a0f8:	50b4      	str	r4, [r6, r2]
 800a0fa:	3604      	adds	r6, #4
 800a0fc:	e7a3      	b.n	800a046 <__multiply+0x7e>
 800a0fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1a5      	bne.n	800a052 <__multiply+0x8a>
 800a106:	3f01      	subs	r7, #1
 800a108:	e7a1      	b.n	800a04e <__multiply+0x86>
 800a10a:	bf00      	nop
 800a10c:	0800b60b 	.word	0x0800b60b
 800a110:	0800b61c 	.word	0x0800b61c

0800a114 <__pow5mult>:
 800a114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a118:	4615      	mov	r5, r2
 800a11a:	f012 0203 	ands.w	r2, r2, #3
 800a11e:	4606      	mov	r6, r0
 800a120:	460f      	mov	r7, r1
 800a122:	d007      	beq.n	800a134 <__pow5mult+0x20>
 800a124:	4c25      	ldr	r4, [pc, #148]	; (800a1bc <__pow5mult+0xa8>)
 800a126:	3a01      	subs	r2, #1
 800a128:	2300      	movs	r3, #0
 800a12a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a12e:	f7ff fe9b 	bl	8009e68 <__multadd>
 800a132:	4607      	mov	r7, r0
 800a134:	10ad      	asrs	r5, r5, #2
 800a136:	d03d      	beq.n	800a1b4 <__pow5mult+0xa0>
 800a138:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a13a:	b97c      	cbnz	r4, 800a15c <__pow5mult+0x48>
 800a13c:	2010      	movs	r0, #16
 800a13e:	f7ff fe1b 	bl	8009d78 <malloc>
 800a142:	4602      	mov	r2, r0
 800a144:	6270      	str	r0, [r6, #36]	; 0x24
 800a146:	b928      	cbnz	r0, 800a154 <__pow5mult+0x40>
 800a148:	4b1d      	ldr	r3, [pc, #116]	; (800a1c0 <__pow5mult+0xac>)
 800a14a:	481e      	ldr	r0, [pc, #120]	; (800a1c4 <__pow5mult+0xb0>)
 800a14c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a150:	f000 fbcc 	bl	800a8ec <__assert_func>
 800a154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a158:	6004      	str	r4, [r0, #0]
 800a15a:	60c4      	str	r4, [r0, #12]
 800a15c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a164:	b94c      	cbnz	r4, 800a17a <__pow5mult+0x66>
 800a166:	f240 2171 	movw	r1, #625	; 0x271
 800a16a:	4630      	mov	r0, r6
 800a16c:	f7ff ff16 	bl	8009f9c <__i2b>
 800a170:	2300      	movs	r3, #0
 800a172:	f8c8 0008 	str.w	r0, [r8, #8]
 800a176:	4604      	mov	r4, r0
 800a178:	6003      	str	r3, [r0, #0]
 800a17a:	f04f 0900 	mov.w	r9, #0
 800a17e:	07eb      	lsls	r3, r5, #31
 800a180:	d50a      	bpl.n	800a198 <__pow5mult+0x84>
 800a182:	4639      	mov	r1, r7
 800a184:	4622      	mov	r2, r4
 800a186:	4630      	mov	r0, r6
 800a188:	f7ff ff1e 	bl	8009fc8 <__multiply>
 800a18c:	4639      	mov	r1, r7
 800a18e:	4680      	mov	r8, r0
 800a190:	4630      	mov	r0, r6
 800a192:	f7ff fe47 	bl	8009e24 <_Bfree>
 800a196:	4647      	mov	r7, r8
 800a198:	106d      	asrs	r5, r5, #1
 800a19a:	d00b      	beq.n	800a1b4 <__pow5mult+0xa0>
 800a19c:	6820      	ldr	r0, [r4, #0]
 800a19e:	b938      	cbnz	r0, 800a1b0 <__pow5mult+0x9c>
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f7ff ff0f 	bl	8009fc8 <__multiply>
 800a1aa:	6020      	str	r0, [r4, #0]
 800a1ac:	f8c0 9000 	str.w	r9, [r0]
 800a1b0:	4604      	mov	r4, r0
 800a1b2:	e7e4      	b.n	800a17e <__pow5mult+0x6a>
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ba:	bf00      	nop
 800a1bc:	0800b770 	.word	0x0800b770
 800a1c0:	0800b595 	.word	0x0800b595
 800a1c4:	0800b61c 	.word	0x0800b61c

0800a1c8 <__lshift>:
 800a1c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1cc:	460c      	mov	r4, r1
 800a1ce:	6849      	ldr	r1, [r1, #4]
 800a1d0:	6923      	ldr	r3, [r4, #16]
 800a1d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1d6:	68a3      	ldr	r3, [r4, #8]
 800a1d8:	4607      	mov	r7, r0
 800a1da:	4691      	mov	r9, r2
 800a1dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1e0:	f108 0601 	add.w	r6, r8, #1
 800a1e4:	42b3      	cmp	r3, r6
 800a1e6:	db0b      	blt.n	800a200 <__lshift+0x38>
 800a1e8:	4638      	mov	r0, r7
 800a1ea:	f7ff fddb 	bl	8009da4 <_Balloc>
 800a1ee:	4605      	mov	r5, r0
 800a1f0:	b948      	cbnz	r0, 800a206 <__lshift+0x3e>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	4b28      	ldr	r3, [pc, #160]	; (800a298 <__lshift+0xd0>)
 800a1f6:	4829      	ldr	r0, [pc, #164]	; (800a29c <__lshift+0xd4>)
 800a1f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a1fc:	f000 fb76 	bl	800a8ec <__assert_func>
 800a200:	3101      	adds	r1, #1
 800a202:	005b      	lsls	r3, r3, #1
 800a204:	e7ee      	b.n	800a1e4 <__lshift+0x1c>
 800a206:	2300      	movs	r3, #0
 800a208:	f100 0114 	add.w	r1, r0, #20
 800a20c:	f100 0210 	add.w	r2, r0, #16
 800a210:	4618      	mov	r0, r3
 800a212:	4553      	cmp	r3, sl
 800a214:	db33      	blt.n	800a27e <__lshift+0xb6>
 800a216:	6920      	ldr	r0, [r4, #16]
 800a218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a21c:	f104 0314 	add.w	r3, r4, #20
 800a220:	f019 091f 	ands.w	r9, r9, #31
 800a224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a228:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a22c:	d02b      	beq.n	800a286 <__lshift+0xbe>
 800a22e:	f1c9 0e20 	rsb	lr, r9, #32
 800a232:	468a      	mov	sl, r1
 800a234:	2200      	movs	r2, #0
 800a236:	6818      	ldr	r0, [r3, #0]
 800a238:	fa00 f009 	lsl.w	r0, r0, r9
 800a23c:	4302      	orrs	r2, r0
 800a23e:	f84a 2b04 	str.w	r2, [sl], #4
 800a242:	f853 2b04 	ldr.w	r2, [r3], #4
 800a246:	459c      	cmp	ip, r3
 800a248:	fa22 f20e 	lsr.w	r2, r2, lr
 800a24c:	d8f3      	bhi.n	800a236 <__lshift+0x6e>
 800a24e:	ebac 0304 	sub.w	r3, ip, r4
 800a252:	3b15      	subs	r3, #21
 800a254:	f023 0303 	bic.w	r3, r3, #3
 800a258:	3304      	adds	r3, #4
 800a25a:	f104 0015 	add.w	r0, r4, #21
 800a25e:	4584      	cmp	ip, r0
 800a260:	bf38      	it	cc
 800a262:	2304      	movcc	r3, #4
 800a264:	50ca      	str	r2, [r1, r3]
 800a266:	b10a      	cbz	r2, 800a26c <__lshift+0xa4>
 800a268:	f108 0602 	add.w	r6, r8, #2
 800a26c:	3e01      	subs	r6, #1
 800a26e:	4638      	mov	r0, r7
 800a270:	612e      	str	r6, [r5, #16]
 800a272:	4621      	mov	r1, r4
 800a274:	f7ff fdd6 	bl	8009e24 <_Bfree>
 800a278:	4628      	mov	r0, r5
 800a27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a27e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a282:	3301      	adds	r3, #1
 800a284:	e7c5      	b.n	800a212 <__lshift+0x4a>
 800a286:	3904      	subs	r1, #4
 800a288:	f853 2b04 	ldr.w	r2, [r3], #4
 800a28c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a290:	459c      	cmp	ip, r3
 800a292:	d8f9      	bhi.n	800a288 <__lshift+0xc0>
 800a294:	e7ea      	b.n	800a26c <__lshift+0xa4>
 800a296:	bf00      	nop
 800a298:	0800b60b 	.word	0x0800b60b
 800a29c:	0800b61c 	.word	0x0800b61c

0800a2a0 <__mcmp>:
 800a2a0:	b530      	push	{r4, r5, lr}
 800a2a2:	6902      	ldr	r2, [r0, #16]
 800a2a4:	690c      	ldr	r4, [r1, #16]
 800a2a6:	1b12      	subs	r2, r2, r4
 800a2a8:	d10e      	bne.n	800a2c8 <__mcmp+0x28>
 800a2aa:	f100 0314 	add.w	r3, r0, #20
 800a2ae:	3114      	adds	r1, #20
 800a2b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a2b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a2b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a2bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a2c0:	42a5      	cmp	r5, r4
 800a2c2:	d003      	beq.n	800a2cc <__mcmp+0x2c>
 800a2c4:	d305      	bcc.n	800a2d2 <__mcmp+0x32>
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	4610      	mov	r0, r2
 800a2ca:	bd30      	pop	{r4, r5, pc}
 800a2cc:	4283      	cmp	r3, r0
 800a2ce:	d3f3      	bcc.n	800a2b8 <__mcmp+0x18>
 800a2d0:	e7fa      	b.n	800a2c8 <__mcmp+0x28>
 800a2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d6:	e7f7      	b.n	800a2c8 <__mcmp+0x28>

0800a2d8 <__mdiff>:
 800a2d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2dc:	460c      	mov	r4, r1
 800a2de:	4606      	mov	r6, r0
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	4617      	mov	r7, r2
 800a2e6:	f7ff ffdb 	bl	800a2a0 <__mcmp>
 800a2ea:	1e05      	subs	r5, r0, #0
 800a2ec:	d110      	bne.n	800a310 <__mdiff+0x38>
 800a2ee:	4629      	mov	r1, r5
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	f7ff fd57 	bl	8009da4 <_Balloc>
 800a2f6:	b930      	cbnz	r0, 800a306 <__mdiff+0x2e>
 800a2f8:	4b39      	ldr	r3, [pc, #228]	; (800a3e0 <__mdiff+0x108>)
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	f240 2132 	movw	r1, #562	; 0x232
 800a300:	4838      	ldr	r0, [pc, #224]	; (800a3e4 <__mdiff+0x10c>)
 800a302:	f000 faf3 	bl	800a8ec <__assert_func>
 800a306:	2301      	movs	r3, #1
 800a308:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a30c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a310:	bfa4      	itt	ge
 800a312:	463b      	movge	r3, r7
 800a314:	4627      	movge	r7, r4
 800a316:	4630      	mov	r0, r6
 800a318:	6879      	ldr	r1, [r7, #4]
 800a31a:	bfa6      	itte	ge
 800a31c:	461c      	movge	r4, r3
 800a31e:	2500      	movge	r5, #0
 800a320:	2501      	movlt	r5, #1
 800a322:	f7ff fd3f 	bl	8009da4 <_Balloc>
 800a326:	b920      	cbnz	r0, 800a332 <__mdiff+0x5a>
 800a328:	4b2d      	ldr	r3, [pc, #180]	; (800a3e0 <__mdiff+0x108>)
 800a32a:	4602      	mov	r2, r0
 800a32c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a330:	e7e6      	b.n	800a300 <__mdiff+0x28>
 800a332:	693e      	ldr	r6, [r7, #16]
 800a334:	60c5      	str	r5, [r0, #12]
 800a336:	6925      	ldr	r5, [r4, #16]
 800a338:	f107 0114 	add.w	r1, r7, #20
 800a33c:	f104 0914 	add.w	r9, r4, #20
 800a340:	f100 0e14 	add.w	lr, r0, #20
 800a344:	f107 0210 	add.w	r2, r7, #16
 800a348:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a34c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a350:	46f2      	mov	sl, lr
 800a352:	2700      	movs	r7, #0
 800a354:	f859 3b04 	ldr.w	r3, [r9], #4
 800a358:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a35c:	fa1f f883 	uxth.w	r8, r3
 800a360:	fa17 f78b 	uxtah	r7, r7, fp
 800a364:	0c1b      	lsrs	r3, r3, #16
 800a366:	eba7 0808 	sub.w	r8, r7, r8
 800a36a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a36e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a372:	fa1f f888 	uxth.w	r8, r8
 800a376:	141f      	asrs	r7, r3, #16
 800a378:	454d      	cmp	r5, r9
 800a37a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a37e:	f84a 3b04 	str.w	r3, [sl], #4
 800a382:	d8e7      	bhi.n	800a354 <__mdiff+0x7c>
 800a384:	1b2b      	subs	r3, r5, r4
 800a386:	3b15      	subs	r3, #21
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	3304      	adds	r3, #4
 800a38e:	3415      	adds	r4, #21
 800a390:	42a5      	cmp	r5, r4
 800a392:	bf38      	it	cc
 800a394:	2304      	movcc	r3, #4
 800a396:	4419      	add	r1, r3
 800a398:	4473      	add	r3, lr
 800a39a:	469e      	mov	lr, r3
 800a39c:	460d      	mov	r5, r1
 800a39e:	4565      	cmp	r5, ip
 800a3a0:	d30e      	bcc.n	800a3c0 <__mdiff+0xe8>
 800a3a2:	f10c 0203 	add.w	r2, ip, #3
 800a3a6:	1a52      	subs	r2, r2, r1
 800a3a8:	f022 0203 	bic.w	r2, r2, #3
 800a3ac:	3903      	subs	r1, #3
 800a3ae:	458c      	cmp	ip, r1
 800a3b0:	bf38      	it	cc
 800a3b2:	2200      	movcc	r2, #0
 800a3b4:	441a      	add	r2, r3
 800a3b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a3ba:	b17b      	cbz	r3, 800a3dc <__mdiff+0x104>
 800a3bc:	6106      	str	r6, [r0, #16]
 800a3be:	e7a5      	b.n	800a30c <__mdiff+0x34>
 800a3c0:	f855 8b04 	ldr.w	r8, [r5], #4
 800a3c4:	fa17 f488 	uxtah	r4, r7, r8
 800a3c8:	1422      	asrs	r2, r4, #16
 800a3ca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a3ce:	b2a4      	uxth	r4, r4
 800a3d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a3d4:	f84e 4b04 	str.w	r4, [lr], #4
 800a3d8:	1417      	asrs	r7, r2, #16
 800a3da:	e7e0      	b.n	800a39e <__mdiff+0xc6>
 800a3dc:	3e01      	subs	r6, #1
 800a3de:	e7ea      	b.n	800a3b6 <__mdiff+0xde>
 800a3e0:	0800b60b 	.word	0x0800b60b
 800a3e4:	0800b61c 	.word	0x0800b61c

0800a3e8 <__d2b>:
 800a3e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a3ec:	4689      	mov	r9, r1
 800a3ee:	2101      	movs	r1, #1
 800a3f0:	ec57 6b10 	vmov	r6, r7, d0
 800a3f4:	4690      	mov	r8, r2
 800a3f6:	f7ff fcd5 	bl	8009da4 <_Balloc>
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	b930      	cbnz	r0, 800a40c <__d2b+0x24>
 800a3fe:	4602      	mov	r2, r0
 800a400:	4b25      	ldr	r3, [pc, #148]	; (800a498 <__d2b+0xb0>)
 800a402:	4826      	ldr	r0, [pc, #152]	; (800a49c <__d2b+0xb4>)
 800a404:	f240 310a 	movw	r1, #778	; 0x30a
 800a408:	f000 fa70 	bl	800a8ec <__assert_func>
 800a40c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a410:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a414:	bb35      	cbnz	r5, 800a464 <__d2b+0x7c>
 800a416:	2e00      	cmp	r6, #0
 800a418:	9301      	str	r3, [sp, #4]
 800a41a:	d028      	beq.n	800a46e <__d2b+0x86>
 800a41c:	4668      	mov	r0, sp
 800a41e:	9600      	str	r6, [sp, #0]
 800a420:	f7ff fd8c 	bl	8009f3c <__lo0bits>
 800a424:	9900      	ldr	r1, [sp, #0]
 800a426:	b300      	cbz	r0, 800a46a <__d2b+0x82>
 800a428:	9a01      	ldr	r2, [sp, #4]
 800a42a:	f1c0 0320 	rsb	r3, r0, #32
 800a42e:	fa02 f303 	lsl.w	r3, r2, r3
 800a432:	430b      	orrs	r3, r1
 800a434:	40c2      	lsrs	r2, r0
 800a436:	6163      	str	r3, [r4, #20]
 800a438:	9201      	str	r2, [sp, #4]
 800a43a:	9b01      	ldr	r3, [sp, #4]
 800a43c:	61a3      	str	r3, [r4, #24]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	bf14      	ite	ne
 800a442:	2202      	movne	r2, #2
 800a444:	2201      	moveq	r2, #1
 800a446:	6122      	str	r2, [r4, #16]
 800a448:	b1d5      	cbz	r5, 800a480 <__d2b+0x98>
 800a44a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a44e:	4405      	add	r5, r0
 800a450:	f8c9 5000 	str.w	r5, [r9]
 800a454:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a458:	f8c8 0000 	str.w	r0, [r8]
 800a45c:	4620      	mov	r0, r4
 800a45e:	b003      	add	sp, #12
 800a460:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a464:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a468:	e7d5      	b.n	800a416 <__d2b+0x2e>
 800a46a:	6161      	str	r1, [r4, #20]
 800a46c:	e7e5      	b.n	800a43a <__d2b+0x52>
 800a46e:	a801      	add	r0, sp, #4
 800a470:	f7ff fd64 	bl	8009f3c <__lo0bits>
 800a474:	9b01      	ldr	r3, [sp, #4]
 800a476:	6163      	str	r3, [r4, #20]
 800a478:	2201      	movs	r2, #1
 800a47a:	6122      	str	r2, [r4, #16]
 800a47c:	3020      	adds	r0, #32
 800a47e:	e7e3      	b.n	800a448 <__d2b+0x60>
 800a480:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a484:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a488:	f8c9 0000 	str.w	r0, [r9]
 800a48c:	6918      	ldr	r0, [r3, #16]
 800a48e:	f7ff fd35 	bl	8009efc <__hi0bits>
 800a492:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a496:	e7df      	b.n	800a458 <__d2b+0x70>
 800a498:	0800b60b 	.word	0x0800b60b
 800a49c:	0800b61c 	.word	0x0800b61c

0800a4a0 <_calloc_r>:
 800a4a0:	b513      	push	{r0, r1, r4, lr}
 800a4a2:	434a      	muls	r2, r1
 800a4a4:	4611      	mov	r1, r2
 800a4a6:	9201      	str	r2, [sp, #4]
 800a4a8:	f000 f85a 	bl	800a560 <_malloc_r>
 800a4ac:	4604      	mov	r4, r0
 800a4ae:	b118      	cbz	r0, 800a4b8 <_calloc_r+0x18>
 800a4b0:	9a01      	ldr	r2, [sp, #4]
 800a4b2:	2100      	movs	r1, #0
 800a4b4:	f7fe f950 	bl	8008758 <memset>
 800a4b8:	4620      	mov	r0, r4
 800a4ba:	b002      	add	sp, #8
 800a4bc:	bd10      	pop	{r4, pc}
	...

0800a4c0 <_free_r>:
 800a4c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a4c2:	2900      	cmp	r1, #0
 800a4c4:	d048      	beq.n	800a558 <_free_r+0x98>
 800a4c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4ca:	9001      	str	r0, [sp, #4]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	f1a1 0404 	sub.w	r4, r1, #4
 800a4d2:	bfb8      	it	lt
 800a4d4:	18e4      	addlt	r4, r4, r3
 800a4d6:	f000 fa65 	bl	800a9a4 <__malloc_lock>
 800a4da:	4a20      	ldr	r2, [pc, #128]	; (800a55c <_free_r+0x9c>)
 800a4dc:	9801      	ldr	r0, [sp, #4]
 800a4de:	6813      	ldr	r3, [r2, #0]
 800a4e0:	4615      	mov	r5, r2
 800a4e2:	b933      	cbnz	r3, 800a4f2 <_free_r+0x32>
 800a4e4:	6063      	str	r3, [r4, #4]
 800a4e6:	6014      	str	r4, [r2, #0]
 800a4e8:	b003      	add	sp, #12
 800a4ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4ee:	f000 ba5f 	b.w	800a9b0 <__malloc_unlock>
 800a4f2:	42a3      	cmp	r3, r4
 800a4f4:	d90b      	bls.n	800a50e <_free_r+0x4e>
 800a4f6:	6821      	ldr	r1, [r4, #0]
 800a4f8:	1862      	adds	r2, r4, r1
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	bf04      	itt	eq
 800a4fe:	681a      	ldreq	r2, [r3, #0]
 800a500:	685b      	ldreq	r3, [r3, #4]
 800a502:	6063      	str	r3, [r4, #4]
 800a504:	bf04      	itt	eq
 800a506:	1852      	addeq	r2, r2, r1
 800a508:	6022      	streq	r2, [r4, #0]
 800a50a:	602c      	str	r4, [r5, #0]
 800a50c:	e7ec      	b.n	800a4e8 <_free_r+0x28>
 800a50e:	461a      	mov	r2, r3
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	b10b      	cbz	r3, 800a518 <_free_r+0x58>
 800a514:	42a3      	cmp	r3, r4
 800a516:	d9fa      	bls.n	800a50e <_free_r+0x4e>
 800a518:	6811      	ldr	r1, [r2, #0]
 800a51a:	1855      	adds	r5, r2, r1
 800a51c:	42a5      	cmp	r5, r4
 800a51e:	d10b      	bne.n	800a538 <_free_r+0x78>
 800a520:	6824      	ldr	r4, [r4, #0]
 800a522:	4421      	add	r1, r4
 800a524:	1854      	adds	r4, r2, r1
 800a526:	42a3      	cmp	r3, r4
 800a528:	6011      	str	r1, [r2, #0]
 800a52a:	d1dd      	bne.n	800a4e8 <_free_r+0x28>
 800a52c:	681c      	ldr	r4, [r3, #0]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	6053      	str	r3, [r2, #4]
 800a532:	4421      	add	r1, r4
 800a534:	6011      	str	r1, [r2, #0]
 800a536:	e7d7      	b.n	800a4e8 <_free_r+0x28>
 800a538:	d902      	bls.n	800a540 <_free_r+0x80>
 800a53a:	230c      	movs	r3, #12
 800a53c:	6003      	str	r3, [r0, #0]
 800a53e:	e7d3      	b.n	800a4e8 <_free_r+0x28>
 800a540:	6825      	ldr	r5, [r4, #0]
 800a542:	1961      	adds	r1, r4, r5
 800a544:	428b      	cmp	r3, r1
 800a546:	bf04      	itt	eq
 800a548:	6819      	ldreq	r1, [r3, #0]
 800a54a:	685b      	ldreq	r3, [r3, #4]
 800a54c:	6063      	str	r3, [r4, #4]
 800a54e:	bf04      	itt	eq
 800a550:	1949      	addeq	r1, r1, r5
 800a552:	6021      	streq	r1, [r4, #0]
 800a554:	6054      	str	r4, [r2, #4]
 800a556:	e7c7      	b.n	800a4e8 <_free_r+0x28>
 800a558:	b003      	add	sp, #12
 800a55a:	bd30      	pop	{r4, r5, pc}
 800a55c:	2000022c 	.word	0x2000022c

0800a560 <_malloc_r>:
 800a560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a562:	1ccd      	adds	r5, r1, #3
 800a564:	f025 0503 	bic.w	r5, r5, #3
 800a568:	3508      	adds	r5, #8
 800a56a:	2d0c      	cmp	r5, #12
 800a56c:	bf38      	it	cc
 800a56e:	250c      	movcc	r5, #12
 800a570:	2d00      	cmp	r5, #0
 800a572:	4606      	mov	r6, r0
 800a574:	db01      	blt.n	800a57a <_malloc_r+0x1a>
 800a576:	42a9      	cmp	r1, r5
 800a578:	d903      	bls.n	800a582 <_malloc_r+0x22>
 800a57a:	230c      	movs	r3, #12
 800a57c:	6033      	str	r3, [r6, #0]
 800a57e:	2000      	movs	r0, #0
 800a580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a582:	f000 fa0f 	bl	800a9a4 <__malloc_lock>
 800a586:	4921      	ldr	r1, [pc, #132]	; (800a60c <_malloc_r+0xac>)
 800a588:	680a      	ldr	r2, [r1, #0]
 800a58a:	4614      	mov	r4, r2
 800a58c:	b99c      	cbnz	r4, 800a5b6 <_malloc_r+0x56>
 800a58e:	4f20      	ldr	r7, [pc, #128]	; (800a610 <_malloc_r+0xb0>)
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	b923      	cbnz	r3, 800a59e <_malloc_r+0x3e>
 800a594:	4621      	mov	r1, r4
 800a596:	4630      	mov	r0, r6
 800a598:	f000 f998 	bl	800a8cc <_sbrk_r>
 800a59c:	6038      	str	r0, [r7, #0]
 800a59e:	4629      	mov	r1, r5
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	f000 f993 	bl	800a8cc <_sbrk_r>
 800a5a6:	1c43      	adds	r3, r0, #1
 800a5a8:	d123      	bne.n	800a5f2 <_malloc_r+0x92>
 800a5aa:	230c      	movs	r3, #12
 800a5ac:	6033      	str	r3, [r6, #0]
 800a5ae:	4630      	mov	r0, r6
 800a5b0:	f000 f9fe 	bl	800a9b0 <__malloc_unlock>
 800a5b4:	e7e3      	b.n	800a57e <_malloc_r+0x1e>
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	1b5b      	subs	r3, r3, r5
 800a5ba:	d417      	bmi.n	800a5ec <_malloc_r+0x8c>
 800a5bc:	2b0b      	cmp	r3, #11
 800a5be:	d903      	bls.n	800a5c8 <_malloc_r+0x68>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	441c      	add	r4, r3
 800a5c4:	6025      	str	r5, [r4, #0]
 800a5c6:	e004      	b.n	800a5d2 <_malloc_r+0x72>
 800a5c8:	6863      	ldr	r3, [r4, #4]
 800a5ca:	42a2      	cmp	r2, r4
 800a5cc:	bf0c      	ite	eq
 800a5ce:	600b      	streq	r3, [r1, #0]
 800a5d0:	6053      	strne	r3, [r2, #4]
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	f000 f9ec 	bl	800a9b0 <__malloc_unlock>
 800a5d8:	f104 000b 	add.w	r0, r4, #11
 800a5dc:	1d23      	adds	r3, r4, #4
 800a5de:	f020 0007 	bic.w	r0, r0, #7
 800a5e2:	1ac2      	subs	r2, r0, r3
 800a5e4:	d0cc      	beq.n	800a580 <_malloc_r+0x20>
 800a5e6:	1a1b      	subs	r3, r3, r0
 800a5e8:	50a3      	str	r3, [r4, r2]
 800a5ea:	e7c9      	b.n	800a580 <_malloc_r+0x20>
 800a5ec:	4622      	mov	r2, r4
 800a5ee:	6864      	ldr	r4, [r4, #4]
 800a5f0:	e7cc      	b.n	800a58c <_malloc_r+0x2c>
 800a5f2:	1cc4      	adds	r4, r0, #3
 800a5f4:	f024 0403 	bic.w	r4, r4, #3
 800a5f8:	42a0      	cmp	r0, r4
 800a5fa:	d0e3      	beq.n	800a5c4 <_malloc_r+0x64>
 800a5fc:	1a21      	subs	r1, r4, r0
 800a5fe:	4630      	mov	r0, r6
 800a600:	f000 f964 	bl	800a8cc <_sbrk_r>
 800a604:	3001      	adds	r0, #1
 800a606:	d1dd      	bne.n	800a5c4 <_malloc_r+0x64>
 800a608:	e7cf      	b.n	800a5aa <_malloc_r+0x4a>
 800a60a:	bf00      	nop
 800a60c:	2000022c 	.word	0x2000022c
 800a610:	20000230 	.word	0x20000230

0800a614 <__ssputs_r>:
 800a614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a618:	688e      	ldr	r6, [r1, #8]
 800a61a:	429e      	cmp	r6, r3
 800a61c:	4682      	mov	sl, r0
 800a61e:	460c      	mov	r4, r1
 800a620:	4690      	mov	r8, r2
 800a622:	461f      	mov	r7, r3
 800a624:	d838      	bhi.n	800a698 <__ssputs_r+0x84>
 800a626:	898a      	ldrh	r2, [r1, #12]
 800a628:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a62c:	d032      	beq.n	800a694 <__ssputs_r+0x80>
 800a62e:	6825      	ldr	r5, [r4, #0]
 800a630:	6909      	ldr	r1, [r1, #16]
 800a632:	eba5 0901 	sub.w	r9, r5, r1
 800a636:	6965      	ldr	r5, [r4, #20]
 800a638:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a63c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a640:	3301      	adds	r3, #1
 800a642:	444b      	add	r3, r9
 800a644:	106d      	asrs	r5, r5, #1
 800a646:	429d      	cmp	r5, r3
 800a648:	bf38      	it	cc
 800a64a:	461d      	movcc	r5, r3
 800a64c:	0553      	lsls	r3, r2, #21
 800a64e:	d531      	bpl.n	800a6b4 <__ssputs_r+0xa0>
 800a650:	4629      	mov	r1, r5
 800a652:	f7ff ff85 	bl	800a560 <_malloc_r>
 800a656:	4606      	mov	r6, r0
 800a658:	b950      	cbnz	r0, 800a670 <__ssputs_r+0x5c>
 800a65a:	230c      	movs	r3, #12
 800a65c:	f8ca 3000 	str.w	r3, [sl]
 800a660:	89a3      	ldrh	r3, [r4, #12]
 800a662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a666:	81a3      	strh	r3, [r4, #12]
 800a668:	f04f 30ff 	mov.w	r0, #4294967295
 800a66c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a670:	6921      	ldr	r1, [r4, #16]
 800a672:	464a      	mov	r2, r9
 800a674:	f7ff fb88 	bl	8009d88 <memcpy>
 800a678:	89a3      	ldrh	r3, [r4, #12]
 800a67a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a67e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a682:	81a3      	strh	r3, [r4, #12]
 800a684:	6126      	str	r6, [r4, #16]
 800a686:	6165      	str	r5, [r4, #20]
 800a688:	444e      	add	r6, r9
 800a68a:	eba5 0509 	sub.w	r5, r5, r9
 800a68e:	6026      	str	r6, [r4, #0]
 800a690:	60a5      	str	r5, [r4, #8]
 800a692:	463e      	mov	r6, r7
 800a694:	42be      	cmp	r6, r7
 800a696:	d900      	bls.n	800a69a <__ssputs_r+0x86>
 800a698:	463e      	mov	r6, r7
 800a69a:	4632      	mov	r2, r6
 800a69c:	6820      	ldr	r0, [r4, #0]
 800a69e:	4641      	mov	r1, r8
 800a6a0:	f000 f966 	bl	800a970 <memmove>
 800a6a4:	68a3      	ldr	r3, [r4, #8]
 800a6a6:	6822      	ldr	r2, [r4, #0]
 800a6a8:	1b9b      	subs	r3, r3, r6
 800a6aa:	4432      	add	r2, r6
 800a6ac:	60a3      	str	r3, [r4, #8]
 800a6ae:	6022      	str	r2, [r4, #0]
 800a6b0:	2000      	movs	r0, #0
 800a6b2:	e7db      	b.n	800a66c <__ssputs_r+0x58>
 800a6b4:	462a      	mov	r2, r5
 800a6b6:	f000 f981 	bl	800a9bc <_realloc_r>
 800a6ba:	4606      	mov	r6, r0
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d1e1      	bne.n	800a684 <__ssputs_r+0x70>
 800a6c0:	6921      	ldr	r1, [r4, #16]
 800a6c2:	4650      	mov	r0, sl
 800a6c4:	f7ff fefc 	bl	800a4c0 <_free_r>
 800a6c8:	e7c7      	b.n	800a65a <__ssputs_r+0x46>
	...

0800a6cc <_svfiprintf_r>:
 800a6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6d0:	4698      	mov	r8, r3
 800a6d2:	898b      	ldrh	r3, [r1, #12]
 800a6d4:	061b      	lsls	r3, r3, #24
 800a6d6:	b09d      	sub	sp, #116	; 0x74
 800a6d8:	4607      	mov	r7, r0
 800a6da:	460d      	mov	r5, r1
 800a6dc:	4614      	mov	r4, r2
 800a6de:	d50e      	bpl.n	800a6fe <_svfiprintf_r+0x32>
 800a6e0:	690b      	ldr	r3, [r1, #16]
 800a6e2:	b963      	cbnz	r3, 800a6fe <_svfiprintf_r+0x32>
 800a6e4:	2140      	movs	r1, #64	; 0x40
 800a6e6:	f7ff ff3b 	bl	800a560 <_malloc_r>
 800a6ea:	6028      	str	r0, [r5, #0]
 800a6ec:	6128      	str	r0, [r5, #16]
 800a6ee:	b920      	cbnz	r0, 800a6fa <_svfiprintf_r+0x2e>
 800a6f0:	230c      	movs	r3, #12
 800a6f2:	603b      	str	r3, [r7, #0]
 800a6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f8:	e0d1      	b.n	800a89e <_svfiprintf_r+0x1d2>
 800a6fa:	2340      	movs	r3, #64	; 0x40
 800a6fc:	616b      	str	r3, [r5, #20]
 800a6fe:	2300      	movs	r3, #0
 800a700:	9309      	str	r3, [sp, #36]	; 0x24
 800a702:	2320      	movs	r3, #32
 800a704:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a708:	f8cd 800c 	str.w	r8, [sp, #12]
 800a70c:	2330      	movs	r3, #48	; 0x30
 800a70e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a8b8 <_svfiprintf_r+0x1ec>
 800a712:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a716:	f04f 0901 	mov.w	r9, #1
 800a71a:	4623      	mov	r3, r4
 800a71c:	469a      	mov	sl, r3
 800a71e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a722:	b10a      	cbz	r2, 800a728 <_svfiprintf_r+0x5c>
 800a724:	2a25      	cmp	r2, #37	; 0x25
 800a726:	d1f9      	bne.n	800a71c <_svfiprintf_r+0x50>
 800a728:	ebba 0b04 	subs.w	fp, sl, r4
 800a72c:	d00b      	beq.n	800a746 <_svfiprintf_r+0x7a>
 800a72e:	465b      	mov	r3, fp
 800a730:	4622      	mov	r2, r4
 800a732:	4629      	mov	r1, r5
 800a734:	4638      	mov	r0, r7
 800a736:	f7ff ff6d 	bl	800a614 <__ssputs_r>
 800a73a:	3001      	adds	r0, #1
 800a73c:	f000 80aa 	beq.w	800a894 <_svfiprintf_r+0x1c8>
 800a740:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a742:	445a      	add	r2, fp
 800a744:	9209      	str	r2, [sp, #36]	; 0x24
 800a746:	f89a 3000 	ldrb.w	r3, [sl]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	f000 80a2 	beq.w	800a894 <_svfiprintf_r+0x1c8>
 800a750:	2300      	movs	r3, #0
 800a752:	f04f 32ff 	mov.w	r2, #4294967295
 800a756:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a75a:	f10a 0a01 	add.w	sl, sl, #1
 800a75e:	9304      	str	r3, [sp, #16]
 800a760:	9307      	str	r3, [sp, #28]
 800a762:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a766:	931a      	str	r3, [sp, #104]	; 0x68
 800a768:	4654      	mov	r4, sl
 800a76a:	2205      	movs	r2, #5
 800a76c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a770:	4851      	ldr	r0, [pc, #324]	; (800a8b8 <_svfiprintf_r+0x1ec>)
 800a772:	f7f5 fd3d 	bl	80001f0 <memchr>
 800a776:	9a04      	ldr	r2, [sp, #16]
 800a778:	b9d8      	cbnz	r0, 800a7b2 <_svfiprintf_r+0xe6>
 800a77a:	06d0      	lsls	r0, r2, #27
 800a77c:	bf44      	itt	mi
 800a77e:	2320      	movmi	r3, #32
 800a780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a784:	0711      	lsls	r1, r2, #28
 800a786:	bf44      	itt	mi
 800a788:	232b      	movmi	r3, #43	; 0x2b
 800a78a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a78e:	f89a 3000 	ldrb.w	r3, [sl]
 800a792:	2b2a      	cmp	r3, #42	; 0x2a
 800a794:	d015      	beq.n	800a7c2 <_svfiprintf_r+0xf6>
 800a796:	9a07      	ldr	r2, [sp, #28]
 800a798:	4654      	mov	r4, sl
 800a79a:	2000      	movs	r0, #0
 800a79c:	f04f 0c0a 	mov.w	ip, #10
 800a7a0:	4621      	mov	r1, r4
 800a7a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7a6:	3b30      	subs	r3, #48	; 0x30
 800a7a8:	2b09      	cmp	r3, #9
 800a7aa:	d94e      	bls.n	800a84a <_svfiprintf_r+0x17e>
 800a7ac:	b1b0      	cbz	r0, 800a7dc <_svfiprintf_r+0x110>
 800a7ae:	9207      	str	r2, [sp, #28]
 800a7b0:	e014      	b.n	800a7dc <_svfiprintf_r+0x110>
 800a7b2:	eba0 0308 	sub.w	r3, r0, r8
 800a7b6:	fa09 f303 	lsl.w	r3, r9, r3
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	9304      	str	r3, [sp, #16]
 800a7be:	46a2      	mov	sl, r4
 800a7c0:	e7d2      	b.n	800a768 <_svfiprintf_r+0x9c>
 800a7c2:	9b03      	ldr	r3, [sp, #12]
 800a7c4:	1d19      	adds	r1, r3, #4
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	9103      	str	r1, [sp, #12]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	bfbb      	ittet	lt
 800a7ce:	425b      	neglt	r3, r3
 800a7d0:	f042 0202 	orrlt.w	r2, r2, #2
 800a7d4:	9307      	strge	r3, [sp, #28]
 800a7d6:	9307      	strlt	r3, [sp, #28]
 800a7d8:	bfb8      	it	lt
 800a7da:	9204      	strlt	r2, [sp, #16]
 800a7dc:	7823      	ldrb	r3, [r4, #0]
 800a7de:	2b2e      	cmp	r3, #46	; 0x2e
 800a7e0:	d10c      	bne.n	800a7fc <_svfiprintf_r+0x130>
 800a7e2:	7863      	ldrb	r3, [r4, #1]
 800a7e4:	2b2a      	cmp	r3, #42	; 0x2a
 800a7e6:	d135      	bne.n	800a854 <_svfiprintf_r+0x188>
 800a7e8:	9b03      	ldr	r3, [sp, #12]
 800a7ea:	1d1a      	adds	r2, r3, #4
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	9203      	str	r2, [sp, #12]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	bfb8      	it	lt
 800a7f4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7f8:	3402      	adds	r4, #2
 800a7fa:	9305      	str	r3, [sp, #20]
 800a7fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a8c8 <_svfiprintf_r+0x1fc>
 800a800:	7821      	ldrb	r1, [r4, #0]
 800a802:	2203      	movs	r2, #3
 800a804:	4650      	mov	r0, sl
 800a806:	f7f5 fcf3 	bl	80001f0 <memchr>
 800a80a:	b140      	cbz	r0, 800a81e <_svfiprintf_r+0x152>
 800a80c:	2340      	movs	r3, #64	; 0x40
 800a80e:	eba0 000a 	sub.w	r0, r0, sl
 800a812:	fa03 f000 	lsl.w	r0, r3, r0
 800a816:	9b04      	ldr	r3, [sp, #16]
 800a818:	4303      	orrs	r3, r0
 800a81a:	3401      	adds	r4, #1
 800a81c:	9304      	str	r3, [sp, #16]
 800a81e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a822:	4826      	ldr	r0, [pc, #152]	; (800a8bc <_svfiprintf_r+0x1f0>)
 800a824:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a828:	2206      	movs	r2, #6
 800a82a:	f7f5 fce1 	bl	80001f0 <memchr>
 800a82e:	2800      	cmp	r0, #0
 800a830:	d038      	beq.n	800a8a4 <_svfiprintf_r+0x1d8>
 800a832:	4b23      	ldr	r3, [pc, #140]	; (800a8c0 <_svfiprintf_r+0x1f4>)
 800a834:	bb1b      	cbnz	r3, 800a87e <_svfiprintf_r+0x1b2>
 800a836:	9b03      	ldr	r3, [sp, #12]
 800a838:	3307      	adds	r3, #7
 800a83a:	f023 0307 	bic.w	r3, r3, #7
 800a83e:	3308      	adds	r3, #8
 800a840:	9303      	str	r3, [sp, #12]
 800a842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a844:	4433      	add	r3, r6
 800a846:	9309      	str	r3, [sp, #36]	; 0x24
 800a848:	e767      	b.n	800a71a <_svfiprintf_r+0x4e>
 800a84a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a84e:	460c      	mov	r4, r1
 800a850:	2001      	movs	r0, #1
 800a852:	e7a5      	b.n	800a7a0 <_svfiprintf_r+0xd4>
 800a854:	2300      	movs	r3, #0
 800a856:	3401      	adds	r4, #1
 800a858:	9305      	str	r3, [sp, #20]
 800a85a:	4619      	mov	r1, r3
 800a85c:	f04f 0c0a 	mov.w	ip, #10
 800a860:	4620      	mov	r0, r4
 800a862:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a866:	3a30      	subs	r2, #48	; 0x30
 800a868:	2a09      	cmp	r2, #9
 800a86a:	d903      	bls.n	800a874 <_svfiprintf_r+0x1a8>
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d0c5      	beq.n	800a7fc <_svfiprintf_r+0x130>
 800a870:	9105      	str	r1, [sp, #20]
 800a872:	e7c3      	b.n	800a7fc <_svfiprintf_r+0x130>
 800a874:	fb0c 2101 	mla	r1, ip, r1, r2
 800a878:	4604      	mov	r4, r0
 800a87a:	2301      	movs	r3, #1
 800a87c:	e7f0      	b.n	800a860 <_svfiprintf_r+0x194>
 800a87e:	ab03      	add	r3, sp, #12
 800a880:	9300      	str	r3, [sp, #0]
 800a882:	462a      	mov	r2, r5
 800a884:	4b0f      	ldr	r3, [pc, #60]	; (800a8c4 <_svfiprintf_r+0x1f8>)
 800a886:	a904      	add	r1, sp, #16
 800a888:	4638      	mov	r0, r7
 800a88a:	f7fe f80d 	bl	80088a8 <_printf_float>
 800a88e:	1c42      	adds	r2, r0, #1
 800a890:	4606      	mov	r6, r0
 800a892:	d1d6      	bne.n	800a842 <_svfiprintf_r+0x176>
 800a894:	89ab      	ldrh	r3, [r5, #12]
 800a896:	065b      	lsls	r3, r3, #25
 800a898:	f53f af2c 	bmi.w	800a6f4 <_svfiprintf_r+0x28>
 800a89c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a89e:	b01d      	add	sp, #116	; 0x74
 800a8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a4:	ab03      	add	r3, sp, #12
 800a8a6:	9300      	str	r3, [sp, #0]
 800a8a8:	462a      	mov	r2, r5
 800a8aa:	4b06      	ldr	r3, [pc, #24]	; (800a8c4 <_svfiprintf_r+0x1f8>)
 800a8ac:	a904      	add	r1, sp, #16
 800a8ae:	4638      	mov	r0, r7
 800a8b0:	f7fe fa9e 	bl	8008df0 <_printf_i>
 800a8b4:	e7eb      	b.n	800a88e <_svfiprintf_r+0x1c2>
 800a8b6:	bf00      	nop
 800a8b8:	0800b77c 	.word	0x0800b77c
 800a8bc:	0800b786 	.word	0x0800b786
 800a8c0:	080088a9 	.word	0x080088a9
 800a8c4:	0800a615 	.word	0x0800a615
 800a8c8:	0800b782 	.word	0x0800b782

0800a8cc <_sbrk_r>:
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4d06      	ldr	r5, [pc, #24]	; (800a8e8 <_sbrk_r+0x1c>)
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	4604      	mov	r4, r0
 800a8d4:	4608      	mov	r0, r1
 800a8d6:	602b      	str	r3, [r5, #0]
 800a8d8:	f7f7 fda0 	bl	800241c <_sbrk>
 800a8dc:	1c43      	adds	r3, r0, #1
 800a8de:	d102      	bne.n	800a8e6 <_sbrk_r+0x1a>
 800a8e0:	682b      	ldr	r3, [r5, #0]
 800a8e2:	b103      	cbz	r3, 800a8e6 <_sbrk_r+0x1a>
 800a8e4:	6023      	str	r3, [r4, #0]
 800a8e6:	bd38      	pop	{r3, r4, r5, pc}
 800a8e8:	2000060c 	.word	0x2000060c

0800a8ec <__assert_func>:
 800a8ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8ee:	4614      	mov	r4, r2
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	4b09      	ldr	r3, [pc, #36]	; (800a918 <__assert_func+0x2c>)
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	4605      	mov	r5, r0
 800a8f8:	68d8      	ldr	r0, [r3, #12]
 800a8fa:	b14c      	cbz	r4, 800a910 <__assert_func+0x24>
 800a8fc:	4b07      	ldr	r3, [pc, #28]	; (800a91c <__assert_func+0x30>)
 800a8fe:	9100      	str	r1, [sp, #0]
 800a900:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a904:	4906      	ldr	r1, [pc, #24]	; (800a920 <__assert_func+0x34>)
 800a906:	462b      	mov	r3, r5
 800a908:	f000 f80e 	bl	800a928 <fiprintf>
 800a90c:	f000 faa4 	bl	800ae58 <abort>
 800a910:	4b04      	ldr	r3, [pc, #16]	; (800a924 <__assert_func+0x38>)
 800a912:	461c      	mov	r4, r3
 800a914:	e7f3      	b.n	800a8fe <__assert_func+0x12>
 800a916:	bf00      	nop
 800a918:	20000038 	.word	0x20000038
 800a91c:	0800b78d 	.word	0x0800b78d
 800a920:	0800b79a 	.word	0x0800b79a
 800a924:	0800b7c8 	.word	0x0800b7c8

0800a928 <fiprintf>:
 800a928:	b40e      	push	{r1, r2, r3}
 800a92a:	b503      	push	{r0, r1, lr}
 800a92c:	4601      	mov	r1, r0
 800a92e:	ab03      	add	r3, sp, #12
 800a930:	4805      	ldr	r0, [pc, #20]	; (800a948 <fiprintf+0x20>)
 800a932:	f853 2b04 	ldr.w	r2, [r3], #4
 800a936:	6800      	ldr	r0, [r0, #0]
 800a938:	9301      	str	r3, [sp, #4]
 800a93a:	f000 f88f 	bl	800aa5c <_vfiprintf_r>
 800a93e:	b002      	add	sp, #8
 800a940:	f85d eb04 	ldr.w	lr, [sp], #4
 800a944:	b003      	add	sp, #12
 800a946:	4770      	bx	lr
 800a948:	20000038 	.word	0x20000038

0800a94c <__ascii_mbtowc>:
 800a94c:	b082      	sub	sp, #8
 800a94e:	b901      	cbnz	r1, 800a952 <__ascii_mbtowc+0x6>
 800a950:	a901      	add	r1, sp, #4
 800a952:	b142      	cbz	r2, 800a966 <__ascii_mbtowc+0x1a>
 800a954:	b14b      	cbz	r3, 800a96a <__ascii_mbtowc+0x1e>
 800a956:	7813      	ldrb	r3, [r2, #0]
 800a958:	600b      	str	r3, [r1, #0]
 800a95a:	7812      	ldrb	r2, [r2, #0]
 800a95c:	1e10      	subs	r0, r2, #0
 800a95e:	bf18      	it	ne
 800a960:	2001      	movne	r0, #1
 800a962:	b002      	add	sp, #8
 800a964:	4770      	bx	lr
 800a966:	4610      	mov	r0, r2
 800a968:	e7fb      	b.n	800a962 <__ascii_mbtowc+0x16>
 800a96a:	f06f 0001 	mvn.w	r0, #1
 800a96e:	e7f8      	b.n	800a962 <__ascii_mbtowc+0x16>

0800a970 <memmove>:
 800a970:	4288      	cmp	r0, r1
 800a972:	b510      	push	{r4, lr}
 800a974:	eb01 0402 	add.w	r4, r1, r2
 800a978:	d902      	bls.n	800a980 <memmove+0x10>
 800a97a:	4284      	cmp	r4, r0
 800a97c:	4623      	mov	r3, r4
 800a97e:	d807      	bhi.n	800a990 <memmove+0x20>
 800a980:	1e43      	subs	r3, r0, #1
 800a982:	42a1      	cmp	r1, r4
 800a984:	d008      	beq.n	800a998 <memmove+0x28>
 800a986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a98a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a98e:	e7f8      	b.n	800a982 <memmove+0x12>
 800a990:	4402      	add	r2, r0
 800a992:	4601      	mov	r1, r0
 800a994:	428a      	cmp	r2, r1
 800a996:	d100      	bne.n	800a99a <memmove+0x2a>
 800a998:	bd10      	pop	{r4, pc}
 800a99a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a99e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a9a2:	e7f7      	b.n	800a994 <memmove+0x24>

0800a9a4 <__malloc_lock>:
 800a9a4:	4801      	ldr	r0, [pc, #4]	; (800a9ac <__malloc_lock+0x8>)
 800a9a6:	f000 bc17 	b.w	800b1d8 <__retarget_lock_acquire_recursive>
 800a9aa:	bf00      	nop
 800a9ac:	20000614 	.word	0x20000614

0800a9b0 <__malloc_unlock>:
 800a9b0:	4801      	ldr	r0, [pc, #4]	; (800a9b8 <__malloc_unlock+0x8>)
 800a9b2:	f000 bc12 	b.w	800b1da <__retarget_lock_release_recursive>
 800a9b6:	bf00      	nop
 800a9b8:	20000614 	.word	0x20000614

0800a9bc <_realloc_r>:
 800a9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9be:	4607      	mov	r7, r0
 800a9c0:	4614      	mov	r4, r2
 800a9c2:	460e      	mov	r6, r1
 800a9c4:	b921      	cbnz	r1, 800a9d0 <_realloc_r+0x14>
 800a9c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a9ca:	4611      	mov	r1, r2
 800a9cc:	f7ff bdc8 	b.w	800a560 <_malloc_r>
 800a9d0:	b922      	cbnz	r2, 800a9dc <_realloc_r+0x20>
 800a9d2:	f7ff fd75 	bl	800a4c0 <_free_r>
 800a9d6:	4625      	mov	r5, r4
 800a9d8:	4628      	mov	r0, r5
 800a9da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9dc:	f000 fc62 	bl	800b2a4 <_malloc_usable_size_r>
 800a9e0:	42a0      	cmp	r0, r4
 800a9e2:	d20f      	bcs.n	800aa04 <_realloc_r+0x48>
 800a9e4:	4621      	mov	r1, r4
 800a9e6:	4638      	mov	r0, r7
 800a9e8:	f7ff fdba 	bl	800a560 <_malloc_r>
 800a9ec:	4605      	mov	r5, r0
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	d0f2      	beq.n	800a9d8 <_realloc_r+0x1c>
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4622      	mov	r2, r4
 800a9f6:	f7ff f9c7 	bl	8009d88 <memcpy>
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	4638      	mov	r0, r7
 800a9fe:	f7ff fd5f 	bl	800a4c0 <_free_r>
 800aa02:	e7e9      	b.n	800a9d8 <_realloc_r+0x1c>
 800aa04:	4635      	mov	r5, r6
 800aa06:	e7e7      	b.n	800a9d8 <_realloc_r+0x1c>

0800aa08 <__sfputc_r>:
 800aa08:	6893      	ldr	r3, [r2, #8]
 800aa0a:	3b01      	subs	r3, #1
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	b410      	push	{r4}
 800aa10:	6093      	str	r3, [r2, #8]
 800aa12:	da08      	bge.n	800aa26 <__sfputc_r+0x1e>
 800aa14:	6994      	ldr	r4, [r2, #24]
 800aa16:	42a3      	cmp	r3, r4
 800aa18:	db01      	blt.n	800aa1e <__sfputc_r+0x16>
 800aa1a:	290a      	cmp	r1, #10
 800aa1c:	d103      	bne.n	800aa26 <__sfputc_r+0x1e>
 800aa1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa22:	f000 b94b 	b.w	800acbc <__swbuf_r>
 800aa26:	6813      	ldr	r3, [r2, #0]
 800aa28:	1c58      	adds	r0, r3, #1
 800aa2a:	6010      	str	r0, [r2, #0]
 800aa2c:	7019      	strb	r1, [r3, #0]
 800aa2e:	4608      	mov	r0, r1
 800aa30:	f85d 4b04 	ldr.w	r4, [sp], #4
 800aa34:	4770      	bx	lr

0800aa36 <__sfputs_r>:
 800aa36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa38:	4606      	mov	r6, r0
 800aa3a:	460f      	mov	r7, r1
 800aa3c:	4614      	mov	r4, r2
 800aa3e:	18d5      	adds	r5, r2, r3
 800aa40:	42ac      	cmp	r4, r5
 800aa42:	d101      	bne.n	800aa48 <__sfputs_r+0x12>
 800aa44:	2000      	movs	r0, #0
 800aa46:	e007      	b.n	800aa58 <__sfputs_r+0x22>
 800aa48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa4c:	463a      	mov	r2, r7
 800aa4e:	4630      	mov	r0, r6
 800aa50:	f7ff ffda 	bl	800aa08 <__sfputc_r>
 800aa54:	1c43      	adds	r3, r0, #1
 800aa56:	d1f3      	bne.n	800aa40 <__sfputs_r+0xa>
 800aa58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aa5c <_vfiprintf_r>:
 800aa5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa60:	460d      	mov	r5, r1
 800aa62:	b09d      	sub	sp, #116	; 0x74
 800aa64:	4614      	mov	r4, r2
 800aa66:	4698      	mov	r8, r3
 800aa68:	4606      	mov	r6, r0
 800aa6a:	b118      	cbz	r0, 800aa74 <_vfiprintf_r+0x18>
 800aa6c:	6983      	ldr	r3, [r0, #24]
 800aa6e:	b90b      	cbnz	r3, 800aa74 <_vfiprintf_r+0x18>
 800aa70:	f000 fb14 	bl	800b09c <__sinit>
 800aa74:	4b89      	ldr	r3, [pc, #548]	; (800ac9c <_vfiprintf_r+0x240>)
 800aa76:	429d      	cmp	r5, r3
 800aa78:	d11b      	bne.n	800aab2 <_vfiprintf_r+0x56>
 800aa7a:	6875      	ldr	r5, [r6, #4]
 800aa7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa7e:	07d9      	lsls	r1, r3, #31
 800aa80:	d405      	bmi.n	800aa8e <_vfiprintf_r+0x32>
 800aa82:	89ab      	ldrh	r3, [r5, #12]
 800aa84:	059a      	lsls	r2, r3, #22
 800aa86:	d402      	bmi.n	800aa8e <_vfiprintf_r+0x32>
 800aa88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa8a:	f000 fba5 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800aa8e:	89ab      	ldrh	r3, [r5, #12]
 800aa90:	071b      	lsls	r3, r3, #28
 800aa92:	d501      	bpl.n	800aa98 <_vfiprintf_r+0x3c>
 800aa94:	692b      	ldr	r3, [r5, #16]
 800aa96:	b9eb      	cbnz	r3, 800aad4 <_vfiprintf_r+0x78>
 800aa98:	4629      	mov	r1, r5
 800aa9a:	4630      	mov	r0, r6
 800aa9c:	f000 f96e 	bl	800ad7c <__swsetup_r>
 800aaa0:	b1c0      	cbz	r0, 800aad4 <_vfiprintf_r+0x78>
 800aaa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aaa4:	07dc      	lsls	r4, r3, #31
 800aaa6:	d50e      	bpl.n	800aac6 <_vfiprintf_r+0x6a>
 800aaa8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaac:	b01d      	add	sp, #116	; 0x74
 800aaae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab2:	4b7b      	ldr	r3, [pc, #492]	; (800aca0 <_vfiprintf_r+0x244>)
 800aab4:	429d      	cmp	r5, r3
 800aab6:	d101      	bne.n	800aabc <_vfiprintf_r+0x60>
 800aab8:	68b5      	ldr	r5, [r6, #8]
 800aaba:	e7df      	b.n	800aa7c <_vfiprintf_r+0x20>
 800aabc:	4b79      	ldr	r3, [pc, #484]	; (800aca4 <_vfiprintf_r+0x248>)
 800aabe:	429d      	cmp	r5, r3
 800aac0:	bf08      	it	eq
 800aac2:	68f5      	ldreq	r5, [r6, #12]
 800aac4:	e7da      	b.n	800aa7c <_vfiprintf_r+0x20>
 800aac6:	89ab      	ldrh	r3, [r5, #12]
 800aac8:	0598      	lsls	r0, r3, #22
 800aaca:	d4ed      	bmi.n	800aaa8 <_vfiprintf_r+0x4c>
 800aacc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aace:	f000 fb84 	bl	800b1da <__retarget_lock_release_recursive>
 800aad2:	e7e9      	b.n	800aaa8 <_vfiprintf_r+0x4c>
 800aad4:	2300      	movs	r3, #0
 800aad6:	9309      	str	r3, [sp, #36]	; 0x24
 800aad8:	2320      	movs	r3, #32
 800aada:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aade:	f8cd 800c 	str.w	r8, [sp, #12]
 800aae2:	2330      	movs	r3, #48	; 0x30
 800aae4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aca8 <_vfiprintf_r+0x24c>
 800aae8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aaec:	f04f 0901 	mov.w	r9, #1
 800aaf0:	4623      	mov	r3, r4
 800aaf2:	469a      	mov	sl, r3
 800aaf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aaf8:	b10a      	cbz	r2, 800aafe <_vfiprintf_r+0xa2>
 800aafa:	2a25      	cmp	r2, #37	; 0x25
 800aafc:	d1f9      	bne.n	800aaf2 <_vfiprintf_r+0x96>
 800aafe:	ebba 0b04 	subs.w	fp, sl, r4
 800ab02:	d00b      	beq.n	800ab1c <_vfiprintf_r+0xc0>
 800ab04:	465b      	mov	r3, fp
 800ab06:	4622      	mov	r2, r4
 800ab08:	4629      	mov	r1, r5
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	f7ff ff93 	bl	800aa36 <__sfputs_r>
 800ab10:	3001      	adds	r0, #1
 800ab12:	f000 80aa 	beq.w	800ac6a <_vfiprintf_r+0x20e>
 800ab16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ab18:	445a      	add	r2, fp
 800ab1a:	9209      	str	r2, [sp, #36]	; 0x24
 800ab1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	f000 80a2 	beq.w	800ac6a <_vfiprintf_r+0x20e>
 800ab26:	2300      	movs	r3, #0
 800ab28:	f04f 32ff 	mov.w	r2, #4294967295
 800ab2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab30:	f10a 0a01 	add.w	sl, sl, #1
 800ab34:	9304      	str	r3, [sp, #16]
 800ab36:	9307      	str	r3, [sp, #28]
 800ab38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ab3c:	931a      	str	r3, [sp, #104]	; 0x68
 800ab3e:	4654      	mov	r4, sl
 800ab40:	2205      	movs	r2, #5
 800ab42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab46:	4858      	ldr	r0, [pc, #352]	; (800aca8 <_vfiprintf_r+0x24c>)
 800ab48:	f7f5 fb52 	bl	80001f0 <memchr>
 800ab4c:	9a04      	ldr	r2, [sp, #16]
 800ab4e:	b9d8      	cbnz	r0, 800ab88 <_vfiprintf_r+0x12c>
 800ab50:	06d1      	lsls	r1, r2, #27
 800ab52:	bf44      	itt	mi
 800ab54:	2320      	movmi	r3, #32
 800ab56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab5a:	0713      	lsls	r3, r2, #28
 800ab5c:	bf44      	itt	mi
 800ab5e:	232b      	movmi	r3, #43	; 0x2b
 800ab60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ab64:	f89a 3000 	ldrb.w	r3, [sl]
 800ab68:	2b2a      	cmp	r3, #42	; 0x2a
 800ab6a:	d015      	beq.n	800ab98 <_vfiprintf_r+0x13c>
 800ab6c:	9a07      	ldr	r2, [sp, #28]
 800ab6e:	4654      	mov	r4, sl
 800ab70:	2000      	movs	r0, #0
 800ab72:	f04f 0c0a 	mov.w	ip, #10
 800ab76:	4621      	mov	r1, r4
 800ab78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab7c:	3b30      	subs	r3, #48	; 0x30
 800ab7e:	2b09      	cmp	r3, #9
 800ab80:	d94e      	bls.n	800ac20 <_vfiprintf_r+0x1c4>
 800ab82:	b1b0      	cbz	r0, 800abb2 <_vfiprintf_r+0x156>
 800ab84:	9207      	str	r2, [sp, #28]
 800ab86:	e014      	b.n	800abb2 <_vfiprintf_r+0x156>
 800ab88:	eba0 0308 	sub.w	r3, r0, r8
 800ab8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ab90:	4313      	orrs	r3, r2
 800ab92:	9304      	str	r3, [sp, #16]
 800ab94:	46a2      	mov	sl, r4
 800ab96:	e7d2      	b.n	800ab3e <_vfiprintf_r+0xe2>
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	1d19      	adds	r1, r3, #4
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	9103      	str	r1, [sp, #12]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	bfbb      	ittet	lt
 800aba4:	425b      	neglt	r3, r3
 800aba6:	f042 0202 	orrlt.w	r2, r2, #2
 800abaa:	9307      	strge	r3, [sp, #28]
 800abac:	9307      	strlt	r3, [sp, #28]
 800abae:	bfb8      	it	lt
 800abb0:	9204      	strlt	r2, [sp, #16]
 800abb2:	7823      	ldrb	r3, [r4, #0]
 800abb4:	2b2e      	cmp	r3, #46	; 0x2e
 800abb6:	d10c      	bne.n	800abd2 <_vfiprintf_r+0x176>
 800abb8:	7863      	ldrb	r3, [r4, #1]
 800abba:	2b2a      	cmp	r3, #42	; 0x2a
 800abbc:	d135      	bne.n	800ac2a <_vfiprintf_r+0x1ce>
 800abbe:	9b03      	ldr	r3, [sp, #12]
 800abc0:	1d1a      	adds	r2, r3, #4
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	9203      	str	r2, [sp, #12]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	bfb8      	it	lt
 800abca:	f04f 33ff 	movlt.w	r3, #4294967295
 800abce:	3402      	adds	r4, #2
 800abd0:	9305      	str	r3, [sp, #20]
 800abd2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800acb8 <_vfiprintf_r+0x25c>
 800abd6:	7821      	ldrb	r1, [r4, #0]
 800abd8:	2203      	movs	r2, #3
 800abda:	4650      	mov	r0, sl
 800abdc:	f7f5 fb08 	bl	80001f0 <memchr>
 800abe0:	b140      	cbz	r0, 800abf4 <_vfiprintf_r+0x198>
 800abe2:	2340      	movs	r3, #64	; 0x40
 800abe4:	eba0 000a 	sub.w	r0, r0, sl
 800abe8:	fa03 f000 	lsl.w	r0, r3, r0
 800abec:	9b04      	ldr	r3, [sp, #16]
 800abee:	4303      	orrs	r3, r0
 800abf0:	3401      	adds	r4, #1
 800abf2:	9304      	str	r3, [sp, #16]
 800abf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abf8:	482c      	ldr	r0, [pc, #176]	; (800acac <_vfiprintf_r+0x250>)
 800abfa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800abfe:	2206      	movs	r2, #6
 800ac00:	f7f5 faf6 	bl	80001f0 <memchr>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	d03f      	beq.n	800ac88 <_vfiprintf_r+0x22c>
 800ac08:	4b29      	ldr	r3, [pc, #164]	; (800acb0 <_vfiprintf_r+0x254>)
 800ac0a:	bb1b      	cbnz	r3, 800ac54 <_vfiprintf_r+0x1f8>
 800ac0c:	9b03      	ldr	r3, [sp, #12]
 800ac0e:	3307      	adds	r3, #7
 800ac10:	f023 0307 	bic.w	r3, r3, #7
 800ac14:	3308      	adds	r3, #8
 800ac16:	9303      	str	r3, [sp, #12]
 800ac18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac1a:	443b      	add	r3, r7
 800ac1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ac1e:	e767      	b.n	800aaf0 <_vfiprintf_r+0x94>
 800ac20:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac24:	460c      	mov	r4, r1
 800ac26:	2001      	movs	r0, #1
 800ac28:	e7a5      	b.n	800ab76 <_vfiprintf_r+0x11a>
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	3401      	adds	r4, #1
 800ac2e:	9305      	str	r3, [sp, #20]
 800ac30:	4619      	mov	r1, r3
 800ac32:	f04f 0c0a 	mov.w	ip, #10
 800ac36:	4620      	mov	r0, r4
 800ac38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac3c:	3a30      	subs	r2, #48	; 0x30
 800ac3e:	2a09      	cmp	r2, #9
 800ac40:	d903      	bls.n	800ac4a <_vfiprintf_r+0x1ee>
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d0c5      	beq.n	800abd2 <_vfiprintf_r+0x176>
 800ac46:	9105      	str	r1, [sp, #20]
 800ac48:	e7c3      	b.n	800abd2 <_vfiprintf_r+0x176>
 800ac4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac4e:	4604      	mov	r4, r0
 800ac50:	2301      	movs	r3, #1
 800ac52:	e7f0      	b.n	800ac36 <_vfiprintf_r+0x1da>
 800ac54:	ab03      	add	r3, sp, #12
 800ac56:	9300      	str	r3, [sp, #0]
 800ac58:	462a      	mov	r2, r5
 800ac5a:	4b16      	ldr	r3, [pc, #88]	; (800acb4 <_vfiprintf_r+0x258>)
 800ac5c:	a904      	add	r1, sp, #16
 800ac5e:	4630      	mov	r0, r6
 800ac60:	f7fd fe22 	bl	80088a8 <_printf_float>
 800ac64:	4607      	mov	r7, r0
 800ac66:	1c78      	adds	r0, r7, #1
 800ac68:	d1d6      	bne.n	800ac18 <_vfiprintf_r+0x1bc>
 800ac6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ac6c:	07d9      	lsls	r1, r3, #31
 800ac6e:	d405      	bmi.n	800ac7c <_vfiprintf_r+0x220>
 800ac70:	89ab      	ldrh	r3, [r5, #12]
 800ac72:	059a      	lsls	r2, r3, #22
 800ac74:	d402      	bmi.n	800ac7c <_vfiprintf_r+0x220>
 800ac76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac78:	f000 faaf 	bl	800b1da <__retarget_lock_release_recursive>
 800ac7c:	89ab      	ldrh	r3, [r5, #12]
 800ac7e:	065b      	lsls	r3, r3, #25
 800ac80:	f53f af12 	bmi.w	800aaa8 <_vfiprintf_r+0x4c>
 800ac84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac86:	e711      	b.n	800aaac <_vfiprintf_r+0x50>
 800ac88:	ab03      	add	r3, sp, #12
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	462a      	mov	r2, r5
 800ac8e:	4b09      	ldr	r3, [pc, #36]	; (800acb4 <_vfiprintf_r+0x258>)
 800ac90:	a904      	add	r1, sp, #16
 800ac92:	4630      	mov	r0, r6
 800ac94:	f7fe f8ac 	bl	8008df0 <_printf_i>
 800ac98:	e7e4      	b.n	800ac64 <_vfiprintf_r+0x208>
 800ac9a:	bf00      	nop
 800ac9c:	0800b8f4 	.word	0x0800b8f4
 800aca0:	0800b914 	.word	0x0800b914
 800aca4:	0800b8d4 	.word	0x0800b8d4
 800aca8:	0800b77c 	.word	0x0800b77c
 800acac:	0800b786 	.word	0x0800b786
 800acb0:	080088a9 	.word	0x080088a9
 800acb4:	0800aa37 	.word	0x0800aa37
 800acb8:	0800b782 	.word	0x0800b782

0800acbc <__swbuf_r>:
 800acbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acbe:	460e      	mov	r6, r1
 800acc0:	4614      	mov	r4, r2
 800acc2:	4605      	mov	r5, r0
 800acc4:	b118      	cbz	r0, 800acce <__swbuf_r+0x12>
 800acc6:	6983      	ldr	r3, [r0, #24]
 800acc8:	b90b      	cbnz	r3, 800acce <__swbuf_r+0x12>
 800acca:	f000 f9e7 	bl	800b09c <__sinit>
 800acce:	4b21      	ldr	r3, [pc, #132]	; (800ad54 <__swbuf_r+0x98>)
 800acd0:	429c      	cmp	r4, r3
 800acd2:	d12b      	bne.n	800ad2c <__swbuf_r+0x70>
 800acd4:	686c      	ldr	r4, [r5, #4]
 800acd6:	69a3      	ldr	r3, [r4, #24]
 800acd8:	60a3      	str	r3, [r4, #8]
 800acda:	89a3      	ldrh	r3, [r4, #12]
 800acdc:	071a      	lsls	r2, r3, #28
 800acde:	d52f      	bpl.n	800ad40 <__swbuf_r+0x84>
 800ace0:	6923      	ldr	r3, [r4, #16]
 800ace2:	b36b      	cbz	r3, 800ad40 <__swbuf_r+0x84>
 800ace4:	6923      	ldr	r3, [r4, #16]
 800ace6:	6820      	ldr	r0, [r4, #0]
 800ace8:	1ac0      	subs	r0, r0, r3
 800acea:	6963      	ldr	r3, [r4, #20]
 800acec:	b2f6      	uxtb	r6, r6
 800acee:	4283      	cmp	r3, r0
 800acf0:	4637      	mov	r7, r6
 800acf2:	dc04      	bgt.n	800acfe <__swbuf_r+0x42>
 800acf4:	4621      	mov	r1, r4
 800acf6:	4628      	mov	r0, r5
 800acf8:	f000 f93c 	bl	800af74 <_fflush_r>
 800acfc:	bb30      	cbnz	r0, 800ad4c <__swbuf_r+0x90>
 800acfe:	68a3      	ldr	r3, [r4, #8]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	60a3      	str	r3, [r4, #8]
 800ad04:	6823      	ldr	r3, [r4, #0]
 800ad06:	1c5a      	adds	r2, r3, #1
 800ad08:	6022      	str	r2, [r4, #0]
 800ad0a:	701e      	strb	r6, [r3, #0]
 800ad0c:	6963      	ldr	r3, [r4, #20]
 800ad0e:	3001      	adds	r0, #1
 800ad10:	4283      	cmp	r3, r0
 800ad12:	d004      	beq.n	800ad1e <__swbuf_r+0x62>
 800ad14:	89a3      	ldrh	r3, [r4, #12]
 800ad16:	07db      	lsls	r3, r3, #31
 800ad18:	d506      	bpl.n	800ad28 <__swbuf_r+0x6c>
 800ad1a:	2e0a      	cmp	r6, #10
 800ad1c:	d104      	bne.n	800ad28 <__swbuf_r+0x6c>
 800ad1e:	4621      	mov	r1, r4
 800ad20:	4628      	mov	r0, r5
 800ad22:	f000 f927 	bl	800af74 <_fflush_r>
 800ad26:	b988      	cbnz	r0, 800ad4c <__swbuf_r+0x90>
 800ad28:	4638      	mov	r0, r7
 800ad2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad2c:	4b0a      	ldr	r3, [pc, #40]	; (800ad58 <__swbuf_r+0x9c>)
 800ad2e:	429c      	cmp	r4, r3
 800ad30:	d101      	bne.n	800ad36 <__swbuf_r+0x7a>
 800ad32:	68ac      	ldr	r4, [r5, #8]
 800ad34:	e7cf      	b.n	800acd6 <__swbuf_r+0x1a>
 800ad36:	4b09      	ldr	r3, [pc, #36]	; (800ad5c <__swbuf_r+0xa0>)
 800ad38:	429c      	cmp	r4, r3
 800ad3a:	bf08      	it	eq
 800ad3c:	68ec      	ldreq	r4, [r5, #12]
 800ad3e:	e7ca      	b.n	800acd6 <__swbuf_r+0x1a>
 800ad40:	4621      	mov	r1, r4
 800ad42:	4628      	mov	r0, r5
 800ad44:	f000 f81a 	bl	800ad7c <__swsetup_r>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	d0cb      	beq.n	800ace4 <__swbuf_r+0x28>
 800ad4c:	f04f 37ff 	mov.w	r7, #4294967295
 800ad50:	e7ea      	b.n	800ad28 <__swbuf_r+0x6c>
 800ad52:	bf00      	nop
 800ad54:	0800b8f4 	.word	0x0800b8f4
 800ad58:	0800b914 	.word	0x0800b914
 800ad5c:	0800b8d4 	.word	0x0800b8d4

0800ad60 <__ascii_wctomb>:
 800ad60:	b149      	cbz	r1, 800ad76 <__ascii_wctomb+0x16>
 800ad62:	2aff      	cmp	r2, #255	; 0xff
 800ad64:	bf85      	ittet	hi
 800ad66:	238a      	movhi	r3, #138	; 0x8a
 800ad68:	6003      	strhi	r3, [r0, #0]
 800ad6a:	700a      	strbls	r2, [r1, #0]
 800ad6c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ad70:	bf98      	it	ls
 800ad72:	2001      	movls	r0, #1
 800ad74:	4770      	bx	lr
 800ad76:	4608      	mov	r0, r1
 800ad78:	4770      	bx	lr
	...

0800ad7c <__swsetup_r>:
 800ad7c:	4b32      	ldr	r3, [pc, #200]	; (800ae48 <__swsetup_r+0xcc>)
 800ad7e:	b570      	push	{r4, r5, r6, lr}
 800ad80:	681d      	ldr	r5, [r3, #0]
 800ad82:	4606      	mov	r6, r0
 800ad84:	460c      	mov	r4, r1
 800ad86:	b125      	cbz	r5, 800ad92 <__swsetup_r+0x16>
 800ad88:	69ab      	ldr	r3, [r5, #24]
 800ad8a:	b913      	cbnz	r3, 800ad92 <__swsetup_r+0x16>
 800ad8c:	4628      	mov	r0, r5
 800ad8e:	f000 f985 	bl	800b09c <__sinit>
 800ad92:	4b2e      	ldr	r3, [pc, #184]	; (800ae4c <__swsetup_r+0xd0>)
 800ad94:	429c      	cmp	r4, r3
 800ad96:	d10f      	bne.n	800adb8 <__swsetup_r+0x3c>
 800ad98:	686c      	ldr	r4, [r5, #4]
 800ad9a:	89a3      	ldrh	r3, [r4, #12]
 800ad9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ada0:	0719      	lsls	r1, r3, #28
 800ada2:	d42c      	bmi.n	800adfe <__swsetup_r+0x82>
 800ada4:	06dd      	lsls	r5, r3, #27
 800ada6:	d411      	bmi.n	800adcc <__swsetup_r+0x50>
 800ada8:	2309      	movs	r3, #9
 800adaa:	6033      	str	r3, [r6, #0]
 800adac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800adb0:	81a3      	strh	r3, [r4, #12]
 800adb2:	f04f 30ff 	mov.w	r0, #4294967295
 800adb6:	e03e      	b.n	800ae36 <__swsetup_r+0xba>
 800adb8:	4b25      	ldr	r3, [pc, #148]	; (800ae50 <__swsetup_r+0xd4>)
 800adba:	429c      	cmp	r4, r3
 800adbc:	d101      	bne.n	800adc2 <__swsetup_r+0x46>
 800adbe:	68ac      	ldr	r4, [r5, #8]
 800adc0:	e7eb      	b.n	800ad9a <__swsetup_r+0x1e>
 800adc2:	4b24      	ldr	r3, [pc, #144]	; (800ae54 <__swsetup_r+0xd8>)
 800adc4:	429c      	cmp	r4, r3
 800adc6:	bf08      	it	eq
 800adc8:	68ec      	ldreq	r4, [r5, #12]
 800adca:	e7e6      	b.n	800ad9a <__swsetup_r+0x1e>
 800adcc:	0758      	lsls	r0, r3, #29
 800adce:	d512      	bpl.n	800adf6 <__swsetup_r+0x7a>
 800add0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800add2:	b141      	cbz	r1, 800ade6 <__swsetup_r+0x6a>
 800add4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800add8:	4299      	cmp	r1, r3
 800adda:	d002      	beq.n	800ade2 <__swsetup_r+0x66>
 800addc:	4630      	mov	r0, r6
 800adde:	f7ff fb6f 	bl	800a4c0 <_free_r>
 800ade2:	2300      	movs	r3, #0
 800ade4:	6363      	str	r3, [r4, #52]	; 0x34
 800ade6:	89a3      	ldrh	r3, [r4, #12]
 800ade8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800adec:	81a3      	strh	r3, [r4, #12]
 800adee:	2300      	movs	r3, #0
 800adf0:	6063      	str	r3, [r4, #4]
 800adf2:	6923      	ldr	r3, [r4, #16]
 800adf4:	6023      	str	r3, [r4, #0]
 800adf6:	89a3      	ldrh	r3, [r4, #12]
 800adf8:	f043 0308 	orr.w	r3, r3, #8
 800adfc:	81a3      	strh	r3, [r4, #12]
 800adfe:	6923      	ldr	r3, [r4, #16]
 800ae00:	b94b      	cbnz	r3, 800ae16 <__swsetup_r+0x9a>
 800ae02:	89a3      	ldrh	r3, [r4, #12]
 800ae04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae0c:	d003      	beq.n	800ae16 <__swsetup_r+0x9a>
 800ae0e:	4621      	mov	r1, r4
 800ae10:	4630      	mov	r0, r6
 800ae12:	f000 fa07 	bl	800b224 <__smakebuf_r>
 800ae16:	89a0      	ldrh	r0, [r4, #12]
 800ae18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae1c:	f010 0301 	ands.w	r3, r0, #1
 800ae20:	d00a      	beq.n	800ae38 <__swsetup_r+0xbc>
 800ae22:	2300      	movs	r3, #0
 800ae24:	60a3      	str	r3, [r4, #8]
 800ae26:	6963      	ldr	r3, [r4, #20]
 800ae28:	425b      	negs	r3, r3
 800ae2a:	61a3      	str	r3, [r4, #24]
 800ae2c:	6923      	ldr	r3, [r4, #16]
 800ae2e:	b943      	cbnz	r3, 800ae42 <__swsetup_r+0xc6>
 800ae30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ae34:	d1ba      	bne.n	800adac <__swsetup_r+0x30>
 800ae36:	bd70      	pop	{r4, r5, r6, pc}
 800ae38:	0781      	lsls	r1, r0, #30
 800ae3a:	bf58      	it	pl
 800ae3c:	6963      	ldrpl	r3, [r4, #20]
 800ae3e:	60a3      	str	r3, [r4, #8]
 800ae40:	e7f4      	b.n	800ae2c <__swsetup_r+0xb0>
 800ae42:	2000      	movs	r0, #0
 800ae44:	e7f7      	b.n	800ae36 <__swsetup_r+0xba>
 800ae46:	bf00      	nop
 800ae48:	20000038 	.word	0x20000038
 800ae4c:	0800b8f4 	.word	0x0800b8f4
 800ae50:	0800b914 	.word	0x0800b914
 800ae54:	0800b8d4 	.word	0x0800b8d4

0800ae58 <abort>:
 800ae58:	b508      	push	{r3, lr}
 800ae5a:	2006      	movs	r0, #6
 800ae5c:	f000 fa52 	bl	800b304 <raise>
 800ae60:	2001      	movs	r0, #1
 800ae62:	f7f7 fa63 	bl	800232c <_exit>
	...

0800ae68 <__sflush_r>:
 800ae68:	898a      	ldrh	r2, [r1, #12]
 800ae6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6e:	4605      	mov	r5, r0
 800ae70:	0710      	lsls	r0, r2, #28
 800ae72:	460c      	mov	r4, r1
 800ae74:	d458      	bmi.n	800af28 <__sflush_r+0xc0>
 800ae76:	684b      	ldr	r3, [r1, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	dc05      	bgt.n	800ae88 <__sflush_r+0x20>
 800ae7c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	dc02      	bgt.n	800ae88 <__sflush_r+0x20>
 800ae82:	2000      	movs	r0, #0
 800ae84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae8a:	2e00      	cmp	r6, #0
 800ae8c:	d0f9      	beq.n	800ae82 <__sflush_r+0x1a>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae94:	682f      	ldr	r7, [r5, #0]
 800ae96:	602b      	str	r3, [r5, #0]
 800ae98:	d032      	beq.n	800af00 <__sflush_r+0x98>
 800ae9a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae9c:	89a3      	ldrh	r3, [r4, #12]
 800ae9e:	075a      	lsls	r2, r3, #29
 800aea0:	d505      	bpl.n	800aeae <__sflush_r+0x46>
 800aea2:	6863      	ldr	r3, [r4, #4]
 800aea4:	1ac0      	subs	r0, r0, r3
 800aea6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aea8:	b10b      	cbz	r3, 800aeae <__sflush_r+0x46>
 800aeaa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aeac:	1ac0      	subs	r0, r0, r3
 800aeae:	2300      	movs	r3, #0
 800aeb0:	4602      	mov	r2, r0
 800aeb2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aeb4:	6a21      	ldr	r1, [r4, #32]
 800aeb6:	4628      	mov	r0, r5
 800aeb8:	47b0      	blx	r6
 800aeba:	1c43      	adds	r3, r0, #1
 800aebc:	89a3      	ldrh	r3, [r4, #12]
 800aebe:	d106      	bne.n	800aece <__sflush_r+0x66>
 800aec0:	6829      	ldr	r1, [r5, #0]
 800aec2:	291d      	cmp	r1, #29
 800aec4:	d82c      	bhi.n	800af20 <__sflush_r+0xb8>
 800aec6:	4a2a      	ldr	r2, [pc, #168]	; (800af70 <__sflush_r+0x108>)
 800aec8:	40ca      	lsrs	r2, r1
 800aeca:	07d6      	lsls	r6, r2, #31
 800aecc:	d528      	bpl.n	800af20 <__sflush_r+0xb8>
 800aece:	2200      	movs	r2, #0
 800aed0:	6062      	str	r2, [r4, #4]
 800aed2:	04d9      	lsls	r1, r3, #19
 800aed4:	6922      	ldr	r2, [r4, #16]
 800aed6:	6022      	str	r2, [r4, #0]
 800aed8:	d504      	bpl.n	800aee4 <__sflush_r+0x7c>
 800aeda:	1c42      	adds	r2, r0, #1
 800aedc:	d101      	bne.n	800aee2 <__sflush_r+0x7a>
 800aede:	682b      	ldr	r3, [r5, #0]
 800aee0:	b903      	cbnz	r3, 800aee4 <__sflush_r+0x7c>
 800aee2:	6560      	str	r0, [r4, #84]	; 0x54
 800aee4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aee6:	602f      	str	r7, [r5, #0]
 800aee8:	2900      	cmp	r1, #0
 800aeea:	d0ca      	beq.n	800ae82 <__sflush_r+0x1a>
 800aeec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aef0:	4299      	cmp	r1, r3
 800aef2:	d002      	beq.n	800aefa <__sflush_r+0x92>
 800aef4:	4628      	mov	r0, r5
 800aef6:	f7ff fae3 	bl	800a4c0 <_free_r>
 800aefa:	2000      	movs	r0, #0
 800aefc:	6360      	str	r0, [r4, #52]	; 0x34
 800aefe:	e7c1      	b.n	800ae84 <__sflush_r+0x1c>
 800af00:	6a21      	ldr	r1, [r4, #32]
 800af02:	2301      	movs	r3, #1
 800af04:	4628      	mov	r0, r5
 800af06:	47b0      	blx	r6
 800af08:	1c41      	adds	r1, r0, #1
 800af0a:	d1c7      	bne.n	800ae9c <__sflush_r+0x34>
 800af0c:	682b      	ldr	r3, [r5, #0]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d0c4      	beq.n	800ae9c <__sflush_r+0x34>
 800af12:	2b1d      	cmp	r3, #29
 800af14:	d001      	beq.n	800af1a <__sflush_r+0xb2>
 800af16:	2b16      	cmp	r3, #22
 800af18:	d101      	bne.n	800af1e <__sflush_r+0xb6>
 800af1a:	602f      	str	r7, [r5, #0]
 800af1c:	e7b1      	b.n	800ae82 <__sflush_r+0x1a>
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af24:	81a3      	strh	r3, [r4, #12]
 800af26:	e7ad      	b.n	800ae84 <__sflush_r+0x1c>
 800af28:	690f      	ldr	r7, [r1, #16]
 800af2a:	2f00      	cmp	r7, #0
 800af2c:	d0a9      	beq.n	800ae82 <__sflush_r+0x1a>
 800af2e:	0793      	lsls	r3, r2, #30
 800af30:	680e      	ldr	r6, [r1, #0]
 800af32:	bf08      	it	eq
 800af34:	694b      	ldreq	r3, [r1, #20]
 800af36:	600f      	str	r7, [r1, #0]
 800af38:	bf18      	it	ne
 800af3a:	2300      	movne	r3, #0
 800af3c:	eba6 0807 	sub.w	r8, r6, r7
 800af40:	608b      	str	r3, [r1, #8]
 800af42:	f1b8 0f00 	cmp.w	r8, #0
 800af46:	dd9c      	ble.n	800ae82 <__sflush_r+0x1a>
 800af48:	6a21      	ldr	r1, [r4, #32]
 800af4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af4c:	4643      	mov	r3, r8
 800af4e:	463a      	mov	r2, r7
 800af50:	4628      	mov	r0, r5
 800af52:	47b0      	blx	r6
 800af54:	2800      	cmp	r0, #0
 800af56:	dc06      	bgt.n	800af66 <__sflush_r+0xfe>
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af5e:	81a3      	strh	r3, [r4, #12]
 800af60:	f04f 30ff 	mov.w	r0, #4294967295
 800af64:	e78e      	b.n	800ae84 <__sflush_r+0x1c>
 800af66:	4407      	add	r7, r0
 800af68:	eba8 0800 	sub.w	r8, r8, r0
 800af6c:	e7e9      	b.n	800af42 <__sflush_r+0xda>
 800af6e:	bf00      	nop
 800af70:	20400001 	.word	0x20400001

0800af74 <_fflush_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	690b      	ldr	r3, [r1, #16]
 800af78:	4605      	mov	r5, r0
 800af7a:	460c      	mov	r4, r1
 800af7c:	b913      	cbnz	r3, 800af84 <_fflush_r+0x10>
 800af7e:	2500      	movs	r5, #0
 800af80:	4628      	mov	r0, r5
 800af82:	bd38      	pop	{r3, r4, r5, pc}
 800af84:	b118      	cbz	r0, 800af8e <_fflush_r+0x1a>
 800af86:	6983      	ldr	r3, [r0, #24]
 800af88:	b90b      	cbnz	r3, 800af8e <_fflush_r+0x1a>
 800af8a:	f000 f887 	bl	800b09c <__sinit>
 800af8e:	4b14      	ldr	r3, [pc, #80]	; (800afe0 <_fflush_r+0x6c>)
 800af90:	429c      	cmp	r4, r3
 800af92:	d11b      	bne.n	800afcc <_fflush_r+0x58>
 800af94:	686c      	ldr	r4, [r5, #4]
 800af96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d0ef      	beq.n	800af7e <_fflush_r+0xa>
 800af9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afa0:	07d0      	lsls	r0, r2, #31
 800afa2:	d404      	bmi.n	800afae <_fflush_r+0x3a>
 800afa4:	0599      	lsls	r1, r3, #22
 800afa6:	d402      	bmi.n	800afae <_fflush_r+0x3a>
 800afa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afaa:	f000 f915 	bl	800b1d8 <__retarget_lock_acquire_recursive>
 800afae:	4628      	mov	r0, r5
 800afb0:	4621      	mov	r1, r4
 800afb2:	f7ff ff59 	bl	800ae68 <__sflush_r>
 800afb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afb8:	07da      	lsls	r2, r3, #31
 800afba:	4605      	mov	r5, r0
 800afbc:	d4e0      	bmi.n	800af80 <_fflush_r+0xc>
 800afbe:	89a3      	ldrh	r3, [r4, #12]
 800afc0:	059b      	lsls	r3, r3, #22
 800afc2:	d4dd      	bmi.n	800af80 <_fflush_r+0xc>
 800afc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afc6:	f000 f908 	bl	800b1da <__retarget_lock_release_recursive>
 800afca:	e7d9      	b.n	800af80 <_fflush_r+0xc>
 800afcc:	4b05      	ldr	r3, [pc, #20]	; (800afe4 <_fflush_r+0x70>)
 800afce:	429c      	cmp	r4, r3
 800afd0:	d101      	bne.n	800afd6 <_fflush_r+0x62>
 800afd2:	68ac      	ldr	r4, [r5, #8]
 800afd4:	e7df      	b.n	800af96 <_fflush_r+0x22>
 800afd6:	4b04      	ldr	r3, [pc, #16]	; (800afe8 <_fflush_r+0x74>)
 800afd8:	429c      	cmp	r4, r3
 800afda:	bf08      	it	eq
 800afdc:	68ec      	ldreq	r4, [r5, #12]
 800afde:	e7da      	b.n	800af96 <_fflush_r+0x22>
 800afe0:	0800b8f4 	.word	0x0800b8f4
 800afe4:	0800b914 	.word	0x0800b914
 800afe8:	0800b8d4 	.word	0x0800b8d4

0800afec <std>:
 800afec:	2300      	movs	r3, #0
 800afee:	b510      	push	{r4, lr}
 800aff0:	4604      	mov	r4, r0
 800aff2:	e9c0 3300 	strd	r3, r3, [r0]
 800aff6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800affa:	6083      	str	r3, [r0, #8]
 800affc:	8181      	strh	r1, [r0, #12]
 800affe:	6643      	str	r3, [r0, #100]	; 0x64
 800b000:	81c2      	strh	r2, [r0, #14]
 800b002:	6183      	str	r3, [r0, #24]
 800b004:	4619      	mov	r1, r3
 800b006:	2208      	movs	r2, #8
 800b008:	305c      	adds	r0, #92	; 0x5c
 800b00a:	f7fd fba5 	bl	8008758 <memset>
 800b00e:	4b05      	ldr	r3, [pc, #20]	; (800b024 <std+0x38>)
 800b010:	6263      	str	r3, [r4, #36]	; 0x24
 800b012:	4b05      	ldr	r3, [pc, #20]	; (800b028 <std+0x3c>)
 800b014:	62a3      	str	r3, [r4, #40]	; 0x28
 800b016:	4b05      	ldr	r3, [pc, #20]	; (800b02c <std+0x40>)
 800b018:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b01a:	4b05      	ldr	r3, [pc, #20]	; (800b030 <std+0x44>)
 800b01c:	6224      	str	r4, [r4, #32]
 800b01e:	6323      	str	r3, [r4, #48]	; 0x30
 800b020:	bd10      	pop	{r4, pc}
 800b022:	bf00      	nop
 800b024:	0800b33d 	.word	0x0800b33d
 800b028:	0800b35f 	.word	0x0800b35f
 800b02c:	0800b397 	.word	0x0800b397
 800b030:	0800b3bb 	.word	0x0800b3bb

0800b034 <_cleanup_r>:
 800b034:	4901      	ldr	r1, [pc, #4]	; (800b03c <_cleanup_r+0x8>)
 800b036:	f000 b8af 	b.w	800b198 <_fwalk_reent>
 800b03a:	bf00      	nop
 800b03c:	0800af75 	.word	0x0800af75

0800b040 <__sfmoreglue>:
 800b040:	b570      	push	{r4, r5, r6, lr}
 800b042:	1e4a      	subs	r2, r1, #1
 800b044:	2568      	movs	r5, #104	; 0x68
 800b046:	4355      	muls	r5, r2
 800b048:	460e      	mov	r6, r1
 800b04a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b04e:	f7ff fa87 	bl	800a560 <_malloc_r>
 800b052:	4604      	mov	r4, r0
 800b054:	b140      	cbz	r0, 800b068 <__sfmoreglue+0x28>
 800b056:	2100      	movs	r1, #0
 800b058:	e9c0 1600 	strd	r1, r6, [r0]
 800b05c:	300c      	adds	r0, #12
 800b05e:	60a0      	str	r0, [r4, #8]
 800b060:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b064:	f7fd fb78 	bl	8008758 <memset>
 800b068:	4620      	mov	r0, r4
 800b06a:	bd70      	pop	{r4, r5, r6, pc}

0800b06c <__sfp_lock_acquire>:
 800b06c:	4801      	ldr	r0, [pc, #4]	; (800b074 <__sfp_lock_acquire+0x8>)
 800b06e:	f000 b8b3 	b.w	800b1d8 <__retarget_lock_acquire_recursive>
 800b072:	bf00      	nop
 800b074:	20000618 	.word	0x20000618

0800b078 <__sfp_lock_release>:
 800b078:	4801      	ldr	r0, [pc, #4]	; (800b080 <__sfp_lock_release+0x8>)
 800b07a:	f000 b8ae 	b.w	800b1da <__retarget_lock_release_recursive>
 800b07e:	bf00      	nop
 800b080:	20000618 	.word	0x20000618

0800b084 <__sinit_lock_acquire>:
 800b084:	4801      	ldr	r0, [pc, #4]	; (800b08c <__sinit_lock_acquire+0x8>)
 800b086:	f000 b8a7 	b.w	800b1d8 <__retarget_lock_acquire_recursive>
 800b08a:	bf00      	nop
 800b08c:	20000613 	.word	0x20000613

0800b090 <__sinit_lock_release>:
 800b090:	4801      	ldr	r0, [pc, #4]	; (800b098 <__sinit_lock_release+0x8>)
 800b092:	f000 b8a2 	b.w	800b1da <__retarget_lock_release_recursive>
 800b096:	bf00      	nop
 800b098:	20000613 	.word	0x20000613

0800b09c <__sinit>:
 800b09c:	b510      	push	{r4, lr}
 800b09e:	4604      	mov	r4, r0
 800b0a0:	f7ff fff0 	bl	800b084 <__sinit_lock_acquire>
 800b0a4:	69a3      	ldr	r3, [r4, #24]
 800b0a6:	b11b      	cbz	r3, 800b0b0 <__sinit+0x14>
 800b0a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0ac:	f7ff bff0 	b.w	800b090 <__sinit_lock_release>
 800b0b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b0b4:	6523      	str	r3, [r4, #80]	; 0x50
 800b0b6:	4b13      	ldr	r3, [pc, #76]	; (800b104 <__sinit+0x68>)
 800b0b8:	4a13      	ldr	r2, [pc, #76]	; (800b108 <__sinit+0x6c>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	62a2      	str	r2, [r4, #40]	; 0x28
 800b0be:	42a3      	cmp	r3, r4
 800b0c0:	bf04      	itt	eq
 800b0c2:	2301      	moveq	r3, #1
 800b0c4:	61a3      	streq	r3, [r4, #24]
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f000 f820 	bl	800b10c <__sfp>
 800b0cc:	6060      	str	r0, [r4, #4]
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 f81c 	bl	800b10c <__sfp>
 800b0d4:	60a0      	str	r0, [r4, #8]
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f000 f818 	bl	800b10c <__sfp>
 800b0dc:	2200      	movs	r2, #0
 800b0de:	60e0      	str	r0, [r4, #12]
 800b0e0:	2104      	movs	r1, #4
 800b0e2:	6860      	ldr	r0, [r4, #4]
 800b0e4:	f7ff ff82 	bl	800afec <std>
 800b0e8:	68a0      	ldr	r0, [r4, #8]
 800b0ea:	2201      	movs	r2, #1
 800b0ec:	2109      	movs	r1, #9
 800b0ee:	f7ff ff7d 	bl	800afec <std>
 800b0f2:	68e0      	ldr	r0, [r4, #12]
 800b0f4:	2202      	movs	r2, #2
 800b0f6:	2112      	movs	r1, #18
 800b0f8:	f7ff ff78 	bl	800afec <std>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	61a3      	str	r3, [r4, #24]
 800b100:	e7d2      	b.n	800b0a8 <__sinit+0xc>
 800b102:	bf00      	nop
 800b104:	0800b550 	.word	0x0800b550
 800b108:	0800b035 	.word	0x0800b035

0800b10c <__sfp>:
 800b10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b10e:	4607      	mov	r7, r0
 800b110:	f7ff ffac 	bl	800b06c <__sfp_lock_acquire>
 800b114:	4b1e      	ldr	r3, [pc, #120]	; (800b190 <__sfp+0x84>)
 800b116:	681e      	ldr	r6, [r3, #0]
 800b118:	69b3      	ldr	r3, [r6, #24]
 800b11a:	b913      	cbnz	r3, 800b122 <__sfp+0x16>
 800b11c:	4630      	mov	r0, r6
 800b11e:	f7ff ffbd 	bl	800b09c <__sinit>
 800b122:	3648      	adds	r6, #72	; 0x48
 800b124:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b128:	3b01      	subs	r3, #1
 800b12a:	d503      	bpl.n	800b134 <__sfp+0x28>
 800b12c:	6833      	ldr	r3, [r6, #0]
 800b12e:	b30b      	cbz	r3, 800b174 <__sfp+0x68>
 800b130:	6836      	ldr	r6, [r6, #0]
 800b132:	e7f7      	b.n	800b124 <__sfp+0x18>
 800b134:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b138:	b9d5      	cbnz	r5, 800b170 <__sfp+0x64>
 800b13a:	4b16      	ldr	r3, [pc, #88]	; (800b194 <__sfp+0x88>)
 800b13c:	60e3      	str	r3, [r4, #12]
 800b13e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b142:	6665      	str	r5, [r4, #100]	; 0x64
 800b144:	f000 f847 	bl	800b1d6 <__retarget_lock_init_recursive>
 800b148:	f7ff ff96 	bl	800b078 <__sfp_lock_release>
 800b14c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b150:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b154:	6025      	str	r5, [r4, #0]
 800b156:	61a5      	str	r5, [r4, #24]
 800b158:	2208      	movs	r2, #8
 800b15a:	4629      	mov	r1, r5
 800b15c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b160:	f7fd fafa 	bl	8008758 <memset>
 800b164:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b168:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b16c:	4620      	mov	r0, r4
 800b16e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b170:	3468      	adds	r4, #104	; 0x68
 800b172:	e7d9      	b.n	800b128 <__sfp+0x1c>
 800b174:	2104      	movs	r1, #4
 800b176:	4638      	mov	r0, r7
 800b178:	f7ff ff62 	bl	800b040 <__sfmoreglue>
 800b17c:	4604      	mov	r4, r0
 800b17e:	6030      	str	r0, [r6, #0]
 800b180:	2800      	cmp	r0, #0
 800b182:	d1d5      	bne.n	800b130 <__sfp+0x24>
 800b184:	f7ff ff78 	bl	800b078 <__sfp_lock_release>
 800b188:	230c      	movs	r3, #12
 800b18a:	603b      	str	r3, [r7, #0]
 800b18c:	e7ee      	b.n	800b16c <__sfp+0x60>
 800b18e:	bf00      	nop
 800b190:	0800b550 	.word	0x0800b550
 800b194:	ffff0001 	.word	0xffff0001

0800b198 <_fwalk_reent>:
 800b198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b19c:	4606      	mov	r6, r0
 800b19e:	4688      	mov	r8, r1
 800b1a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b1a4:	2700      	movs	r7, #0
 800b1a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1aa:	f1b9 0901 	subs.w	r9, r9, #1
 800b1ae:	d505      	bpl.n	800b1bc <_fwalk_reent+0x24>
 800b1b0:	6824      	ldr	r4, [r4, #0]
 800b1b2:	2c00      	cmp	r4, #0
 800b1b4:	d1f7      	bne.n	800b1a6 <_fwalk_reent+0xe>
 800b1b6:	4638      	mov	r0, r7
 800b1b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1bc:	89ab      	ldrh	r3, [r5, #12]
 800b1be:	2b01      	cmp	r3, #1
 800b1c0:	d907      	bls.n	800b1d2 <_fwalk_reent+0x3a>
 800b1c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	d003      	beq.n	800b1d2 <_fwalk_reent+0x3a>
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	4630      	mov	r0, r6
 800b1ce:	47c0      	blx	r8
 800b1d0:	4307      	orrs	r7, r0
 800b1d2:	3568      	adds	r5, #104	; 0x68
 800b1d4:	e7e9      	b.n	800b1aa <_fwalk_reent+0x12>

0800b1d6 <__retarget_lock_init_recursive>:
 800b1d6:	4770      	bx	lr

0800b1d8 <__retarget_lock_acquire_recursive>:
 800b1d8:	4770      	bx	lr

0800b1da <__retarget_lock_release_recursive>:
 800b1da:	4770      	bx	lr

0800b1dc <__swhatbuf_r>:
 800b1dc:	b570      	push	{r4, r5, r6, lr}
 800b1de:	460e      	mov	r6, r1
 800b1e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1e4:	2900      	cmp	r1, #0
 800b1e6:	b096      	sub	sp, #88	; 0x58
 800b1e8:	4614      	mov	r4, r2
 800b1ea:	461d      	mov	r5, r3
 800b1ec:	da07      	bge.n	800b1fe <__swhatbuf_r+0x22>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	602b      	str	r3, [r5, #0]
 800b1f2:	89b3      	ldrh	r3, [r6, #12]
 800b1f4:	061a      	lsls	r2, r3, #24
 800b1f6:	d410      	bmi.n	800b21a <__swhatbuf_r+0x3e>
 800b1f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1fc:	e00e      	b.n	800b21c <__swhatbuf_r+0x40>
 800b1fe:	466a      	mov	r2, sp
 800b200:	f000 f902 	bl	800b408 <_fstat_r>
 800b204:	2800      	cmp	r0, #0
 800b206:	dbf2      	blt.n	800b1ee <__swhatbuf_r+0x12>
 800b208:	9a01      	ldr	r2, [sp, #4]
 800b20a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b20e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b212:	425a      	negs	r2, r3
 800b214:	415a      	adcs	r2, r3
 800b216:	602a      	str	r2, [r5, #0]
 800b218:	e7ee      	b.n	800b1f8 <__swhatbuf_r+0x1c>
 800b21a:	2340      	movs	r3, #64	; 0x40
 800b21c:	2000      	movs	r0, #0
 800b21e:	6023      	str	r3, [r4, #0]
 800b220:	b016      	add	sp, #88	; 0x58
 800b222:	bd70      	pop	{r4, r5, r6, pc}

0800b224 <__smakebuf_r>:
 800b224:	898b      	ldrh	r3, [r1, #12]
 800b226:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b228:	079d      	lsls	r5, r3, #30
 800b22a:	4606      	mov	r6, r0
 800b22c:	460c      	mov	r4, r1
 800b22e:	d507      	bpl.n	800b240 <__smakebuf_r+0x1c>
 800b230:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b234:	6023      	str	r3, [r4, #0]
 800b236:	6123      	str	r3, [r4, #16]
 800b238:	2301      	movs	r3, #1
 800b23a:	6163      	str	r3, [r4, #20]
 800b23c:	b002      	add	sp, #8
 800b23e:	bd70      	pop	{r4, r5, r6, pc}
 800b240:	ab01      	add	r3, sp, #4
 800b242:	466a      	mov	r2, sp
 800b244:	f7ff ffca 	bl	800b1dc <__swhatbuf_r>
 800b248:	9900      	ldr	r1, [sp, #0]
 800b24a:	4605      	mov	r5, r0
 800b24c:	4630      	mov	r0, r6
 800b24e:	f7ff f987 	bl	800a560 <_malloc_r>
 800b252:	b948      	cbnz	r0, 800b268 <__smakebuf_r+0x44>
 800b254:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b258:	059a      	lsls	r2, r3, #22
 800b25a:	d4ef      	bmi.n	800b23c <__smakebuf_r+0x18>
 800b25c:	f023 0303 	bic.w	r3, r3, #3
 800b260:	f043 0302 	orr.w	r3, r3, #2
 800b264:	81a3      	strh	r3, [r4, #12]
 800b266:	e7e3      	b.n	800b230 <__smakebuf_r+0xc>
 800b268:	4b0d      	ldr	r3, [pc, #52]	; (800b2a0 <__smakebuf_r+0x7c>)
 800b26a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	6020      	str	r0, [r4, #0]
 800b270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b274:	81a3      	strh	r3, [r4, #12]
 800b276:	9b00      	ldr	r3, [sp, #0]
 800b278:	6163      	str	r3, [r4, #20]
 800b27a:	9b01      	ldr	r3, [sp, #4]
 800b27c:	6120      	str	r0, [r4, #16]
 800b27e:	b15b      	cbz	r3, 800b298 <__smakebuf_r+0x74>
 800b280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b284:	4630      	mov	r0, r6
 800b286:	f000 f8d1 	bl	800b42c <_isatty_r>
 800b28a:	b128      	cbz	r0, 800b298 <__smakebuf_r+0x74>
 800b28c:	89a3      	ldrh	r3, [r4, #12]
 800b28e:	f023 0303 	bic.w	r3, r3, #3
 800b292:	f043 0301 	orr.w	r3, r3, #1
 800b296:	81a3      	strh	r3, [r4, #12]
 800b298:	89a0      	ldrh	r0, [r4, #12]
 800b29a:	4305      	orrs	r5, r0
 800b29c:	81a5      	strh	r5, [r4, #12]
 800b29e:	e7cd      	b.n	800b23c <__smakebuf_r+0x18>
 800b2a0:	0800b035 	.word	0x0800b035

0800b2a4 <_malloc_usable_size_r>:
 800b2a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2a8:	1f18      	subs	r0, r3, #4
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	bfbc      	itt	lt
 800b2ae:	580b      	ldrlt	r3, [r1, r0]
 800b2b0:	18c0      	addlt	r0, r0, r3
 800b2b2:	4770      	bx	lr

0800b2b4 <_raise_r>:
 800b2b4:	291f      	cmp	r1, #31
 800b2b6:	b538      	push	{r3, r4, r5, lr}
 800b2b8:	4604      	mov	r4, r0
 800b2ba:	460d      	mov	r5, r1
 800b2bc:	d904      	bls.n	800b2c8 <_raise_r+0x14>
 800b2be:	2316      	movs	r3, #22
 800b2c0:	6003      	str	r3, [r0, #0]
 800b2c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
 800b2c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b2ca:	b112      	cbz	r2, 800b2d2 <_raise_r+0x1e>
 800b2cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2d0:	b94b      	cbnz	r3, 800b2e6 <_raise_r+0x32>
 800b2d2:	4620      	mov	r0, r4
 800b2d4:	f000 f830 	bl	800b338 <_getpid_r>
 800b2d8:	462a      	mov	r2, r5
 800b2da:	4601      	mov	r1, r0
 800b2dc:	4620      	mov	r0, r4
 800b2de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2e2:	f000 b817 	b.w	800b314 <_kill_r>
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d00a      	beq.n	800b300 <_raise_r+0x4c>
 800b2ea:	1c59      	adds	r1, r3, #1
 800b2ec:	d103      	bne.n	800b2f6 <_raise_r+0x42>
 800b2ee:	2316      	movs	r3, #22
 800b2f0:	6003      	str	r3, [r0, #0]
 800b2f2:	2001      	movs	r0, #1
 800b2f4:	e7e7      	b.n	800b2c6 <_raise_r+0x12>
 800b2f6:	2400      	movs	r4, #0
 800b2f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	4798      	blx	r3
 800b300:	2000      	movs	r0, #0
 800b302:	e7e0      	b.n	800b2c6 <_raise_r+0x12>

0800b304 <raise>:
 800b304:	4b02      	ldr	r3, [pc, #8]	; (800b310 <raise+0xc>)
 800b306:	4601      	mov	r1, r0
 800b308:	6818      	ldr	r0, [r3, #0]
 800b30a:	f7ff bfd3 	b.w	800b2b4 <_raise_r>
 800b30e:	bf00      	nop
 800b310:	20000038 	.word	0x20000038

0800b314 <_kill_r>:
 800b314:	b538      	push	{r3, r4, r5, lr}
 800b316:	4d07      	ldr	r5, [pc, #28]	; (800b334 <_kill_r+0x20>)
 800b318:	2300      	movs	r3, #0
 800b31a:	4604      	mov	r4, r0
 800b31c:	4608      	mov	r0, r1
 800b31e:	4611      	mov	r1, r2
 800b320:	602b      	str	r3, [r5, #0]
 800b322:	f7f6 fff3 	bl	800230c <_kill>
 800b326:	1c43      	adds	r3, r0, #1
 800b328:	d102      	bne.n	800b330 <_kill_r+0x1c>
 800b32a:	682b      	ldr	r3, [r5, #0]
 800b32c:	b103      	cbz	r3, 800b330 <_kill_r+0x1c>
 800b32e:	6023      	str	r3, [r4, #0]
 800b330:	bd38      	pop	{r3, r4, r5, pc}
 800b332:	bf00      	nop
 800b334:	2000060c 	.word	0x2000060c

0800b338 <_getpid_r>:
 800b338:	f7f6 bfe0 	b.w	80022fc <_getpid>

0800b33c <__sread>:
 800b33c:	b510      	push	{r4, lr}
 800b33e:	460c      	mov	r4, r1
 800b340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b344:	f000 f894 	bl	800b470 <_read_r>
 800b348:	2800      	cmp	r0, #0
 800b34a:	bfab      	itete	ge
 800b34c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b34e:	89a3      	ldrhlt	r3, [r4, #12]
 800b350:	181b      	addge	r3, r3, r0
 800b352:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b356:	bfac      	ite	ge
 800b358:	6563      	strge	r3, [r4, #84]	; 0x54
 800b35a:	81a3      	strhlt	r3, [r4, #12]
 800b35c:	bd10      	pop	{r4, pc}

0800b35e <__swrite>:
 800b35e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b362:	461f      	mov	r7, r3
 800b364:	898b      	ldrh	r3, [r1, #12]
 800b366:	05db      	lsls	r3, r3, #23
 800b368:	4605      	mov	r5, r0
 800b36a:	460c      	mov	r4, r1
 800b36c:	4616      	mov	r6, r2
 800b36e:	d505      	bpl.n	800b37c <__swrite+0x1e>
 800b370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b374:	2302      	movs	r3, #2
 800b376:	2200      	movs	r2, #0
 800b378:	f000 f868 	bl	800b44c <_lseek_r>
 800b37c:	89a3      	ldrh	r3, [r4, #12]
 800b37e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b382:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b386:	81a3      	strh	r3, [r4, #12]
 800b388:	4632      	mov	r2, r6
 800b38a:	463b      	mov	r3, r7
 800b38c:	4628      	mov	r0, r5
 800b38e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b392:	f000 b817 	b.w	800b3c4 <_write_r>

0800b396 <__sseek>:
 800b396:	b510      	push	{r4, lr}
 800b398:	460c      	mov	r4, r1
 800b39a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b39e:	f000 f855 	bl	800b44c <_lseek_r>
 800b3a2:	1c43      	adds	r3, r0, #1
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	bf15      	itete	ne
 800b3a8:	6560      	strne	r0, [r4, #84]	; 0x54
 800b3aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b3ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b3b2:	81a3      	strheq	r3, [r4, #12]
 800b3b4:	bf18      	it	ne
 800b3b6:	81a3      	strhne	r3, [r4, #12]
 800b3b8:	bd10      	pop	{r4, pc}

0800b3ba <__sclose>:
 800b3ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3be:	f000 b813 	b.w	800b3e8 <_close_r>
	...

0800b3c4 <_write_r>:
 800b3c4:	b538      	push	{r3, r4, r5, lr}
 800b3c6:	4d07      	ldr	r5, [pc, #28]	; (800b3e4 <_write_r+0x20>)
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	4608      	mov	r0, r1
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	602a      	str	r2, [r5, #0]
 800b3d2:	461a      	mov	r2, r3
 800b3d4:	f7f6 ffd1 	bl	800237a <_write>
 800b3d8:	1c43      	adds	r3, r0, #1
 800b3da:	d102      	bne.n	800b3e2 <_write_r+0x1e>
 800b3dc:	682b      	ldr	r3, [r5, #0]
 800b3de:	b103      	cbz	r3, 800b3e2 <_write_r+0x1e>
 800b3e0:	6023      	str	r3, [r4, #0]
 800b3e2:	bd38      	pop	{r3, r4, r5, pc}
 800b3e4:	2000060c 	.word	0x2000060c

0800b3e8 <_close_r>:
 800b3e8:	b538      	push	{r3, r4, r5, lr}
 800b3ea:	4d06      	ldr	r5, [pc, #24]	; (800b404 <_close_r+0x1c>)
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	4604      	mov	r4, r0
 800b3f0:	4608      	mov	r0, r1
 800b3f2:	602b      	str	r3, [r5, #0]
 800b3f4:	f7f6 ffdd 	bl	80023b2 <_close>
 800b3f8:	1c43      	adds	r3, r0, #1
 800b3fa:	d102      	bne.n	800b402 <_close_r+0x1a>
 800b3fc:	682b      	ldr	r3, [r5, #0]
 800b3fe:	b103      	cbz	r3, 800b402 <_close_r+0x1a>
 800b400:	6023      	str	r3, [r4, #0]
 800b402:	bd38      	pop	{r3, r4, r5, pc}
 800b404:	2000060c 	.word	0x2000060c

0800b408 <_fstat_r>:
 800b408:	b538      	push	{r3, r4, r5, lr}
 800b40a:	4d07      	ldr	r5, [pc, #28]	; (800b428 <_fstat_r+0x20>)
 800b40c:	2300      	movs	r3, #0
 800b40e:	4604      	mov	r4, r0
 800b410:	4608      	mov	r0, r1
 800b412:	4611      	mov	r1, r2
 800b414:	602b      	str	r3, [r5, #0]
 800b416:	f7f6 ffd8 	bl	80023ca <_fstat>
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	d102      	bne.n	800b424 <_fstat_r+0x1c>
 800b41e:	682b      	ldr	r3, [r5, #0]
 800b420:	b103      	cbz	r3, 800b424 <_fstat_r+0x1c>
 800b422:	6023      	str	r3, [r4, #0]
 800b424:	bd38      	pop	{r3, r4, r5, pc}
 800b426:	bf00      	nop
 800b428:	2000060c 	.word	0x2000060c

0800b42c <_isatty_r>:
 800b42c:	b538      	push	{r3, r4, r5, lr}
 800b42e:	4d06      	ldr	r5, [pc, #24]	; (800b448 <_isatty_r+0x1c>)
 800b430:	2300      	movs	r3, #0
 800b432:	4604      	mov	r4, r0
 800b434:	4608      	mov	r0, r1
 800b436:	602b      	str	r3, [r5, #0]
 800b438:	f7f6 ffd7 	bl	80023ea <_isatty>
 800b43c:	1c43      	adds	r3, r0, #1
 800b43e:	d102      	bne.n	800b446 <_isatty_r+0x1a>
 800b440:	682b      	ldr	r3, [r5, #0]
 800b442:	b103      	cbz	r3, 800b446 <_isatty_r+0x1a>
 800b444:	6023      	str	r3, [r4, #0]
 800b446:	bd38      	pop	{r3, r4, r5, pc}
 800b448:	2000060c 	.word	0x2000060c

0800b44c <_lseek_r>:
 800b44c:	b538      	push	{r3, r4, r5, lr}
 800b44e:	4d07      	ldr	r5, [pc, #28]	; (800b46c <_lseek_r+0x20>)
 800b450:	4604      	mov	r4, r0
 800b452:	4608      	mov	r0, r1
 800b454:	4611      	mov	r1, r2
 800b456:	2200      	movs	r2, #0
 800b458:	602a      	str	r2, [r5, #0]
 800b45a:	461a      	mov	r2, r3
 800b45c:	f7f6 ffd0 	bl	8002400 <_lseek>
 800b460:	1c43      	adds	r3, r0, #1
 800b462:	d102      	bne.n	800b46a <_lseek_r+0x1e>
 800b464:	682b      	ldr	r3, [r5, #0]
 800b466:	b103      	cbz	r3, 800b46a <_lseek_r+0x1e>
 800b468:	6023      	str	r3, [r4, #0]
 800b46a:	bd38      	pop	{r3, r4, r5, pc}
 800b46c:	2000060c 	.word	0x2000060c

0800b470 <_read_r>:
 800b470:	b538      	push	{r3, r4, r5, lr}
 800b472:	4d07      	ldr	r5, [pc, #28]	; (800b490 <_read_r+0x20>)
 800b474:	4604      	mov	r4, r0
 800b476:	4608      	mov	r0, r1
 800b478:	4611      	mov	r1, r2
 800b47a:	2200      	movs	r2, #0
 800b47c:	602a      	str	r2, [r5, #0]
 800b47e:	461a      	mov	r2, r3
 800b480:	f7f6 ff5e 	bl	8002340 <_read>
 800b484:	1c43      	adds	r3, r0, #1
 800b486:	d102      	bne.n	800b48e <_read_r+0x1e>
 800b488:	682b      	ldr	r3, [r5, #0]
 800b48a:	b103      	cbz	r3, 800b48e <_read_r+0x1e>
 800b48c:	6023      	str	r3, [r4, #0]
 800b48e:	bd38      	pop	{r3, r4, r5, pc}
 800b490:	2000060c 	.word	0x2000060c

0800b494 <_init>:
 800b494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b496:	bf00      	nop
 800b498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b49a:	bc08      	pop	{r3}
 800b49c:	469e      	mov	lr, r3
 800b49e:	4770      	bx	lr

0800b4a0 <_fini>:
 800b4a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4a2:	bf00      	nop
 800b4a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4a6:	bc08      	pop	{r3}
 800b4a8:	469e      	mov	lr, r3
 800b4aa:	4770      	bx	lr
