
---------- Begin Simulation Statistics ----------
host_inst_rate                                 198759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323140                       # Number of bytes of host memory used
host_seconds                                   100.62                       # Real time elapsed on the host
host_tick_rate                              385101316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000004                       # Number of instructions simulated
sim_seconds                                  0.038751                       # Number of seconds simulated
sim_ticks                                 38750633500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5424637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 48644.381578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 41275.290002                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4973416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    21949366500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               451221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            124758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  13474855000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060182                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326463                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 82269.990599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 77337.294616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1263460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   17389490183                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.143319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              211371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            71477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10819023493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139894                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 79986.561102                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.453582                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           12561                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1004711194                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6899468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59371.161564                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 52092.878402                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6236876                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     39338856683                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096035                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                662592                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             196235                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  24293878493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           466357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996711                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001264                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.631947                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.294687                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6899468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59371.161564                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 52092.878402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6236876                       # number of overall hits
system.cpu.dcache.overall_miss_latency    39338856683                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096035                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               662592                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            196235                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  24293878493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          466357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 385504                       # number of replacements
system.cpu.dcache.sampled_refs                 386528                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.984947                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6359770                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501890450000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145606                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13464055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14417.349530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11448.554999                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13422319                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      601722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003100                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41736                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1216                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    463884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40519                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 331.251703                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13464055                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14417.349530                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11448.554999                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13422319                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       601722500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003100                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41736                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1216                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    463884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40519                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436731                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.606356                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13464055                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14417.349530                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11448.554999                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13422319                       # number of overall hits
system.cpu.icache.overall_miss_latency      601722500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003100                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41736                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1216                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    463884000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40289                       # number of replacements
system.cpu.icache.sampled_refs                  40520                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.606356                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13422319                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 93196.581310                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     50150664745                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                538117                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    64968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     87663.670629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 72350.564896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        23580                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3628224000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.637052                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      41388                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     407                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2964998500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.630787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 40981                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362080                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       86410.948630                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  71022.238331                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         237416                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            10772334500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.344300                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       124664                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       508                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8817766000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.342894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  124155                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81032                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    87383.743459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 71917.822589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7080879500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81032                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     5827645000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81032                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145606                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145606                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.581892                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      427048                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86723.186110                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   71351.882691                       # average overall mshr miss latency
system.l2.demand_hits                          260996                       # number of demand (read+write) hits
system.l2.demand_miss_latency             14400558500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.388837                       # miss rate for demand accesses
system.l2.demand_misses                        166052                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        915                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        11782764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.386692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   165136                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.734924                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.117218                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12041.000923                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1920.507605                       # Average occupied blocks per context
system.l2.overall_accesses                     427048                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86723.186110                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  88067.067250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         260996                       # number of overall hits
system.l2.overall_miss_latency            14400558500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.388837                       # miss rate for overall accesses
system.l2.overall_misses                       166052                       # number of overall misses
system.l2.overall_mshr_hits                       915                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       61933429245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.646777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  703253                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.179461                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         96571                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        50588                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       597190                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           545746                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          849                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         643946                       # number of replacements
system.l2.sampled_refs                         657979                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13961.508528                       # Cycle average of tags in use
system.l2.total_refs                           382873                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            94755                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 47507740                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2537586                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3356260                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           18                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       284109                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3389956                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3980570                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         177286                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305481                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       326325                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     18938812                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.561917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.442692                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14581857     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2208917     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       796514      4.21%     92.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       447677      2.36%     95.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       260126      1.37%     96.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       130384      0.69%     97.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       115050      0.61%     97.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        71962      0.38%     98.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       326325      1.72%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     18938812                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10642034                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2360187                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3122131                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       283904                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10642034                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13839104                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.999352                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.999352                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5774516                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       402533                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28836944                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7708533                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5350495                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2087343                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          654                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       105267                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4725476                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4568520                       # DTB hits
system.switch_cpus_1.dtb.data_misses           156956                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3826966                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3674516                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           152450                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        898510                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            894004                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4506                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3980570                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3411451                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9174890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        75724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30856487                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        594797                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.132714                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3411451                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2714872                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.028772                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21026155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.467529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.707353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15262781     72.59%     72.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         485680      2.31%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         374247      1.78%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         443806      2.11%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1388811      6.61%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         268053      1.27%     86.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         262481      1.25%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         501868      2.39%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2038428      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21026155                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               8967371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2022451                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1557138                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.511854                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4726548                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           898510                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12791743                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14632371                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734086                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9390245                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.487851                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14851460                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       331765                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3769825                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5914930                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       368069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1915620                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25198359                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3828038                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       376617                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15352293                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       134502                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2087343                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       177890                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       358398                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       105695                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        18852                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3554726                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1153669                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        18852                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64577                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       267188                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.333405                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.333405                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10289884     65.42%     65.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46643      0.30%     65.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       232517      1.48%     67.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7214      0.05%     67.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       206387      1.31%     68.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19708      0.13%     68.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        65122      0.41%     69.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3944715     25.08%     94.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       916721      5.83%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15728911                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       143103                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009098                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        21926     15.32%     15.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           23      0.02%     15.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            8      0.01%     15.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           28      0.02%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        70047     48.95%     64.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     64.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45265     31.63%     95.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5806      4.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21026155                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.748064                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.299501                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     13707368     65.19%     65.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3268154     15.54%     80.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1704331      8.11%     88.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1078115      5.13%     93.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       735317      3.50%     97.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       347660      1.65%     99.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       163565      0.78%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16368      0.08%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5277      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21026155                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.524410                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23641221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15728911                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13415998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        24152                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     12187870                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3411516                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3411451                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              65                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2671433                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       850777                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5914930                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1915620                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               29993526                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4910058                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8003401                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       397768                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8033193                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       422309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        12996                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35850273                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27884704                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20651573                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5131294                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2087343                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       864266                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12648105                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2072006                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                103188                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
