{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623172330335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623172330336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  8 19:12:10 2021 " "Processing started: Tue Jun  8 19:12:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623172330336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172330336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MacLayer -c MacLayer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MacLayer -c MacLayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172330336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623172330571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623172330571 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type Gen_3_check_byte.v(11) " "Verilog HDL Declaration warning at Gen_3_check_byte.v(11): \"type\" is SystemVerilog-2005 keyword" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1623172343722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_3_check_byte " "Found entity 1: Gen_3_check_byte" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/packet_identifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/packet_identifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 packet_identifier " "Found entity 1: packet_identifier" {  } { { "../hdl/Packet_Identifier/packet_identifier.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/packet_identifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_mux " "Found entity 1: Gen_mux" {  } { { "../hdl/Packet_Identifier/Gen_mux.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_ctrl " "Found entity 1: Gen_ctrl" {  } { { "../hdl/Packet_Identifier/Gen_ctrl.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen1_2_DataPath.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/Gen1_2_DataPath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen1_2_DataPath " "Found entity 1: Gen1_2_DataPath" {  } { { "../hdl/Packet_Identifier/Gen1_2_DataPath.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen1_2_DataPath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343730 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type check_byte.v(7) " "Verilog HDL Declaration warning at check_byte.v(7): \"type\" is SystemVerilog-2005 keyword" {  } { { "../hdl/Packet_Identifier/check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/check_byte.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1623172343731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/msm/mohamed/GP/hdl/Packet_Identifier/check_byte.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/msm/mohamed/GP/hdl/Packet_Identifier/check_byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_byte " "Found entity 1: check_byte" {  } { { "../hdl/Packet_Identifier/check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/check_byte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623172343731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172343731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gen_3_check_byte " "Elaborating entity \"Gen_3_check_byte\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623172343801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Gen_3_check_byte.v(75) " "Verilog HDL assignment warning at Gen_3_check_byte.v(75): truncated value with size 32 to match size of target (12)" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623172343804 "|Gen_3_check_byte"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "type\[0\] GND " "Pin \"type\[0\]\" is stuck at GND" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623172344416 "|Gen_3_check_byte|type[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "type\[3\] GND " "Pin \"type\[3\]\" is stuck at GND" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623172344416 "|Gen_3_check_byte|type[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "type\[4\] GND " "Pin \"type\[4\]\" is stuck at GND" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623172344416 "|Gen_3_check_byte|type[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623172344416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623172344534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623172345031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623172345031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../hdl/Packet_Identifier/Gen_3_check_byte.v" "" { Text "/home/msm/mohamed/GP/hdl/Packet_Identifier/Gen_3_check_byte.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623172345087 "|Gen_3_check_byte|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623172345087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623172345087 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623172345087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623172345087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623172345087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623172345096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  8 19:12:25 2021 " "Processing ended: Tue Jun  8 19:12:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623172345096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623172345096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623172345096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623172345096 ""}
