# VLSI

<ol>
<li><h1><i><a href="https://github.com/Sarunesh/Ripple_Carry_Adder.git" target="blank">Ripple Carry Adder</a></i></h1>
<p>This contains the verilog code for a <b>4-bit Ripple Carry Adder</b> that has been implemented using Full-adders and Half-adders</p></li>
</ol>
