$date
	Sun Dec 21 19:49:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module strcut_up_counter_tb $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " clk $end
$scope module op $end
$var wire 1 " clk $end
$var wire 1 # q2 $end
$var wire 1 $ q1 $end
$var wire 1 % q0 $end
$var wire 3 & Q [2:0] $end
$scope module FF0 $end
$var wire 1 ' J $end
$var wire 1 ( K $end
$var wire 1 " clk $end
$var reg 1 % Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 % J $end
$var wire 1 % K $end
$var wire 1 " clk $end
$var reg 1 $ Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 ) J $end
$var wire 1 * K $end
$var wire 1 " clk $end
$var reg 1 # Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
0)
1(
1'
b0 &
0%
0$
0#
0"
b0 !
$end
#5
b1 !
b1 &
1%
1"
#10
0"
#15
1$
b10 !
b10 &
0%
1"
#20
0"
#25
1*
1)
b11 !
b11 &
1%
1"
#30
0"
#35
0*
0)
1#
0$
b100 !
b100 &
0%
1"
#40
0"
#45
b101 !
b101 &
1%
1"
#50
0"
#55
1$
b110 !
b110 &
0%
1"
#60
0"
#65
1*
1)
b111 !
b111 &
1%
1"
#70
0"
#75
0*
0)
0#
0$
b0 !
b0 &
0%
1"
#80
0"
