Timing Analyzer report for Timestamp
Tue Apr  9 16:44:58 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 14. Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 15. Slow 1200mV 85C Model Setup: 'CLK0'
 16. Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 17. Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 18. Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLK0'
 20. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 21. Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 22. Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 23. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 24. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 25. Slow 1200mV 85C Model Recovery: 'Trigger'
 26. Slow 1200mV 85C Model Recovery: 'Hit'
 27. Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'Trigger'
 30. Slow 1200mV 85C Model Removal: 'Hit'
 31. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 32. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 33. Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 34. Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 35. Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 45. Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 46. Slow 1200mV 0C Model Setup: 'CLK0'
 47. Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 48. Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 49. Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Hold: 'CLK0'
 51. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 52. Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 53. Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 54. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 55. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 56. Slow 1200mV 0C Model Recovery: 'Trigger'
 57. Slow 1200mV 0C Model Recovery: 'Hit'
 58. Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Removal: 'Trigger'
 61. Slow 1200mV 0C Model Removal: 'Hit'
 62. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 63. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 64. Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 65. Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 66. Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 75. Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 76. Fast 1200mV 0C Model Setup: 'CLK0'
 77. Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 78. Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 79. Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'CLK0'
 81. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 82. Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 83. Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 84. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 85. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 86. Fast 1200mV 0C Model Recovery: 'Trigger'
 87. Fast 1200mV 0C Model Recovery: 'Hit'
 88. Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Removal: 'Hit'
 91. Fast 1200mV 0C Model Removal: 'Trigger'
 92. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 93. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 94. Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 95. Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 96. Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Timestamp                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; CLK0                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { CLK0 }                                                ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] } ;
; Global_P:sc1|FFD:sc1|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc1|Q }                              ;
; Global_P:sc1|FFD:sc5|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc5|Q }                              ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q }           ;
; Hit                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Hit }                                                 ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK0   ; sc2|sc0|altpll_component|auto_generated|pll1|inclk[0] ; { sc2|sc0|altpll_component|auto_generated|pll1|clk[0] } ;
; TDC:sc0|FFD:sc4|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc4|Q }                                   ;
; TDC:sc0|FFD:sc6|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc6|Q }                                   ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q }                ;
; Trigger                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Trigger }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 132.38 MHz ; 132.38 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 237.42 MHz ; 237.42 MHz      ; CLK0                                                ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -16.522 ; -3836.621     ;
; Global_P:sc1|FFD:sc5|Q                              ; -11.987 ; -1017.149     ;
; TDC:sc0|FFD:sc4|Q                                   ; -11.792 ; -1012.076     ;
; CLK0                                                ; -5.556  ; -56.029       ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.514 ; -1.950        ;
; TDC:sc0|FFD:sc4|Q                                   ; -0.056 ; -0.056        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.112  ; 0.000         ;
; CLK0                                                ; 0.404  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -4.386 ; -4.386        ;
; TDC:sc0|FFD:sc6|Q                                   ; -4.327 ; -4.327        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -4.137 ; -4.137        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.820 ; -3.820        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.624 ; -2.624        ;
; Trigger                                             ; -1.911 ; -1.911        ;
; Hit                                                 ; -1.517 ; -1.517        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.983 ; -7.431        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.370 ; 0.000         ;
; Trigger                                             ; 1.052 ; 0.000         ;
; Hit                                                 ; 1.182 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.746 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 3.027 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.244 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.424 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.652 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.193 ; -1068.928     ;
; CLK0                                                ; 9.762  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -16.522 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.203     ;
; -16.516 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.230     ;
; -16.504 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.185     ;
; -16.503 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.230     ;
; -16.498 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.212     ;
; -16.491 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.200     ;
; -16.485 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.212     ;
; -16.473 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.182     ;
; -16.470 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.151     ;
; -16.455 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.171     ;
; -16.452 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.133     ;
; -16.437 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.153     ;
; -16.432 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.163     ;
; -16.432 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.806     ; 16.104     ;
; -16.429 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.110     ;
; -16.426 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.773     ; 16.131     ;
; -16.423 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.137     ;
; -16.414 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.145     ;
; -16.413 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.760     ; 16.131     ;
; -16.411 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.758     ; 16.131     ;
; -16.410 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.137     ;
; -16.407 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.088     ;
; -16.402 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.748     ; 16.132     ;
; -16.401 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.115     ;
; -16.401 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.778     ; 16.101     ;
; -16.398 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.107     ;
; -16.395 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.759     ; 16.114     ;
; -16.395 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.076     ;
; -16.393 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.758     ; 16.113     ;
; -16.389 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.103     ;
; -16.388 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.115     ;
; -16.384 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.748     ; 16.114     ;
; -16.380 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.806     ; 16.052     ;
; -16.377 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.753     ; 16.102     ;
; -16.377 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.759     ; 16.096     ;
; -16.377 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.058     ;
; -16.376 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.085     ;
; -16.376 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.103     ;
; -16.365 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.771     ; 16.072     ;
; -16.364 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.073     ;
; -16.362 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.078     ;
; -16.359 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.040     ;
; -16.359 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.753     ; 16.084     ;
; -16.358 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.765     ; 16.071     ;
; -16.356 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.037     ;
; -16.355 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.036     ;
; -16.353 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.067     ;
; -16.350 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.031     ;
; -16.350 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.064     ;
; -16.344 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.764     ; 16.058     ;
; -16.343 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 16.024     ;
; -16.342 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.756     ; 16.064     ;
; -16.340 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.067     ;
; -16.340 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.056     ;
; -16.340 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.765     ; 16.053     ;
; -16.339 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.070     ;
; -16.337 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.064     ;
; -16.334 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.794     ; 16.018     ;
; -16.331 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.751     ; 16.058     ;
; -16.328 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.037     ;
; -16.328 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.044     ;
; -16.325 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.034     ;
; -16.321 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.767     ; 16.032     ;
; -16.319 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.769     ; 16.028     ;
; -16.318 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.758     ; 16.038     ;
; -16.317 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.048     ;
; -16.316 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.794     ; 16.000     ;
; -16.312 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.757     ; 16.033     ;
; -16.309 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.748     ; 16.039     ;
; -16.307 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 15.988     ;
; -16.305 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.768     ; 16.015     ;
; -16.305 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.036     ;
; -16.304 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 15.985     ;
; -16.302 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.759     ; 16.021     ;
; -16.298 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.797     ; 15.979     ;
; -16.297 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.778     ; 15.997     ;
; -16.296 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.758     ; 16.016     ;
; -16.292 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.008     ;
; -16.289 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.806     ; 15.961     ;
; -16.289 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.005     ;
; -16.287 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.748     ; 16.017     ;
; -16.287 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 16.003     ;
; -16.284 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 15.955     ;
; -16.284 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.758     ; 16.004     ;
; -16.284 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.753     ; 16.009     ;
; -16.283 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.762     ; 15.999     ;
; -16.283 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.773     ; 15.988     ;
; -16.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.759     ; 15.999     ;
; -16.279 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.778     ; 15.979     ;
; -16.275 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.748     ; 16.005     ;
; -16.271 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.756     ; 15.993     ;
; -16.270 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.760     ; 15.988     ;
; -16.269 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 16.000     ;
; -16.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.788     ; 15.958     ;
; -16.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.774     ; 15.972     ;
; -16.268 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.759     ; 15.987     ;
; -16.266 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.747     ; 15.997     ;
; -16.266 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.807     ; 15.937     ;
; -16.265 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.765     ; 15.978     ;
; -16.262 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.753     ; 15.987     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -11.987 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 13.095     ;
; -11.872 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.982     ;
; -11.859 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.967     ;
; -11.859 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.967     ;
; -11.855 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.963     ;
; -11.852 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.960     ;
; -11.836 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.944     ;
; -11.824 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.932     ;
; -11.755 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.863     ;
; -11.740 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.850     ;
; -11.727 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.835     ;
; -11.727 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.835     ;
; -11.723 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.831     ;
; -11.721 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.831     ;
; -11.720 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.828     ;
; -11.708 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.816     ;
; -11.708 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.816     ;
; -11.704 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.812     ;
; -11.692 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.800     ;
; -11.673 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.781     ;
; -11.653 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.761     ;
; -11.644 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.754     ;
; -11.638 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.746     ;
; -11.634 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.742     ;
; -11.623 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.731     ;
; -11.619 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.727     ;
; -11.608 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.718     ;
; -11.595 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.703     ;
; -11.595 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.703     ;
; -11.591 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.699     ;
; -11.589 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.699     ;
; -11.588 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.696     ;
; -11.576 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.684     ;
; -11.576 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.684     ;
; -11.572 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.680     ;
; -11.560 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.668     ;
; -11.554 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.662     ;
; -11.541 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.649     ;
; -11.541 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.649     ;
; -11.522 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.630     ;
; -11.521 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.629     ;
; -11.512 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.620     ;
; -11.512 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.622     ;
; -11.506 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.614     ;
; -11.502 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.610     ;
; -11.499 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.607     ;
; -11.493 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.603     ;
; -11.491 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.599     ;
; -11.487 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.595     ;
; -11.476 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.586     ;
; -11.465 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.573     ;
; -11.463 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.571     ;
; -11.463 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.571     ;
; -11.457 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.567     ;
; -11.456 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.567     ;
; -11.456 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.564     ;
; -11.446 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.554     ;
; -11.444 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.552     ;
; -11.444 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.552     ;
; -11.440 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.548     ;
; -11.428 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.536     ;
; -11.422 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.530     ;
; -11.417 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.525     ;
; -11.409 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.517     ;
; -11.409 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.517     ;
; -11.403 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.511     ;
; -11.396 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.504     ;
; -11.390 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.498     ;
; -11.389 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.497     ;
; -11.382 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.490     ;
; -11.380 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.488     ;
; -11.380 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.490     ;
; -11.377 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.485     ;
; -11.374 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.482     ;
; -11.370 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.478     ;
; -11.367 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.475     ;
; -11.361 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.469     ;
; -11.361 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.471     ;
; -11.359 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.467     ;
; -11.355 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.463     ;
; -11.344 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.452     ;
; -11.341 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.695      ; 12.454     ;
; -11.333 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.441     ;
; -11.328 ; Shift_Left:sc4|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.701      ; 12.447     ;
; -11.328 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.439     ;
; -11.328 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.439     ;
; -11.325 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.692      ; 12.435     ;
; -11.324 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.435     ;
; -11.321 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.432     ;
; -11.314 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.422     ;
; -11.312 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.420     ;
; -11.312 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.420     ;
; -11.305 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.416     ;
; -11.298 ; Shift_Left:sc3|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.703      ; 12.419     ;
; -11.293 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.693      ; 12.404     ;
; -11.290 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.398     ;
; -11.285 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.393     ;
; -11.277 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.385     ;
; -11.277 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.385     ;
; -11.271 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.690      ; 12.379     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -11.792 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.557     ;
; -11.768 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.535     ;
; -11.683 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.450     ;
; -11.660 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.425     ;
; -11.641 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.406     ;
; -11.636 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.403     ;
; -11.617 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.384     ;
; -11.606 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.371     ;
; -11.605 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.370     ;
; -11.586 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.351     ;
; -11.551 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.318     ;
; -11.532 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.299     ;
; -11.528 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.293     ;
; -11.518 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.283     ;
; -11.518 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.283     ;
; -11.509 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.274     ;
; -11.504 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.271     ;
; -11.493 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.258     ;
; -11.485 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.252     ;
; -11.474 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.239     ;
; -11.473 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.238     ;
; -11.455 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.220     ;
; -11.454 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.219     ;
; -11.419 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.186     ;
; -11.408 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.173     ;
; -11.400 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.167     ;
; -11.399 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.164     ;
; -11.396 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.161     ;
; -11.386 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.151     ;
; -11.386 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.151     ;
; -11.380 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.145     ;
; -11.377 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.142     ;
; -11.372 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.139     ;
; -11.367 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.132     ;
; -11.367 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.132     ;
; -11.362 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.127     ;
; -11.361 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.126     ;
; -11.353 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.120     ;
; -11.344 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.109     ;
; -11.342 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.107     ;
; -11.342 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.107     ;
; -11.341 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.106     ;
; -11.325 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.090     ;
; -11.323 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.088     ;
; -11.322 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.087     ;
; -11.287 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.054     ;
; -11.276 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.041     ;
; -11.268 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 12.035     ;
; -11.267 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.032     ;
; -11.261 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.350      ; 12.029     ;
; -11.257 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.022     ;
; -11.254 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.019     ;
; -11.254 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.019     ;
; -11.248 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.013     ;
; -11.245 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.010     ;
; -11.243 ; Shift_Left:sc4|shift_reg[8] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.358      ; 12.019     ;
; -11.237 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.352      ; 12.007     ;
; -11.235 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.000     ;
; -11.235 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 12.000     ;
; -11.230 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.995     ;
; -11.229 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.994     ;
; -11.221 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 11.988     ;
; -11.212 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.977     ;
; -11.211 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.976     ;
; -11.210 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.975     ;
; -11.210 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.975     ;
; -11.210 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.975     ;
; -11.209 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.974     ;
; -11.201 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.966     ;
; -11.193 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.958     ;
; -11.191 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.956     ;
; -11.191 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.956     ;
; -11.190 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.955     ;
; -11.182 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.947     ;
; -11.160 ; Shift_Left:sc3|shift_reg[8] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.360      ; 11.938     ;
; -11.152 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.352      ; 11.922     ;
; -11.144 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.909     ;
; -11.136 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.349      ; 11.903     ;
; -11.135 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.900     ;
; -11.129 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.350      ; 11.897     ;
; -11.125 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.890     ;
; -11.122 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.887     ;
; -11.122 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.887     ;
; -11.116 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.881     ;
; -11.111 ; Shift_Left:sc4|shift_reg[8] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.358      ; 11.887     ;
; -11.110 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.350      ; 11.878     ;
; -11.105 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.352      ; 11.875     ;
; -11.103 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.868     ;
; -11.103 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.868     ;
; -11.098 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.863     ;
; -11.097 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.862     ;
; -11.092 ; Shift_Left:sc4|shift_reg[8] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.358      ; 11.868     ;
; -11.086 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.352      ; 11.856     ;
; -11.080 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.845     ;
; -11.079 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.844     ;
; -11.078 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.843     ;
; -11.078 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.843     ;
; -11.075 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.350      ; 11.843     ;
; -11.074 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.350      ; 11.842     ;
; -11.073 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.347      ; 11.838     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK0'                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -5.556 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.661     ; 7.313      ;
; -5.537 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a148~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.670     ; 7.285      ;
; -5.535 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.667     ; 7.286      ;
; -5.492 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a190~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.664     ; 7.246      ;
; -5.492 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a162~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.630     ; 7.280      ;
; -5.492 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a157~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.693     ; 7.217      ;
; -5.455 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a110~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.606     ; 7.267      ;
; -5.382 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.671     ; 7.129      ;
; -5.363 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a138~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.602     ; 7.179      ;
; -5.356 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.698     ; 7.076      ;
; -5.331 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a120~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.624     ; 7.125      ;
; -5.323 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~portb_address_reg0   ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.635     ; 7.106      ;
; -5.306 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a115~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.684     ; 7.040      ;
; -5.295 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.702     ; 7.011      ;
; -5.290 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a160~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.673     ; 7.035      ;
; -5.285 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a134~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.645     ; 7.058      ;
; -5.266 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a48~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.615     ; 7.069      ;
; -5.233 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.222     ; 7.429      ;
; -5.226 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.656     ; 6.988      ;
; -5.224 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a43~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.676     ; 6.966      ;
; -5.220 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a96~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.606     ; 7.032      ;
; -5.219 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.691     ; 6.946      ;
; -5.219 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a62~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.609     ; 7.028      ;
; -5.217 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a82~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.668     ; 6.967      ;
; -5.211 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.662     ; 6.967      ;
; -5.209 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a202~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.655     ; 6.972      ;
; -5.205 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a121~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.663     ; 6.960      ;
; -5.193 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a51~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.652     ; 6.959      ;
; -5.184 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.652     ; 6.950      ;
; -5.182 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a176~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.675     ; 6.925      ;
; -5.171 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.665     ; 6.924      ;
; -5.166 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a208~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.640     ; 6.944      ;
; -5.148 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.679     ; 6.887      ;
; -5.141 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a52~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.176     ; 7.383      ;
; -5.135 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a64~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.652     ; 6.901      ;
; -5.130 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a8~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.674     ; 6.874      ;
; -5.126 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a118~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.627     ; 6.917      ;
; -5.119 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.703     ; 6.834      ;
; -5.118 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a22~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.664     ; 6.872      ;
; -5.114 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a175~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.289     ; 7.243      ;
; -5.113 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.698     ; 6.833      ;
; -5.110 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.674     ; 6.854      ;
; -5.097 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a219~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.673     ; 6.842      ;
; -5.095 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.679     ; 6.834      ;
; -5.091 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.648     ; 6.861      ;
; -5.077 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a65~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.681     ; 6.814      ;
; -5.075 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.682     ; 6.811      ;
; -5.073 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a20~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.669     ; 6.822      ;
; -5.071 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a36~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.673     ; 6.816      ;
; -5.070 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.697     ; 6.791      ;
; -5.070 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.635     ; 6.853      ;
; -5.066 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a127~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.694     ; 6.790      ;
; -5.042 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a123~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.272     ; 7.188      ;
; -5.038 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a143~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.689     ; 6.767      ;
; -5.037 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.683     ; 6.772      ;
; -5.031 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.645     ; 6.804      ;
; -5.026 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a201~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.252     ; 7.192      ;
; -5.021 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.632     ; 6.807      ;
; -5.021 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a203~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.301     ; 7.138      ;
; -5.018 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a174~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.651     ; 6.785      ;
; -5.018 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a207~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.194     ; 7.242      ;
; -5.017 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a78~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.597     ; 6.838      ;
; -5.011 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a40~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.616     ; 6.813      ;
; -5.010 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.663     ; 6.765      ;
; -5.007 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.684     ; 6.741      ;
; -4.990 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a165~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.274     ; 7.134      ;
; -4.986 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.672     ; 6.732      ;
; -4.984 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a68~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.632     ; 6.770      ;
; -4.984 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a54~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.610     ; 6.792      ;
; -4.980 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.690     ; 6.708      ;
; -4.976 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.648     ; 6.746      ;
; -4.970 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a172~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.247     ; 7.141      ;
; -4.959 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.653     ; 6.724      ;
; -4.953 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~portb_address_reg0   ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.656     ; 6.715      ;
; -4.953 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a89~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.251     ; 7.120      ;
; -4.949 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a79~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.659     ; 6.708      ;
; -4.941 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.678     ; 6.681      ;
; -4.939 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.688     ; 6.669      ;
; -4.927 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.243     ; 7.102      ;
; -4.926 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a135~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.665     ; 6.679      ;
; -4.924 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a39~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.268     ; 7.074      ;
; -4.922 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.665     ; 6.675      ;
; -4.917 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a145~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.254     ; 7.081      ;
; -4.916 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a189~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.228     ; 7.106      ;
; -4.915 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a25~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.200     ; 7.133      ;
; -4.913 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a166~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.602     ; 6.729      ;
; -4.904 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a50~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.648     ; 6.674      ;
; -4.897 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a38~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.168     ; 7.147      ;
; -4.893 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a10~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.184     ; 7.127      ;
; -4.888 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a95~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.271     ; 7.035      ;
; -4.886 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.680     ; 6.624      ;
; -4.879 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a108~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.191     ; 7.106      ;
; -4.878 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.678     ; 6.618      ;
; -4.876 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a153~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.259     ; 7.035      ;
; -4.868 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a92~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.605     ; 6.681      ;
; -4.866 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a204~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.618     ; 6.666      ;
; -4.864 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a137~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.274     ; 7.008      ;
; -4.858 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a93~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.616     ; 6.660      ;
; -4.854 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.203     ; 7.069      ;
; -4.853 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a167~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.258     ; 7.013      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                    ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.514 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.247      ;
; -0.509 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.252      ;
; -0.388 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.373      ;
; -0.257 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.504      ;
; -0.136 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.625      ;
; -0.131 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.630      ;
; -0.010 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.751      ;
; -0.005 ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.756      ;
; 0.116  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.877      ;
; 0.121  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 1.882      ;
; 0.172  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.502      ; 1.940      ;
; 0.242  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 2.003      ;
; 0.247  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 2.008      ;
; 0.251  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.570      ;
; 0.266  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.585      ;
; 0.368  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 2.129      ;
; 0.373  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 2.134      ;
; 0.377  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.696      ;
; 0.495  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 2.255      ;
; 0.518  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.837      ;
; 0.525  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 2.289      ;
; 0.629  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.948      ;
; 0.644  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 1.963      ;
; 0.663  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 2.427      ;
; 0.755  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.074      ;
; 0.770  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.089      ;
; 0.881  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.200      ;
; 0.896  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.215      ;
; 0.999  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 2.759      ;
; 1.004  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 2.764      ;
; 1.007  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.326      ;
; 1.022  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.341      ;
; 1.125  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 2.885      ;
; 1.130  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 2.890      ;
; 1.133  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.452      ;
; 1.148  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.053      ; 2.467      ;
; 1.154  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.060      ; 2.480      ;
; 1.260  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.052      ; 2.578      ;
; 1.300  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.056      ; 2.622      ;
; 1.374  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.138      ;
; 1.377  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 3.137      ;
; 1.382  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.494      ; 3.142      ;
; 1.418  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.182      ;
; 1.438  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.056      ; 2.760      ;
; 1.487  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.251      ;
; 1.505  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.263      ;
; 1.510  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.268      ;
; 1.571  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.335      ;
; 1.631  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.389      ;
; 1.636  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.394      ;
; 1.670  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.183      ;
; 1.675  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.188      ;
; 1.693  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.060      ; 3.019      ;
; 1.727  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.488      ;
; 1.757  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.515      ;
; 1.762  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.520      ;
; 1.764  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.052      ; 3.082      ;
; 1.779  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.052      ; 3.097      ;
; 1.796  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.309      ;
; 1.801  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.314      ;
; 1.812  ; Shift_Left:sc4|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.579      ;
; 1.813  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.574      ;
; 1.835  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.599      ;
; 1.853  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.614      ;
; 1.883  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.641      ;
; 1.884  ; Shift_Left:sc4|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.651      ;
; 1.884  ; Shift_Left:sc4|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.500      ; 3.650      ;
; 1.888  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.646      ;
; 1.889  ; Shift_Left:sc4|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.500      ; 3.655      ;
; 1.890  ; Shift_Left:sc3|shift_reg[18] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.654      ;
; 1.890  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.052      ; 3.208      ;
; 1.896  ; Shift_Left:sc4|shift_reg[18] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.663      ;
; 1.905  ; Shift_Left:sc4|shift_reg[13] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.672      ;
; 1.905  ; Shift_Left:sc3|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.052      ; 3.223      ;
; 1.911  ; Shift_Left:sc3|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.675      ;
; 1.922  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.435      ;
; 1.927  ; Global_P:sc1|FFD:sc1|Q       ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.085      ; 6.440      ;
; 1.929  ; Shift_Left:sc4|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.696      ;
; 1.933  ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.503      ; 3.702      ;
; 1.938  ; Shift_Left:sc4|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.705      ;
; 1.938  ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.503      ; 3.707      ;
; 1.941  ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.490      ; 3.697      ;
; 1.944  ; Shift_Left:sc3|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.503      ; 3.713      ;
; 1.946  ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.490      ; 3.702      ;
; 1.946  ; Shift_Left:sc3|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.710      ;
; 1.947  ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.490      ; 3.703      ;
; 1.948  ; Shift_Left:sc3|shift_reg[19] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.709      ;
; 1.952  ; Shift_Left:sc3|shift_reg[20] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.502      ; 3.720      ;
; 1.952  ; Shift_Left:sc4|shift_reg[17] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.719      ;
; 1.958  ; Shift_Left:sc3|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.503      ; 3.727      ;
; 1.960  ; Shift_Left:sc4|shift_reg[14] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.724      ;
; 1.970  ; Shift_Left:sc4|shift_reg[50] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.489      ; 3.725      ;
; 1.977  ; Shift_Left:sc4|shift_reg[48] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.489      ; 3.732      ;
; 1.991  ; Shift_Left:sc3|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.752      ;
; 1.998  ; Shift_Left:sc3|shift_reg[19] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.495      ; 3.759      ;
; 2.001  ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.490      ; 3.757      ;
; 2.009  ; Shift_Left:sc4|shift_reg[23] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.492      ; 3.767      ;
; 2.010  ; Shift_Left:sc4|shift_reg[22] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.500      ; 3.776      ;
; 2.012  ; Shift_Left:sc4|shift_reg[11] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.501      ; 3.779      ;
; 2.013  ; Shift_Left:sc3|shift_reg[16] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.498      ; 3.777      ;
+--------+------------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.056 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 0.923      ;
; 0.279  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.713      ; 1.258      ;
; 0.382  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.360      ;
; 0.382  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.360      ;
; 0.387  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.365      ;
; 0.387  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.365      ;
; 0.508  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.486      ;
; 0.508  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.486      ;
; 0.513  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.491      ;
; 0.513  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.491      ;
; 0.634  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.612      ;
; 0.634  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.612      ;
; 0.639  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.617      ;
; 0.639  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.617      ;
; 0.760  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.738      ;
; 0.760  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.738      ;
; 0.765  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.743      ;
; 0.765  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.743      ;
; 0.871  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 1.841      ;
; 0.877  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 1.847      ;
; 0.891  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.869      ;
; 0.891  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.869      ;
; 0.905  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.883      ;
; 0.910  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.888      ;
; 1.012  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.990      ;
; 1.012  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.990      ;
; 1.017  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.995      ;
; 1.017  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 1.995      ;
; 1.031  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.009      ;
; 1.036  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.014      ;
; 1.157  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.135      ;
; 1.162  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.140      ;
; 1.182  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.264      ;
; 1.198  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.280      ;
; 1.264  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.242      ;
; 1.264  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.242      ;
; 1.269  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.247      ;
; 1.269  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.247      ;
; 1.278  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 2.248      ;
; 1.279  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 2.249      ;
; 1.283  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.261      ;
; 1.288  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.266      ;
; 1.308  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.390      ;
; 1.324  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.406      ;
; 1.392  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.368      ;
; 1.392  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.368      ;
; 1.395  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 2.365      ;
; 1.397  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.373      ;
; 1.397  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.373      ;
; 1.414  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 2.384      ;
; 1.414  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.392      ;
; 1.434  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.516      ;
; 1.450  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.532      ;
; 1.518  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.494      ;
; 1.518  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.494      ;
; 1.523  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.499      ;
; 1.523  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.499      ;
; 1.535  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.513      ;
; 1.540  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.518      ;
; 1.550  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.702      ; 2.518      ;
; 1.550  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.702      ; 2.518      ;
; 1.560  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.642      ;
; 1.576  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.886      ; 4.658      ;
; 1.644  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.620      ;
; 1.644  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.620      ;
; 1.649  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.625      ;
; 1.649  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.625      ;
; 1.677  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.895      ; 4.768      ;
; 1.686  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.704      ; 2.656      ;
; 1.714  ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.154      ; 3.134      ;
; 1.714  ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.113      ;
; 1.737  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.154      ; 3.157      ;
; 1.742  ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.141      ;
; 1.757  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.151      ; 3.174      ;
; 1.760  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.146      ; 3.172      ;
; 1.762  ; Shift_Left:sc3|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.144      ; 3.172      ;
; 1.770  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.746      ;
; 1.770  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.746      ;
; 1.773  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.172      ;
; 1.775  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.751      ;
; 1.775  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.710      ; 2.751      ;
; 1.787  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.765      ;
; 1.788  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.702      ; 2.756      ;
; 1.792  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.712      ; 2.770      ;
; 1.794  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.151      ; 3.211      ;
; 1.795  ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.151      ; 3.212      ;
; 1.806  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.146      ; 3.218      ;
; 1.807  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.146      ; 3.219      ;
; 1.810  ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.209      ;
; 1.819  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.895      ; 4.910      ;
; 1.821  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.146      ; 3.233      ;
; 1.822  ; Shift_Left:sc3|shift_reg[8]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.244      ;
; 1.823  ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.154      ; 3.243      ;
; 1.824  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.146      ; 3.236      ;
; 1.833  ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.154      ; 3.253      ;
; 1.838  ; Shift_Left:sc3|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.156      ; 3.260      ;
; 1.841  ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.240      ;
; 1.841  ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.151      ; 3.258      ;
; 1.846  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.245      ;
; 1.848  ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.133      ; 3.247      ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.112 ; Shift_Left:sc4|shift_reg[18]              ; Shift_Left:sc4|shift_reg[19]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 0.841      ;
; 0.234 ; Global_P:sc1|FFD:sc1|Q                    ; fsm_wr:sc7|qp[1]                          ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.204      ; 3.956      ;
; 0.259 ; Global_P:sc1|FFD:sc5|Q                    ; Global_P:sc1|AFFD:sc7|qp[0]               ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.071      ; 3.598      ;
; 0.270 ; Global_P:sc1|FFD:sc1|Q                    ; fsm_wr:sc7|qp[0]                          ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.204      ; 3.992      ;
; 0.341 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q   ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.089      ; 2.466      ;
; 0.366 ; Global_P:sc1|FFD:sc5|Q                    ; Global_P:sc1|AFFD:sc7|qp[0]               ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.071      ; 3.705      ;
; 0.368 ; Shift_Left:sc3|shift_reg[16]              ; Shift_Left:sc3|shift_reg[17]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.094      ;
; 0.375 ; Shift_Left:sc3|shift_reg[120]             ; Shift_Left:sc3|shift_reg[121]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.074      ;
; 0.402 ; fsm_wr:sc7|qp[2]                          ; fsm_wr:sc7|qp[2]                          ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fsm_wr:sc7|qp[1]                          ; fsm_wr:sc7|qp[1]                          ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Shift_Left:sc4|shift_reg[14]              ; Shift_Left:sc4|shift_reg[15]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.129      ;
; 0.414 ; Shift_Left:sc3|shift_reg[46]              ; Shift_Left:sc3|shift_reg[47]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.098      ;
; 0.425 ; Shift_Left:sc4|shift_reg[122]             ; Shift_Left:sc4|shift_reg[123]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.509      ; 1.120      ;
; 0.427 ; Shift_Left:sc3|shift_reg[20]              ; Shift_Left:sc3|shift_reg[21]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.540      ; 1.153      ;
; 0.432 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; Shift_Left:sc3|shift_reg[29]              ; Shift_Left:sc3|shift_reg[30]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.717      ;
; 0.434 ; Shift_Left:sc3|shift_reg[31]              ; Shift_Left:sc3|shift_reg[32]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.434 ; Shift_Left:sc3|shift_reg[25]              ; Shift_Left:sc3|shift_reg[26]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.434 ; Shift_Left:sc4|shift_reg[19]              ; Shift_Left:sc4|shift_reg[20]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.435 ; Shift_Left:sc4|shift_reg[124]             ; Shift_Left:sc4|shift_reg[125]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.718      ;
; 0.435 ; Shift_Left:sc3|shift_reg[124]             ; Shift_Left:sc3|shift_reg[125]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.718      ;
; 0.435 ; Shift_Left:sc3|shift_reg[89]              ; Shift_Left:sc3|shift_reg[90]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.435 ; Shift_Left:sc3|shift_reg[36]              ; Shift_Left:sc3|shift_reg[37]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.717      ;
; 0.435 ; Shift_Left:sc3|shift_reg[28]              ; Shift_Left:sc3|shift_reg[29]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.435 ; Shift_Left:sc4|shift_reg[27]              ; Shift_Left:sc4|shift_reg[28]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.435 ; Shift_Left:sc3|shift_reg[26]              ; Shift_Left:sc3|shift_reg[27]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.435 ; Shift_Left:sc4|shift_reg[25]              ; Shift_Left:sc4|shift_reg[26]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.435 ; Shift_Left:sc4|shift_reg[20]              ; Shift_Left:sc4|shift_reg[21]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.436 ; Shift_Left:sc3|shift_reg[121]             ; Shift_Left:sc3|shift_reg[122]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.718      ;
; 0.436 ; Shift_Left:sc4|shift_reg[24]              ; Shift_Left:sc4|shift_reg[25]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.720      ;
; 0.438 ; Shift_Left:sc3|shift_reg[35]              ; Shift_Left:sc3|shift_reg[36]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.720      ;
; 0.440 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q        ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q      ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.244      ; 2.720      ;
; 0.451 ; Shift_Left:sc4|shift_reg[90]              ; Shift_Left:sc4|shift_reg[91]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[87]              ; Shift_Left:sc4|shift_reg[88]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[84]              ; Shift_Left:sc4|shift_reg[85]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[48]              ; Shift_Left:sc4|shift_reg[49]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[12]              ; Shift_Left:sc4|shift_reg[13]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[10]              ; Shift_Left:sc4|shift_reg[11]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[118]             ; Shift_Left:sc3|shift_reg[119]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[116]             ; Shift_Left:sc3|shift_reg[117]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[114]             ; Shift_Left:sc4|shift_reg[115]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[113]             ; Shift_Left:sc3|shift_reg[114]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[111]             ; Shift_Left:sc3|shift_reg[112]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[111]             ; Shift_Left:sc4|shift_reg[112]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[100]             ; Shift_Left:sc3|shift_reg[101]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[93]              ; Shift_Left:sc4|shift_reg[94]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[86]              ; Shift_Left:sc4|shift_reg[87]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[82]              ; Shift_Left:sc4|shift_reg[83]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[76]              ; Shift_Left:sc3|shift_reg[77]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[73]              ; Shift_Left:sc4|shift_reg[74]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[73]              ; Shift_Left:sc3|shift_reg[74]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[71]              ; Shift_Left:sc4|shift_reg[72]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[59]              ; Shift_Left:sc3|shift_reg[60]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[56]              ; Shift_Left:sc3|shift_reg[57]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[56]              ; Shift_Left:sc4|shift_reg[57]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.452 ; Shift_Left:sc4|shift_reg[46]              ; Shift_Left:sc4|shift_reg[47]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[45]              ; Shift_Left:sc4|shift_reg[46]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[43]              ; Shift_Left:sc4|shift_reg[44]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[41]              ; Shift_Left:sc4|shift_reg[42]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[17]              ; Shift_Left:sc4|shift_reg[18]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[16]              ; Shift_Left:sc4|shift_reg[17]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[5]               ; Shift_Left:sc4|shift_reg[6]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; Shift_Left:sc4|shift_reg[119]             ; Shift_Left:sc4|shift_reg[120]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[116]             ; Shift_Left:sc4|shift_reg[117]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[115]             ; Shift_Left:sc3|shift_reg[116]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Shift_Left:sc4|shift_reg[113]             ; Shift_Left:sc4|shift_reg[114]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[112]             ; Shift_Left:sc4|shift_reg[113]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[109]             ; Shift_Left:sc4|shift_reg[110]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Shift_Left:sc3|shift_reg[109]             ; Shift_Left:sc3|shift_reg[110]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[105]             ; Shift_Left:sc3|shift_reg[106]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[102]             ; Shift_Left:sc3|shift_reg[103]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[99]              ; Shift_Left:sc4|shift_reg[100]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[93]              ; Shift_Left:sc3|shift_reg[94]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[92]              ; Shift_Left:sc3|shift_reg[93]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[91]              ; Shift_Left:sc3|shift_reg[92]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[83]              ; Shift_Left:sc3|shift_reg[84]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[81]              ; Shift_Left:sc3|shift_reg[82]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[80]              ; Shift_Left:sc4|shift_reg[81]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[75]              ; Shift_Left:sc4|shift_reg[76]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[69]              ; Shift_Left:sc4|shift_reg[70]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[64]              ; Shift_Left:sc3|shift_reg[65]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Shift_Left:sc4|shift_reg[59]              ; Shift_Left:sc4|shift_reg[60]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[58]              ; Shift_Left:sc3|shift_reg[59]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Shift_Left:sc4|shift_reg[54]              ; Shift_Left:sc4|shift_reg[55]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[47]              ; Shift_Left:sc4|shift_reg[48]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; Shift_Left:sc4|shift_reg[4]               ; Shift_Left:sc4|shift_reg[5]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc3|shift_reg[3]               ; Shift_Left:sc3|shift_reg[4]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; Shift_Left:sc4|shift_reg[1]               ; Shift_Left:sc4|shift_reg[2]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; Shift_Left:sc4|shift_reg[118]             ; Shift_Left:sc4|shift_reg[119]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc3|shift_reg[106]             ; Shift_Left:sc3|shift_reg[107]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc4|shift_reg[102]             ; Shift_Left:sc4|shift_reg[103]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; Shift_Left:sc4|shift_reg[98]              ; Shift_Left:sc4|shift_reg[99]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc3|shift_reg[75]              ; Shift_Left:sc3|shift_reg[76]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc4|shift_reg[68]              ; Shift_Left:sc4|shift_reg[69]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc3|shift_reg[62]              ; Shift_Left:sc3|shift_reg[63]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; Shift_Left:sc4|shift_reg[60]              ; Shift_Left:sc4|shift_reg[61]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; Shift_Left:sc4|shift_reg[58]              ; Shift_Left:sc4|shift_reg[59]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; Shift_Left:sc3|shift_reg[108]             ; Shift_Left:sc3|shift_reg[109]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; Shift_Left:sc3|shift_reg[99]              ; Shift_Left:sc3|shift_reg[100]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.720      ;
; 0.455 ; Shift_Left:sc3|shift_reg[96]              ; Shift_Left:sc3|shift_reg[97]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.720      ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK0'                                                                                            ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; uart:sc6|tx_state      ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.669      ;
; 0.415 ; uart:sc6|tx_buffer[1]  ; uart:sc6|tx_buffer[0]  ; CLK0         ; CLK0        ; 0.000        ; 0.096      ; 0.697      ;
; 0.429 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.694      ;
; 0.436 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.701      ;
; 0.438 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.703      ;
; 0.616 ; uart:sc6|tx_buffer[9]  ; uart:sc6|tx_buffer[8]  ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.881      ;
; 0.623 ; uart:sc6|tx_buffer[2]  ; uart:sc6|tx_buffer[1]  ; CLK0         ; CLK0        ; 0.000        ; 0.096      ; 0.905      ;
; 0.643 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.908      ;
; 0.645 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.915      ;
; 0.671 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.936      ;
; 0.711 ; uart:sc6|tx_state      ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.976      ;
; 0.712 ; uart:sc6|tx_state      ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.977      ;
; 0.714 ; uart:sc6|tx_state      ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.979      ;
; 0.715 ; uart:sc6|tx_state      ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 0.980      ;
; 0.808 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.073      ;
; 0.885 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.150      ;
; 0.885 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.152      ;
; 0.915 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.180      ;
; 0.961 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.226      ;
; 0.963 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.228      ;
; 0.964 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.229      ;
; 0.973 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.238      ;
; 0.975 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.243      ;
; 0.980 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.245      ;
; 0.981 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.246      ;
; 0.982 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.247      ;
; 0.985 ; uart:sc6|tx_buffer[0]  ; uart:sc6|tx            ; CLK0         ; CLK0        ; 0.000        ; -0.305     ; 0.866      ;
; 1.007 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.274      ;
; 1.012 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.277      ;
; 1.043 ; uart:sc6|count_baud[7] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.308      ;
; 1.049 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.314      ;
; 1.082 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.347      ;
; 1.085 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.350      ;
; 1.087 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.352      ;
; 1.090 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.355      ;
; 1.099 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.364      ;
; 1.101 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.367      ;
; 1.104 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.369      ;
; 1.106 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.371      ;
; 1.107 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.372      ;
; 1.118 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.383      ;
; 1.126 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.391      ;
; 1.132 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.397      ;
; 1.172 ; uart:sc6|count_baud[8] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.437      ;
; 1.208 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.473      ;
; 1.211 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.476      ;
; 1.213 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.478      ;
; 1.216 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.481      ;
; 1.224 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.491      ;
; 1.225 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.490      ;
; 1.227 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.492      ;
; 1.229 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.494      ;
; 1.230 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.495      ;
; 1.232 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.497      ;
; 1.232 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.497      ;
; 1.243 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.508      ;
; 1.252 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.517      ;
; 1.264 ; uart:sc6|count_baud[4] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.529      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.279 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.544      ;
; 1.287 ; uart:sc6|tx_buffer[3]  ; uart:sc6|tx_buffer[2]  ; CLK0         ; CLK0        ; 0.000        ; 0.463      ; 1.936      ;
; 1.334 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.599      ;
; 1.335 ; uart:sc6|tx_buffer[7]  ; uart:sc6|tx_buffer[6]  ; CLK0         ; CLK0        ; 0.000        ; 0.093      ; 1.614      ;
; 1.339 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.604      ;
; 1.353 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.618      ;
; 1.358 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.623      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.408 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.673      ;
; 1.500 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.765      ;
; 1.500 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.765      ;
; 1.500 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.765      ;
; 1.500 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.765      ;
; 1.510 ; uart:sc6|count_baud[6] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.775      ;
; 1.549 ; uart:sc6|tx_state      ; uart:sc6|tx_busy       ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.816      ;
; 1.552 ; uart:sc6|count_baud[5] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.079      ; 1.817      ;
; 1.577 ; uart:sc6|baud_pulse    ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.844      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -4.386 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.089     ; 2.465      ;
; -4.290 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -2.089     ; 2.369      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -4.327 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.244     ; 2.251      ;
; -4.062 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.244     ; 1.986      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.137 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.276     ; 2.029      ;
; -3.867 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.276     ; 1.759      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.820 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.064     ; 1.924      ;
; -3.642 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.064     ; 1.746      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.624 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.651     ; 2.141      ;
; -2.439 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.651     ; 1.956      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Trigger'                                                                                                                                  ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.911 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.616      ; 2.685      ;
; -1.832 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.616      ; 2.606      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Hit'                                                                                                                            ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.517 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.584      ; 5.821      ;
; -1.329 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.584      ; 5.643      ;
; -1.170 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.041      ; 3.209      ;
; -0.974 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.584      ; 5.778      ;
; -0.759 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.584      ; 5.573      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.983 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.271      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.892 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.608      ; 4.180      ;
; -0.275 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.078     ; 2.685      ;
; -0.275 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.078     ; 2.685      ;
; -0.196 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.078     ; 2.606      ;
; -0.196 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.078     ; 2.606      ;
; 0.380  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.029      ;
; 0.380  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 2.029      ;
; 0.650  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.759      ;
; 0.650  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.079     ; 1.759      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 0.370 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.098      ;
; 1.359 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.624      ;
; 1.359 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.624      ;
; 1.546 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.811      ;
; 1.546 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.811      ;
; 2.172 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.172 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.436      ;
; 2.284 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.548      ;
; 2.284 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.548      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
; 5.285 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.210      ; 4.013      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Trigger'                                                                                                                                  ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.052 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.358      ; 2.436      ;
; 1.164 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.358      ; 2.548      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Hit'                                                                                                                            ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.182 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.729      ; 5.349      ;
; 1.370 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.729      ; 5.547      ;
; 1.561 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.306      ; 3.073      ;
; 1.751 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.729      ; 5.418      ;
; 1.911 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.729      ; 5.588      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.746 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.064      ; 1.816      ;
; 1.880 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.064      ; 1.950      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 3.027 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.408     ; 1.625      ;
; 3.132 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.408     ; 1.730      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.244 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.626     ; 1.624      ;
; 3.431 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.626     ; 1.811      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.424 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.593     ; 1.837      ;
; 3.617 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.593     ; 2.030      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.652 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.433     ; 2.225      ;
; 3.748 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.433     ; 2.321      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.549 ns




+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 149.93 MHz ; 149.93 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 261.92 MHz ; 250.0 MHz       ; CLK0                                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -14.989 ; -3338.282     ;
; Global_P:sc1|FFD:sc5|Q                              ; -10.629 ; -913.922      ;
; TDC:sc0|FFD:sc4|Q                                   ; -10.473 ; -911.886      ;
; CLK0                                                ; -4.996  ; -49.075       ;
+-----------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.389 ; -1.311        ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.055  ; 0.000         ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.102  ; 0.000         ;
; CLK0                                                ; 0.355  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -3.971 ; -3.971        ;
; TDC:sc0|FFD:sc6|Q                                   ; -3.912 ; -3.912        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -3.750 ; -3.750        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.452 ; -3.452        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.313 ; -2.313        ;
; Trigger                                             ; -1.656 ; -1.656        ;
; Hit                                                 ; -1.164 ; -1.164        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.750 ; -5.314        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.237 ; 0.000         ;
; Trigger                                             ; 0.896 ; 0.000         ;
; Hit                                                 ; 1.039 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.558 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.778 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 2.997 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.149 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 3.355 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.149 ; -1029.504     ;
; CLK0                                                ; 9.780  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -14.989 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.875     ;
; -14.975 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.861     ;
; -14.947 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.821     ;
; -14.943 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.780     ;
; -14.941 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.831     ;
; -14.933 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.807     ;
; -14.931 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.804     ;
; -14.929 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.766     ;
; -14.927 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.817     ;
; -14.923 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.801     ;
; -14.917 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.790     ;
; -14.909 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.787     ;
; -14.896 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 14.772     ;
; -14.892 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.759     ;
; -14.889 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.775     ;
; -14.880 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.585     ; 14.765     ;
; -14.879 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.716     ;
; -14.878 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.745     ;
; -14.878 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.764     ;
; -14.871 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 14.714     ;
; -14.865 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.702     ;
; -14.857 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 14.700     ;
; -14.854 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.606     ; 14.718     ;
; -14.850 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.643     ; 14.677     ;
; -14.848 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.590     ; 14.728     ;
; -14.847 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.733     ;
; -14.847 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.721     ;
; -14.847 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.584     ; 14.733     ;
; -14.846 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.585     ; 14.731     ;
; -14.843 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.680     ;
; -14.841 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.731     ;
; -14.838 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.607     ; 14.701     ;
; -14.838 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.711     ;
; -14.836 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.710     ;
; -14.834 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.634     ; 14.670     ;
; -14.833 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.611     ; 14.692     ;
; -14.832 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.581     ; 14.721     ;
; -14.832 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.669     ;
; -14.831 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.642     ; 14.659     ;
; -14.831 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.704     ;
; -14.830 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.602     ; 14.698     ;
; -14.830 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.720     ;
; -14.823 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.701     ;
; -14.822 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.598     ; 14.694     ;
; -14.820 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.693     ;
; -14.819 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.611     ; 14.678     ;
; -14.817 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.642     ; 14.645     ;
; -14.814 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.622     ; 14.662     ;
; -14.814 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.593     ; 14.691     ;
; -14.812 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.690     ;
; -14.805 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.679     ;
; -14.805 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.596     ; 14.679     ;
; -14.804 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.677     ;
; -14.801 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.638     ;
; -14.801 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.638     ;
; -14.800 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.582     ; 14.688     ;
; -14.800 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 14.676     ;
; -14.800 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.634     ; 14.636     ;
; -14.800 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.622     ; 14.648     ;
; -14.799 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.689     ;
; -14.799 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.613     ; 14.656     ;
; -14.799 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.580     ; 14.689     ;
; -14.798 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.581     ; 14.687     ;
; -14.792 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.659     ;
; -14.789 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.662     ;
; -14.789 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.597     ; 14.662     ;
; -14.788 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.598     ; 14.660     ;
; -14.786 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.608     ; 14.648     ;
; -14.786 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.643     ; 14.613     ;
; -14.786 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.582     ; 14.674     ;
; -14.786 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 14.662     ;
; -14.783 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.599     ; 14.654     ;
; -14.783 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.604     ; 14.649     ;
; -14.781 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 14.664     ;
; -14.781 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.659     ;
; -14.781 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.592     ; 14.659     ;
; -14.781 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.648     ;
; -14.780 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.593     ; 14.657     ;
; -14.779 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.616     ;
; -14.778 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.637     ; 14.611     ;
; -14.772 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.608     ; 14.634     ;
; -14.771 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a131~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.617     ; 14.624     ;
; -14.771 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 14.614     ;
; -14.770 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.634     ; 14.606     ;
; -14.769 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.599     ; 14.640     ;
; -14.768 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.605     ;
; -14.767 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.587     ; 14.650     ;
; -14.762 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.628     ; 14.604     ;
; -14.760 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.594     ; 14.636     ;
; -14.760 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.627     ; 14.603     ;
; -14.757 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a131~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.617     ; 14.610     ;
; -14.756 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.625     ; 14.601     ;
; -14.750 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.617     ;
; -14.750 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.603     ; 14.617     ;
; -14.749 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.604     ; 14.615     ;
; -14.742 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.625     ; 14.587     ;
; -14.740 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.621     ; 14.589     ;
; -14.738 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.652     ; 14.556     ;
; -14.737 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.574     ;
; -14.737 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.633     ; 14.574     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -10.629 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.590     ;
; -10.595 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.556     ;
; -10.566 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.527     ;
; -10.550 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.511     ;
; -10.546 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.509     ;
; -10.513 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.474     ;
; -10.513 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.474     ;
; -10.511 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.472     ;
; -10.503 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.464     ;
; -10.479 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.440     ;
; -10.475 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.436     ;
; -10.466 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.427     ;
; -10.450 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.411     ;
; -10.444 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.405     ;
; -10.443 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.404     ;
; -10.437 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.398     ;
; -10.434 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.395     ;
; -10.430 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.393     ;
; -10.423 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.384     ;
; -10.415 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.376     ;
; -10.401 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.364     ;
; -10.397 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.358     ;
; -10.397 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.358     ;
; -10.395 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.356     ;
; -10.387 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.348     ;
; -10.369 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.330     ;
; -10.363 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.324     ;
; -10.359 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.322     ;
; -10.359 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.320     ;
; -10.350 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.311     ;
; -10.340 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.301     ;
; -10.334 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.295     ;
; -10.328 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.289     ;
; -10.327 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.288     ;
; -10.322 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.283     ;
; -10.321 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.282     ;
; -10.318 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.279     ;
; -10.314 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.277     ;
; -10.307 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.268     ;
; -10.299 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.260     ;
; -10.293 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.254     ;
; -10.285 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.248     ;
; -10.281 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.242     ;
; -10.281 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.242     ;
; -10.279 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.240     ;
; -10.271 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.232     ;
; -10.259 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.220     ;
; -10.253 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.214     ;
; -10.248 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.211     ;
; -10.248 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.209     ;
; -10.247 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.208     ;
; -10.247 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.208     ;
; -10.243 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.206     ;
; -10.243 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.204     ;
; -10.241 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.202     ;
; -10.234 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.195     ;
; -10.230 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.191     ;
; -10.224 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.185     ;
; -10.219 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.180     ;
; -10.218 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.179     ;
; -10.216 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.177     ;
; -10.212 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.173     ;
; -10.211 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.172     ;
; -10.206 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.167     ;
; -10.205 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.166     ;
; -10.202 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.163     ;
; -10.200 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.161     ;
; -10.198 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.161     ;
; -10.191 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.152     ;
; -10.183 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.144     ;
; -10.180 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.141     ;
; -10.177 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.138     ;
; -10.171 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.132     ;
; -10.169 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.132     ;
; -10.165 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.126     ;
; -10.163 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.124     ;
; -10.162 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.545      ; 11.126     ;
; -10.155 ; Shift_Left:sc3|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.116     ;
; -10.143 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.104     ;
; -10.137 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.098     ;
; -10.132 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.095     ;
; -10.132 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.093     ;
; -10.131 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.092     ;
; -10.128 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.545      ; 11.092     ;
; -10.127 ; Shift_Left:sc3|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.544      ; 11.090     ;
; -10.127 ; Shift_Left:sc4|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.088     ;
; -10.125 ; Shift_Left:sc4|shift_reg[6] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.086     ;
; -10.118 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.079     ;
; -10.114 ; Shift_Left:sc4|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.075     ;
; -10.108 ; Shift_Left:sc3|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.069     ;
; -10.103 ; Shift_Left:sc3|shift_reg[5] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.064     ;
; -10.100 ; Shift_Left:sc4|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.061     ;
; -10.099 ; Shift_Left:sc3|shift_reg[4] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.545      ; 11.063     ;
; -10.096 ; Shift_Left:sc4|shift_reg[3] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.057     ;
; -10.095 ; Shift_Left:sc4|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.056     ;
; -10.090 ; Shift_Left:sc4|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.051     ;
; -10.089 ; Shift_Left:sc4|shift_reg[1] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.050     ;
; -10.084 ; Shift_Left:sc3|shift_reg[7] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.542      ; 11.045     ;
; -10.083 ; Shift_Left:sc3|shift_reg[0] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.545      ; 11.047     ;
; -10.079 ; Shift_Left:sc3|shift_reg[2] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.547      ; 11.045     ;
+---------+-----------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                          ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -10.473 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 11.113     ;
; -10.468 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 11.110     ;
; -10.425 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 11.065     ;
; -10.407 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 11.049     ;
; -10.396 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 11.036     ;
; -10.361 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 11.001     ;
; -10.357 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.997     ;
; -10.352 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.994     ;
; -10.323 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.965     ;
; -10.309 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.949     ;
; -10.301 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.941     ;
; -10.291 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.933     ;
; -10.280 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.920     ;
; -10.262 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.904     ;
; -10.245 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.885     ;
; -10.242 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.882     ;
; -10.241 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.881     ;
; -10.238 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.878     ;
; -10.236 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.878     ;
; -10.226 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.866     ;
; -10.213 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.853     ;
; -10.207 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.849     ;
; -10.203 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.843     ;
; -10.196 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.836     ;
; -10.195 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.835     ;
; -10.193 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.833     ;
; -10.189 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.829     ;
; -10.185 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.825     ;
; -10.179 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.819     ;
; -10.175 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.817     ;
; -10.164 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.804     ;
; -10.158 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.798     ;
; -10.150 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.790     ;
; -10.146 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.788     ;
; -10.138 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.778     ;
; -10.129 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.769     ;
; -10.126 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.766     ;
; -10.125 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.765     ;
; -10.122 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.762     ;
; -10.120 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.762     ;
; -10.110 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.750     ;
; -10.097 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.737     ;
; -10.091 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.731     ;
; -10.091 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.733     ;
; -10.087 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.727     ;
; -10.080 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.720     ;
; -10.079 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.719     ;
; -10.077 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.717     ;
; -10.073 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.713     ;
; -10.070 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.710     ;
; -10.069 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.709     ;
; -10.063 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.703     ;
; -10.059 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.701     ;
; -10.058 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.698     ;
; -10.056 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.696     ;
; -10.051 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.691     ;
; -10.048 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.688     ;
; -10.042 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.682     ;
; -10.034 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.674     ;
; -10.030 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.672     ;
; -10.029 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.669     ;
; -10.027 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.667     ;
; -10.022 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.662     ;
; -10.013 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.653     ;
; -10.010 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.650     ;
; -10.006 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.646     ;
; -10.005 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.225      ; 10.649     ;
; -10.000 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.227      ; 10.646     ;
; -9.994  ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.634     ;
; -9.988  ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.233      ; 10.640     ;
; -9.981  ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.621     ;
; -9.975  ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.615     ;
; -9.975  ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.617     ;
; -9.971  ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.611     ;
; -9.964  ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.604     ;
; -9.963  ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.603     ;
; -9.957  ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.225      ; 10.601     ;
; -9.957  ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.597     ;
; -9.954  ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.594     ;
; -9.953  ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.593     ;
; -9.953  ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.593     ;
; -9.947  ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.587     ;
; -9.942  ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.582     ;
; -9.940  ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.580     ;
; -9.939  ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.227      ; 10.585     ;
; -9.935  ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.575     ;
; -9.933  ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.233      ; 10.585     ;
; -9.928  ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.225      ; 10.572     ;
; -9.926  ; Shift_Left:sc4|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.566     ;
; -9.926  ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.566     ;
; -9.924  ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.236      ; 10.579     ;
; -9.924  ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.564     ;
; -9.918  ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.558     ;
; -9.914  ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.223      ; 10.556     ;
; -9.913  ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.553     ;
; -9.911  ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.551     ;
; -9.906  ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.546     ;
; -9.899  ; Shift_Left:sc3|shift_reg[13] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.236      ; 10.554     ;
; -9.897  ; Shift_Left:sc4|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.537     ;
; -9.894  ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.221      ; 10.534     ;
+---------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK0'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -4.996 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.675     ; 6.740      ;
; -4.932 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a157~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.701     ; 6.650      ;
; -4.887 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.670     ; 6.636      ;
; -4.834 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a148~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.678     ; 6.575      ;
; -4.825 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a190~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.671     ; 6.573      ;
; -4.803 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a162~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.637     ; 6.585      ;
; -4.787 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.679     ; 6.527      ;
; -4.773 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~portb_address_reg0   ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.643     ; 6.549      ;
; -4.766 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a110~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.614     ; 6.571      ;
; -4.762 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a115~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.692     ; 6.489      ;
; -4.751 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a120~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.632     ; 6.538      ;
; -4.745 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.708     ; 6.456      ;
; -4.732 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a160~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.683     ; 6.468      ;
; -4.719 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a134~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.652     ; 6.486      ;
; -4.718 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a48~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.624     ; 6.513      ;
; -4.704 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a138~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.611     ; 6.512      ;
; -4.695 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.262     ; 6.852      ;
; -4.688 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.664     ; 6.443      ;
; -4.671 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a62~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.617     ; 6.473      ;
; -4.666 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.712     ; 6.373      ;
; -4.658 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a43~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.684     ; 6.393      ;
; -4.639 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a96~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.614     ; 6.444      ;
; -4.637 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.700     ; 6.356      ;
; -4.635 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a121~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.670     ; 6.384      ;
; -4.632 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a202~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.664     ; 6.387      ;
; -4.618 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a51~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.659     ; 6.378      ;
; -4.609 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.660     ; 6.368      ;
; -4.608 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.674     ; 6.353      ;
; -4.593 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.688     ; 6.324      ;
; -4.588 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.710     ; 6.297      ;
; -4.584 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.672     ; 6.331      ;
; -4.575 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a118~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.636     ; 6.358      ;
; -4.574 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a8~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.681     ; 6.312      ;
; -4.569 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a82~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.678     ; 6.310      ;
; -4.569 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.683     ; 6.305      ;
; -4.568 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a208~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.650     ; 6.337      ;
; -4.566 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.708     ; 6.277      ;
; -4.559 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a64~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.659     ; 6.319      ;
; -4.557 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.705     ; 6.271      ;
; -4.541 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a176~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.684     ; 6.276      ;
; -4.533 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.646     ; 6.306      ;
; -4.527 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.656     ; 6.290      ;
; -4.523 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a22~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.671     ; 6.271      ;
; -4.508 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a143~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.696     ; 6.231      ;
; -4.493 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a219~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.681     ; 6.231      ;
; -4.492 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.688     ; 6.223      ;
; -4.490 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.692     ; 6.217      ;
; -4.487 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a123~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.313     ; 6.593      ;
; -4.485 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a127~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.703     ; 6.201      ;
; -4.483 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.641     ; 6.261      ;
; -4.480 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a201~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.292     ; 6.607      ;
; -4.479 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a52~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.216     ; 6.682      ;
; -4.470 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.693     ; 6.196      ;
; -4.460 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.694     ; 6.185      ;
; -4.458 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.653     ; 6.224      ;
; -4.457 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a20~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.680     ; 6.196      ;
; -4.457 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a65~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.691     ; 6.185      ;
; -4.449 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a175~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.334     ; 6.534      ;
; -4.442 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a203~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.346     ; 6.515      ;
; -4.441 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a40~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.625     ; 6.235      ;
; -4.436 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a78~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.605     ; 6.250      ;
; -4.431 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a36~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.681     ; 6.169      ;
; -4.430 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a174~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.660     ; 6.189      ;
; -4.429 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a165~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.317     ; 6.531      ;
; -4.419 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.686     ; 6.152      ;
; -4.410 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a207~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.234     ; 6.595      ;
; -4.404 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.681     ; 6.142      ;
; -4.402 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.699     ; 6.122      ;
; -4.399 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.700     ; 6.118      ;
; -4.398 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~portb_address_reg0   ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.665     ; 6.152      ;
; -4.397 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a68~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.641     ; 6.175      ;
; -4.394 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a79~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.667     ; 6.146      ;
; -4.393 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a145~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.295     ; 6.517      ;
; -4.390 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a54~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.618     ; 6.191      ;
; -4.389 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.656     ; 6.152      ;
; -4.387 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.662     ; 6.144      ;
; -4.382 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a39~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.309     ; 6.492      ;
; -4.380 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a172~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.289     ; 6.510      ;
; -4.379 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a89~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.293     ; 6.505      ;
; -4.377 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a135~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.674     ; 6.122      ;
; -4.373 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a136~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.285     ; 6.507      ;
; -4.371 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.674     ; 6.116      ;
; -4.360 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a166~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.611     ; 6.168      ;
; -4.357 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.672     ; 6.104      ;
; -4.350 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a153~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.304     ; 6.465      ;
; -4.342 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a38~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.207     ; 6.554      ;
; -4.324 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a137~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.315     ; 6.428      ;
; -4.312 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.659     ; 6.072      ;
; -4.312 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a167~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.301     ; 6.430      ;
; -4.311 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a204~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.626     ; 6.104      ;
; -4.310 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.688     ; 6.041      ;
; -4.310 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.688     ; 6.041      ;
; -4.307 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a93~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.622     ; 6.104      ;
; -4.304 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a10~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.223     ; 6.500      ;
; -4.297 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a108~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.231     ; 6.485      ;
; -4.296 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a25~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.241     ; 6.474      ;
; -4.294 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a194~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.619     ; 6.094      ;
; -4.294 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a50~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.656     ; 6.057      ;
; -4.287 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a124~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.632     ; 6.074      ;
; -4.279 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.677     ; 6.021      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                       ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.389 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.127      ;
; -0.378 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.138      ;
; -0.279 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.237      ;
; -0.158 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.358      ;
; -0.059 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.457      ;
; -0.048 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.468      ;
; 0.051  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.567      ;
; 0.062  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.578      ;
; 0.161  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.677      ;
; 0.172  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.688      ;
; 0.227  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.271      ; 1.749      ;
; 0.271  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.787      ;
; 0.282  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.798      ;
; 0.294  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.403      ;
; 0.344  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.453      ;
; 0.381  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.897      ;
; 0.392  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 1.908      ;
; 0.404  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.513      ;
; 0.491  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.007      ;
; 0.549  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 2.067      ;
; 0.564  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.673      ;
; 0.624  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.733      ;
; 0.666  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 2.184      ;
; 0.674  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.783      ;
; 0.734  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.843      ;
; 0.784  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.893      ;
; 0.844  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 1.953      ;
; 0.894  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.003      ;
; 0.931  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.447      ;
; 0.942  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.458      ;
; 0.954  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.063      ;
; 1.004  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.113      ;
; 1.041  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.557      ;
; 1.052  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.568      ;
; 1.064  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.173      ;
; 1.114  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.223      ;
; 1.130  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.864      ; 2.245      ;
; 1.174  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.283      ;
; 1.261  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.777      ;
; 1.266  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 2.786      ;
; 1.271  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.860      ; 2.382      ;
; 1.272  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 2.788      ;
; 1.328  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 2.848      ;
; 1.366  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.860      ; 2.477      ;
; 1.374  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 2.887      ;
; 1.384  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 2.904      ;
; 1.385  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 2.898      ;
; 1.447  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 2.967      ;
; 1.484  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 2.997      ;
; 1.495  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.008      ;
; 1.594  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.107      ;
; 1.602  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.864      ; 2.717      ;
; 1.605  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.118      ;
; 1.608  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 3.124      ;
; 1.614  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.723      ;
; 1.648  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.745      ;
; 1.659  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.756      ;
; 1.664  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.773      ;
; 1.687  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.207      ;
; 1.696  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.216      ;
; 1.704  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[62]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.217      ;
; 1.707  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 3.223      ;
; 1.715  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[63]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.228      ;
; 1.718  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 3.234      ;
; 1.724  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.833      ;
; 1.758  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.855      ;
; 1.761  ; Shift_Left:sc4|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.281      ;
; 1.768  ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.286      ;
; 1.769  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.866      ;
; 1.773  ; Shift_Left:sc4|shift_reg[13]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.293      ;
; 1.774  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.858      ; 2.883      ;
; 1.780  ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.298      ;
; 1.795  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.315      ;
; 1.797  ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.317      ;
; 1.802  ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 3.318      ;
; 1.803  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.271      ; 3.325      ;
; 1.806  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.326      ;
; 1.809  ; Shift_Left:sc4|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.319      ;
; 1.814  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[64]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.327      ;
; 1.814  ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.324      ;
; 1.816  ; Shift_Left:sc4|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.334      ;
; 1.821  ; Shift_Left:sc4|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.341      ;
; 1.824  ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.271      ; 3.346      ;
; 1.825  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.262      ; 3.338      ;
; 1.840  ; Shift_Left:sc4|shift_reg[48]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.350      ;
; 1.844  ; Shift_Left:sc3|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.265      ; 3.360      ;
; 1.849  ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.271      ; 3.371      ;
; 1.859  ; Shift_Left:sc4|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.379      ;
; 1.860  ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.370      ;
; 1.868  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.965      ;
; 1.869  ; Shift_Left:sc3|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.379      ;
; 1.874  ; Shift_Left:sc4|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.259      ; 3.384      ;
; 1.875  ; Shift_Left:sc3|shift_reg[16]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.393      ;
; 1.879  ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.397      ;
; 1.879  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 3.703      ; 5.976      ;
; 1.880  ; Shift_Left:sc3|shift_reg[106] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[106] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.251      ; 3.382      ;
; 1.883  ; Shift_Left:sc3|shift_reg[79]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[79]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.260      ; 3.394      ;
; 1.890  ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.267      ; 3.408      ;
; 1.896  ; Shift_Left:sc4|shift_reg[109] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[109] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.257      ; 3.404      ;
; 1.896  ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.269      ; 3.416      ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.055 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.538      ; 0.844      ;
; 0.356 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.538      ; 1.145      ;
; 0.439 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.226      ;
; 0.442 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.229      ;
; 0.450 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.237      ;
; 0.453 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.240      ;
; 0.549 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.336      ;
; 0.552 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.339      ;
; 0.560 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.347      ;
; 0.563 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.350      ;
; 0.659 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.446      ;
; 0.662 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.449      ;
; 0.670 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.457      ;
; 0.673 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.460      ;
; 0.769 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.556      ;
; 0.772 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.559      ;
; 0.780 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.567      ;
; 0.783 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.570      ;
; 0.890 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.677      ;
; 0.893 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.680      ;
; 0.896 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 1.676      ;
; 0.897 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.684      ;
; 0.901 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 1.681      ;
; 0.908 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.695      ;
; 0.989 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.776      ;
; 0.992 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.779      ;
; 1.000 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.787      ;
; 1.003 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.790      ;
; 1.007 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.794      ;
; 1.018 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.805      ;
; 1.048 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 3.826      ;
; 1.117 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.904      ;
; 1.128 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.915      ;
; 1.147 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 3.925      ;
; 1.158 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 3.936      ;
; 1.209 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.996      ;
; 1.212 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 1.999      ;
; 1.220 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.007      ;
; 1.223 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.010      ;
; 1.227 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.014      ;
; 1.235 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 2.015      ;
; 1.236 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 2.016      ;
; 1.238 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.025      ;
; 1.257 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 4.035      ;
; 1.268 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 4.046      ;
; 1.323 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.106      ;
; 1.326 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.109      ;
; 1.334 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.117      ;
; 1.337 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 2.117      ;
; 1.337 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.120      ;
; 1.348 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.135      ;
; 1.352 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 2.132      ;
; 1.367 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 4.145      ;
; 1.378 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 4.156      ;
; 1.433 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.216      ;
; 1.436 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.219      ;
; 1.444 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.227      ;
; 1.447 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.234      ;
; 1.447 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.230      ;
; 1.458 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.245      ;
; 1.477 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.597      ; 4.255      ;
; 1.478 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.607      ; 4.266      ;
; 1.499 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.525      ; 2.275      ;
; 1.502 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.525      ; 2.278      ;
; 1.543 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.326      ;
; 1.546 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.329      ;
; 1.554 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.337      ;
; 1.557 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.340      ;
; 1.609 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.529      ; 2.389      ;
; 1.621 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.945      ; 2.817      ;
; 1.626 ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.801      ;
; 1.652 ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.846      ;
; 1.653 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.436      ;
; 1.656 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.439      ;
; 1.663 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.937      ; 2.851      ;
; 1.664 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.447      ;
; 1.667 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.454      ;
; 1.667 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.532      ; 2.450      ;
; 1.668 ; Shift_Left:sc3|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.934      ; 2.853      ;
; 1.678 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.536      ; 2.465      ;
; 1.681 ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.945      ; 2.877      ;
; 1.687 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.607      ; 4.475      ;
; 1.698 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 2.607      ; 4.486      ;
; 1.708 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.937      ; 2.896      ;
; 1.709 ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.884      ;
; 1.709 ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.884      ;
; 1.710 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.527      ; 2.488      ;
; 1.717 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.937      ; 2.905      ;
; 1.719 ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.945      ; 2.915      ;
; 1.731 ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.906      ;
; 1.741 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.935      ;
; 1.741 ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.935      ;
; 1.748 ; Shift_Left:sc3|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.942      ;
; 1.749 ; Shift_Left:sc4|shift_reg[5]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.924      ;
; 1.750 ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.925      ;
; 1.752 ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.946      ;
; 1.754 ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.943      ; 2.948      ;
; 1.758 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.937      ; 2.946      ;
; 1.759 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.937      ; 2.947      ;
; 1.760 ; Shift_Left:sc4|shift_reg[2]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.924      ; 2.935      ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.102 ; Shift_Left:sc4|shift_reg[18]              ; Shift_Left:sc4|shift_reg[19]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 0.770      ;
; 0.206 ; Global_P:sc1|FFD:sc1|Q                    ; fsm_wr:sc7|qp[1]                          ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.986      ; 3.676      ;
; 0.223 ; Global_P:sc1|FFD:sc1|Q                    ; fsm_wr:sc7|qp[0]                          ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.986      ; 3.693      ;
; 0.231 ; Global_P:sc1|FFD:sc5|Q                    ; Global_P:sc1|AFFD:sc7|qp[0]               ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.816      ; 3.281      ;
; 0.286 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q   ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.909      ; 2.216      ;
; 0.321 ; Shift_Left:sc3|shift_reg[16]              ; Shift_Left:sc3|shift_reg[17]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 0.987      ;
; 0.342 ; Global_P:sc1|FFD:sc5|Q                    ; Global_P:sc1|AFFD:sc7|qp[0]               ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.816      ; 3.392      ;
; 0.352 ; Shift_Left:sc4|shift_reg[14]              ; Shift_Left:sc4|shift_reg[15]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.018      ;
; 0.354 ; fsm_wr:sc7|qp[2]                          ; fsm_wr:sc7|qp[2]                          ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fsm_wr:sc7|qp[1]                          ; fsm_wr:sc7|qp[1]                          ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Shift_Left:sc3|shift_reg[120]             ; Shift_Left:sc3|shift_reg[121]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.995      ;
; 0.366 ; Shift_Left:sc3|shift_reg[20]              ; Shift_Left:sc3|shift_reg[21]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.032      ;
; 0.368 ; Shift_Left:sc3|shift_reg[46]              ; Shift_Left:sc3|shift_reg[47]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.994      ;
; 0.375 ; Shift_Left:sc4|shift_reg[122]             ; Shift_Left:sc4|shift_reg[123]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 1.011      ;
; 0.399 ; Shift_Left:sc3|shift_reg[29]              ; Shift_Left:sc3|shift_reg[30]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.658      ;
; 0.399 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q        ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q      ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.060      ; 2.480      ;
; 0.400 ; Shift_Left:sc3|shift_reg[31]              ; Shift_Left:sc3|shift_reg[32]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.400 ; Shift_Left:sc3|shift_reg[25]              ; Shift_Left:sc3|shift_reg[26]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.400 ; Shift_Left:sc4|shift_reg[19]              ; Shift_Left:sc4|shift_reg[20]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.401 ; Shift_Left:sc3|shift_reg[121]             ; Shift_Left:sc3|shift_reg[122]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.659      ;
; 0.401 ; Shift_Left:sc3|shift_reg[89]              ; Shift_Left:sc3|shift_reg[90]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.661      ;
; 0.401 ; Shift_Left:sc3|shift_reg[26]              ; Shift_Left:sc3|shift_reg[27]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.660      ;
; 0.401 ; Shift_Left:sc4|shift_reg[25]              ; Shift_Left:sc4|shift_reg[26]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.660      ;
; 0.402 ; Shift_Left:sc4|shift_reg[124]             ; Shift_Left:sc4|shift_reg[125]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; Shift_Left:sc3|shift_reg[36]              ; Shift_Left:sc3|shift_reg[37]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.659      ;
; 0.402 ; Shift_Left:sc3|shift_reg[28]              ; Shift_Left:sc3|shift_reg[29]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.661      ;
; 0.402 ; Shift_Left:sc4|shift_reg[27]              ; Shift_Left:sc4|shift_reg[28]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.661      ;
; 0.402 ; Shift_Left:sc4|shift_reg[24]              ; Shift_Left:sc4|shift_reg[25]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.661      ;
; 0.402 ; Shift_Left:sc4|shift_reg[20]              ; Shift_Left:sc4|shift_reg[21]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.661      ;
; 0.403 ; Shift_Left:sc3|shift_reg[124]             ; Shift_Left:sc3|shift_reg[125]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.660      ;
; 0.404 ; Shift_Left:sc3|shift_reg[35]              ; Shift_Left:sc3|shift_reg[36]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.661      ;
; 0.415 ; Shift_Left:sc4|shift_reg[5]               ; Shift_Left:sc4|shift_reg[6]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; Shift_Left:sc3|shift_reg[73]              ; Shift_Left:sc3|shift_reg[74]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Shift_Left:sc4|shift_reg[4]               ; Shift_Left:sc4|shift_reg[5]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[1]               ; Shift_Left:sc4|shift_reg[2]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; TDC:sc0|FFD:sc4|Q                         ; TDC:sc0|AFFD:sc5|qp[0]                    ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.831      ; 3.481      ;
; 0.417 ; Shift_Left:sc3|shift_reg[118]             ; Shift_Left:sc3|shift_reg[119]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[114]             ; Shift_Left:sc4|shift_reg[115]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.658      ;
; 0.417 ; Shift_Left:sc3|shift_reg[105]             ; Shift_Left:sc3|shift_reg[106]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[100]             ; Shift_Left:sc3|shift_reg[101]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[99]              ; Shift_Left:sc4|shift_reg[100]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[93]              ; Shift_Left:sc4|shift_reg[94]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[92]              ; Shift_Left:sc3|shift_reg[93]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[91]              ; Shift_Left:sc3|shift_reg[92]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[90]              ; Shift_Left:sc4|shift_reg[91]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[87]              ; Shift_Left:sc4|shift_reg[88]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[86]              ; Shift_Left:sc4|shift_reg[87]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[84]              ; Shift_Left:sc4|shift_reg[85]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[82]              ; Shift_Left:sc4|shift_reg[83]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[80]              ; Shift_Left:sc4|shift_reg[81]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[76]              ; Shift_Left:sc3|shift_reg[77]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[59]              ; Shift_Left:sc3|shift_reg[60]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[56]              ; Shift_Left:sc4|shift_reg[57]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[54]              ; Shift_Left:sc4|shift_reg[55]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[48]              ; Shift_Left:sc4|shift_reg[49]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[46]              ; Shift_Left:sc4|shift_reg[47]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[41]              ; Shift_Left:sc4|shift_reg[42]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[12]              ; Shift_Left:sc4|shift_reg[13]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc4|shift_reg[10]              ; Shift_Left:sc4|shift_reg[11]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Shift_Left:sc3|shift_reg[3]               ; Shift_Left:sc3|shift_reg[4]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[119]             ; Shift_Left:sc4|shift_reg[120]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc4|shift_reg[116]             ; Shift_Left:sc4|shift_reg[117]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc3|shift_reg[116]             ; Shift_Left:sc3|shift_reg[117]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[115]             ; Shift_Left:sc3|shift_reg[116]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[113]             ; Shift_Left:sc3|shift_reg[114]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[113]             ; Shift_Left:sc4|shift_reg[114]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc3|shift_reg[111]             ; Shift_Left:sc3|shift_reg[112]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[111]             ; Shift_Left:sc4|shift_reg[112]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc4|shift_reg[109]             ; Shift_Left:sc4|shift_reg[110]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[109]             ; Shift_Left:sc3|shift_reg[110]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[106]             ; Shift_Left:sc3|shift_reg[107]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[102]             ; Shift_Left:sc3|shift_reg[103]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[98]              ; Shift_Left:sc4|shift_reg[99]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[93]              ; Shift_Left:sc3|shift_reg[94]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[83]              ; Shift_Left:sc3|shift_reg[84]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[81]              ; Shift_Left:sc3|shift_reg[82]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[75]              ; Shift_Left:sc4|shift_reg[76]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc4|shift_reg[73]              ; Shift_Left:sc4|shift_reg[74]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc4|shift_reg[71]              ; Shift_Left:sc4|shift_reg[72]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc4|shift_reg[69]              ; Shift_Left:sc4|shift_reg[70]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; Shift_Left:sc3|shift_reg[64]              ; Shift_Left:sc3|shift_reg[65]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[60]              ; Shift_Left:sc4|shift_reg[61]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[59]              ; Shift_Left:sc4|shift_reg[60]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[58]              ; Shift_Left:sc3|shift_reg[59]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[58]              ; Shift_Left:sc4|shift_reg[59]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc3|shift_reg[56]              ; Shift_Left:sc3|shift_reg[57]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[47]              ; Shift_Left:sc4|shift_reg[48]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[45]              ; Shift_Left:sc4|shift_reg[46]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[43]              ; Shift_Left:sc4|shift_reg[44]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[17]              ; Shift_Left:sc4|shift_reg[18]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[16]              ; Shift_Left:sc4|shift_reg[17]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Shift_Left:sc4|shift_reg[118]             ; Shift_Left:sc4|shift_reg[119]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; Shift_Left:sc4|shift_reg[112]             ; Shift_Left:sc4|shift_reg[113]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; Shift_Left:sc3|shift_reg[108]             ; Shift_Left:sc3|shift_reg[109]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; Shift_Left:sc4|shift_reg[102]             ; Shift_Left:sc4|shift_reg[103]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; Shift_Left:sc3|shift_reg[99]              ; Shift_Left:sc3|shift_reg[100]             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; Shift_Left:sc3|shift_reg[75]              ; Shift_Left:sc3|shift_reg[76]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; Shift_Left:sc4|shift_reg[68]              ; Shift_Left:sc4|shift_reg[69]              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; Shift_Left:sc3|shift_reg[4]               ; Shift_Left:sc3|shift_reg[5]               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK0'                                                                                             ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; uart:sc6|tx_state      ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.597      ;
; 0.383 ; uart:sc6|tx_buffer[1]  ; uart:sc6|tx_buffer[0]  ; CLK0         ; CLK0        ; 0.000        ; 0.086      ; 0.640      ;
; 0.388 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.630      ;
; 0.394 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.636      ;
; 0.395 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.637      ;
; 0.565 ; uart:sc6|tx_buffer[9]  ; uart:sc6|tx_buffer[8]  ; CLK0         ; CLK0        ; 0.000        ; 0.070      ; 0.806      ;
; 0.571 ; uart:sc6|tx_buffer[2]  ; uart:sc6|tx_buffer[1]  ; CLK0         ; CLK0        ; 0.000        ; 0.086      ; 0.828      ;
; 0.587 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.830      ;
; 0.590 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.833      ;
; 0.593 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.836      ;
; 0.601 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 0.845      ;
; 0.613 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.855      ;
; 0.649 ; uart:sc6|tx_state      ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.891      ;
; 0.650 ; uart:sc6|tx_state      ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.892      ;
; 0.652 ; uart:sc6|tx_state      ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.894      ;
; 0.653 ; uart:sc6|tx_state      ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.895      ;
; 0.750 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 0.992      ;
; 0.799 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.041      ;
; 0.824 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 1.068      ;
; 0.836 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.078      ;
; 0.873 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.115      ;
; 0.874 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.116      ;
; 0.878 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.120      ;
; 0.880 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.124      ;
; 0.889 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.131      ;
; 0.891 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.135      ;
; 0.898 ; uart:sc6|tx_buffer[0]  ; uart:sc6|tx            ; CLK0         ; CLK0        ; 0.000        ; -0.278     ; 0.791      ;
; 0.922 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.164      ;
; 0.935 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 1.179      ;
; 0.958 ; uart:sc6|count_baud[7] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.200      ;
; 0.962 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.204      ;
; 0.972 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.214      ;
; 0.977 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.219      ;
; 0.983 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.225      ;
; 0.988 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.230      ;
; 0.988 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.230      ;
; 0.990 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.233      ;
; 0.999 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.241      ;
; 1.001 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.244      ;
; 1.006 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.248      ;
; 1.036 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.278      ;
; 1.037 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.279      ;
; 1.071 ; uart:sc6|count_baud[8] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.313      ;
; 1.082 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.324      ;
; 1.087 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.329      ;
; 1.093 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.335      ;
; 1.098 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.340      ;
; 1.098 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.340      ;
; 1.100 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.342      ;
; 1.107 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.349      ;
; 1.109 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.351      ;
; 1.110 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.352      ;
; 1.111 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.353      ;
; 1.123 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.365      ;
; 1.136 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 1.380      ;
; 1.146 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.388      ;
; 1.152 ; uart:sc6|count_baud[4] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.394      ;
; 1.173 ; uart:sc6|tx_buffer[3]  ; uart:sc6|tx_buffer[2]  ; CLK0         ; CLK0        ; 0.000        ; 0.419      ; 1.763      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.180 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.422      ;
; 1.192 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.434      ;
; 1.203 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.445      ;
; 1.210 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.452      ;
; 1.221 ; uart:sc6|tx_buffer[7]  ; uart:sc6|tx_buffer[6]  ; CLK0         ; CLK0        ; 0.000        ; 0.081      ; 1.473      ;
; 1.221 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.463      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.293 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.535      ;
; 1.374 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.616      ;
; 1.374 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.616      ;
; 1.374 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.616      ;
; 1.374 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.616      ;
; 1.379 ; uart:sc6|count_baud[6] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.621      ;
; 1.400 ; uart:sc6|tx_state      ; uart:sc6|tx_busy       ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 1.644      ;
; 1.428 ; uart:sc6|count_baud[5] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.071      ; 1.670      ;
; 1.465 ; uart:sc6|baud_pulse    ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.073      ; 1.709      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -3.971 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.909     ; 2.231      ;
; -3.881 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.909     ; 2.141      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -3.912 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.060     ; 2.021      ;
; -3.702 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.060     ; 1.811      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.750 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.092     ; 1.827      ;
; -3.511 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.092     ; 1.588      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.452 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.883     ; 1.738      ;
; -3.293 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.883     ; 1.579      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.313 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.554     ; 1.928      ;
; -2.170 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.554     ; 1.785      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.656 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.636      ; 2.451      ;
; -1.566 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.636      ; 2.361      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.164 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.350      ; 5.216      ;
; -1.051 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.350      ; 5.113      ;
; -1.000 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.973      ; 2.972      ;
; -0.826 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.350      ; 5.378      ;
; -0.572 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.350      ; 5.134      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.750 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.870      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.716 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.458      ; 3.836      ;
; -0.032 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 2.451      ;
; -0.032 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 2.451      ;
; 0.058  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 2.361      ;
; 0.058  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 2.361      ;
; 0.592  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 1.827      ;
; 0.592  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 1.827      ;
; 0.831  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 1.588      ;
; 0.831  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.070     ; 1.588      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 0.237 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.992      ; 3.713      ;
; 1.232 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.473      ;
; 1.232 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.473      ;
; 1.400 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.641      ;
; 1.400 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.641      ;
; 1.967 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.208      ;
; 1.967 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.208      ;
; 2.068 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.309      ;
; 2.068 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.309      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
; 5.206 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.992      ; 3.682      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.896 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.301      ; 2.208      ;
; 0.997 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.301      ; 2.309      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.039 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.483      ; 4.926      ;
; 1.265 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.483      ; 5.162      ;
; 1.347 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.219      ; 2.757      ;
; 1.522 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.483      ; 4.909      ;
; 1.607 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.483      ; 5.004      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.558 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.088      ; 1.637      ;
; 1.709 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; 0.088      ; 1.788      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.778 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.297     ; 1.472      ;
; 2.879 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.297     ; 1.573      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.997 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.515     ; 1.473      ;
; 3.165 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.515     ; 1.641      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.149 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.481     ; 1.659      ;
; 3.346 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.481     ; 1.856      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 3.355 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.325     ; 2.021      ;
; 3.456 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.325     ; 2.122      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.680 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -8.144 ; -1260.264     ;
; Global_P:sc1|FFD:sc5|Q                              ; -6.022 ; -504.110      ;
; TDC:sc0|FFD:sc4|Q                                   ; -5.934 ; -501.736      ;
; CLK0                                                ; -1.261 ; -9.923        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc5|Q                              ; -0.434 ; -2.748        ;
; TDC:sc0|FFD:sc4|Q                                   ; -0.225 ; -0.309        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.052 ; -0.078        ;
; CLK0                                                ; 0.182  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Global_P:sc1|FFD:sc1|Q                              ; -2.210 ; -2.210        ;
; TDC:sc0|FFD:sc6|Q                                   ; -2.168 ; -2.168        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -2.063 ; -2.063        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.914 ; -1.914        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.287 ; -1.287        ;
; Trigger                                             ; -0.847 ; -0.847        ;
; Hit                                                 ; -0.629 ; -0.629        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.426 ; -2.982        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.268 ; 0.000         ;
; Hit                                                 ; 0.450 ; 0.000         ;
; Trigger                                             ; 0.513 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.996 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 1.669 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 1.763 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 1.862 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 1.960 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.283 ; -2.283        ;
; Trigger                                             ; -1.283 ; -2.283        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.000 ; -134.000      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.000 ; -128.000      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.000 ; -1.000        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.000 ; -1.000        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.000 ; -1.000        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.000 ; -1.000        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.000 ; -1.000        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500  ; 0.000         ;
; CLK0                                                ; 9.422  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -8.144 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 8.070      ;
; -8.137 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 8.063      ;
; -8.131 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.090      ;
; -8.124 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.083      ;
; -8.111 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 8.066      ;
; -8.106 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 8.032      ;
; -8.104 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 8.059      ;
; -8.099 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 8.025      ;
; -8.096 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 8.069      ;
; -8.089 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 8.062      ;
; -8.078 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 8.042      ;
; -8.075 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 8.039      ;
; -8.072 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.998      ;
; -8.072 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.998      ;
; -8.071 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 8.035      ;
; -8.068 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 8.032      ;
; -8.067 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 8.043      ;
; -8.064 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.990      ;
; -8.063 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 8.024      ;
; -8.060 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 8.036      ;
; -8.059 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.018      ;
; -8.059 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.018      ;
; -8.057 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.983      ;
; -8.056 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 8.017      ;
; -8.055 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.479     ; 8.025      ;
; -8.053 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.528     ; 7.974      ;
; -8.051 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.010      ;
; -8.048 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.479     ; 8.018      ;
; -8.044 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 8.003      ;
; -8.040 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.495     ; 7.994      ;
; -8.039 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.994      ;
; -8.039 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.994      ;
; -8.037 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.470     ; 8.016      ;
; -8.035 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.961      ;
; -8.034 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.960      ;
; -8.034 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.960      ;
; -8.031 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.986      ;
; -8.030 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.470     ; 8.009      ;
; -8.027 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.953      ;
; -8.026 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.478     ; 7.997      ;
; -8.026 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.952      ;
; -8.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.997      ;
; -8.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.979      ;
; -8.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.997      ;
; -8.022 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.516     ; 7.955      ;
; -8.022 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 7.981      ;
; -8.020 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.499     ; 7.970      ;
; -8.019 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.945      ;
; -8.019 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.478     ; 7.990      ;
; -8.016 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.989      ;
; -8.015 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.528     ; 7.936      ;
; -8.015 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.516     ; 7.948      ;
; -8.014 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.508     ; 7.955      ;
; -8.014 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 7.973      ;
; -8.009 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.982      ;
; -8.007 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.508     ; 7.948      ;
; -8.006 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.970      ;
; -8.006 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.970      ;
; -8.005 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.931      ;
; -8.005 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.481     ; 7.973      ;
; -8.004 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.482     ; 7.971      ;
; -8.003 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.967      ;
; -8.003 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.967      ;
; -8.002 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.957      ;
; -7.998 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.962      ;
; -7.997 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.923      ;
; -7.997 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.482     ; 7.964      ;
; -7.995 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.959      ;
; -7.995 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 7.971      ;
; -7.995 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 7.971      ;
; -7.994 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.529     ; 7.914      ;
; -7.994 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.949      ;
; -7.992 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 7.951      ;
; -7.991 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 7.952      ;
; -7.991 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.955      ;
; -7.991 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 7.952      ;
; -7.989 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.523     ; 7.915      ;
; -7.988 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.500     ; 7.937      ;
; -7.988 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.528     ; 7.909      ;
; -7.988 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.485     ; 7.952      ;
; -7.987 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.960      ;
; -7.987 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 7.963      ;
; -7.987 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 7.946      ;
; -7.987 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a185~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.529     ; 7.907      ;
; -7.985 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.528     ; 7.906      ;
; -7.984 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.490     ; 7.943      ;
; -7.983 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 7.944      ;
; -7.983 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.479     ; 7.953      ;
; -7.983 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.479     ; 7.953      ;
; -7.981 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.500     ; 7.930      ;
; -7.980 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.473     ; 7.956      ;
; -7.979 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.476     ; 7.952      ;
; -7.976 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a87~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.510     ; 7.915      ;
; -7.976 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.478     ; 7.947      ;
; -7.976 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.488     ; 7.937      ;
; -7.975 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.479     ; 7.945      ;
; -7.975 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.495     ; 7.929      ;
; -7.972 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.494     ; 7.927      ;
; -7.972 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.495     ; 7.926      ;
; -7.972 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.493     ; 7.928      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -6.022 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.852      ;
; -5.995 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.823      ;
; -5.958 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.788      ;
; -5.954 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.784      ;
; -5.943 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.771      ;
; -5.931 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.759      ;
; -5.928 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.756      ;
; -5.927 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.755      ;
; -5.927 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.755      ;
; -5.910 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.738      ;
; -5.897 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.727      ;
; -5.890 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.720      ;
; -5.886 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.716      ;
; -5.879 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.707      ;
; -5.875 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.703      ;
; -5.864 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.692      ;
; -5.863 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.691      ;
; -5.863 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.691      ;
; -5.860 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.688      ;
; -5.859 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.687      ;
; -5.859 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.687      ;
; -5.848 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.676      ;
; -5.846 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.674      ;
; -5.842 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.670      ;
; -5.833 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.663      ;
; -5.829 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.659      ;
; -5.822 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.652      ;
; -5.818 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.648      ;
; -5.811 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.639      ;
; -5.807 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.635      ;
; -5.796 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.624      ;
; -5.795 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.623      ;
; -5.795 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.623      ;
; -5.792 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.620      ;
; -5.791 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.619      ;
; -5.791 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.619      ;
; -5.784 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.612      ;
; -5.780 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.608      ;
; -5.778 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.606      ;
; -5.774 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.602      ;
; -5.767 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.595      ;
; -5.766 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.594      ;
; -5.765 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.595      ;
; -5.761 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.591      ;
; -5.755 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.583      ;
; -5.754 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.584      ;
; -5.749 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.577      ;
; -5.747 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.426      ; 6.580      ;
; -5.743 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.571      ;
; -5.739 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.567      ;
; -5.728 ; Shift_Left:sc3|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.430      ; 6.565      ;
; -5.728 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.556      ;
; -5.727 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.555      ;
; -5.727 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.555      ;
; -5.724 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.552      ;
; -5.723 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.551      ;
; -5.721 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.549      ;
; -5.720 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.551      ;
; -5.718 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.546      ;
; -5.716 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.544      ;
; -5.712 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.540      ;
; -5.710 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.538      ;
; -5.706 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.534      ;
; -5.703 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.531      ;
; -5.702 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.530      ;
; -5.699 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.527      ;
; -5.698 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.526      ;
; -5.697 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.527      ;
; -5.693 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.423      ; 6.523      ;
; -5.691 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.519      ;
; -5.687 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.515      ;
; -5.685 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.513      ;
; -5.683 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.426      ; 6.516      ;
; -5.681 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.509      ;
; -5.679 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.426      ; 6.512      ;
; -5.679 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.507      ;
; -5.675 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.503      ;
; -5.668 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.499      ;
; -5.664 ; Shift_Left:sc3|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.430      ; 6.501      ;
; -5.663 ; Shift_Left:sc4|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.428      ; 6.498      ;
; -5.662 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.490      ;
; -5.660 ; Shift_Left:sc3|shift_reg[12] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.430      ; 6.497      ;
; -5.660 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.488      ;
; -5.659 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.487      ;
; -5.657 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.485      ;
; -5.656 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.487      ;
; -5.654 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.482      ;
; -5.653 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.481      ;
; -5.653 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.484      ;
; -5.652 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.483      ;
; -5.652 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.483      ;
; -5.650 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.478      ;
; -5.648 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.476      ;
; -5.644 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.472      ;
; -5.642 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.470      ;
; -5.635 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.463      ;
; -5.635 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.424      ; 6.466      ;
; -5.634 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.462      ;
; -5.631 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.459      ;
; -5.630 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.421      ; 6.458      ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -5.934 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.599      ;
; -5.881 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.546      ;
; -5.879 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.542      ;
; -5.870 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.535      ;
; -5.866 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.531      ;
; -5.817 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.482      ;
; -5.815 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.478      ;
; -5.813 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.478      ;
; -5.811 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.474      ;
; -5.802 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.467      ;
; -5.798 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.463      ;
; -5.753 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.416      ;
; -5.749 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.414      ;
; -5.747 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.410      ;
; -5.745 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.410      ;
; -5.743 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.406      ;
; -5.734 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.399      ;
; -5.730 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.395      ;
; -5.730 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.393      ;
; -5.712 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.375      ;
; -5.689 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.352      ;
; -5.687 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.350      ;
; -5.685 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.348      ;
; -5.682 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.345      ;
; -5.681 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.346      ;
; -5.679 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.342      ;
; -5.677 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.342      ;
; -5.675 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.338      ;
; -5.668 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.331      ;
; -5.666 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.331      ;
; -5.666 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.329      ;
; -5.662 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.325      ;
; -5.659 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.327      ;
; -5.648 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.311      ;
; -5.644 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.307      ;
; -5.626 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.289      ;
; -5.623 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.286      ;
; -5.621 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.284      ;
; -5.619 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.282      ;
; -5.618 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.281      ;
; -5.617 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.280      ;
; -5.614 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.277      ;
; -5.613 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.258      ; 6.278      ;
; -5.611 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.274      ;
; -5.610 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.273      ;
; -5.606 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.274      ;
; -5.604 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.267      ;
; -5.604 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.259      ; 6.270      ;
; -5.600 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.263      ;
; -5.598 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.261      ;
; -5.595 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.263      ;
; -5.594 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.257      ;
; -5.593 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.256      ;
; -5.591 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.259      ;
; -5.584 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.263      ; 6.254      ;
; -5.580 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.243      ;
; -5.578 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.250      ;
; -5.576 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.239      ;
; -5.563 ; Shift_Left:sc3|shift_reg[12] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.235      ;
; -5.562 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.225      ;
; -5.558 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.221      ;
; -5.555 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.218      ;
; -5.553 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.216      ;
; -5.551 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.214      ;
; -5.550 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.213      ;
; -5.549 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.212      ;
; -5.549 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.212      ;
; -5.546 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.209      ;
; -5.546 ; Shift_Left:sc4|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.209      ;
; -5.542 ; Shift_Left:sc3|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.205      ;
; -5.542 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.210      ;
; -5.540 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.259      ; 6.206      ;
; -5.538 ; Shift_Left:sc3|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.206      ;
; -5.536 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.199      ;
; -5.536 ; Shift_Left:sc3|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.259      ; 6.202      ;
; -5.532 ; Shift_Left:sc4|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.195      ;
; -5.530 ; Shift_Left:sc3|shift_reg[13] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.202      ;
; -5.530 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.193      ;
; -5.529 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.192      ;
; -5.527 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.195      ;
; -5.526 ; Shift_Left:sc4|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.189      ;
; -5.525 ; Shift_Left:sc4|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.188      ;
; -5.523 ; Shift_Left:sc3|shift_reg[2]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.261      ; 6.191      ;
; -5.520 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.263      ; 6.190      ;
; -5.518 ; Shift_Left:sc3|shift_reg[3]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.181      ;
; -5.516 ; Shift_Left:sc4|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.263      ; 6.186      ;
; -5.514 ; Shift_Left:sc3|shift_reg[10] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.186      ;
; -5.514 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.186      ;
; -5.512 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.175      ;
; -5.510 ; Shift_Left:sc3|shift_reg[8]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.182      ;
; -5.508 ; Shift_Left:sc3|shift_reg[1]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.171      ;
; -5.499 ; Shift_Left:sc3|shift_reg[12] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.171      ;
; -5.495 ; Shift_Left:sc3|shift_reg[12] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.265      ; 6.167      ;
; -5.494 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.157      ;
; -5.490 ; Shift_Left:sc3|shift_reg[7]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.153      ;
; -5.490 ; Shift_Left:sc4|shift_reg[6]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.153      ;
; -5.487 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.150      ;
; -5.485 ; Shift_Left:sc4|shift_reg[5]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.148      ;
; -5.485 ; Shift_Left:sc4|shift_reg[0]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.148      ;
; -5.483 ; Shift_Left:sc3|shift_reg[4]  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.256      ; 6.146      ;
+--------+------------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK0'                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.261 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a154~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.241     ; 3.427      ;
; -1.247 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a45~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.244     ; 3.410      ;
; -1.246 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a190~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.246     ; 3.407      ;
; -1.243 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a148~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.249     ; 3.401      ;
; -1.204 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a110~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.188     ; 3.423      ;
; -1.193 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a157~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.264     ; 3.336      ;
; -1.192 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a162~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.213     ; 3.386      ;
; -1.191 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.280     ; 3.318      ;
; -1.187 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.286     ; 3.308      ;
; -1.185 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.252     ; 3.340      ;
; -1.158 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.014     ; 3.551      ;
; -1.143 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a3~portb_address_reg0   ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.211     ; 3.339      ;
; -1.140 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a134~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.227     ; 3.320      ;
; -1.140 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a71~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.278     ; 3.269      ;
; -1.139 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a120~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.207     ; 3.339      ;
; -1.131 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a138~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.185     ; 3.353      ;
; -1.121 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a160~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.254     ; 3.274      ;
; -1.114 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a48~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.194     ; 3.327      ;
; -1.113 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a43~portb_address_reg0  ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.255     ; 3.265      ;
; -1.112 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.246     ; 3.273      ;
; -1.112 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a202~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.229     ; 3.290      ;
; -1.110 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a62~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.187     ; 3.330      ;
; -1.107 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a82~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.248     ; 3.266      ;
; -1.100 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a96~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.188     ; 3.319      ;
; -1.095 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.243     ; 3.259      ;
; -1.094 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|address_reg_b[1]                  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.046     ; 3.455      ;
; -1.090 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.282     ; 3.215      ;
; -1.089 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a115~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.255     ; 3.241      ;
; -1.087 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a176~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.255     ; 3.239      ;
; -1.082 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a121~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.240     ; 3.249      ;
; -1.076 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a188~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.226     ; 3.257      ;
; -1.072 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a175~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.068     ; 3.411      ;
; -1.069 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a213~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.259     ; 3.217      ;
; -1.067 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a8~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.252     ; 3.222      ;
; -1.056 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a51~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.228     ; 3.235      ;
; -1.055 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a22~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.246     ; 3.216      ;
; -1.053 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a17~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.275     ; 3.185      ;
; -1.051 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a118~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.205     ; 3.253      ;
; -1.051 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.232     ; 3.226      ;
; -1.047 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a72~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.265     ; 3.189      ;
; -1.041 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a127~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.277     ; 3.171      ;
; -1.037 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a208~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.222     ; 3.222      ;
; -1.034 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a52~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; 0.029      ; 3.470      ;
; -1.031 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~portb_address_reg0 ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.256     ; 3.182      ;
; -1.030 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a20~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.250     ; 3.187      ;
; -1.025 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a201~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.039     ; 3.393      ;
; -1.021 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.264     ; 3.164      ;
; -1.018 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a36~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.252     ; 3.173      ;
; -1.017 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.266     ; 3.158      ;
; -1.017 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a65~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.262     ; 3.162      ;
; -1.017 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a203~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.081     ; 3.343      ;
; -1.012 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.258     ; 3.161      ;
; -1.010 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a64~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.234     ; 3.183      ;
; -1.007 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~portb_address_reg0   ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.226     ; 3.188      ;
; -1.002 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a89~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.044     ; 3.365      ;
; -1.002 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a76~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.210     ; 3.199      ;
; -1.001 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.215     ; 3.193      ;
; -0.999 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~portb_address_reg0  ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.273     ; 3.133      ;
; -0.998 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a123~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.064     ; 3.341      ;
; -0.996 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a219~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.252     ; 3.151      ;
; -0.996 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a39~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.061     ; 3.342      ;
; -0.995 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a172~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.039     ; 3.363      ;
; -0.994 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.277     ; 3.124      ;
; -0.989 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.243     ; 3.153      ;
; -0.986 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a78~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.180     ; 3.213      ;
; -0.981 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.268     ; 3.120      ;
; -0.972 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a95~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.064     ; 3.315      ;
; -0.970 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a216~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.227     ; 3.150      ;
; -0.969 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a155~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.251     ; 3.125      ;
; -0.968 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a25~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; 0.004      ; 3.379      ;
; -0.965 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a165~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.069     ; 3.303      ;
; -0.962 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a174~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.229     ; 3.140      ;
; -0.961 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.250     ; 3.118      ;
; -0.957 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a40~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.200     ; 3.164      ;
; -0.954 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.259     ; 3.102      ;
; -0.952 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a207~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; 0.011      ; 3.370      ;
; -0.949 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a143~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.260     ; 3.096      ;
; -0.947 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a126~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.230     ; 3.124      ;
; -0.941 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a145~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.042     ; 3.306      ;
; -0.940 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a146~portb_address_reg0 ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.231     ; 3.116      ;
; -0.938 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a50~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.231     ; 3.114      ;
; -0.935 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~portb_address_reg0  ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; 0.005      ; 3.347      ;
; -0.930 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a79~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.237     ; 3.100      ;
; -0.924 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a68~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.213     ; 3.118      ;
; -0.924 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a54~portb_address_reg0  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.193     ; 3.138      ;
; -0.922 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a135~portb_address_reg0 ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.243     ; 3.086      ;
; -0.922 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a108~portb_address_reg0 ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; 0.014      ; 3.343      ;
; -0.918 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a1~portb_address_reg0   ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.237     ; 3.088      ;
; -0.917 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~portb_address_reg0 ; uart:sc6|tx_buffer[8] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.262     ; 3.062      ;
; -0.915 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~portb_address_reg0 ; uart:sc6|tx_buffer[9] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.260     ; 3.062      ;
; -0.912 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a109~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.065     ; 3.254      ;
; -0.908 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a189~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.002     ; 3.313      ;
; -0.905 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a153~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.040     ; 3.272      ;
; -0.904 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~portb_address_reg0  ; uart:sc6|tx_buffer[5] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.033     ; 3.278      ;
; -0.902 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a137~portb_address_reg0 ; uart:sc6|tx_buffer[4] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.067     ; 3.242      ;
; -0.900 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a23~portb_address_reg0  ; uart:sc6|tx_buffer[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.219     ; 3.088      ;
; -0.899 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.232     ; 3.074      ;
; -0.897 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|address_reg_b[0]                  ; uart:sc6|tx_buffer[3] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.250     ; 3.054      ;
; -0.893 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a92~portb_address_reg0  ; uart:sc6|tx_buffer[7] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.188     ; 3.112      ;
; -0.888 ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a167~portb_address_reg0 ; uart:sc6|tx_buffer[2] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0        ; 2.500        ; -0.036     ; 3.259      ;
+--------+----------------------------------------------------------------------------------------------------------+-----------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                       ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -0.434 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.581      ;
; -0.431 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.584      ;
; -0.368 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.647      ;
; -0.299 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.716      ;
; -0.236 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.779      ;
; -0.233 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.782      ;
; -0.170 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.845      ;
; -0.167 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.848      ;
; -0.132 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 0.889      ;
; -0.104 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.911      ;
; -0.101 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.914      ;
; -0.082 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.729      ;
; -0.079 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.732      ;
; -0.038 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.977      ;
; -0.035 ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 0.980      ;
; -0.016 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.795      ;
; 0.028  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.043      ;
; 0.028  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.046      ;
; 0.031  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.046      ;
; 0.053  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.864      ;
; 0.095  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.109      ;
; 0.109  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.127      ;
; 0.116  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[30]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.927      ;
; 0.119  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[31]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.930      ;
; 0.182  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[32]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.993      ;
; 0.185  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[33]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 0.996      ;
; 0.248  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[34]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.059      ;
; 0.251  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.062      ;
; 0.314  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.125      ;
; 0.316  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.653      ; 1.133      ;
; 0.317  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.128      ;
; 0.359  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.373      ;
; 0.362  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.376      ;
; 0.380  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.191      ;
; 0.380  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.650      ; 1.194      ;
; 0.383  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.647      ; 1.194      ;
; 0.425  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.439      ;
; 0.428  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.442      ;
; 0.447  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.646      ; 1.257      ;
; 0.461  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[28]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.650      ; 1.275      ;
; 0.497  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.515      ;
; 0.497  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[41]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.515      ;
; 0.547  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.565      ;
; 0.557  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[54]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.571      ;
; 0.560  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.850      ; 1.574      ;
; 0.601  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.619      ;
; 0.602  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.653      ; 1.419      ;
; 0.625  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.637      ;
; 0.628  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.640      ;
; 0.691  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.703      ;
; 0.691  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.706      ;
; 0.694  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[59]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.706      ;
; 0.694  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.709      ;
; 0.708  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.854      ; 1.726      ;
; 0.711  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.646      ; 1.521      ;
; 0.714  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.646      ; 1.524      ;
; 0.727  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.746      ;
; 0.730  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.749      ;
; 0.734  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.102      ; 3.035      ;
; 0.737  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.102      ; 3.038      ;
; 0.744  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 1.765      ;
; 0.744  ; Shift_Left:sc4|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.763      ;
; 0.749  ; Shift_Left:sc4|shift_reg[13]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.768      ;
; 0.749  ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.853      ; 1.766      ;
; 0.753  ; Shift_Left:sc4|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.772      ;
; 0.756  ; Shift_Left:sc4|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.775      ;
; 0.757  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[60]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.769      ;
; 0.757  ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.772      ;
; 0.759  ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.853      ; 1.776      ;
; 0.760  ; Shift_Left:sc4|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[61]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.772      ;
; 0.761  ; Shift_Left:sc4|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.853      ; 1.778      ;
; 0.762  ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.853      ; 1.779      ;
; 0.768  ; Shift_Left:sc4|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.780      ;
; 0.772  ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.791      ;
; 0.775  ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.787      ;
; 0.775  ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.794      ;
; 0.777  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[50]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.646      ; 1.587      ;
; 0.780  ; Shift_Left:sc3|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.792      ;
; 0.780  ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[51]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.646      ; 1.590      ;
; 0.780  ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.795      ;
; 0.783  ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.798      ;
; 0.785  ; Shift_Left:sc3|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[24]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.800      ;
; 0.787  ; Shift_Left:sc3|shift_reg[106] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[106] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.841      ; 1.792      ;
; 0.788  ; Shift_Left:sc3|shift_reg[23]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.851      ; 1.803      ;
; 0.788  ; Shift_Left:sc4|shift_reg[48]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[48]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.800      ;
; 0.790  ; Shift_Left:sc4|shift_reg[17]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.809      ;
; 0.793  ; Shift_Left:sc3|shift_reg[79]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[79]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.805      ;
; 0.793  ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.812      ;
; 0.795  ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 1.816      ;
; 0.798  ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 1.819      ;
; 0.799  ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.811      ;
; 0.800  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.102      ; 3.101      ;
; 0.802  ; Shift_Left:sc4|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.848      ; 1.814      ;
; 0.803  ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.102      ; 3.104      ;
; 0.805  ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 1.826      ;
; 0.807  ; Shift_Left:sc3|shift_reg[16]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.853      ; 1.824      ;
; 0.808  ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[13]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.857      ; 1.829      ;
; 0.810  ; Shift_Left:sc4|shift_reg[109] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[109] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.847      ; 1.821      ;
; 0.819  ; Shift_Left:sc4|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.855      ; 1.838      ;
; 0.822  ; Shift_Left:sc3|shift_reg[17]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 0.649      ; 1.635      ;
+--------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.225 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.486      ; 0.425      ;
; -0.063 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.486      ; 0.587      ;
; -0.012 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.637      ;
; -0.012 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.637      ;
; -0.009 ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.640      ;
; -0.009 ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.640      ;
; 0.054  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.703      ;
; 0.054  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.703      ;
; 0.057  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.706      ;
; 0.057  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.706      ;
; 0.120  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.769      ;
; 0.120  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.769      ;
; 0.123  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.772      ;
; 0.123  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.772      ;
; 0.186  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.835      ;
; 0.186  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.835      ;
; 0.189  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.838      ;
; 0.189  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.838      ;
; 0.192  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 0.837      ;
; 0.192  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 0.837      ;
; 0.255  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.904      ;
; 0.255  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.904      ;
; 0.265  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.914      ;
; 0.268  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.917      ;
; 0.318  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.967      ;
; 0.318  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.967      ;
; 0.321  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.970      ;
; 0.321  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.970      ;
; 0.331  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.980      ;
; 0.334  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 0.983      ;
; 0.397  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.046      ;
; 0.400  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.049      ;
; 0.412  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 1.057      ;
; 0.423  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 1.068      ;
; 0.435  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.054      ;
; 0.438  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.057      ;
; 0.450  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.099      ;
; 0.450  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[54] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.099      ;
; 0.453  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.102      ;
; 0.453  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[55] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.102      ;
; 0.463  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.112      ;
; 0.466  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.115      ;
; 0.478  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 1.123      ;
; 0.485  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 1.130      ;
; 0.501  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.120      ;
; 0.504  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.123      ;
; 0.508  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.478      ; 1.150      ;
; 0.508  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.478      ; 1.150      ;
; 0.519  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.165      ;
; 0.519  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.165      ;
; 0.522  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.168      ;
; 0.522  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.168      ;
; 0.532  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.181      ;
; 0.567  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.186      ;
; 0.570  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.189      ;
; 0.585  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.231      ;
; 0.585  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.231      ;
; 0.588  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.234      ;
; 0.588  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.234      ;
; 0.595  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.244      ;
; 0.598  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.485      ; 1.247      ;
; 0.614  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.481      ; 1.259      ;
; 0.633  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.252      ;
; 0.636  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.525      ; 2.255      ;
; 0.638  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.479      ; 1.281      ;
; 0.646  ; Shift_Left:sc3|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.486      ;
; 0.651  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.297      ;
; 0.651  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.297      ;
; 0.652  ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.505      ;
; 0.654  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.300      ;
; 0.654  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.300      ;
; 0.658  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.511      ;
; 0.663  ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.514      ;
; 0.674  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.686      ; 1.524      ;
; 0.680  ; Shift_Left:sc4|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.531      ;
; 0.685  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.525      ;
; 0.685  ; Shift_Left:sc3|shift_reg[46]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.683      ; 1.532      ;
; 0.688  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.539      ;
; 0.694  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.530      ; 2.318      ;
; 0.702  ; Shift_Left:sc4|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.542      ;
; 0.702  ; Shift_Left:sc3|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.553      ;
; 0.703  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.686      ; 1.553      ;
; 0.706  ; Shift_Left:sc3|shift_reg[1]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.546      ;
; 0.706  ; Shift_Left:sc4|shift_reg[17]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.559      ;
; 0.708  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[3]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.686      ; 1.558      ;
; 0.710  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[2]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.686      ; 1.560      ;
; 0.711  ; Shift_Left:sc4|shift_reg[13]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[13] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.564      ;
; 0.713  ; Shift_Left:sc3|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.564      ;
; 0.715  ; Shift_Left:sc4|shift_reg[3]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.555      ;
; 0.716  ; Shift_Left:sc4|shift_reg[10]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.689      ; 1.569      ;
; 0.717  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.363      ;
; 0.717  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.676      ; 1.557      ;
; 0.717  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.363      ;
; 0.720  ; Shift_Left:sc4|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.366      ;
; 0.720  ; Shift_Left:sc3|shift_reg[38]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[63] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.482      ; 1.366      ;
; 0.721  ; Shift_Left:sc4|shift_reg[23]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.572      ;
; 0.723  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[5]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.686      ; 1.573      ;
; 0.723  ; Shift_Left:sc3|shift_reg[19]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[23] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.574      ;
; 0.725  ; Shift_Left:sc4|shift_reg[18]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[25] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.688      ; 1.577      ;
; 0.726  ; Shift_Left:sc3|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.687      ; 1.577      ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.052 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[1]                                    ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.578      ; 1.815      ;
; -0.026 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                    ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.578      ; 1.841      ;
; 0.046  ; Shift_Left:sc4|shift_reg[18]                        ; Shift_Left:sc4|shift_reg[19]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.385      ;
; 0.091  ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.148      ; 1.173      ;
; 0.126  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.218      ; 1.278      ;
; 0.144  ; Shift_Left:sc3|shift_reg[120]                       ; Shift_Left:sc3|shift_reg[121]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.473      ;
; 0.144  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                         ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.611      ; 1.794      ;
; 0.154  ; Shift_Left:sc3|shift_reg[16]                        ; Shift_Left:sc3|shift_reg[17]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 0.491      ;
; 0.161  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.036      ;
; 0.170  ; Shift_Left:sc4|shift_reg[14]                        ; Shift_Left:sc4|shift_reg[15]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 0.507      ;
; 0.175  ; Shift_Left:sc4|shift_reg[122]                       ; Shift_Left:sc4|shift_reg[123]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.500      ;
; 0.175  ; Shift_Left:sc3|shift_reg[20]                        ; Shift_Left:sc3|shift_reg[21]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 0.512      ;
; 0.176  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                         ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.611      ; 1.826      ;
; 0.178  ; Shift_Left:sc3|shift_reg[46]                        ; Shift_Left:sc3|shift_reg[47]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.497      ;
; 0.181  ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; fsm_wr:sc7|qp[1]                                    ; fsm_wr:sc7|qp[1]                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188  ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.192  ; Shift_Left:sc3|shift_reg[31]                        ; Shift_Left:sc3|shift_reg[32]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.192  ; Shift_Left:sc3|shift_reg[29]                        ; Shift_Left:sc3|shift_reg[30]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.192  ; Shift_Left:sc3|shift_reg[25]                        ; Shift_Left:sc3|shift_reg[26]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.192  ; Shift_Left:sc4|shift_reg[19]                        ; Shift_Left:sc4|shift_reg[20]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.325      ;
; 0.193  ; Shift_Left:sc4|shift_reg[124]                       ; Shift_Left:sc4|shift_reg[125]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193  ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.325      ;
; 0.193  ; Shift_Left:sc3|shift_reg[36]                        ; Shift_Left:sc3|shift_reg[37]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.326      ;
; 0.194  ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.326      ;
; 0.194  ; Shift_Left:sc3|shift_reg[89]                        ; Shift_Left:sc3|shift_reg[90]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc3|shift_reg[35]                        ; Shift_Left:sc3|shift_reg[36]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc3|shift_reg[28]                        ; Shift_Left:sc3|shift_reg[29]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc4|shift_reg[27]                        ; Shift_Left:sc4|shift_reg[28]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc3|shift_reg[26]                        ; Shift_Left:sc3|shift_reg[27]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc4|shift_reg[25]                        ; Shift_Left:sc4|shift_reg[26]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.194  ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.327      ;
; 0.195  ; Shift_Left:sc4|shift_reg[24]                        ; Shift_Left:sc4|shift_reg[25]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.328      ;
; 0.197  ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[0]                         ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.611      ; 1.847      ;
; 0.200  ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.324      ;
; 0.200  ; Shift_Left:sc3|shift_reg[92]                        ; Shift_Left:sc3|shift_reg[93]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[91]                        ; Shift_Left:sc3|shift_reg[92]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[80]                        ; Shift_Left:sc4|shift_reg[81]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[73]                        ; Shift_Left:sc3|shift_reg[74]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc3|shift_reg[59]                        ; Shift_Left:sc3|shift_reg[60]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[59]                        ; Shift_Left:sc4|shift_reg[60]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[54]                        ; Shift_Left:sc4|shift_reg[55]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[48]                        ; Shift_Left:sc4|shift_reg[49]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[46]                        ; Shift_Left:sc4|shift_reg[47]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[43]                        ; Shift_Left:sc4|shift_reg[44]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[12]                        ; Shift_Left:sc4|shift_reg[13]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200  ; Shift_Left:sc4|shift_reg[10]                        ; Shift_Left:sc4|shift_reg[11]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[119]                       ; Shift_Left:sc4|shift_reg[120]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[116]                       ; Shift_Left:sc3|shift_reg[117]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[112]                       ; Shift_Left:sc4|shift_reg[113]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[99]                        ; Shift_Left:sc4|shift_reg[100]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[93]                        ; Shift_Left:sc3|shift_reg[94]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[90]                        ; Shift_Left:sc4|shift_reg[91]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[87]                        ; Shift_Left:sc4|shift_reg[88]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[86]                        ; Shift_Left:sc4|shift_reg[87]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[84]                        ; Shift_Left:sc4|shift_reg[85]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[83]                        ; Shift_Left:sc3|shift_reg[84]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[82]                        ; Shift_Left:sc4|shift_reg[83]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[81]                        ; Shift_Left:sc3|shift_reg[82]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[75]                        ; Shift_Left:sc4|shift_reg[76]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[73]                        ; Shift_Left:sc4|shift_reg[74]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[69]                        ; Shift_Left:sc4|shift_reg[70]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc3|shift_reg[64]                        ; Shift_Left:sc3|shift_reg[65]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[60]                        ; Shift_Left:sc4|shift_reg[61]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc3|shift_reg[58]                        ; Shift_Left:sc3|shift_reg[59]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc3|shift_reg[56]                        ; Shift_Left:sc3|shift_reg[57]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[47]                        ; Shift_Left:sc4|shift_reg[48]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[41]                        ; Shift_Left:sc4|shift_reg[42]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201  ; Shift_Left:sc4|shift_reg[5]                         ; Shift_Left:sc4|shift_reg[6]                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[4]                         ; Shift_Left:sc4|shift_reg[5]                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201  ; Shift_Left:sc4|shift_reg[1]                         ; Shift_Left:sc4|shift_reg[2]                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202  ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc4|shift_reg[109]                       ; Shift_Left:sc4|shift_reg[110]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[109]                       ; Shift_Left:sc3|shift_reg[110]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[106]                       ; Shift_Left:sc3|shift_reg[107]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[102]                       ; Shift_Left:sc3|shift_reg[103]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc3|shift_reg[75]                        ; Shift_Left:sc3|shift_reg[76]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202  ; Shift_Left:sc4|shift_reg[71]                        ; Shift_Left:sc4|shift_reg[72]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202  ; Shift_Left:sc4|shift_reg[58]                        ; Shift_Left:sc4|shift_reg[59]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202  ; Shift_Left:sc4|shift_reg[45]                        ; Shift_Left:sc4|shift_reg[46]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202  ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202  ; Shift_Left:sc3|shift_reg[3]                         ; Shift_Left:sc3|shift_reg[4]                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.203  ; Shift_Left:sc3|shift_reg[115]                       ; Shift_Left:sc3|shift_reg[116]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203  ; Shift_Left:sc3|shift_reg[108]                       ; Shift_Left:sc3|shift_reg[109]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203  ; Shift_Left:sc4|shift_reg[102]                       ; Shift_Left:sc4|shift_reg[103]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203  ; Shift_Left:sc3|shift_reg[99]                        ; Shift_Left:sc3|shift_reg[100]                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203  ; Shift_Left:sc4|shift_reg[98]                        ; Shift_Left:sc4|shift_reg[99]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.203  ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK0'                                                                                             ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; uart:sc6|tx_buffer[1]  ; uart:sc6|tx_buffer[0]  ; CLK0         ; CLK0        ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; uart:sc6|tx_state      ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.307      ;
; 0.193 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.318      ;
; 0.197 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.324      ;
; 0.267 ; uart:sc6|tx_buffer[9]  ; uart:sc6|tx_buffer[8]  ; CLK0         ; CLK0        ; 0.000        ; 0.039      ; 0.390      ;
; 0.283 ; uart:sc6|tx_buffer[2]  ; uart:sc6|tx_buffer[1]  ; CLK0         ; CLK0        ; 0.000        ; 0.049      ; 0.416      ;
; 0.283 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.410      ;
; 0.293 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.421      ;
; 0.306 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.431      ;
; 0.333 ; uart:sc6|tx_state      ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.458      ;
; 0.334 ; uart:sc6|tx_state      ; uart:sc6|tx_count[0]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.459      ;
; 0.335 ; uart:sc6|tx_state      ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.460      ;
; 0.336 ; uart:sc6|tx_state      ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.461      ;
; 0.361 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.486      ;
; 0.394 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[1]   ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.521      ;
; 0.401 ; uart:sc6|tx_count[3]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.526      ;
; 0.416 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.541      ;
; 0.442 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.570      ;
; 0.444 ; uart:sc6|tx_buffer[0]  ; uart:sc6|tx            ; CLK0         ; CLK0        ; 0.000        ; -0.141     ; 0.387      ;
; 0.453 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.579      ;
; 0.456 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; uart:sc6|count_baud[6] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.582      ;
; 0.462 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[2]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.587      ;
; 0.472 ; uart:sc6|count_baud[7] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.597      ;
; 0.475 ; uart:sc6|tx_count[2]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.600      ;
; 0.503 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.628      ;
; 0.505 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.631      ;
; 0.508 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.633      ;
; 0.509 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.634      ;
; 0.510 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.635      ;
; 0.519 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.644      ;
; 0.522 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.647      ;
; 0.534 ; uart:sc6|count_baud[8] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.659      ;
; 0.546 ; uart:sc6|baud_pulse    ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.673      ;
; 0.559 ; uart:sc6|tx_count[1]   ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.684      ;
; 0.565 ; uart:sc6|tx_count[0]   ; uart:sc6|tx_count[3]   ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.690      ;
; 0.571 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.696      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[7] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.697      ;
; 0.573 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.698      ;
; 0.574 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.699      ;
; 0.575 ; uart:sc6|count_baud[3] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.700      ;
; 0.576 ; uart:sc6|count_baud[5] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.701      ;
; 0.584 ; uart:sc6|count_baud[4] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.709      ;
; 0.585 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.710      ;
; 0.585 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.710      ;
; 0.588 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.713      ;
; 0.588 ; uart:sc6|count_baud[2] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.713      ;
; 0.600 ; uart:sc6|tx_buffer[3]  ; uart:sc6|tx_buffer[2]  ; CLK0         ; CLK0        ; 0.000        ; 0.219      ; 0.903      ;
; 0.602 ; uart:sc6|tx_buffer[7]  ; uart:sc6|tx_buffer[6]  ; CLK0         ; CLK0        ; 0.000        ; 0.049      ; 0.735      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[4] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[5] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[6] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.634 ; uart:sc6|count_baud[8] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.759      ;
; 0.637 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.762      ;
; 0.640 ; uart:sc6|count_baud[1] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.765      ;
; 0.651 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[7] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.776      ;
; 0.654 ; uart:sc6|count_baud[0] ; uart:sc6|count_baud[8] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.779      ;
; 0.684 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[0] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.809      ;
; 0.684 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[1] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.809      ;
; 0.684 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[2] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.809      ;
; 0.684 ; uart:sc6|count_baud[4] ; uart:sc6|count_baud[3] ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.809      ;
; 0.693 ; uart:sc6|count_baud[6] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.818      ;
; 0.699 ; uart:sc6|baud_pulse    ; uart:sc6|tx_state      ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.826      ;
; 0.704 ; uart:sc6|tx_state      ; uart:sc6|tx_busy       ; CLK0         ; CLK0        ; 0.000        ; 0.043      ; 0.831      ;
; 0.706 ; uart:sc6|count_baud[5] ; uart:sc6|baud_pulse    ; CLK0         ; CLK0        ; 0.000        ; 0.041      ; 0.831      ;
+-------+------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -2.210 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.148     ; 1.219      ;
; -2.139 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.148     ; 1.148      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -2.168 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.218     ; 1.107      ;
; -2.005 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.218     ; 0.944      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.063 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.231     ; 0.989      ;
; -1.922 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.231     ; 0.848      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.914 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.139     ; 0.932      ;
; -1.820 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.139     ; 0.838      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.287 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.396     ; 1.048      ;
; -1.166 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.396     ; 0.927      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.847 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.346      ; 1.340      ;
; -0.762 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.346      ; 1.255      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.629 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 1.888      ; 3.099      ;
; -0.439 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 1.888      ; 2.919      ;
; -0.036 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.609      ; 1.632      ;
; 0.203  ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 1.888      ; 2.767      ;
; 0.246  ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 1.888      ; 2.734      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.426 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.237      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; -0.281 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.269      ; 2.092      ;
; 1.094  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 1.340      ;
; 1.094  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 1.340      ;
; 1.179  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 1.255      ;
; 1.179  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 1.255      ;
; 1.445  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.989      ;
; 1.445  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.989      ;
; 1.586  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.848      ;
; 1.586  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.043     ; 0.848      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.268 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.586      ; 2.143      ;
; 0.654 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.781      ;
; 0.654 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.781      ;
; 0.740 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.867      ;
; 0.740 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.867      ;
; 1.050 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.177      ;
; 1.050 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.177      ;
; 1.052 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.179      ;
; 1.052 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.179      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
; 5.133 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.586      ; 2.008      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.450 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 1.962      ; 2.621      ;
; 0.476 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 1.962      ; 2.657      ;
; 0.589 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.745      ; 1.438      ;
; 1.131 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 1.962      ; 2.802      ;
; 1.290 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 1.962      ; 2.971      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.513 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.740      ; 1.177      ;
; 0.515 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.740      ; 1.179      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.996 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.016     ; 0.884      ;
; 1.030 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.016     ; 0.918      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.669 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.790     ; 0.783      ;
; 1.708 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.790     ; 0.822      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.763 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.886     ; 0.781      ;
; 1.849 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.886     ; 0.867      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 1.862 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.872     ; 0.894      ;
; 1.927 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.872     ; 0.959      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.960 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.800     ; 1.064      ;
; 1.971 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.800     ; 1.075      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.318 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -16.522   ; -0.514 ; -4.386   ; 0.237   ; -1.481              ;
;  CLK0                                                ; -5.556    ; 0.182  ; N/A      ; N/A     ; 9.422               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.624   ; 0.996   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.386   ; 1.960   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -11.987   ; -0.514 ; N/A      ; N/A     ; -1.285              ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.820   ; 1.669   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.517   ; 0.450   ; -1.481              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -11.792   ; -0.225 ; N/A      ; N/A     ; -1.285              ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.327   ; 1.862   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.137   ; 1.763   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -1.911   ; 0.513   ; -1.481              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -16.522   ; -0.052 ; -0.983   ; 0.237   ; -1.193              ;
; Design-wide TNS                                      ; -5921.875 ; -3.135 ; -30.153  ; 0.0     ; -1417.555           ;
;  CLK0                                                ; -56.029   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.624   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -4.386   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -1017.149 ; -2.748 ; N/A      ; N/A     ; -164.480            ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.820   ; 0.000   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.517   ; 0.000   ; -2.766              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -1012.076 ; -0.309 ; N/A      ; N/A     ; -172.190            ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.327   ; 0.000   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.137   ; 0.000   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -1.911   ; 0.000   ; -2.766              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -3836.621 ; -0.078 ; -7.431   ; 0.000   ; -1068.928           ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FCout1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FCout2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; One                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hit                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Hit(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK0                                                ; CLK0                                                ; 209      ; 0        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0                                                ; 666      ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; CLK0                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 998560   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 8507     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 997168   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLK0                                                ; CLK0                                                ; 209      ; 0        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; CLK0                                                ; 666      ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; CLK0                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 998560   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 8507     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 997168   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 743   ; 743  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 515   ; 515  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; CLK0                                                ; CLK0                                                ; Base      ; Constrained ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc1|Q                              ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; Base      ; Constrained ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; Constrained ;
; Hit                                                 ; Hit                                                 ; Base      ; Constrained ;
; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; Base      ; Constrained ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc6|Q                                   ; Base      ; Constrained ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; Constrained ;
; Trigger                                             ; Trigger                                             ; Base      ; Constrained ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Apr  9 16:44:43 2024
Info: Command: quartus_sta Timestamp -c Timestamp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {sc2|sc0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]} {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Trigger Trigger
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc6|Q TDC:sc0|FFD:sc6|Q
    Info (332105): create_clock -period 1.000 -name TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Hit Hit
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc4|Q TDC:sc0|FFD:sc4|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc5|Q Global_P:sc1|FFD:sc5|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc1|Q Global_P:sc1|FFD:sc1|Q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.522           -3836.621 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -11.987           -1017.149 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -11.792           -1012.076 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -5.556             -56.029 CLK0 
Info (332146): Worst-case hold slack is -0.514
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.514              -1.950 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.056              -0.056 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.112               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.404               0.000 CLK0 
Info (332146): Worst-case recovery slack is -4.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.386              -4.386 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -4.327              -4.327 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -4.137              -4.137 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.820              -3.820 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.624              -2.624 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.911              -1.911 Trigger 
    Info (332119):    -1.517              -1.517 Hit 
    Info (332119):    -0.983              -7.431 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.052               0.000 Trigger 
    Info (332119):     1.182               0.000 Hit 
    Info (332119):     1.746               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     3.027               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.244               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.424               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.652               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.193           -1068.928 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.762               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.549 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.989
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.989           -3338.282 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -10.629            -913.922 Global_P:sc1|FFD:sc5|Q 
    Info (332119):   -10.473            -911.886 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -4.996             -49.075 CLK0 
Info (332146): Worst-case hold slack is -0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.389              -1.311 Global_P:sc1|FFD:sc5|Q 
    Info (332119):     0.055               0.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.102               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.355               0.000 CLK0 
Info (332146): Worst-case recovery slack is -3.971
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.971              -3.971 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.912              -3.912 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -3.750              -3.750 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.452              -3.452 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.313              -2.313 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.656              -1.656 Trigger 
    Info (332119):    -1.164              -1.164 Hit 
    Info (332119):    -0.750              -5.314 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.237               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.896               0.000 Trigger 
    Info (332119):     1.039               0.000 Hit 
    Info (332119):     1.558               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.778               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     2.997               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.149               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     3.355               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.149           -1029.504 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.780               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.680 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.144           -1260.264 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.022            -504.110 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -5.934            -501.736 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.261              -9.923 CLK0 
Info (332146): Worst-case hold slack is -0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.434              -2.748 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -0.225              -0.309 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -0.052              -0.078 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.182               0.000 CLK0 
Info (332146): Worst-case recovery slack is -2.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.210              -2.210 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -2.168              -2.168 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -2.063              -2.063 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.914              -1.914 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.287              -1.287 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -0.847              -0.847 Trigger 
    Info (332119):    -0.629              -0.629 Hit 
    Info (332119):    -0.426              -2.982 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.450               0.000 Hit 
    Info (332119):     0.513               0.000 Trigger 
    Info (332119):     0.996               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     1.669               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     1.763               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     1.862               0.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):     1.960               0.000 Global_P:sc1|FFD:sc1|Q 
Info (332146): Worst-case minimum pulse width slack is -1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.283              -2.283 Hit 
    Info (332119):    -1.283              -2.283 Trigger 
    Info (332119):    -1.000            -134.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.000            -128.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.000              -1.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     0.500               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.422               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.318 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Tue Apr  9 16:44:58 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:16


