-- VHDL for IBM SMS ALD page 16.40.03.1
-- Title: ASSEMBLY ZONE CONT SIGNS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/5/2020 11:16:28 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_40_03_1_ASSEMBLY_ZONE_CONT_SIGNS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_RA_DOT_U_DOT_B:	 in STD_LOGIC;
		MS_RS_DOT_U_DOT_B:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401:	 in STD_LOGIC;
		MS_A_OR_S_DOT_B_DOT_3_DOT_U:	 in STD_LOGIC;
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D:	 in STD_LOGIC;
		MS_DIV_DOT_MQ_DOT_B_DOT_MDL:	 in STD_LOGIC;
		PS_USE_A_CH_SIGN:	 out STD_LOGIC;
		PS_USE_INV_A_CH_SIGN:	 out STD_LOGIC;
		PB_USE_B_CH_SIGN:	 out STD_LOGIC;
		PB_USE_INV_B_CH_SIGN:	 out STD_LOGIC;
		PS_USE_SIGN_LATCH:	 out STD_LOGIC);
end ALD_16_40_03_1_ASSEMBLY_ZONE_CONT_SIGNS_ACC;

architecture behavioral of ALD_16_40_03_1_ASSEMBLY_ZONE_CONT_SIGNS_ACC is 

	signal OUT_4A_D: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_4D_P: STD_LOGIC;
	signal OUT_4E_Q: STD_LOGIC;
	signal OUT_4G_A: STD_LOGIC;

begin

	OUT_4A_D <= NOT(MS_RA_DOT_U_DOT_B );
	OUT_4B_D <= NOT(MS_RS_DOT_U_DOT_B );
	OUT_4D_P <= NOT MS_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_U_DOT_1401;
	OUT_4E_Q <= NOT MS_A_OR_S_DOT_B_DOT_3_DOT_U;
	OUT_4G_A <= NOT(MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D AND MS_DIV_DOT_MQ_DOT_B_DOT_MDL );

	PS_USE_A_CH_SIGN <= OUT_4A_D;
	PS_USE_INV_A_CH_SIGN <= OUT_4B_D;
	PB_USE_B_CH_SIGN <= OUT_4D_P;
	PB_USE_INV_B_CH_SIGN <= OUT_4E_Q;
	PS_USE_SIGN_LATCH <= OUT_4G_A;


end;
