#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: DESKTOP-9B6T2JA
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun Nov  5 14:09:05 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : create_clock -name clk [get_ports CLK50MHZ] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports CLK50MHZ] -period 20 -waveform {0.000 10.000} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8 -waveform {0.000 4.000} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout1
Executing : get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout1 successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : create_generated_clock -name gmii_tx_clk_deg -source [get_ports eth_rxc] [get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout1] -master_clock [get_clocks eth_rxc] -edges {1 2 3} -edge_shift {2.000 2.000 2.000}
Executing : create_generated_clock -name gmii_tx_clk_deg -source [get_ports eth_rxc] [get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout1] -master_clock [get_clocks eth_rxc] -edges {1 2 3} -edge_shift {2.000 2.000 2.000} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout0
Executing : get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout0 successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout0] -master_clock [get_clocks eth_rxc] -edges {1 2 3} -edge_shift {4.000 4.000 4.000}
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_eth_top.u_gmii_to_rgmii.u_rgmii_rx.U_pll_phase_shift/clkout0] -master_clock [get_clocks eth_rxc] -edges {1 2 3} -edge_shift {4.000 4.000 4.000} successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_hdmi_colorbar_top.u_pll_clk/clkout0
Executing : get_pins u_hdmi_colorbar_top.u_pll_clk/clkout0 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name pixel_clk -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top.u_pll_clk/clkout0] -master_clock [get_clocks clk] -multiply_by 1 -divide_by 2
Executing : create_generated_clock -name pixel_clk -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top.u_pll_clk/clkout0] -master_clock [get_clocks clk] -multiply_by 1 -divide_by 2 successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_hdmi_colorbar_top.u_pll_clk/clkout1
Executing : get_pins u_hdmi_colorbar_top.u_pll_clk/clkout1 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name pixel_clk_5x -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top.u_pll_clk/clkout1] -master_clock [get_clocks clk] -multiply_by 5 -divide_by 2
Executing : create_generated_clock -name pixel_clk_5x -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top.u_pll_clk/clkout1] -master_clock [get_clocks clk] -multiply_by 5 -divide_by 2 successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout2
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout2 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name axi_clk0 -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout2] -master_clock [get_clocks clk] -multiply_by 2 -duty_cycle 50.000
Executing : create_generated_clock -name axi_clk0 -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout2] -master_clock [get_clocks clk] -multiply_by 2 -duty_cycle 50.000 successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout3
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout3 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name axi_clk1 -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout3] -master_clock [get_clocks clk] -multiply_by 1 -duty_cycle 50.000
Executing : create_generated_clock -name axi_clk1 -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout3] -master_clock [get_clocks clk] -multiply_by 1 -duty_cycle 50.000 successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout0
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout0 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name phy_clk -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout0] -master_clock [get_clocks clk] -multiply_by 10 -duty_cycle 50.000
Executing : create_generated_clock -name phy_clk -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout0] -master_clock [get_clocks clk] -multiply_by 10 -duty_cycle 50.000 successfully.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout1
Executing : get_pins u_ddr3_ip.u_pll_50_400/clkout1 successfully.
Executing : get_clocks clk
Executing : get_clocks clk successfully.
Executing : create_generated_clock -name pclk -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout1] -master_clock [get_clocks clk] -multiply_by 1 -duty_cycle 50.000
Executing : create_generated_clock -name pclk -source [get_ports CLK50MHZ] [get_pins u_ddr3_ip.u_pll_50_400/clkout1] -master_clock [get_clocks clk] -multiply_by 1 -duty_cycle 50.000 successfully.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 47)] | Port qspi0_dq[3] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 54)] | Port qspi0_dq[2] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 61)] | Port qspi0_dq[1] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 68)] | Port qspi0_dq[0] has been placed at location B4, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 75)] | Port qspi0_cs has been placed at location B8, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 82)] | Port qspi0_sck has been placed at location C9, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 146)] | Port gpioA[23] has been placed at location E8, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 160)] | Port gpioA[21] has been placed at location C6, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 167)] | Port gpioA[20] has been placed at location D6, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 818)] | Port eth_rst_n has been placed at location D10, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 873)] | Port rcv_in has been placed at location E11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 882)] | Port lcd_rgb[23] has been placed at location C10, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 889)] | Port lcd_rgb[22] has been placed at location C13, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 896)] | Port lcd_rgb[21] has been placed at location D13, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 910)] | Port lcd_rgb[19] has been placed at location C11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 917)] | Port lcd_rgb[18] has been placed at location B10, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 924)] | Port lcd_rgb[17] has been placed at location A10, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 931)] | Port lcd_rgb[16] has been placed at location B11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 938)] | Port lcd_rgb[15] has been placed at location A11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 945)] | Port lcd_rgb[14] has been placed at location B12, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 952)] | Port lcd_rgb[13] has been placed at location A12, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1015)] | Port lcd_rgb[4] has been placed at location B17, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1022)] | Port lcd_rgb[3] has been placed at location A17, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1029)] | Port lcd_rgb[2] has been placed at location F11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1036)] | Port lcd_rgb[1] has been placed at location G11, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1043)] | Port lcd_rgb[0] has been placed at location E15, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1050)] | Port lcd_bl has been placed at location C17, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1057)] | Port lcd_de has been placed at location D18, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1064)] | Port lcd_hs has been placed at location E18, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1071)] | Port lcd_clk has been placed at location E17, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1078)] | Port lcd_rst has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [C:/pango/prj/e203_test/source/e203_constraint.fdc(line number: 1085)] | Port lcd_vs has been placed at location D17, whose type is share pin.
W: ConstraintEditor-4019: Port 'sd_dclk' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sd_mosi' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sd_ncs' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sd_miso' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:u_rc/div_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_hdmi_colorbar_top/u_pll_clk/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins u_hdmi_colorbar_top/u_pll_clk/u_pll_e1:CLKOUT2
Executing : get_pins u_hdmi_colorbar_top/u_pll_clk/u_pll_e1:CLKOUT2 successfully.
Executing : create_generated_clock -name clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top/u_pll_clk/u_pll_e1:CLKOUT2] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.800000 21.600000} -add
Executing : create_generated_clock -name clk|u_hdmi_colorbar_top/u_pll_clk/u_pll_e1/CLKOUT2_Inferred -source [get_ports CLK50MHZ] [get_pins u_hdmi_colorbar_top/u_pll_clk/u_pll_e1:CLKOUT2] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 10.800000 21.600000} -add successfully.
C: SDC-2025: Clock source 'n:u_hdmi_colorbar_top/audio_clk_divider/clk_out' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_div' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_ddr3_ip/u_pll_50_400:clkout0
Executing : get_pins u_ddr3_ip/u_pll_50_400:clkout0 successfully.
Executing : get_pins u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_ip/u_pll_50_400:clkout0] [get_pins u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock phy_clk -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add
Executing : create_generated_clock -name phy_clk|u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_ip/u_pll_50_400:clkout0] [get_pins u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock phy_clk -edges {1 2 3} -edge_shift {0.000000 1.000000 2.000000} -add successfully.
C: SDC-2025: Clock source 'n:dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/N154' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ip_mmcm/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK50MHZ
Executing : get_ports CLK50MHZ successfully.
Executing : get_pins ip_mmcm/u_pll_e1:CLKOUT1
Executing : get_pins ip_mmcm/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred -source [get_ports CLK50MHZ] [get_pins ip_mmcm/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 49.609375 99.218750} -add
Executing : create_generated_clock -name clk|ip_mmcm/u_pll_e1/CLKOUT1_Inferred -source [get_ports CLK50MHZ] [get_pins ip_mmcm/u_pll_e1:CLKOUT1] -master_clock clk -edges {1 2 3} -edge_shift {0.000000 49.609375 99.218750} -add successfully.
C: SDC-2025: Clock source 'n:clkDivder/clk_out' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Start pre-mapping.
W: Adm-4019: Unable to further flatten instance 'u_lsu_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_biu_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_dtcm_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_exu_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_ifu_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_itcm_clkgate'. The design is empty.
W: Public-4008: Instance 'icb_leftover_err_dfflr/qout_r[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Adm-4019: Unable to further flatten instance 'u_lsu_icb_arbt'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_ram_clkgate'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'u_ram_clkgate'. The design is empty.
W: Public-4008: Instance 'flop_o_irq.plic_irq_prio_dffr/qout_r[2:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Adm-4019: Unable to further flatten instance 'audio_info_frame'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'auxiliary_video_information_info_frame'. The design is empty.
W: Adm-4019: Unable to further flatten instance 'source_product_description_info_frame'. The design is empty.
I: Constant propagation done on u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_lcd_fifo/U_ipml_fifo_lcd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_frame_fifo/U_ipml_fifo_frame_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K (GTP_DRM18K).
I: Removed bmsDECODER inst ND6 that is redundant to ND2
I: Removed bmsDECODER inst ND7 that is redundant to ND2
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[9][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[10][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[11][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[12][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[13][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[14][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsWIDEDFFRSE inst audio_sample_word_buffer[15][23:0] that is redundant to audio_sample_word_buffer[8][23:0]
I: Removed bmsDECODER inst ND10 that is redundant to ND9
I: Removed bmsDECODER inst ND11 that is redundant to ND9
I: Removed bmsDECODER inst ND12 that is redundant to ND9
I: Removed bmsDECODER inst ND13 that is redundant to ND9
I: Removed bmsREDOR inst N1873 that is redundant to N1872
I: Removed bmsREDOR inst N1874 that is redundant to N1872
I: Removed bmsREDOR inst N1875 that is redundant to N1872
I: Removed bmsREDOR inst N1876 that is redundant to N1872
I: Encoding type of FSM 'state_fsm[4:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/sdcard/sd_card_cmd.v(line number:90)] The user initial state for regs on FSM state_fsm[4:0] is 00000 and be encoded 000000000000000001.
I: Encoding table of FSM 'state_fsm[4:0]':
I: from  u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state[4] u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state[3] u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state[2] u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state[1] u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state[0]
I: to  u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_17 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_16 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_15 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_14 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_13 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_12 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_11 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_10 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_9 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_8 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_7 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_6 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_5 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_4 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_3 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_2 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_1 u_sd_card_user_top/sd_card_top_m0/sd_card_cmd_m0/state_0
I: 00000 => 000000000000000001
I: 00001 => 000000000000000010
I: 00010 => 000000000000000100
I: 00011 => 000000000000001000
I: 00100 => 000000000000010000
I: 00101 => 000000000000100000
I: 00110 => 000000000001000000
I: 00111 => 000000000010000000
I: 01000 => 000000000100000000
I: 01001 => 000000001000000000
I: 01010 => 000000010000000000
I: 01011 => 000000100000000000
I: 01100 => 000001000000000000
I: 01101 => 000010000000000000
I: 01110 => 000100000000000000
I: 01111 => 001000000000000000
I: 10000 => 010000000000000000
I: 10001 => 100000000000000000
I: Encoding type of FSM 'state_fsm[4:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/sdcard/sd_card_sec_read_write.v(line number:92)] The user initial state for regs on FSM state_fsm[4:0] is 00000 and be encoded 0000000000001.
I: Encoding table of FSM 'state_fsm[4:0]':
I: from  u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state[4] u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state[3] u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state[2] u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state[1] u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state[0]
I: to  u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_12 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_11 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_10 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_9 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_8 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_7 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_5 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_4 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_3 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_2 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_1 u_sd_card_user_top/sd_card_top_m0/sd_card_sec_read_write_m0/state_0
I: 00000 => 0000000000001
I: 00001 => 0000000000010
I: 00010 => 0000000000100
I: 00011 => 0000000001000
I: 00100 => 0000000010000
I: 00101 => 0000000100000
I: 00110 => 0000001000000
I: 00111 => 0000010000000
I: 01000 => 0000100000000
I: 01111 => 0001000000000
I: 10000 => 0010000000000
I: 10001 => 0100000000000
I: 10010 => 1000000000000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/sdcard/spi_master.v(line number:64)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state[2] u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state[1] u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state[0]
I: to  u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_5 u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_4 u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_3 u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_2 u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_1 u_sd_card_user_top/sd_card_top_m0/spi_master_m0/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'current_state_fsm[1:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/ps2/spi_drive.v(line number:70)] The user initial state for regs on FSM current_state_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'current_state_fsm[1:0]':
I: from  u_ps2_top/u_spi_drive/current_state[1] u_ps2_top/u_spi_drive/current_state[0]
I: to  u_ps2_top/u_spi_drive/current_state_2 u_ps2_top/u_spi_drive/current_state_1 u_ps2_top/u_spi_drive/current_state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'cur_state_fsm[4:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/rtl/rcv_top.v(line number:118)] The user initial state for regs on FSM cur_state_fsm[4:0] is 00001 and be encoded 00001.
I: Encoding table of FSM 'cur_state_fsm[4:0]':
I: from  u_rc/cur_state[4] u_rc/cur_state[3] u_rc/cur_state[2] u_rc/cur_state[1] u_rc/cur_state[0]
I: to  u_rc/cur_state_4 u_rc/cur_state_3 u_rc/cur_state_2 u_rc/cur_state_1 u_rc/cur_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state_rd_cnt_fsm[3:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/rtl/rw_ctrl_128bit.v(line number:110)] The user initial state for regs on FSM state_rd_cnt_fsm[3:0] is 0001 and be encoded 0001.
I: Encoding table of FSM 'state_rd_cnt_fsm[3:0]':
I: from  u_rw_ctrl_128bit/state_rd_cnt[3] u_rw_ctrl_128bit/state_rd_cnt[2] u_rw_ctrl_128bit/state_rd_cnt[1] u_rw_ctrl_128bit/state_rd_cnt[0]
I: to  u_rw_ctrl_128bit/state_rd_cnt_3 u_rw_ctrl_128bit/state_rd_cnt_2 u_rw_ctrl_128bit/state_rd_cnt_1 u_rw_ctrl_128bit/state_rd_cnt_0
I: 0001 => 0001
I: 0010 => 0010
I: 0011 => 0100
I: 0100 => 1000
I: Encoding type of FSM 'CS_fsm[2:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/apb_uart/uart_tx.v(line number:145)] The user initial state for regs on FSM CS_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'CS_fsm[2:0]':
I: from  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS[2] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS[1] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS[0]
I: to  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_5 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_4 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_3 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_2 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_1 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_tx_i/CS_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'CS_fsm[2:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/apb_uart/uart_rx.v(line number:152)] The user initial state for regs on FSM CS_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'CS_fsm[2:0]':
I: from  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS[2] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS[1] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS[0]
I: to  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_5 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_4 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_3 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_2 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_1 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/uart_rx_i/CS_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/perips/sirv_spi_flashmap.v(line number:281)] The user initial state for regs on FSM state_fsm[2:0] is 000 and be encoded 000001.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state[2] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state[1] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state[0]
I: to  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_5 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_4 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_3 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_2 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_1 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/flash/state_0
I: 000 => 000001
I: 001 => 000010
I: 010 => 000100
I: 011 => 001000
I: 100 => 010000
I: 101 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/perips/sirv_qspi_media.v(line number:400)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/state[1] dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/state[0]
I: to  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/state_2 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/state_1 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [C:/pango/prj/e203_test/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number:55)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [C:/pango/prj/e203_test/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [C:/pango/prj/e203_test/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:374)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
I: Encoding type of FSM 'ddrphy_update_type_fsm[1:0]' is: onehot.
I: [C:/pango/prj/e203_test/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:398)] The user initial state for regs on FSM ddrphy_update_type_fsm[1:0] is 10 and be encoded 100.
I: Encoding table of FSM 'ddrphy_update_type_fsm[1:0]':
I: from  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1] u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]
I: to  u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1 u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'cur_state_fsm[6:0]' is: onehot.
I: [C:/pango/prj/e203_test/source/udp/udp_tx.v(line number:138)] The user initial state for regs on FSM cur_state_fsm[6:0] is 0000001 and be encoded 0000001.
I: Encoding table of FSM 'cur_state_fsm[6:0]':
I: from  u_eth_top/u_udp/u_udp_tx/cur_state[6] u_eth_top/u_udp/u_udp_tx/cur_state[5] u_eth_top/u_udp/u_udp_tx/cur_state[4] u_eth_top/u_udp/u_udp_tx/cur_state[3] u_eth_top/u_udp/u_udp_tx/cur_state[2] u_eth_top/u_udp/u_udp_tx/cur_state[1] u_eth_top/u_udp/u_udp_tx/cur_state[0]
I: to  u_eth_top/u_udp/u_udp_tx/cur_state_6 u_eth_top/u_udp/u_udp_tx/cur_state_5 u_eth_top/u_udp/u_udp_tx/cur_state_4 u_eth_top/u_udp/u_udp_tx/cur_state_3 u_eth_top/u_udp/u_udp_tx/cur_state_2 u_eth_top/u_udp/u_udp_tx/cur_state_1 u_eth_top/u_udp/u_udp_tx/cur_state_0
I: 0000001 => 0000001
I: 0000010 => 0000010
I: 0000100 => 0000100
I: 0001000 => 0001000
I: 0010000 => 0010000
I: 0100000 => 0100000
I: 1000000 => 1000000
