<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600OptimizeVectorRegisters.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600OptimizeVectorRegisters.cpp.html'>R600OptimizeVectorRegisters.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- R600MergeVectorRegisters.cpp ---------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass merges inputs of swizzeable instructions into vector sharing</i></td></tr>
<tr><th id="11">11</th><td><i>/// common data and/or have enough undef subreg using swizzle abilities.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// For instance let's consider the following pseudo code :</i></td></tr>
<tr><th id="14">14</th><td><i>/// %5 = REG_SEQ %1, sub0, %2, sub1, %3, sub2, undef, sub3</i></td></tr>
<tr><th id="15">15</th><td><i>/// ...</i></td></tr>
<tr><th id="16">16</th><td><i>/// %7 = REG_SEQ %1, sub0, %3, sub1, undef, sub2, %4, sub3</i></td></tr>
<tr><th id="17">17</th><td><i>/// (swizzable Inst) %7, SwizzleMask : sub0, sub1, sub2, sub3</i></td></tr>
<tr><th id="18">18</th><td><i>///</i></td></tr>
<tr><th id="19">19</th><td><i>/// is turned into :</i></td></tr>
<tr><th id="20">20</th><td><i>/// %5 = REG_SEQ %1, sub0, %2, sub1, %3, sub2, undef, sub3</i></td></tr>
<tr><th id="21">21</th><td><i>/// ...</i></td></tr>
<tr><th id="22">22</th><td><i>/// %7 = INSERT_SUBREG %4, sub3</i></td></tr>
<tr><th id="23">23</th><td><i>/// (swizzable Inst) %7, SwizzleMask : sub0, sub2, sub1, sub3</i></td></tr>
<tr><th id="24">24</th><td><i>///</i></td></tr>
<tr><th id="25">25</th><td><i>/// This allow regalloc to reduce register pressure for vector registers and</i></td></tr>
<tr><th id="26">26</th><td><i>/// to reduce MOV count.</i></td></tr>
<tr><th id="27">27</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="R600Defines.h.html">"R600Defines.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"vec-merger"</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj" title='isImplicitlyDef' data-type='bool isImplicitlyDef(llvm::MachineRegisterInfo &amp; MRI, unsigned int Reg)' data-ref="_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj">isImplicitlyDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="2Reg" title='Reg' data-type='unsigned int' data-ref="2Reg">Reg</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MRI.isSSA()) ? void (0) : __assert_fail (&quot;MRI.isSSA()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp&quot;, 60, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>());</td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg">Reg</a>))</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="63">63</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="3MI">MI</dfn> = <a class="local col1 ref" href="#1MRI" title='MRI' data-ref="1MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col2 ref" href="#2Reg" title='Reg' data-ref="2Reg">Reg</a>);</td></tr>
<tr><th id="64">64</th><td>  <b>return</b> <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a> &amp;&amp; <a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>();</td></tr>
<tr><th id="65">65</th><td>}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>namespace</b> {</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</dfn> {</td></tr>
<tr><th id="70">70</th><td><b>public</b>:</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</dfn>;</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</dfn>;</td></tr>
<tr><th id="73">73</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110RegSeqInfoC1ERN4llvm19MachineRegisterInfoEPNS1_12MachineInstrE" title='(anonymous namespace)::RegSeqInfo::RegSeqInfo' data-type='void (anonymous namespace)::RegSeqInfo::RegSeqInfo(llvm::MachineRegisterInfo &amp; MRI, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoC1ERN4llvm19MachineRegisterInfoEPNS1_12MachineInstrE">RegSeqInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="4MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="4MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr *' data-ref="5MI">MI</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='w' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>) {</td></tr>
<tr><th id="76">76</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == R600::REG_SEQUENCE) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == R600::REG_SEQUENCE&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp&quot;, 76, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;llvm::TargetOpcode::REG_SEQUENCE&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>);</td></tr>
<tr><th id="77">77</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="6i" title='i' data-type='unsigned int' data-ref="6i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="7e" title='e' data-type='unsigned int' data-ref="7e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> &lt; <a class="local col7 ref" href="#7e" title='e' data-ref="7e">e</a>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>+=<var>2</var>) {</td></tr>
<tr><th id="78">78</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="8MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="8MO">MO</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>);</td></tr>
<tr><th id="79">79</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="9Chan" title='Chan' data-type='unsigned int' data-ref="9Chan">Chan</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="80">80</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj" title='isImplicitlyDef' data-use='c' data-ref="_ZL15isImplicitlyDefRN4llvm19MachineRegisterInfoEj">isImplicitlyDef</a>(<span class='refarg'><a class="local col4 ref" href="#4MRI" title='MRI' data-ref="4MRI">MRI</a></span>, <a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="81">81</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col9 ref" href="#9Chan" title='Chan' data-ref="9Chan">Chan</a>);</td></tr>
<tr><th id="82">82</th><td>      <b>else</b></td></tr>
<tr><th id="83">83</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#8MO" title='MO' data-ref="8MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a> = <a class="local col9 ref" href="#9Chan" title='Chan' data-ref="9Chan">Chan</a>;</td></tr>
<tr><th id="84">84</th><td>    }</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110RegSeqInfoC1Ev" title='(anonymous namespace)::RegSeqInfo::RegSeqInfo' data-type='void (anonymous namespace)::RegSeqInfo::RegSeqInfo()' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoC1Ev">RegSeqInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110RegSeqInfoeqERKS0_" title='(anonymous namespace)::RegSeqInfo::operator==' data-type='bool (anonymous namespace)::RegSeqInfo::operator==(const (anonymous namespace)::RegSeqInfo &amp; RSI) const' data-ref="_ZNK12_GLOBAL__N_110RegSeqInfoeqERKS0_"><b>operator</b>==</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col0 decl" id="10RSI" title='RSI' data-type='const (anonymous namespace)::RegSeqInfo &amp;' data-ref="10RSI">RSI</dfn>) <em>const</em> {</td></tr>
<tr><th id="90">90</th><td>    <b>return</b> <a class="local col0 ref" href="#10RSI" title='RSI' data-ref="10RSI">RSI</a>.<a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a> == <a class="tu member" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>;</td></tr>
<tr><th id="91">91</th><td>  }</td></tr>
<tr><th id="92">92</th><td>};</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="95">95</th><td><b>private</b>:</td></tr>
<tr><th id="96">96</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap" title='(anonymous namespace)::R600VectorRegMerger::InstructionSetMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap">InstructionSetMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;&gt;;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</dfn>;</td></tr>
<tr><th id="99">99</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::TII" title='(anonymous namespace)::R600VectorRegMerger::TII' data-type='const llvm::R600InstrInfo *' data-ref="(anonymousnamespace)::R600VectorRegMerger::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="100">100</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeq' data-type='DenseMap&lt;llvm::MachineInstr *, (anonymous namespace)::RegSeqInfo&gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq">PreviousRegSeq</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap" title='(anonymous namespace)::R600VectorRegMerger::InstructionSetMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap">InstructionSetMap</a> <dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-type='InstructionSetMap' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</dfn>;</td></tr>
<tr><th id="102">102</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap" title='(anonymous namespace)::R600VectorRegMerger::InstructionSetMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap">InstructionSetMap</a> <dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-type='InstructionSetMap' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::canSwizzle' data-type='bool (anonymous namespace)::R600VectorRegMerger::canSwizzle(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE">canSwizzle</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj" title='(anonymous namespace)::R600VectorRegMerger::areAllUsesSwizzeable' data-type='bool (anonymous namespace)::R600VectorRegMerger::areAllUsesSwizzeable(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj">areAllUsesSwizzeable</a>(<em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE" title='(anonymous namespace)::R600VectorRegMerger::SwizzleInput' data-type='void (anonymous namespace)::R600VectorRegMerger::SwizzleInput(llvm::MachineInstr &amp; , const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE">SwizzleInput</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;,</td></tr>
<tr><th id="107">107</th><td>      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col3 decl" id="13RemapChan" title='RemapChan' data-type='const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="13RemapChan">RemapChan</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeVector' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeVector(const (anonymous namespace)::RegSeqInfo * Untouched, (anonymous namespace)::RegSeqInfo * ToMerge, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; Remap) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE">tryMergeVector</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col4 decl" id="14Untouched" title='Untouched' data-type='const (anonymous namespace)::RegSeqInfo *' data-ref="14Untouched">Untouched</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col5 decl" id="15ToMerge" title='ToMerge' data-type='(anonymous namespace)::RegSeqInfo *' data-ref="15ToMerge">ToMerge</dfn>,</td></tr>
<tr><th id="109">109</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col6 decl" id="16Remap" title='Remap' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="16Remap">Remap</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingCommonSlot' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeUsingCommonSlot((anonymous namespace)::RegSeqInfo &amp; RSI, (anonymous namespace)::RegSeqInfo &amp; CompatibleRSI, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingCommonSlot</a>(<a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col7 decl" id="17RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="17RSI">RSI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col8 decl" id="18CompatibleRSI" title='CompatibleRSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="18CompatibleRSI">CompatibleRSI</dfn>,</td></tr>
<tr><th id="111">111</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col9 decl" id="19RemapChan" title='RemapChan' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="19RemapChan">RemapChan</dfn>);</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingFreeSlot' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeUsingFreeSlot((anonymous namespace)::RegSeqInfo &amp; RSI, (anonymous namespace)::RegSeqInfo &amp; CompatibleRSI, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingFreeSlot</a>(<a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col0 decl" id="20RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="20RSI">RSI</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col1 decl" id="21CompatibleRSI" title='CompatibleRSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="21CompatibleRSI">CompatibleRSI</dfn>,</td></tr>
<tr><th id="113">113</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="22RemapChan" title='RemapChan' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="22RemapChan">RemapChan</dfn>);</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::RebuildVector' data-type='llvm::MachineInstr * (anonymous namespace)::R600VectorRegMerger::RebuildVector((anonymous namespace)::RegSeqInfo * MI, const (anonymous namespace)::RegSeqInfo * BaseVec, const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE">RebuildVector</a>(<a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col3 decl" id="23MI" title='MI' data-type='(anonymous namespace)::RegSeqInfo *' data-ref="23MI">MI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col4 decl" id="24BaseVec" title='BaseVec' data-type='const (anonymous namespace)::RegSeqInfo *' data-ref="24BaseVec">BaseVec</dfn>,</td></tr>
<tr><th id="115">115</th><td>      <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col5 decl" id="25RemapChan" title='RemapChan' data-type='const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="25RemapChan">RemapChan</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::RemoveMI' data-type='void (anonymous namespace)::R600VectorRegMerger::RemoveMI(llvm::MachineInstr * )' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE">RemoveMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *);</td></tr>
<tr><th id="117">117</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE" title='(anonymous namespace)::R600VectorRegMerger::trackRSI' data-type='void (anonymous namespace)::R600VectorRegMerger::trackRSI(const (anonymous namespace)::RegSeqInfo &amp; RSI)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE">trackRSI</a>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col6 decl" id="26RSI" title='RSI' data-type='const (anonymous namespace)::RegSeqInfo &amp;' data-ref="26RSI">RSI</dfn>);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><b>public</b>:</td></tr>
<tr><th id="120">120</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::R600VectorRegMerger::ID" title='(anonymous namespace)::R600VectorRegMerger::ID' data-type='char' data-ref="(anonymousnamespace)::R600VectorRegMerger::ID">ID</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMergerC1Ev" title='(anonymous namespace)::R600VectorRegMerger::R600VectorRegMerger' data-type='void (anonymous namespace)::R600VectorRegMerger::R600VectorRegMerger()' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMergerC1Ev">R600VectorRegMerger</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::ID" title='(anonymous namespace)::R600VectorRegMerger::ID' data-use='a' data-ref="(anonymousnamespace)::R600VectorRegMerger::ID">ID</a>) {}</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::R600VectorRegMerger::getAnalysisUsage' data-type='void (anonymous namespace)::R600VectorRegMerger::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="27AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="27AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="125">125</th><td>    <a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="126">126</th><td>    <a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="127">127</th><td>    <a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="128">128</th><td>    <a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="129">129</th><td>    <a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="130">130</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#27AU" title='AU' data-ref="27AU">AU</a></span>);</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger11getPassNameEv" title='(anonymous namespace)::R600VectorRegMerger::getPassName' data-type='llvm::StringRef (anonymous namespace)::R600VectorRegMerger::getPassName() const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600 Vector Registers Merge Pass"</q>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600VectorRegMerger::runOnMachineFunction' data-type='bool (anonymous namespace)::R600VectorRegMerger::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="28Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="28Fn">Fn</dfn>) override;</td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeR600VectorRegMergerPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(R600VectorRegMerger, DEBUG_TYPE,</td></tr>
<tr><th id="143">143</th><td>                     <q>"R600 Vector Reg Merger"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="144">144</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;R600 Vector Reg Merger&quot;, &quot;vec-merger&quot;, &amp;R600VectorRegMerger::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;R600VectorRegMerger&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeR600VectorRegMergerPassFlag; void llvm::initializeR600VectorRegMergerPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeR600VectorRegMergerPassFlag, initializeR600VectorRegMergerPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>, <a class="macro" href="#57" title="&quot;vec-merger&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="145">145</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600 Vector Reg Merger"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="(anonymousnamespace)::R600VectorRegMerger::ID" title='(anonymous namespace)::R600VectorRegMerger::ID' data-type='char' data-ref="(anonymousnamespace)::R600VectorRegMerger::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::R600VectorRegMergerID" title='llvm::R600VectorRegMergerID' data-ref="llvm::R600VectorRegMergerID">R600VectorRegMergerID</dfn> = <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<a class="tu ref" href="#(anonymousnamespace)::R600VectorRegMerger::ID" title='(anonymous namespace)::R600VectorRegMerger::ID' data-ref="(anonymousnamespace)::R600VectorRegMerger::ID">ID</a>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::canSwizzle' data-type='bool (anonymous namespace)::R600VectorRegMerger::canSwizzle(const llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE">canSwizzle</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="29MI">MI</dfn>)</td></tr>
<tr><th id="152">152</th><td>    <em>const</em> {</td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::R600InstrInfo&apos;">get</span>(MI.getOpcode()).TSFlags &amp; R600_InstFlag::TEX_INST)</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="155">155</th><td>  <b>switch</b> (<a class="local col9 ref" href="#29MI" title='MI' data-ref="29MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;R600_ExportSwz&apos; in namespace &apos;llvm::R600&apos;">R600_ExportSwz</span>:</td></tr>
<tr><th id="157">157</th><td>  <b>case</b> R600::<span class='error' title="no member named &apos;EG_ExportSwz&apos; in namespace &apos;llvm::R600&apos;">EG_ExportSwz</span>:</td></tr>
<tr><th id="158">158</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="159">159</th><td>  <b>default</b>:</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeVector' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeVector(const (anonymous namespace)::RegSeqInfo * Untouched, (anonymous namespace)::RegSeqInfo * ToMerge, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; Remap) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE">tryMergeVector</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col0 decl" id="30Untouched" title='Untouched' data-type='const (anonymous namespace)::RegSeqInfo *' data-ref="30Untouched">Untouched</dfn>,</td></tr>
<tr><th id="165">165</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col1 decl" id="31ToMerge" title='ToMerge' data-type='(anonymous namespace)::RegSeqInfo *' data-ref="31ToMerge">ToMerge</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt; <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col2 decl" id="32Remap" title='Remap' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="32Remap">Remap</dfn>)</td></tr>
<tr><th id="166">166</th><td>    <em>const</em> {</td></tr>
<tr><th id="167">167</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="33CurrentUndexIdx" title='CurrentUndexIdx' data-type='unsigned int' data-ref="33CurrentUndexIdx">CurrentUndexIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="168">168</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col4 decl" id="34It" title='It' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="34It">It</dfn> = <a class="local col1 ref" href="#31ToMerge" title='ToMerge' data-ref="31ToMerge">ToMerge</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(),</td></tr>
<tr><th id="169">169</th><td>      <dfn class="local col5 decl" id="35E" title='E' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="35E">E</dfn> = <a class="local col1 ref" href="#31ToMerge" title='ToMerge' data-ref="31ToMerge">ToMerge</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col5 ref" href="#35E" title='E' data-ref="35E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>) {</td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a> <dfn class="local col6 decl" id="36PosInUntouched" title='PosInUntouched' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="36PosInUntouched">PosInUntouched</dfn> =</td></tr>
<tr><th id="171">171</th><td>        <a class="local col0 ref" href="#30Untouched" title='Untouched' data-ref="30Untouched">Untouched</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZNK4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>((<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>);</td></tr>
<tr><th id="172">172</th><td>    <b>if</b> (<a class="local col6 ref" href="#36PosInUntouched" title='PosInUntouched' data-ref="36PosInUntouched">PosInUntouched</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col0 ref" href="#30Untouched" title='Untouched' data-ref="30Untouched">Untouched</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="173">173</th><td>      <a class="local col2 ref" href="#32Remap" title='Remap' data-ref="32Remap">Remap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="174">174</th><td>          <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">(</a>(<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, (<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col6 ref" href="#36PosInUntouched" title='PosInUntouched' data-ref="36PosInUntouched">PosInUntouched</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="175">175</th><td>      <b>continue</b>;</td></tr>
<tr><th id="176">176</th><td>    }</td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (<a class="local col3 ref" href="#33CurrentUndexIdx" title='CurrentUndexIdx' data-ref="33CurrentUndexIdx">CurrentUndexIdx</a> &gt;= <a class="local col0 ref" href="#30Untouched" title='Untouched' data-ref="30Untouched">Untouched</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>())</td></tr>
<tr><th id="178">178</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="179">179</th><td>    <a class="local col2 ref" href="#32Remap" title='Remap' data-ref="32Remap">Remap</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="180">180</th><td>        <a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_RKT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_RKT0_">(</a>(<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col4 ref" href="#34It" title='It' data-ref="34It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, <a class="local col0 ref" href="#30Untouched" title='Untouched' data-ref="30Untouched">Untouched</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col3 ref" href="#33CurrentUndexIdx" title='CurrentUndexIdx' data-ref="33CurrentUndexIdx">CurrentUndexIdx</a>++]</a>));</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>static</em></td></tr>
<tr><th id="187">187</th><td><em>unsigned</em> <dfn class="tu decl def" id="_ZL17getReassignedChanRKSt6vectorISt4pairIjjESaIS1_EEj" title='getReassignedChan' data-type='unsigned int getReassignedChan(const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan, unsigned int Chan)' data-ref="_ZL17getReassignedChanRKSt6vectorISt4pairIjjESaIS1_EEj">getReassignedChan</dfn>(</td></tr>
<tr><th id="188">188</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col7 decl" id="37RemapChan" title='RemapChan' data-type='const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="37RemapChan">RemapChan</dfn>,</td></tr>
<tr><th id="189">189</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Chan" title='Chan' data-type='unsigned int' data-ref="38Chan">Chan</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="39j" title='j' data-type='unsigned int' data-ref="39j">j</dfn> = <var>0</var>, <dfn class="local col0 decl" id="40je" title='je' data-type='unsigned int' data-ref="40je">je</dfn> = <a class="local col7 ref" href="#37RemapChan" title='RemapChan' data-ref="37RemapChan">RemapChan</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a> &lt; <a class="local col0 ref" href="#40je" title='je' data-ref="40je">je</a>; <a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>++) {</td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="local col7 ref" href="#37RemapChan" title='RemapChan' data-ref="37RemapChan">RemapChan</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col8 ref" href="#38Chan" title='Chan' data-ref="38Chan">Chan</a>)</td></tr>
<tr><th id="192">192</th><td>      <b>return</b> <a class="local col7 ref" href="#37RemapChan" title='RemapChan' data-ref="37RemapChan">RemapChan</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#39j" title='j' data-ref="39j">j</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Chan wasn&apos;t reassigned&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp&quot;, 194)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Chan wasn't reassigned"</q>);</td></tr>
<tr><th id="195">195</th><td>}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::RebuildVector' data-type='llvm::MachineInstr * (anonymous namespace)::R600VectorRegMerger::RebuildVector((anonymous namespace)::RegSeqInfo * RSI, const (anonymous namespace)::RegSeqInfo * BaseRSI, const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE">RebuildVector</dfn>(</td></tr>
<tr><th id="198">198</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col1 decl" id="41RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo *' data-ref="41RSI">RSI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> *<dfn class="local col2 decl" id="42BaseRSI" title='BaseRSI' data-type='const (anonymous namespace)::RegSeqInfo *' data-ref="42BaseRSI">BaseRSI</dfn>,</td></tr>
<tr><th id="199">199</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col3 decl" id="43RemapChan" title='RemapChan' data-type='const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="43RemapChan">RemapChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="200">200</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="44Reg" title='Reg' data-type='unsigned int' data-ref="44Reg">Reg</dfn> = <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="45Pos" title='Pos' data-type='MachineBasicBlock::iterator' data-ref="45Pos">Pos</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>;</td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="46MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="46MBB">MBB</dfn> = *<a class="local col5 ref" href="#45Pos" title='Pos' data-ref="45Pos">Pos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col7 decl" id="47DL" title='DL' data-type='llvm::DebugLoc' data-ref="47DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#45Pos" title='Pos' data-ref="45Pos">Pos</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48SrcVec" title='SrcVec' data-type='unsigned int' data-ref="48SrcVec">SrcVec</dfn> = <a class="local col2 ref" href="#42BaseRSI" title='BaseRSI' data-ref="42BaseRSI">BaseRSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col9 decl" id="49UpdatedRegToChan" title='UpdatedRegToChan' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="49UpdatedRegToChan">UpdatedRegToChan</dfn> = <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1ERKNS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1ERKNS_8DenseMapIT_T0_T1_T2_EE"></a><a class="local col2 ref" href="#42BaseRSI" title='BaseRSI' data-ref="42BaseRSI">BaseRSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>;</td></tr>
<tr><th id="207">207</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="50UpdatedUndef" title='UpdatedUndef' data-type='std::vector&lt;unsigned int&gt;' data-ref="50UpdatedUndef">UpdatedUndef</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="local col2 ref" href="#42BaseRSI" title='BaseRSI' data-ref="42BaseRSI">BaseRSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a>;</td></tr>
<tr><th id="208">208</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col1 decl" id="51It" title='It' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="51It">It</dfn> = <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(),</td></tr>
<tr><th id="209">209</th><td>      <dfn class="local col2 decl" id="52E" title='E' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="52E">E</dfn> = <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col1 ref" href="#51It" title='It' data-ref="51It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col2 ref" href="#52E" title='E' data-ref="52E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col1 ref" href="#51It" title='It' data-ref="51It">It</a>) {</td></tr>
<tr><th id="210">210</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53DstReg" title='DstReg' data-type='unsigned int' data-ref="53DstReg">DstReg</dfn> = MRI-&gt;createVirtualRegister(&amp;R600::<span class='error' title="no member named &apos;R600_Reg128RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_Reg128RegClass</span>);</td></tr>
<tr><th id="211">211</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="54SubReg" title='SubReg' data-type='unsigned int' data-ref="54SubReg">SubReg</dfn> = (<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col1 ref" href="#51It" title='It' data-ref="51It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="212">212</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="55Swizzle" title='Swizzle' data-type='unsigned int' data-ref="55Swizzle">Swizzle</dfn> = (<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col1 ref" href="#51It" title='It' data-ref="51It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="213">213</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56Chan" title='Chan' data-type='unsigned int' data-ref="56Chan">Chan</dfn> = <a class="tu ref" href="#_ZL17getReassignedChanRKSt6vectorISt4pairIjjESaIS1_EEj" title='getReassignedChan' data-use='c' data-ref="_ZL17getReassignedChanRKSt6vectorISt4pairIjjESaIS1_EEj">getReassignedChan</a>(<a class="local col3 ref" href="#43RemapChan" title='RemapChan' data-ref="43RemapChan">RemapChan</a>, <a class="local col5 ref" href="#55Swizzle" title='Swizzle' data-ref="55Swizzle">Swizzle</a>);</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="57Tmp" title='Tmp' data-type='llvm::MachineInstr *' data-ref="57Tmp">Tmp</dfn> = BuildMI(MBB, Pos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::R600InstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;INSERT_SUBREG&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;llvm::TargetOpcode::INSERT_SUBREG&apos;?">R600</span>::INSERT_SUBREG),</td></tr>
<tr><th id="216">216</th><td>        DstReg)</td></tr>
<tr><th id="217">217</th><td>        .addReg(SrcVec)</td></tr>
<tr><th id="218">218</th><td>        .addReg(SubReg)</td></tr>
<tr><th id="219">219</th><td>        .addImm(Chan);</td></tr>
<tr><th id="220">220</th><td>    <a class="local col9 ref" href="#49UpdatedRegToChan" title='UpdatedRegToChan' data-ref="49UpdatedRegToChan">UpdatedRegToChan</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#54SubReg" title='SubReg' data-ref="54SubReg">SubReg</a>]</a> = <a class="local col6 ref" href="#56Chan" title='Chan' data-ref="56Chan">Chan</a>;</td></tr>
<tr><th id="221">221</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{unsignedint,std::allocator{unsignedint}}::iterator" title='std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;unsigned int, allocator&lt;unsigned int&gt; &gt; &gt;' data-ref="std::vector{unsignedint,std::allocator{unsignedint}}::iterator">iterator</a> <dfn class="local col8 decl" id="58ChanPos" title='ChanPos' data-type='std::vector&lt;unsigned int&gt;::iterator' data-ref="58ChanPos">ChanPos</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col0 ref" href="#50UpdatedUndef" title='UpdatedUndef' data-ref="50UpdatedUndef">UpdatedUndef</a></span>, <a class="local col6 ref" href="#56Chan" title='Chan' data-ref="56Chan">Chan</a>);</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (<a class="local col8 ref" href="#58ChanPos" title='ChanPos' data-ref="58ChanPos">ChanPos</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#50UpdatedUndef" title='UpdatedUndef' data-ref="50UpdatedUndef">UpdatedUndef</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="223">223</th><td>      <a class="local col0 ref" href="#50UpdatedUndef" title='UpdatedUndef' data-ref="50UpdatedUndef">UpdatedUndef</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEE">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col8 ref" href="#58ChanPos" title='ChanPos' data-ref="58ChanPos">ChanPos</a>);</td></tr>
<tr><th id="224">224</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!is_contained(UpdatedUndef, Chan) &amp;&amp; &quot;UpdatedUndef shouldn&apos;t contain Chan more than once!&quot;) ? void (0) : __assert_fail (&quot;!is_contained(UpdatedUndef, Chan) &amp;&amp; \&quot;UpdatedUndef shouldn&apos;t contain Chan more than once!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col0 ref" href="#50UpdatedUndef" title='UpdatedUndef' data-ref="50UpdatedUndef">UpdatedUndef</a></span>, <a class="local col6 ref" href="#56Chan" title='Chan' data-ref="56Chan">Chan</a>) &amp;&amp;</td></tr>
<tr><th id="225">225</th><td>           <q>"UpdatedUndef shouldn't contain Chan more than once!"</q>);</td></tr>
<tr><th id="226">226</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;    -&gt;&quot;; Tmp-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    -&gt;"</q>; <a class="local col7 ref" href="#57Tmp" title='Tmp' data-ref="57Tmp">Tmp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="227">227</th><td>    (<em>void</em>)<a class="local col7 ref" href="#57Tmp" title='Tmp' data-ref="57Tmp">Tmp</a>;</td></tr>
<tr><th id="228">228</th><td>    SrcVec = DstReg;</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="59NewMI">NewMI</dfn> =</td></tr>
<tr><th id="231">231</th><td>      BuildMI(MBB, Pos, DL, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::R600InstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;llvm::TargetOpcode::COPY&apos;?">R600</span>::COPY), Reg).addReg(SrcVec);</td></tr>
<tr><th id="232">232</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;    -&gt;&quot;; NewMI-&gt;dump();; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    -&gt;"</q>; <a class="local col9 ref" href="#59NewMI" title='NewMI' data-ref="59NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(););</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;  Updating Swizzle:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Updating Swizzle:\n"</q>);</td></tr>
<tr><th id="235">235</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="local col0 decl" id="60It" title='It' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="60It">It</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col4 ref" href="#44Reg" title='Reg' data-ref="44Reg">Reg</a>),</td></tr>
<tr><th id="236">236</th><td>      <dfn class="local col1 decl" id="61E" title='E' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="61E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>(); <a class="local col0 ref" href="#60It" title='It' data-ref="60It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col1 ref" href="#61E" title='E' data-ref="61E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col0 ref" href="#60It" title='It' data-ref="60It">It</a>) {</td></tr>
<tr><th id="237">237</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;    &quot;; (*It).dump(); dbgs() &lt;&lt; &quot;    -&gt;&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q>; (<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#60It" title='It' data-ref="60It">It</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>(); <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    -&gt;"</q>);</td></tr>
<tr><th id="238">238</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE" title='(anonymous namespace)::R600VectorRegMerger::SwizzleInput' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE">SwizzleInput</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#60It" title='It' data-ref="60It">It</a></span>, <a class="local col3 ref" href="#43RemapChan" title='RemapChan' data-ref="43RemapChan">RemapChan</a>);</td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { (*It).dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>((<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col0 ref" href="#60It" title='It' data-ref="60It">It</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>());</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td>  <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i>// Update RSI</i></td></tr>
<tr><th id="244">244</th><td>  <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='w' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a> = <a class="local col9 ref" href="#59NewMI" title='NewMI' data-ref="59NewMI">NewMI</a>;</td></tr>
<tr><th id="245">245</th><td>  <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='w' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE" title='llvm::DenseMap::operator=' data-ref="_ZN4llvm8DenseMapaSERKNS_8DenseMapIT_T0_T1_T2_EE">=</a> <a class="local col9 ref" href="#49UpdatedRegToChan" title='UpdatedRegToChan' data-ref="49UpdatedRegToChan">UpdatedRegToChan</a>;</td></tr>
<tr><th id="246">246</th><td>  <a class="local col1 ref" href="#41RSI" title='RSI' data-ref="41RSI">RSI</a>-&gt;<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='w' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSERKSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSERKSt6vectorIT_T0_E">=</a> <a class="local col0 ref" href="#50UpdatedUndef" title='UpdatedUndef' data-ref="50UpdatedUndef">UpdatedUndef</a>;</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <b>return</b> <a class="local col9 ref" href="#59NewMI" title='NewMI' data-ref="59NewMI">NewMI</a>;</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::RemoveMI' data-type='void (anonymous namespace)::R600VectorRegMerger::RemoveMI(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE">RemoveMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr *' data-ref="62MI">MI</dfn>) {</td></tr>
<tr><th id="252">252</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap" title='(anonymous namespace)::R600VectorRegMerger::InstructionSetMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap">InstructionSetMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseMapInfo{unsignedint},llv4800445" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseMapInfo{unsignedint},llv4800445">iterator</a> <dfn class="local col3 decl" id="63It" title='It' data-type='InstructionSetMap::iterator' data-ref="63It">It</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(),</td></tr>
<tr><th id="253">253</th><td>      <dfn class="local col4 decl" id="64E" title='E' data-type='InstructionSetMap::iterator' data-ref="64E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col4 ref" href="#64E" title='E' data-ref="64E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a>) {</td></tr>
<tr><th id="254">254</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="65MIs" title='MIs' data-type='std::vector&lt;MachineInstr *&gt; &amp;' data-ref="65MIs">MIs</dfn> = (<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col3 ref" href="#63It" title='It' data-ref="63It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="255">255</th><td>    <a class="local col5 ref" href="#65MIs" title='MIs' data-ref="65MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col5 ref" href="#65MIs" title='MIs' data-ref="65MIs">MIs</a></span>, <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>), <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col5 ref" href="#65MIs" title='MIs' data-ref="65MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="256">256</th><td>  }</td></tr>
<tr><th id="257">257</th><td>  <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap" title='(anonymous namespace)::R600VectorRegMerger::InstructionSetMap' data-type='DenseMap&lt;unsigned int, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::R600VectorRegMerger::InstructionSetMap">InstructionSetMap</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseMapInfo{unsignedint},llv4800445" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;, unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::vector{llvm::MachineInstr*,std::allocator{llvm::MachineInstr*}},llvm::DenseMapInfo{unsignedint},llv4800445">iterator</a> <dfn class="local col6 decl" id="66It" title='It' data-type='InstructionSetMap::iterator' data-ref="66It">It</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZN4llvm12DenseMapBase5beginEv">begin</a>(),</td></tr>
<tr><th id="258">258</th><td>      <dfn class="local col7 decl" id="67E" title='E' data-type='InstructionSetMap::iterator' data-ref="67E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>(); <a class="local col6 ref" href="#66It" title='It' data-ref="66It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col7 ref" href="#67E" title='E' data-ref="67E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col6 ref" href="#66It" title='It' data-ref="66It">It</a>) {</td></tr>
<tr><th id="259">259</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="68MIs" title='MIs' data-type='std::vector&lt;MachineInstr *&gt; &amp;' data-ref="68MIs">MIs</dfn> = (<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col6 ref" href="#66It" title='It' data-ref="66It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::vector&lt;llvm::MachineInstr *, std::allocator&lt;llvm::MachineInstr *&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="260">260</th><td>    <a class="local col8 ref" href="#68MIs" title='MIs' data-ref="68MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_" title='std::vector::erase' data-ref="_ZNSt6vector5eraseEN9__gnu_cxx17__normal_iteratorINS0_14__alloc_traitsINSt12_Vector_baseIT_T0_E14_Tp_alloc_typeEE13const_pointerESt6vectorIS4_S5_EEESD_">erase</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="local col8 ref" href="#68MIs" title='MIs' data-ref="68MIs">MIs</a></span>, <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>), <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a><a class="local col8 ref" href="#68MIs" title='MIs' data-ref="68MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>}</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE" title='(anonymous namespace)::R600VectorRegMerger::SwizzleInput' data-type='void (anonymous namespace)::R600VectorRegMerger::SwizzleInput(llvm::MachineInstr &amp; MI, const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger12SwizzleInputERN4llvm12MachineInstrERKSt6vectorISt4pairIjjESaIS6_EE">SwizzleInput</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn>,</td></tr>
<tr><th id="265">265</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col0 decl" id="70RemapChan" title='RemapChan' data-type='const std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="70RemapChan">RemapChan</dfn>) <em>const</em> {</td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="71Offset" title='Offset' data-type='unsigned int' data-ref="71Offset">Offset</dfn>;</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::R600InstrInfo&apos;">get</span>(MI.getOpcode()).TSFlags &amp; R600_InstFlag::TEX_INST)</td></tr>
<tr><th id="268">268</th><td>    <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a> = <var>2</var>;</td></tr>
<tr><th id="269">269</th><td>  <b>else</b></td></tr>
<tr><th id="270">270</th><td>    <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a> = <var>3</var>;</td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="72i" title='i' data-type='unsigned int' data-ref="72i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> &lt; <var>4</var>; <a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a>++) {</td></tr>
<tr><th id="272">272</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73Swizzle" title='Swizzle' data-type='unsigned int' data-ref="73Swizzle">Swizzle</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> + <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <var>1</var>;</td></tr>
<tr><th id="273">273</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="74j" title='j' data-type='unsigned int' data-ref="74j">j</dfn> = <var>0</var>, <dfn class="local col5 decl" id="75e" title='e' data-type='unsigned int' data-ref="75e">e</dfn> = <a class="local col0 ref" href="#70RemapChan" title='RemapChan' data-ref="70RemapChan">RemapChan</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col4 ref" href="#74j" title='j' data-ref="74j">j</a> &lt; <a class="local col5 ref" href="#75e" title='e' data-ref="75e">e</a>; <a class="local col4 ref" href="#74j" title='j' data-ref="74j">j</a>++) {</td></tr>
<tr><th id="274">274</th><td>      <b>if</b> (<a class="local col0 ref" href="#70RemapChan" title='RemapChan' data-ref="70RemapChan">RemapChan</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#74j" title='j' data-ref="74j">j</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> == <a class="local col3 ref" href="#73Swizzle" title='Swizzle' data-ref="73Swizzle">Swizzle</a>) {</td></tr>
<tr><th id="275">275</th><td>        <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#72i" title='i' data-ref="72i">i</a> + <a class="local col1 ref" href="#71Offset" title='Offset' data-ref="71Offset">Offset</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#70RemapChan" title='RemapChan' data-ref="70RemapChan">RemapChan</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#74j" title='j' data-ref="74j">j</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> - <var>1</var>);</td></tr>
<tr><th id="276">276</th><td>        <b>break</b>;</td></tr>
<tr><th id="277">277</th><td>      }</td></tr>
<tr><th id="278">278</th><td>    }</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj" title='(anonymous namespace)::R600VectorRegMerger::areAllUsesSwizzeable' data-type='bool (anonymous namespace)::R600VectorRegMerger::areAllUsesSwizzeable(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj">areAllUsesSwizzeable</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="76Reg" title='Reg' data-type='unsigned int' data-ref="76Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="local col7 decl" id="77It" title='It' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="77It">It</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>),</td></tr>
<tr><th id="284">284</th><td>      <dfn class="local col8 decl" id="78E" title='E' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="78E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>(); <a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col8 ref" href="#78E" title='E' data-ref="78E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>) {</td></tr>
<tr><th id="285">285</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::canSwizzle' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger10canSwizzleERKN4llvm12MachineInstrE">canSwizzle</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col7 ref" href="#77It" title='It' data-ref="77It">It</a>))</td></tr>
<tr><th id="286">286</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="287">287</th><td>  }</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingCommonSlot' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeUsingCommonSlot((anonymous namespace)::RegSeqInfo &amp; RSI, (anonymous namespace)::RegSeqInfo &amp; CompatibleRSI, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingCommonSlot</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col9 decl" id="79RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="79RSI">RSI</dfn>,</td></tr>
<tr><th id="292">292</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col0 decl" id="80CompatibleRSI" title='CompatibleRSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="80CompatibleRSI">CompatibleRSI</dfn>,</td></tr>
<tr><th id="293">293</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col1 decl" id="81RemapChan" title='RemapChan' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="81RemapChan">RemapChan</dfn>) {</td></tr>
<tr><th id="294">294</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mop_iterator" title='llvm::MachineInstr::mop_iterator' data-type='llvm::MachineOperand *' data-ref="llvm::MachineInstr::mop_iterator">mop_iterator</a> <dfn class="local col2 decl" id="82MOp" title='MOp' data-type='MachineInstr::mop_iterator' data-ref="82MOp">MOp</dfn> = <a class="local col9 ref" href="#79RSI" title='RSI' data-ref="79RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>(),</td></tr>
<tr><th id="295">295</th><td>      <dfn class="local col3 decl" id="83MOE" title='MOE' data-type='MachineInstr::mop_iterator' data-ref="83MOE">MOE</dfn> = <a class="local col9 ref" href="#79RSI" title='RSI' data-ref="79RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZN4llvm12MachineInstr12operands_endEv">operands_end</a>(); <a class="local col2 ref" href="#82MOp" title='MOp' data-ref="82MOp">MOp</a> != <a class="local col3 ref" href="#83MOE" title='MOE' data-ref="83MOE">MOE</a>; ++<a class="local col2 ref" href="#82MOp" title='MOp' data-ref="82MOp">MOp</a>) {</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (!<a class="local col2 ref" href="#82MOp" title='MOp' data-ref="82MOp">MOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="297">297</th><td>      <b>continue</b>;</td></tr>
<tr><th id="298">298</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#82MOp" title='MOp' data-ref="82MOp">MOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="299">299</th><td>      <b>continue</b>;</td></tr>
<tr><th id="300">300</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84MI" title='MI' data-type='llvm::MachineInstr *' data-ref="84MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#82MOp" title='MOp' data-ref="82MOp">MOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>) {</td></tr>
<tr><th id="301">301</th><td>      <a class="local col0 ref" href="#80CompatibleRSI" title='CompatibleRSI' data-ref="80CompatibleRSI">CompatibleRSI</a> <a class="tu ref" href="#69" title='(anonymous namespace)::RegSeqInfo::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoaSERKS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeq' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq">PreviousRegSeq</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#84MI" title='MI' data-ref="84MI">MI</a>]</a>;</td></tr>
<tr><th id="302">302</th><td>      <b>if</b> (<a class="local col9 ref" href="#79RSI" title='RSI' data-ref="79RSI">RSI</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_110RegSeqInfoeqERKS0_" title='(anonymous namespace)::RegSeqInfo::operator==' data-use='c' data-ref="_ZNK12_GLOBAL__N_110RegSeqInfoeqERKS0_">==</a> <a class="local col0 ref" href="#80CompatibleRSI" title='CompatibleRSI' data-ref="80CompatibleRSI">CompatibleRSI</a>)</td></tr>
<tr><th id="303">303</th><td>        <b>continue</b>;</td></tr>
<tr><th id="304">304</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE">tryMergeVector</a>(&amp;<a class="local col0 ref" href="#80CompatibleRSI" title='CompatibleRSI' data-ref="80CompatibleRSI">CompatibleRSI</a>, &amp;<a class="local col9 ref" href="#79RSI" title='RSI' data-ref="79RSI">RSI</a>, <span class='refarg'><a class="local col1 ref" href="#81RemapChan" title='RemapChan' data-ref="81RemapChan">RemapChan</a></span>))</td></tr>
<tr><th id="305">305</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="306">306</th><td>    }</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="309">309</th><td>}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingFreeSlot' data-type='bool (anonymous namespace)::R600VectorRegMerger::tryMergeUsingFreeSlot((anonymous namespace)::RegSeqInfo &amp; RSI, (anonymous namespace)::RegSeqInfo &amp; CompatibleRSI, std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp; RemapChan)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingFreeSlot</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col5 decl" id="85RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="85RSI">RSI</dfn>,</td></tr>
<tr><th id="312">312</th><td>    <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col6 decl" id="86CompatibleRSI" title='CompatibleRSI' data-type='(anonymous namespace)::RegSeqInfo &amp;' data-ref="86CompatibleRSI">CompatibleRSI</dfn>,</td></tr>
<tr><th id="313">313</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; &amp;<dfn class="local col7 decl" id="87RemapChan" title='RemapChan' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &amp;' data-ref="87RemapChan">RemapChan</dfn>) {</td></tr>
<tr><th id="314">314</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88NeededUndefs" title='NeededUndefs' data-type='unsigned int' data-ref="88NeededUndefs">NeededUndefs</dfn> = <var>4</var> - <a class="local col5 ref" href="#85RSI" title='RSI' data-ref="85RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#88NeededUndefs" title='NeededUndefs' data-ref="88NeededUndefs">NeededUndefs</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="316">316</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="317">317</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="89MIs" title='MIs' data-type='std::vector&lt;MachineInstr *&gt; &amp;' data-ref="89MIs">MIs</dfn> =</td></tr>
<tr><th id="318">318</th><td>      <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#88NeededUndefs" title='NeededUndefs' data-ref="88NeededUndefs">NeededUndefs</a>]</a>;</td></tr>
<tr><th id="319">319</th><td>  <a class="local col6 ref" href="#86CompatibleRSI" title='CompatibleRSI' data-ref="86CompatibleRSI">CompatibleRSI</a> <a class="tu ref" href="#69" title='(anonymous namespace)::RegSeqInfo::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoaSERKS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeq' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq">PreviousRegSeq</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#89MIs" title='MIs' data-ref="89MIs">MIs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()]</a>;</td></tr>
<tr><th id="320">320</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger14tryMergeVectorEPKNS_10RegSeqInfoEPS1_RSt6vectorISt4pairIjjESaIS7_EE">tryMergeVector</a>(&amp;<a class="local col6 ref" href="#86CompatibleRSI" title='CompatibleRSI' data-ref="86CompatibleRSI">CompatibleRSI</a>, &amp;<a class="local col5 ref" href="#85RSI" title='RSI' data-ref="85RSI">RSI</a>, <span class='refarg'><a class="local col7 ref" href="#87RemapChan" title='RemapChan' data-ref="87RemapChan">RemapChan</a></span>);</td></tr>
<tr><th id="321">321</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="322">322</th><td>}</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE" title='(anonymous namespace)::R600VectorRegMerger::trackRSI' data-type='void (anonymous namespace)::R600VectorRegMerger::trackRSI(const (anonymous namespace)::RegSeqInfo &amp; RSI)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE">trackRSI</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> &amp;<dfn class="local col0 decl" id="90RSI" title='RSI' data-type='const (anonymous namespace)::RegSeqInfo &amp;' data-ref="90RSI">RSI</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne8054208">const_iterator</a></td></tr>
<tr><th id="326">326</th><td>  <dfn class="local col1 decl" id="91It" title='It' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="91It">It</dfn> = <a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZNK4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col2 decl" id="92E" title='E' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::const_iterator' data-ref="92E">E</dfn> = <a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::RegToChan" title='(anonymous namespace)::RegSeqInfo::RegToChan' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::RegToChan">RegToChan</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>(); <a class="local col1 ref" href="#91It" title='It' data-ref="91It">It</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col2 ref" href="#92E" title='E' data-ref="92E">E</a>; <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col1 ref" href="#91It" title='It' data-ref="91It">It</a>) {</td></tr>
<tr><th id="327">327</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[(<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratordeEv" title='llvm::DenseMapIterator::operator*' data-ref="_ZNK4llvm16DenseMapIteratordeEv">*</a><a class="local col1 ref" href="#91It" title='It' data-ref="91It">It</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>);</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td>  <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::UndefReg" title='(anonymous namespace)::RegSeqInfo::UndefReg' data-use='m' data-ref="(anonymousnamespace)::RegSeqInfo::UndefReg">UndefReg</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>()]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>);</td></tr>
<tr><th id="330">330</th><td>  <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeq' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq">PreviousRegSeq</a><a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>]</a> <a class="tu ref" href="#69" title='(anonymous namespace)::RegSeqInfo::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoaSERKS0_">=</a> <a class="local col0 ref" href="#90RSI" title='RSI' data-ref="90RSI">RSI</a>;</td></tr>
<tr><th id="331">331</th><td>}</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600VectorRegMerger::runOnMachineFunction' data-type='bool (anonymous namespace)::R600VectorRegMerger::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="93Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="93Fn">Fn</dfn>) {</td></tr>
<tr><th id="334">334</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#93Fn" title='Fn' data-ref="93Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="335">335</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col4 decl" id="94ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="94ST">ST</dfn> = <a class="local col3 ref" href="#93Fn" title='Fn' data-ref="93Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="338">338</th><td>  <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::TII" title='(anonymous namespace)::R600VectorRegMerger::TII' data-use='w' data-ref="(anonymousnamespace)::R600VectorRegMerger::TII">TII</a> = <a class="local col4 ref" href="#94ST" title='ST' data-ref="94ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="339">339</th><td>  <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='w' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a> = &amp;<a class="local col3 ref" href="#93Fn" title='Fn' data-ref="93Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col5 decl" id="95MBB" title='MBB' data-type='MachineFunction::iterator' data-ref="95MBB">MBB</dfn> = <a class="local col3 ref" href="#93Fn" title='Fn' data-ref="93Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="96MBBe" title='MBBe' data-type='MachineFunction::iterator' data-ref="96MBBe">MBBe</dfn> = <a class="local col3 ref" href="#93Fn" title='Fn' data-ref="93Fn">Fn</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="342">342</th><td>       <a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#96MBBe" title='MBBe' data-ref="96MBBe">MBBe</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>) {</td></tr>
<tr><th id="343">343</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="97MB" title='MB' data-type='llvm::MachineBasicBlock *' data-ref="97MB">MB</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB">MBB</a>;</td></tr>
<tr><th id="344">344</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeq' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeq">PreviousRegSeq</a>.<a class="tu ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="345">345</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByReg' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByReg">PreviousRegSeqByReg</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="346">346</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount" title='(anonymous namespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount' data-use='m' data-ref="(anonymousnamespace)::R600VectorRegMerger::PreviousRegSeqByUndefCount">PreviousRegSeqByUndefCount</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="98MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="98MII">MII</dfn> = <a class="local col7 ref" href="#97MB" title='MB' data-ref="97MB">MB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col9 decl" id="99MIIE" title='MIIE' data-type='MachineBasicBlock::iterator' data-ref="99MIIE">MIIE</dfn> = <a class="local col7 ref" href="#97MB" title='MB' data-ref="97MB">MB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="349">349</th><td>         <a class="local col8 ref" href="#98MII" title='MII' data-ref="98MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#99MIIE" title='MIIE' data-ref="99MIIE">MIIE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#98MII" title='MII' data-ref="98MII">MII</a>) {</td></tr>
<tr><th id="350">350</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="100MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="100MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#98MII" title='MII' data-ref="98MII">MII</a>;</td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace"><span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::R600&apos;; did you mean &apos;llvm::TargetOpcode::REG_SEQUENCE&apos;?">R600</span>::<a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a></span>) {</td></tr>
<tr><th id="352">352</th><td>        <b>if</b> (TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::R600InstrInfo&apos;">get</span>(MI.getOpcode()).TSFlags &amp; R600_InstFlag::TEX_INST) {</td></tr>
<tr><th id="353">353</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='unsigned int' data-ref="101Reg">Reg</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="354">354</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a></td></tr>
<tr><th id="355">355</th><td>               <dfn class="local col2 decl" id="102It" title='It' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="102It">It</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg">Reg</a>), <dfn class="local col3 decl" id="103E" title='E' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="103E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>();</td></tr>
<tr><th id="356">356</th><td>               <a class="local col2 ref" href="#102It" title='It' data-ref="102It">It</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col3 ref" href="#103E" title='E' data-ref="103E">E</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col2 ref" href="#102It" title='It' data-ref="102It">It</a>) {</td></tr>
<tr><th id="357">357</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::RemoveMI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE">RemoveMI</a>(&amp;(<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col2 ref" href="#102It" title='It' data-ref="102It">It</a>));</td></tr>
<tr><th id="358">358</th><td>          }</td></tr>
<tr><th id="359">359</th><td>        }</td></tr>
<tr><th id="360">360</th><td>        <b>continue</b>;</td></tr>
<tr><th id="361">361</th><td>      }</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> <dfn class="local col4 decl" id="104RSI" title='RSI' data-type='(anonymous namespace)::RegSeqInfo' data-ref="104RSI">RSI</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_110RegSeqInfoC1ERN4llvm19MachineRegisterInfoEPNS1_12MachineInstrE" title='(anonymous namespace)::RegSeqInfo::RegSeqInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoC1ERN4llvm19MachineRegisterInfoEPNS1_12MachineInstrE">(</a>*<a class="tu member" href="#(anonymousnamespace)::R600VectorRegMerger::MRI" title='(anonymous namespace)::R600VectorRegMerger::MRI' data-use='r' data-ref="(anonymousnamespace)::R600VectorRegMerger::MRI">MRI</a>, &amp;<a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>      <i>// All uses of MI are swizzeable ?</i></td></tr>
<tr><th id="366">366</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='unsigned int' data-ref="105Reg">Reg</dfn> = <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="367">367</th><td>      <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj" title='(anonymous namespace)::R600VectorRegMerger::areAllUsesSwizzeable' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj">areAllUsesSwizzeable</a>(<a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg">Reg</a>))</td></tr>
<tr><th id="368">368</th><td>        <b>continue</b>;</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { { dbgs() &lt;&lt; &quot;Trying to optimize &quot;; MI.dump(); }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="371">371</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to optimize "</q>;</td></tr>
<tr><th id="372">372</th><td>        <a class="local col0 ref" href="#100MI" title='MI' data-ref="100MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4dumpEv" title='llvm::MachineInstr::dump' data-ref="_ZNK4llvm12MachineInstr4dumpEv">dump</a>();</td></tr>
<tr><th id="373">373</th><td>      });</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>      <a class="tu type" href="#(anonymousnamespace)::RegSeqInfo" title='(anonymous namespace)::RegSeqInfo' data-ref="(anonymousnamespace)::RegSeqInfo">RegSeqInfo</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_110RegSeqInfoC1Ev" title='(anonymous namespace)::RegSeqInfo::RegSeqInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_110RegSeqInfoC1Ev"></a><dfn class="local col6 decl" id="106CandidateRSI" title='CandidateRSI' data-type='(anonymous namespace)::RegSeqInfo' data-ref="106CandidateRSI">CandidateRSI</dfn>;</td></tr>
<tr><th id="376">376</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col7 decl" id="107RemapChan" title='RemapChan' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="107RemapChan">RemapChan</dfn>;</td></tr>
<tr><th id="377">377</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;Using common slots...\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Using common slots...\n"</q>;);</td></tr>
<tr><th id="378">378</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingCommonSlot' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger23tryMergeUsingCommonSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingCommonSlot</a>(<span class='refarg'><a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a></span>, <span class='refarg'><a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a></span>, <span class='refarg'><a class="local col7 ref" href="#107RemapChan" title='RemapChan' data-ref="107RemapChan">RemapChan</a></span>)) {</td></tr>
<tr><th id="379">379</th><td>        <i>// Remove CandidateRSI mapping</i></td></tr>
<tr><th id="380">380</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::RemoveMI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE">RemoveMI</a>(<a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>);</td></tr>
<tr><th id="381">381</th><td>        <a class="local col8 ref" href="#98MII" title='MII' data-ref="98MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::RebuildVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE">RebuildVector</a>(&amp;<a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a>, &amp;<a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a>, <a class="local col7 ref" href="#107RemapChan" title='RemapChan' data-ref="107RemapChan">RemapChan</a>);</td></tr>
<tr><th id="382">382</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE" title='(anonymous namespace)::R600VectorRegMerger::trackRSI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE">trackRSI</a>(<a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a>);</td></tr>
<tr><th id="383">383</th><td>        <b>continue</b>;</td></tr>
<tr><th id="384">384</th><td>      }</td></tr>
<tr><th id="385">385</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;vec-merger&quot;)) { dbgs() &lt;&lt; &quot;Using free slots...\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Using free slots...\n"</q>;);</td></tr>
<tr><th id="386">386</th><td>      <a class="local col7 ref" href="#107RemapChan" title='RemapChan' data-ref="107RemapChan">RemapChan</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="387">387</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE" title='(anonymous namespace)::R600VectorRegMerger::tryMergeUsingFreeSlot' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger21tryMergeUsingFreeSlotERNS_10RegSeqInfoES2_RSt6vectorISt4pairIjjESaIS5_EE">tryMergeUsingFreeSlot</a>(<span class='refarg'><a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a></span>, <span class='refarg'><a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a></span>, <span class='refarg'><a class="local col7 ref" href="#107RemapChan" title='RemapChan' data-ref="107RemapChan">RemapChan</a></span>)) {</td></tr>
<tr><th id="388">388</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE" title='(anonymous namespace)::R600VectorRegMerger::RemoveMI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8RemoveMIEPN4llvm12MachineInstrE">RemoveMI</a>(<a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a>.<a class="tu ref" href="#(anonymousnamespace)::RegSeqInfo::Instr" title='(anonymous namespace)::RegSeqInfo::Instr' data-use='r' data-ref="(anonymousnamespace)::RegSeqInfo::Instr">Instr</a>);</td></tr>
<tr><th id="389">389</th><td>        <a class="local col8 ref" href="#98MII" title='MII' data-ref="98MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member" href="#_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE" title='(anonymous namespace)::R600VectorRegMerger::RebuildVector' data-use='c' data-ref="_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE">RebuildVector</a>(&amp;<a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a>, &amp;<a class="local col6 ref" href="#106CandidateRSI" title='CandidateRSI' data-ref="106CandidateRSI">CandidateRSI</a>, <a class="local col7 ref" href="#107RemapChan" title='RemapChan' data-ref="107RemapChan">RemapChan</a>);</td></tr>
<tr><th id="390">390</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE" title='(anonymous namespace)::R600VectorRegMerger::trackRSI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE">trackRSI</a>(<a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a>);</td></tr>
<tr><th id="391">391</th><td>        <b>continue</b>;</td></tr>
<tr><th id="392">392</th><td>      }</td></tr>
<tr><th id="393">393</th><td>      <i>//Failed to merge</i></td></tr>
<tr><th id="394">394</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE" title='(anonymous namespace)::R600VectorRegMerger::trackRSI' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMerger8trackRSIERKNS_10RegSeqInfoE">trackRSI</a>(<a class="local col4 ref" href="#104RSI" title='RSI' data-ref="104RSI">RSI</a>);</td></tr>
<tr><th id="395">395</th><td>    }</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createR600VectorRegMergerEv" title='llvm::createR600VectorRegMerger' data-ref="_ZN4llvm25createR600VectorRegMergerEv">createR600VectorRegMerger</dfn>() {</td></tr>
<tr><th id="401">401</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::R600VectorRegMerger" title='(anonymous namespace)::R600VectorRegMerger' data-ref="(anonymousnamespace)::R600VectorRegMerger">R600VectorRegMerger</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119R600VectorRegMergerC1Ev" title='(anonymous namespace)::R600VectorRegMerger::R600VectorRegMerger' data-use='c' data-ref="_ZN12_GLOBAL__N_119R600VectorRegMergerC1Ev">(</a>);</td></tr>
<tr><th id="402">402</th><td>}</td></tr>
<tr><th id="403">403</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
