library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 4
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic_vector (2 downto 0);
begin
  o <= n3559_o;
  -- vhdl_source/peres.vhdl:13:17
  n3550_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3551_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3552_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3553_o <= n3551_o xor n3552_o;
  -- vhdl_source/peres.vhdl:15:17
  n3554_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3555_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3556_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3557_o <= n3555_o and n3556_o;
  -- vhdl_source/peres.vhdl:15:21
  n3558_o <= n3554_o xor n3557_o;
  n3559_o <= n3550_o & n3553_o & n3558_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2668 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2676 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2684 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2692 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2695_o : std_logic;
  signal n2696_o : std_logic;
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2700 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2708 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2716 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2724 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic;
  signal n2731_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2732 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2740 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2748 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2756 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2764 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2772 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2780 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2788 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic;
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2800 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2803_o : std_logic;
  signal n2804_o : std_logic;
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2808 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2816 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2819_o : std_logic;
  signal n2820_o : std_logic;
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2824 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2832 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2840 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2848 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2851_o : std_logic;
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2856 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2864 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2872 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2880 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2888 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic;
  signal n2895_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2896 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2904 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2912 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic_vector (1 downto 0);
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic_vector (1 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2924 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2927_o : std_logic;
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic_vector (1 downto 0);
  signal n2933_o : std_logic;
  signal n2934_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2935 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic_vector (1 downto 0);
  signal n2944_o : std_logic;
  signal n2945_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2946 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic;
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic_vector (1 downto 0);
  signal n2955_o : std_logic;
  signal n2956_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2957 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic_vector (1 downto 0);
  signal n2966_o : std_logic;
  signal n2967_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2968 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic_vector (1 downto 0);
  signal n2977_o : std_logic;
  signal n2978_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2979 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2982_o : std_logic;
  signal n2983_o : std_logic;
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic_vector (1 downto 0);
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2990 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic_vector (1 downto 0);
  signal n2999_o : std_logic;
  signal n3000_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3001 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic_vector (1 downto 0);
  signal n3010_o : std_logic;
  signal n3011_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3012 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic_vector (1 downto 0);
  signal n3021_o : std_logic;
  signal n3022_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3023 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal n3032_o : std_logic;
  signal n3033_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3034 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3045 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic_vector (1 downto 0);
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3056 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3059_o : std_logic;
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic_vector (1 downto 0);
  signal n3065_o : std_logic;
  signal n3066_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3067 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal n3076_o : std_logic;
  signal n3077_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3078 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3089 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3100 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (1 downto 0);
  signal n3108_o : std_logic;
  signal n3109_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3110 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic;
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic_vector (1 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3121 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (1 downto 0);
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3132 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic;
  signal n3140_o : std_logic_vector (1 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3143 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3146_o : std_logic;
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3154 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3165 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic_vector (1 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3176 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic;
  signal n3184_o : std_logic_vector (1 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3187 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3190_o : std_logic;
  signal n3191_o : std_logic;
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic_vector (1 downto 0);
  signal n3196_o : std_logic;
  signal n3197_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3198 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic_vector (1 downto 0);
  signal n3207_o : std_logic;
  signal n3208_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3209 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic_vector (1 downto 0);
  signal n3218_o : std_logic;
  signal n3219_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3220 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic_vector (1 downto 0);
  signal n3229_o : std_logic;
  signal n3230_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3231 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3234_o : std_logic;
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3242 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic;
  signal n3248_o : std_logic;
  signal n3249_o : std_logic;
  signal n3250_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3253 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal n3262_o : std_logic;
  signal n3263_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3264 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic;
  signal n3270_o : std_logic;
  signal n3271_o : std_logic;
  signal n3272_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3275 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3278_o : std_logic;
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic_vector (1 downto 0);
  signal n3283_o : std_logic;
  signal n3284_o : std_logic;
  signal n3285_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3286 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3294 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3302 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3310 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3318 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic;
  signal n3325_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3326 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic;
  signal n3333_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3334 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3342 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic;
  signal n3349_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3350 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic;
  signal n3357_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3358 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3366 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3374 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic;
  signal n3381_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3382 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3390 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3398 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3410 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3413_o : std_logic;
  signal n3414_o : std_logic;
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3418 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3421_o : std_logic;
  signal n3422_o : std_logic;
  signal n3423_o : std_logic;
  signal n3424_o : std_logic;
  signal n3425_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3426 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3434 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3442 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic;
  signal n3447_o : std_logic;
  signal n3448_o : std_logic;
  signal n3449_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3450 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic;
  signal n3456_o : std_logic;
  signal n3457_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3458 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3466 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3474 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic;
  signal n3481_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3482 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic;
  signal n3489_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3490 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3498 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3506 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic;
  signal n3513_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3514 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3522 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3530 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic_vector (16 downto 0);
  signal n3536_o : std_logic_vector (16 downto 0);
  signal n3537_o : std_logic_vector (16 downto 0);
  signal n3538_o : std_logic_vector (16 downto 0);
  signal n3539_o : std_logic_vector (16 downto 0);
  signal n3540_o : std_logic_vector (16 downto 0);
  signal n3541_o : std_logic_vector (16 downto 0);
  signal n3542_o : std_logic_vector (16 downto 0);
  signal n3543_o : std_logic_vector (16 downto 0);
  signal n3544_o : std_logic_vector (16 downto 0);
  signal n3545_o : std_logic_vector (16 downto 0);
  signal n3546_o : std_logic_vector (16 downto 0);
  signal n3547_o : std_logic_vector (16 downto 0);
  signal n3548_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3535_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3536_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3537_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3538_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3539_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3540_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3541_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3542_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3543_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3544_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3545_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3546_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3547_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3548_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2665_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2666_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2667_o <= n2665_o & n2666_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2668 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2667_o,
    o => gen1_n1_cnot1_j_o);
  n2671_o <= gen1_n1_cnot1_j_n2668 (1);
  n2672_o <= gen1_n1_cnot1_j_n2668 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2673_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2674_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2675_o <= n2673_o & n2674_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2676 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2675_o,
    o => gen1_n2_cnot1_j_o);
  n2679_o <= gen1_n2_cnot1_j_n2676 (1);
  n2680_o <= gen1_n2_cnot1_j_n2676 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2681_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2682_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2683_o <= n2681_o & n2682_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2684 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2683_o,
    o => gen1_n3_cnot1_j_o);
  n2687_o <= gen1_n3_cnot1_j_n2684 (1);
  n2688_o <= gen1_n3_cnot1_j_n2684 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2689_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2690_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2691_o <= n2689_o & n2690_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2692 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2691_o,
    o => gen1_n4_cnot1_j_o);
  n2695_o <= gen1_n4_cnot1_j_n2692 (1);
  n2696_o <= gen1_n4_cnot1_j_n2692 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2697_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2698_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2699_o <= n2697_o & n2698_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2700 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2699_o,
    o => gen1_n5_cnot1_j_o);
  n2703_o <= gen1_n5_cnot1_j_n2700 (1);
  n2704_o <= gen1_n5_cnot1_j_n2700 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2705_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2706_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2707_o <= n2705_o & n2706_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2708 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2707_o,
    o => gen1_n6_cnot1_j_o);
  n2711_o <= gen1_n6_cnot1_j_n2708 (1);
  n2712_o <= gen1_n6_cnot1_j_n2708 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2713_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2714_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2715_o <= n2713_o & n2714_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2716 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2715_o,
    o => gen1_n7_cnot1_j_o);
  n2719_o <= gen1_n7_cnot1_j_n2716 (1);
  n2720_o <= gen1_n7_cnot1_j_n2716 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2721_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2722_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2723_o <= n2721_o & n2722_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2724 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2723_o,
    o => gen1_n8_cnot1_j_o);
  n2727_o <= gen1_n8_cnot1_j_n2724 (1);
  n2728_o <= gen1_n8_cnot1_j_n2724 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2729_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2730_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2731_o <= n2729_o & n2730_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2732 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2731_o,
    o => gen1_n9_cnot1_j_o);
  n2735_o <= gen1_n9_cnot1_j_n2732 (1);
  n2736_o <= gen1_n9_cnot1_j_n2732 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2737_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2738_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2740 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2739_o,
    o => gen1_n10_cnot1_j_o);
  n2743_o <= gen1_n10_cnot1_j_n2740 (1);
  n2744_o <= gen1_n10_cnot1_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2745_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2746_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2747_o <= n2745_o & n2746_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2748 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2747_o,
    o => gen1_n11_cnot1_j_o);
  n2751_o <= gen1_n11_cnot1_j_n2748 (1);
  n2752_o <= gen1_n11_cnot1_j_n2748 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2753_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2754_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2755_o <= n2753_o & n2754_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2756 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2755_o,
    o => gen1_n12_cnot1_j_o);
  n2759_o <= gen1_n12_cnot1_j_n2756 (1);
  n2760_o <= gen1_n12_cnot1_j_n2756 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2761_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2762_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2763_o <= n2761_o & n2762_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2764 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2763_o,
    o => gen1_n13_cnot1_j_o);
  n2767_o <= gen1_n13_cnot1_j_n2764 (1);
  n2768_o <= gen1_n13_cnot1_j_n2764 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2769_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2770_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2771_o <= n2769_o & n2770_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2772 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2771_o,
    o => gen1_n14_cnot1_j_o);
  n2775_o <= gen1_n14_cnot1_j_n2772 (1);
  n2776_o <= gen1_n14_cnot1_j_n2772 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2777_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2778_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2779_o <= n2777_o & n2778_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2780 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2779_o,
    o => gen1_n15_cnot1_j_o);
  n2783_o <= gen1_n15_cnot1_j_n2780 (1);
  n2784_o <= gen1_n15_cnot1_j_n2780 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2785_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2786_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2787_o <= n2785_o & n2786_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2788 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2787_o,
    o => gen1_n16_cnot1_j_o);
  n2791_o <= gen1_n16_cnot1_j_n2788 (1);
  n2792_o <= gen1_n16_cnot1_j_n2788 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2793_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2794_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2795_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2796_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2797_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2798_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2799_o <= n2797_o & n2798_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2800 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2799_o,
    o => gen2_n16_cnot2_j_o);
  n2803_o <= gen2_n16_cnot2_j_n2800 (1);
  n2804_o <= gen2_n16_cnot2_j_n2800 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2805_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2806_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2807_o <= n2805_o & n2806_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2808 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2807_o,
    o => gen2_n15_cnot2_j_o);
  n2811_o <= gen2_n15_cnot2_j_n2808 (1);
  n2812_o <= gen2_n15_cnot2_j_n2808 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2813_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2814_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2816 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2815_o,
    o => gen2_n14_cnot2_j_o);
  n2819_o <= gen2_n14_cnot2_j_n2816 (1);
  n2820_o <= gen2_n14_cnot2_j_n2816 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2821_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2822_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2823_o <= n2821_o & n2822_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2824 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2823_o,
    o => gen2_n13_cnot2_j_o);
  n2827_o <= gen2_n13_cnot2_j_n2824 (1);
  n2828_o <= gen2_n13_cnot2_j_n2824 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2829_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2830_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2831_o <= n2829_o & n2830_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2832 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2831_o,
    o => gen2_n12_cnot2_j_o);
  n2835_o <= gen2_n12_cnot2_j_n2832 (1);
  n2836_o <= gen2_n12_cnot2_j_n2832 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2837_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2838_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2840 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2839_o,
    o => gen2_n11_cnot2_j_o);
  n2843_o <= gen2_n11_cnot2_j_n2840 (1);
  n2844_o <= gen2_n11_cnot2_j_n2840 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2845_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2846_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2847_o <= n2845_o & n2846_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2848 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2847_o,
    o => gen2_n10_cnot2_j_o);
  n2851_o <= gen2_n10_cnot2_j_n2848 (1);
  n2852_o <= gen2_n10_cnot2_j_n2848 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2853_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2854_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2855_o <= n2853_o & n2854_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2856 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2855_o,
    o => gen2_n9_cnot2_j_o);
  n2859_o <= gen2_n9_cnot2_j_n2856 (1);
  n2860_o <= gen2_n9_cnot2_j_n2856 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2861_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2862_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2863_o <= n2861_o & n2862_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2864 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2863_o,
    o => gen2_n8_cnot2_j_o);
  n2867_o <= gen2_n8_cnot2_j_n2864 (1);
  n2868_o <= gen2_n8_cnot2_j_n2864 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2869_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2870_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2871_o <= n2869_o & n2870_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2872 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2871_o,
    o => gen2_n7_cnot2_j_o);
  n2875_o <= gen2_n7_cnot2_j_n2872 (1);
  n2876_o <= gen2_n7_cnot2_j_n2872 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2877_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2878_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2879_o <= n2877_o & n2878_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2880 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2879_o,
    o => gen2_n6_cnot2_j_o);
  n2883_o <= gen2_n6_cnot2_j_n2880 (1);
  n2884_o <= gen2_n6_cnot2_j_n2880 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2885_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2886_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2887_o <= n2885_o & n2886_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2888 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2887_o,
    o => gen2_n5_cnot2_j_o);
  n2891_o <= gen2_n5_cnot2_j_n2888 (1);
  n2892_o <= gen2_n5_cnot2_j_n2888 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2893_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2894_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2895_o <= n2893_o & n2894_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2896 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2895_o,
    o => gen2_n4_cnot2_j_o);
  n2899_o <= gen2_n4_cnot2_j_n2896 (1);
  n2900_o <= gen2_n4_cnot2_j_n2896 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2901_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2902_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2903_o <= n2901_o & n2902_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2904 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2903_o,
    o => gen2_n3_cnot2_j_o);
  n2907_o <= gen2_n3_cnot2_j_n2904 (1);
  n2908_o <= gen2_n3_cnot2_j_n2904 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2909_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2910_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2911_o <= n2909_o & n2910_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2912 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2911_o,
    o => gen2_n2_cnot2_j_o);
  n2915_o <= gen2_n2_cnot2_j_n2912 (1);
  n2916_o <= gen2_n2_cnot2_j_n2912 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2917_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2918_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2919_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2920_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2921_o <= n2919_o & n2920_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2922_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2923_o <= n2921_o & n2922_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2924 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2923_o,
    o => gen3_n1_ccnot3_j_o);
  n2927_o <= gen3_n1_ccnot3_j_n2924 (2);
  n2928_o <= gen3_n1_ccnot3_j_n2924 (1);
  n2929_o <= gen3_n1_ccnot3_j_n2924 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2930_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2931_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2932_o <= n2930_o & n2931_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2933_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2934_o <= n2932_o & n2933_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2935 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2934_o,
    o => gen3_n2_ccnot3_j_o);
  n2938_o <= gen3_n2_ccnot3_j_n2935 (2);
  n2939_o <= gen3_n2_ccnot3_j_n2935 (1);
  n2940_o <= gen3_n2_ccnot3_j_n2935 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2941_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2942_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2943_o <= n2941_o & n2942_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2944_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2945_o <= n2943_o & n2944_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2946 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2945_o,
    o => gen3_n3_ccnot3_j_o);
  n2949_o <= gen3_n3_ccnot3_j_n2946 (2);
  n2950_o <= gen3_n3_ccnot3_j_n2946 (1);
  n2951_o <= gen3_n3_ccnot3_j_n2946 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2952_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2953_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2954_o <= n2952_o & n2953_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2955_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2956_o <= n2954_o & n2955_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2957 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2956_o,
    o => gen3_n4_ccnot3_j_o);
  n2960_o <= gen3_n4_ccnot3_j_n2957 (2);
  n2961_o <= gen3_n4_ccnot3_j_n2957 (1);
  n2962_o <= gen3_n4_ccnot3_j_n2957 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2963_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2964_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2965_o <= n2963_o & n2964_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2966_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2967_o <= n2965_o & n2966_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2968 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2967_o,
    o => gen3_n5_ccnot3_j_o);
  n2971_o <= gen3_n5_ccnot3_j_n2968 (2);
  n2972_o <= gen3_n5_ccnot3_j_n2968 (1);
  n2973_o <= gen3_n5_ccnot3_j_n2968 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2974_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2975_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2976_o <= n2974_o & n2975_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2977_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2978_o <= n2976_o & n2977_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2979 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2978_o,
    o => gen3_n6_ccnot3_j_o);
  n2982_o <= gen3_n6_ccnot3_j_n2979 (2);
  n2983_o <= gen3_n6_ccnot3_j_n2979 (1);
  n2984_o <= gen3_n6_ccnot3_j_n2979 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2985_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2986_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2987_o <= n2985_o & n2986_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2988_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2990 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2989_o,
    o => gen3_n7_ccnot3_j_o);
  n2993_o <= gen3_n7_ccnot3_j_n2990 (2);
  n2994_o <= gen3_n7_ccnot3_j_n2990 (1);
  n2995_o <= gen3_n7_ccnot3_j_n2990 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2996_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2997_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2998_o <= n2996_o & n2997_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2999_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3000_o <= n2998_o & n2999_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3001 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3000_o,
    o => gen3_n8_ccnot3_j_o);
  n3004_o <= gen3_n8_ccnot3_j_n3001 (2);
  n3005_o <= gen3_n8_ccnot3_j_n3001 (1);
  n3006_o <= gen3_n8_ccnot3_j_n3001 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3007_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3008_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3009_o <= n3007_o & n3008_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3010_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3011_o <= n3009_o & n3010_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3012 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3011_o,
    o => gen3_n9_ccnot3_j_o);
  n3015_o <= gen3_n9_ccnot3_j_n3012 (2);
  n3016_o <= gen3_n9_ccnot3_j_n3012 (1);
  n3017_o <= gen3_n9_ccnot3_j_n3012 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3018_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3019_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3020_o <= n3018_o & n3019_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3021_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3022_o <= n3020_o & n3021_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3023 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3022_o,
    o => gen3_n10_ccnot3_j_o);
  n3026_o <= gen3_n10_ccnot3_j_n3023 (2);
  n3027_o <= gen3_n10_ccnot3_j_n3023 (1);
  n3028_o <= gen3_n10_ccnot3_j_n3023 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3029_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3030_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3032_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3033_o <= n3031_o & n3032_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3034 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3033_o,
    o => gen3_n11_ccnot3_j_o);
  n3037_o <= gen3_n11_ccnot3_j_n3034 (2);
  n3038_o <= gen3_n11_ccnot3_j_n3034 (1);
  n3039_o <= gen3_n11_ccnot3_j_n3034 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3040_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3041_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3042_o <= n3040_o & n3041_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3043_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3044_o <= n3042_o & n3043_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3045 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3044_o,
    o => gen3_n12_ccnot3_j_o);
  n3048_o <= gen3_n12_ccnot3_j_n3045 (2);
  n3049_o <= gen3_n12_ccnot3_j_n3045 (1);
  n3050_o <= gen3_n12_ccnot3_j_n3045 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3051_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3052_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3053_o <= n3051_o & n3052_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3054_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3055_o <= n3053_o & n3054_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3056 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3055_o,
    o => gen3_n13_ccnot3_j_o);
  n3059_o <= gen3_n13_ccnot3_j_n3056 (2);
  n3060_o <= gen3_n13_ccnot3_j_n3056 (1);
  n3061_o <= gen3_n13_ccnot3_j_n3056 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3062_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3063_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3064_o <= n3062_o & n3063_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3065_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3066_o <= n3064_o & n3065_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3067 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3066_o,
    o => gen3_n14_ccnot3_j_o);
  n3070_o <= gen3_n14_ccnot3_j_n3067 (2);
  n3071_o <= gen3_n14_ccnot3_j_n3067 (1);
  n3072_o <= gen3_n14_ccnot3_j_n3067 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3073_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3074_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3076_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3077_o <= n3075_o & n3076_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3078 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3077_o,
    o => gen3_n15_ccnot3_j_o);
  n3081_o <= gen3_n15_ccnot3_j_n3078 (2);
  n3082_o <= gen3_n15_ccnot3_j_n3078 (1);
  n3083_o <= gen3_n15_ccnot3_j_n3078 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3084_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3085_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3086_o <= n3084_o & n3085_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3087_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3089 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3088_o,
    o => gen3_n16_ccnot3_j_o);
  n3092_o <= gen3_n16_ccnot3_j_n3089 (2);
  n3093_o <= gen3_n16_ccnot3_j_n3089 (1);
  n3094_o <= gen3_n16_ccnot3_j_n3089 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3095_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3096_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3097_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3098_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3100 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3099_o,
    o => cnot_4_o);
  n3103_o <= cnot_4_n3100 (1);
  n3104_o <= cnot_4_n3100 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3105_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3106_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3108_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3109_o <= n3107_o & n3108_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3110 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3109_o,
    o => gen4_n15_peres4_j_o);
  n3113_o <= gen4_n15_peres4_j_n3110 (2);
  n3114_o <= gen4_n15_peres4_j_n3110 (1);
  n3115_o <= gen4_n15_peres4_j_n3110 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3116_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3117_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3118_o <= n3116_o & n3117_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3119_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3120_o <= n3118_o & n3119_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3121 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3120_o,
    o => gen4_n14_peres4_j_o);
  n3124_o <= gen4_n14_peres4_j_n3121 (2);
  n3125_o <= gen4_n14_peres4_j_n3121 (1);
  n3126_o <= gen4_n14_peres4_j_n3121 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3127_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3128_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3130_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3132 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3131_o,
    o => gen4_n13_peres4_j_o);
  n3135_o <= gen4_n13_peres4_j_n3132 (2);
  n3136_o <= gen4_n13_peres4_j_n3132 (1);
  n3137_o <= gen4_n13_peres4_j_n3132 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3138_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3139_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3140_o <= n3138_o & n3139_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3141_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3142_o <= n3140_o & n3141_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3143 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3142_o,
    o => gen4_n12_peres4_j_o);
  n3146_o <= gen4_n12_peres4_j_n3143 (2);
  n3147_o <= gen4_n12_peres4_j_n3143 (1);
  n3148_o <= gen4_n12_peres4_j_n3143 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3149_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3150_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3152_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3153_o <= n3151_o & n3152_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3154 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3153_o,
    o => gen4_n11_peres4_j_o);
  n3157_o <= gen4_n11_peres4_j_n3154 (2);
  n3158_o <= gen4_n11_peres4_j_n3154 (1);
  n3159_o <= gen4_n11_peres4_j_n3154 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3160_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3161_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3162_o <= n3160_o & n3161_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3163_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3164_o <= n3162_o & n3163_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3165 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3164_o,
    o => gen4_n10_peres4_j_o);
  n3168_o <= gen4_n10_peres4_j_n3165 (2);
  n3169_o <= gen4_n10_peres4_j_n3165 (1);
  n3170_o <= gen4_n10_peres4_j_n3165 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3171_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3172_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3173_o <= n3171_o & n3172_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3174_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3176 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3175_o,
    o => gen4_n9_peres4_j_o);
  n3179_o <= gen4_n9_peres4_j_n3176 (2);
  n3180_o <= gen4_n9_peres4_j_n3176 (1);
  n3181_o <= gen4_n9_peres4_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3182_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3183_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3184_o <= n3182_o & n3183_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3185_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3186_o <= n3184_o & n3185_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3187 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3186_o,
    o => gen4_n8_peres4_j_o);
  n3190_o <= gen4_n8_peres4_j_n3187 (2);
  n3191_o <= gen4_n8_peres4_j_n3187 (1);
  n3192_o <= gen4_n8_peres4_j_n3187 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3193_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3194_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3195_o <= n3193_o & n3194_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3196_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3197_o <= n3195_o & n3196_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3198 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3197_o,
    o => gen4_n7_peres4_j_o);
  n3201_o <= gen4_n7_peres4_j_n3198 (2);
  n3202_o <= gen4_n7_peres4_j_n3198 (1);
  n3203_o <= gen4_n7_peres4_j_n3198 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3204_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3205_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3206_o <= n3204_o & n3205_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3207_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3208_o <= n3206_o & n3207_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3209 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3208_o,
    o => gen4_n6_peres4_j_o);
  n3212_o <= gen4_n6_peres4_j_n3209 (2);
  n3213_o <= gen4_n6_peres4_j_n3209 (1);
  n3214_o <= gen4_n6_peres4_j_n3209 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3215_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3216_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3217_o <= n3215_o & n3216_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3218_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3219_o <= n3217_o & n3218_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3220 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3219_o,
    o => gen4_n5_peres4_j_o);
  n3223_o <= gen4_n5_peres4_j_n3220 (2);
  n3224_o <= gen4_n5_peres4_j_n3220 (1);
  n3225_o <= gen4_n5_peres4_j_n3220 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3226_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3227_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3228_o <= n3226_o & n3227_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3229_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3230_o <= n3228_o & n3229_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3231 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3230_o,
    o => gen4_n4_peres4_j_o);
  n3234_o <= gen4_n4_peres4_j_n3231 (2);
  n3235_o <= gen4_n4_peres4_j_n3231 (1);
  n3236_o <= gen4_n4_peres4_j_n3231 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3237_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3238_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3240_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3241_o <= n3239_o & n3240_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3242 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3241_o,
    o => gen4_n3_peres4_j_o);
  n3245_o <= gen4_n3_peres4_j_n3242 (2);
  n3246_o <= gen4_n3_peres4_j_n3242 (1);
  n3247_o <= gen4_n3_peres4_j_n3242 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3248_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3249_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3250_o <= n3248_o & n3249_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3251_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3252_o <= n3250_o & n3251_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3253 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3252_o,
    o => gen4_n2_peres4_j_o);
  n3256_o <= gen4_n2_peres4_j_n3253 (2);
  n3257_o <= gen4_n2_peres4_j_n3253 (1);
  n3258_o <= gen4_n2_peres4_j_n3253 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3259_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3260_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3262_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3263_o <= n3261_o & n3262_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3264 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3263_o,
    o => gen4_n1_peres4_j_o);
  n3267_o <= gen4_n1_peres4_j_n3264 (2);
  n3268_o <= gen4_n1_peres4_j_n3264 (1);
  n3269_o <= gen4_n1_peres4_j_n3264 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3270_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3271_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3272_o <= n3270_o & n3271_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3273_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3274_o <= n3272_o & n3273_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3275 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3274_o,
    o => gen4_n0_peres4_j_o);
  n3278_o <= gen4_n0_peres4_j_n3275 (2);
  n3279_o <= gen4_n0_peres4_j_n3275 (1);
  n3280_o <= gen4_n0_peres4_j_n3275 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3281_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3282_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3283_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3284_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3285_o <= n3283_o & n3284_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3286 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3285_o,
    o => gen5_n1_cnot5_j_o);
  n3289_o <= gen5_n1_cnot5_j_n3286 (1);
  n3290_o <= gen5_n1_cnot5_j_n3286 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3291_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3292_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3293_o <= n3291_o & n3292_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3294 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3293_o,
    o => gen5_n2_cnot5_j_o);
  n3297_o <= gen5_n2_cnot5_j_n3294 (1);
  n3298_o <= gen5_n2_cnot5_j_n3294 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3299_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3300_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3301_o <= n3299_o & n3300_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3302 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3301_o,
    o => gen5_n3_cnot5_j_o);
  n3305_o <= gen5_n3_cnot5_j_n3302 (1);
  n3306_o <= gen5_n3_cnot5_j_n3302 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3307_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3308_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3309_o <= n3307_o & n3308_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3310 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3309_o,
    o => gen5_n4_cnot5_j_o);
  n3313_o <= gen5_n4_cnot5_j_n3310 (1);
  n3314_o <= gen5_n4_cnot5_j_n3310 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3315_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3316_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3317_o <= n3315_o & n3316_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3318 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3317_o,
    o => gen5_n5_cnot5_j_o);
  n3321_o <= gen5_n5_cnot5_j_n3318 (1);
  n3322_o <= gen5_n5_cnot5_j_n3318 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3323_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3324_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3325_o <= n3323_o & n3324_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3326 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3325_o,
    o => gen5_n6_cnot5_j_o);
  n3329_o <= gen5_n6_cnot5_j_n3326 (1);
  n3330_o <= gen5_n6_cnot5_j_n3326 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3331_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3332_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3333_o <= n3331_o & n3332_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3334 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3333_o,
    o => gen5_n7_cnot5_j_o);
  n3337_o <= gen5_n7_cnot5_j_n3334 (1);
  n3338_o <= gen5_n7_cnot5_j_n3334 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3339_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3340_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3341_o <= n3339_o & n3340_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3342 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3341_o,
    o => gen5_n8_cnot5_j_o);
  n3345_o <= gen5_n8_cnot5_j_n3342 (1);
  n3346_o <= gen5_n8_cnot5_j_n3342 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3347_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3348_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3349_o <= n3347_o & n3348_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3350 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3349_o,
    o => gen5_n9_cnot5_j_o);
  n3353_o <= gen5_n9_cnot5_j_n3350 (1);
  n3354_o <= gen5_n9_cnot5_j_n3350 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3355_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3356_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3357_o <= n3355_o & n3356_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3358 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3357_o,
    o => gen5_n10_cnot5_j_o);
  n3361_o <= gen5_n10_cnot5_j_n3358 (1);
  n3362_o <= gen5_n10_cnot5_j_n3358 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3363_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3364_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3365_o <= n3363_o & n3364_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3366 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3365_o,
    o => gen5_n11_cnot5_j_o);
  n3369_o <= gen5_n11_cnot5_j_n3366 (1);
  n3370_o <= gen5_n11_cnot5_j_n3366 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3371_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3372_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3373_o <= n3371_o & n3372_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3374 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3373_o,
    o => gen5_n12_cnot5_j_o);
  n3377_o <= gen5_n12_cnot5_j_n3374 (1);
  n3378_o <= gen5_n12_cnot5_j_n3374 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3379_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3380_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3381_o <= n3379_o & n3380_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3382 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3381_o,
    o => gen5_n13_cnot5_j_o);
  n3385_o <= gen5_n13_cnot5_j_n3382 (1);
  n3386_o <= gen5_n13_cnot5_j_n3382 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3387_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3388_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3390 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3389_o,
    o => gen5_n14_cnot5_j_o);
  n3393_o <= gen5_n14_cnot5_j_n3390 (1);
  n3394_o <= gen5_n14_cnot5_j_n3390 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3395_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3396_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3397_o <= n3395_o & n3396_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3398 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3397_o,
    o => gen5_n15_cnot5_j_o);
  n3401_o <= gen5_n15_cnot5_j_n3398 (1);
  n3402_o <= gen5_n15_cnot5_j_n3398 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3403_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3404_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3405_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3406_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3407_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3408_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3409_o <= n3407_o & n3408_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3410 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3409_o,
    o => gen6_n1_cnot1_j_o);
  n3413_o <= gen6_n1_cnot1_j_n3410 (1);
  n3414_o <= gen6_n1_cnot1_j_n3410 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3415_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3416_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3417_o <= n3415_o & n3416_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3418 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3417_o,
    o => gen6_n2_cnot1_j_o);
  n3421_o <= gen6_n2_cnot1_j_n3418 (1);
  n3422_o <= gen6_n2_cnot1_j_n3418 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3423_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3424_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3425_o <= n3423_o & n3424_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3426 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3425_o,
    o => gen6_n3_cnot1_j_o);
  n3429_o <= gen6_n3_cnot1_j_n3426 (1);
  n3430_o <= gen6_n3_cnot1_j_n3426 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3431_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3432_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3433_o <= n3431_o & n3432_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3434 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3433_o,
    o => gen6_n4_cnot1_j_o);
  n3437_o <= gen6_n4_cnot1_j_n3434 (1);
  n3438_o <= gen6_n4_cnot1_j_n3434 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3439_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3440_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3441_o <= n3439_o & n3440_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3442 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3441_o,
    o => gen6_n5_cnot1_j_o);
  n3445_o <= gen6_n5_cnot1_j_n3442 (1);
  n3446_o <= gen6_n5_cnot1_j_n3442 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3447_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3448_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3449_o <= n3447_o & n3448_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3450 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3449_o,
    o => gen6_n6_cnot1_j_o);
  n3453_o <= gen6_n6_cnot1_j_n3450 (1);
  n3454_o <= gen6_n6_cnot1_j_n3450 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3455_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3456_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3457_o <= n3455_o & n3456_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3458 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3457_o,
    o => gen6_n7_cnot1_j_o);
  n3461_o <= gen6_n7_cnot1_j_n3458 (1);
  n3462_o <= gen6_n7_cnot1_j_n3458 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3463_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3464_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3465_o <= n3463_o & n3464_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3466 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3465_o,
    o => gen6_n8_cnot1_j_o);
  n3469_o <= gen6_n8_cnot1_j_n3466 (1);
  n3470_o <= gen6_n8_cnot1_j_n3466 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3471_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3472_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3473_o <= n3471_o & n3472_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3474 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3473_o,
    o => gen6_n9_cnot1_j_o);
  n3477_o <= gen6_n9_cnot1_j_n3474 (1);
  n3478_o <= gen6_n9_cnot1_j_n3474 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3479_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3480_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3481_o <= n3479_o & n3480_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3482 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3481_o,
    o => gen6_n10_cnot1_j_o);
  n3485_o <= gen6_n10_cnot1_j_n3482 (1);
  n3486_o <= gen6_n10_cnot1_j_n3482 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3487_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3488_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3489_o <= n3487_o & n3488_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3490 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3489_o,
    o => gen6_n11_cnot1_j_o);
  n3493_o <= gen6_n11_cnot1_j_n3490 (1);
  n3494_o <= gen6_n11_cnot1_j_n3490 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3495_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3496_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3497_o <= n3495_o & n3496_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3498 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3497_o,
    o => gen6_n12_cnot1_j_o);
  n3501_o <= gen6_n12_cnot1_j_n3498 (1);
  n3502_o <= gen6_n12_cnot1_j_n3498 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3503_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3504_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3505_o <= n3503_o & n3504_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3506 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3505_o,
    o => gen6_n13_cnot1_j_o);
  n3509_o <= gen6_n13_cnot1_j_n3506 (1);
  n3510_o <= gen6_n13_cnot1_j_n3506 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3511_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3512_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3513_o <= n3511_o & n3512_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3514 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3513_o,
    o => gen6_n14_cnot1_j_o);
  n3517_o <= gen6_n14_cnot1_j_n3514 (1);
  n3518_o <= gen6_n14_cnot1_j_n3514 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3519_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3520_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3522 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3521_o,
    o => gen6_n15_cnot1_j_o);
  n3525_o <= gen6_n15_cnot1_j_n3522 (1);
  n3526_o <= gen6_n15_cnot1_j_n3522 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3527_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3528_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3529_o <= n3527_o & n3528_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3530 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3529_o,
    o => gen6_n16_cnot1_j_o);
  n3533_o <= gen6_n16_cnot1_j_n3530 (1);
  n3534_o <= gen6_n16_cnot1_j_n3530 (0);
  n3535_o <= n2791_o & n2783_o & n2775_o & n2767_o & n2759_o & n2751_o & n2743_o & n2735_o & n2727_o & n2719_o & n2711_o & n2703_o & n2695_o & n2687_o & n2679_o & n2671_o & n2793_o;
  n3536_o <= n2792_o & n2784_o & n2776_o & n2768_o & n2760_o & n2752_o & n2744_o & n2736_o & n2728_o & n2720_o & n2712_o & n2704_o & n2696_o & n2688_o & n2680_o & n2672_o & n2794_o;
  n3537_o <= n2796_o & n2803_o & n2811_o & n2819_o & n2827_o & n2835_o & n2843_o & n2851_o & n2859_o & n2867_o & n2875_o & n2883_o & n2891_o & n2899_o & n2907_o & n2915_o & n2795_o;
  n3538_o <= n2804_o & n2812_o & n2820_o & n2828_o & n2836_o & n2844_o & n2852_o & n2860_o & n2868_o & n2876_o & n2884_o & n2892_o & n2900_o & n2908_o & n2916_o & n2917_o;
  n3539_o <= n3094_o & n3083_o & n3072_o & n3061_o & n3050_o & n3039_o & n3028_o & n3017_o & n3006_o & n2995_o & n2984_o & n2973_o & n2962_o & n2951_o & n2940_o & n2929_o & n2918_o;
  n3540_o <= n3095_o & n3093_o & n3082_o & n3071_o & n3060_o & n3049_o & n3038_o & n3027_o & n3016_o & n3005_o & n2994_o & n2983_o & n2972_o & n2961_o & n2950_o & n2939_o & n2928_o;
  n3541_o <= n3096_o & n3092_o & n3081_o & n3070_o & n3059_o & n3048_o & n3037_o & n3026_o & n3015_o & n3004_o & n2993_o & n2982_o & n2971_o & n2960_o & n2949_o & n2938_o & n2927_o;
  n3542_o <= n3103_o & n3113_o & n3124_o & n3135_o & n3146_o & n3157_o & n3168_o & n3179_o & n3190_o & n3201_o & n3212_o & n3223_o & n3234_o & n3245_o & n3256_o & n3267_o & n3278_o;
  n3543_o <= n3115_o & n3126_o & n3137_o & n3148_o & n3159_o & n3170_o & n3181_o & n3192_o & n3203_o & n3214_o & n3225_o & n3236_o & n3247_o & n3258_o & n3269_o & n3280_o & n3281_o;
  n3544_o <= n3104_o & n3114_o & n3125_o & n3136_o & n3147_o & n3158_o & n3169_o & n3180_o & n3191_o & n3202_o & n3213_o & n3224_o & n3235_o & n3246_o & n3257_o & n3268_o & n3279_o;
  n3545_o <= n3402_o & n3394_o & n3386_o & n3378_o & n3370_o & n3362_o & n3354_o & n3346_o & n3338_o & n3330_o & n3322_o & n3314_o & n3306_o & n3298_o & n3290_o & n3282_o;
  n3546_o <= n3404_o & n3401_o & n3393_o & n3385_o & n3377_o & n3369_o & n3361_o & n3353_o & n3345_o & n3337_o & n3329_o & n3321_o & n3313_o & n3305_o & n3297_o & n3289_o & n3403_o;
  n3547_o <= n3533_o & n3525_o & n3517_o & n3509_o & n3501_o & n3493_o & n3485_o & n3477_o & n3469_o & n3461_o & n3453_o & n3445_o & n3437_o & n3429_o & n3421_o & n3413_o & n3405_o;
  n3548_o <= n3534_o & n3526_o & n3518_o & n3510_o & n3502_o & n3494_o & n3486_o & n3478_o & n3470_o & n3462_o & n3454_o & n3446_o & n3438_o & n3430_o & n3422_o & n3414_o & n3406_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2656_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (2 downto 0);
begin
  o <= n2662_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2656_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2657_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2658_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2659_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2660_o <= n2658_o and n2659_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2661_o <= n2657_o xor n2660_o;
  n2662_o <= n2656_o & n2661_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_3 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_3;

architecture rtl of angle_lookup_15_3 is
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic;
  signal n2654_o : std_logic_vector (14 downto 0);
begin
  o <= n2654_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2635_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2636_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2637_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2638_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2639_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2640_o <= not n2639_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2641_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2642_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2643_o <= not n2642_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2644_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2645_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2646_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2647_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2648_o <= not n2647_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2649_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2650_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2651_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2652_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2653_o <= not n2652_o;
  n2654_o <= n2635_o & n2636_o & n2637_o & n2638_o & n2640_o & n2641_o & n2643_o & n2644_o & n2645_o & n2646_o & n2648_o & n2649_o & n2650_o & n2651_o & n2653_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2610 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2618 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2626 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic_vector (2 downto 0);
  signal n2633_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2631_o;
  o <= n2632_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2633_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2607_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2608_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2610 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2609_o,
    o => gen1_n0_cnot0_o);
  n2613_o <= gen1_n0_cnot0_n2610 (1);
  n2614_o <= gen1_n0_cnot0_n2610 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2615_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2616_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2618 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2617_o,
    o => gen1_n1_cnot0_o);
  n2621_o <= gen1_n1_cnot0_n2618 (1);
  n2622_o <= gen1_n1_cnot0_n2618 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2623_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2624_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2626 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2625_o,
    o => gen1_n2_cnot0_o);
  n2629_o <= gen1_n2_cnot0_n2626 (1);
  n2630_o <= gen1_n2_cnot0_n2626 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2631_o <= ctrl_prop (3);
  n2632_o <= n2630_o & n2622_o & n2614_o;
  n2633_o <= n2629_o & n2621_o & n2613_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_2 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_2;

architecture rtl of angle_lookup_15_2 is
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic_vector (14 downto 0);
begin
  o <= n2604_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2580_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2581_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2582_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2583_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2584_o <= not n2583_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2585_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2586_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2587_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2588_o <= not n2587_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2589_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2590_o <= not n2589_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2591_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2592_o <= not n2591_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2593_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2594_o <= not n2593_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2595_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2596_o <= not n2595_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2597_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2598_o <= not n2597_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2599_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2600_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2601_o <= not n2600_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2602_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2603_o <= not n2602_o;
  n2604_o <= n2580_o & n2581_o & n2582_o & n2584_o & n2585_o & n2586_o & n2588_o & n2590_o & n2592_o & n2594_o & n2596_o & n2598_o & n2599_o & n2601_o & n2603_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2563 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic;
  signal n2570_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2571 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (1 downto 0);
  signal n2578_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2576_o;
  o <= n2577_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2578_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2560_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2561_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2562_o <= n2560_o & n2561_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2563 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2562_o,
    o => gen1_n0_cnot0_o);
  n2566_o <= gen1_n0_cnot0_n2563 (1);
  n2567_o <= gen1_n0_cnot0_n2563 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2568_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2569_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2570_o <= n2568_o & n2569_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2571 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2570_o,
    o => gen1_n1_cnot0_o);
  n2574_o <= gen1_n1_cnot0_n2571 (1);
  n2575_o <= gen1_n1_cnot0_n2571 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2576_o <= ctrl_prop (2);
  n2577_o <= n2575_o & n2567_o;
  n2578_o <= n2574_o & n2566_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2536_o : std_logic;
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (14 downto 0);
begin
  o <= n2557_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2536_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2537_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2538_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2539_o <= not n2538_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2540_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2541_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2542_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2543_o <= not n2542_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2544_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2545_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2546_o <= not n2545_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2547_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2548_o <= not n2547_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2549_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2550_o <= not n2549_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2551_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2552_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2553_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2554_o <= not n2553_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2555_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2556_o <= i (0);
  n2557_o <= n2536_o & n2537_o & n2539_o & n2540_o & n2541_o & n2543_o & n2544_o & n2546_o & n2548_o & n2550_o & n2551_o & n2552_o & n2554_o & n2555_o & n2556_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2526_o : std_logic;
  signal n2527_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2528 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2533_o;
  o <= n2532_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2534_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2526_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2527_o <= n2526_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2528 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2527_o,
    o => gen1_n0_cnot0_o);
  n2531_o <= gen1_n0_cnot0_n2528 (1);
  n2532_o <= gen1_n0_cnot0_n2528 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2533_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2534_o <= n2531_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic_vector (14 downto 0);
begin
  o <= n2523_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2507_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2508_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2509_o <= not n2508_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2510_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2511_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2512_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2513_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2514_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2515_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2516_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2517_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2518_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2519_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2520_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2521_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2522_o <= i (0);
  n2523_o <= n2507_o & n2509_o & n2510_o & n2511_o & n2512_o & n2513_o & n2514_o & n2515_o & n2516_o & n2517_o & n2518_o & n2519_o & n2520_o & n2521_o & n2522_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2386 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2394 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2402 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2410 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2418 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2426 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2434 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2442 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2450 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2458 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2466 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2474 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2482 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2490 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2498 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic_vector (14 downto 0);
  signal n2505_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2503_o;
  o <= n2504_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2505_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2383_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2384_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2386 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2385_o,
    o => gen1_n0_cnot0_o);
  n2389_o <= gen1_n0_cnot0_n2386 (1);
  n2390_o <= gen1_n0_cnot0_n2386 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2391_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2392_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2393_o <= n2391_o & n2392_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2394 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2393_o,
    o => gen1_n1_cnot0_o);
  n2397_o <= gen1_n1_cnot0_n2394 (1);
  n2398_o <= gen1_n1_cnot0_n2394 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2399_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2400_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2402 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2401_o,
    o => gen1_n2_cnot0_o);
  n2405_o <= gen1_n2_cnot0_n2402 (1);
  n2406_o <= gen1_n2_cnot0_n2402 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2407_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2408_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2410 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2409_o,
    o => gen1_n3_cnot0_o);
  n2413_o <= gen1_n3_cnot0_n2410 (1);
  n2414_o <= gen1_n3_cnot0_n2410 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2415_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2416_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2418 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2417_o,
    o => gen1_n4_cnot0_o);
  n2421_o <= gen1_n4_cnot0_n2418 (1);
  n2422_o <= gen1_n4_cnot0_n2418 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2423_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2424_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2426 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2425_o,
    o => gen1_n5_cnot0_o);
  n2429_o <= gen1_n5_cnot0_n2426 (1);
  n2430_o <= gen1_n5_cnot0_n2426 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2431_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2432_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2433_o <= n2431_o & n2432_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2434 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2433_o,
    o => gen1_n6_cnot0_o);
  n2437_o <= gen1_n6_cnot0_n2434 (1);
  n2438_o <= gen1_n6_cnot0_n2434 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2439_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2440_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2442 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2441_o,
    o => gen1_n7_cnot0_o);
  n2445_o <= gen1_n7_cnot0_n2442 (1);
  n2446_o <= gen1_n7_cnot0_n2442 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2447_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2448_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2450 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2449_o,
    o => gen1_n8_cnot0_o);
  n2453_o <= gen1_n8_cnot0_n2450 (1);
  n2454_o <= gen1_n8_cnot0_n2450 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2455_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2456_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2457_o <= n2455_o & n2456_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2458 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2457_o,
    o => gen1_n9_cnot0_o);
  n2461_o <= gen1_n9_cnot0_n2458 (1);
  n2462_o <= gen1_n9_cnot0_n2458 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2463_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2464_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2466 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2465_o,
    o => gen1_n10_cnot0_o);
  n2469_o <= gen1_n10_cnot0_n2466 (1);
  n2470_o <= gen1_n10_cnot0_n2466 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2471_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2472_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2474 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2473_o,
    o => gen1_n11_cnot0_o);
  n2477_o <= gen1_n11_cnot0_n2474 (1);
  n2478_o <= gen1_n11_cnot0_n2474 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2479_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2480_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2481_o <= n2479_o & n2480_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2482 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2481_o,
    o => gen1_n12_cnot0_o);
  n2485_o <= gen1_n12_cnot0_n2482 (1);
  n2486_o <= gen1_n12_cnot0_n2482 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2487_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2488_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2489_o <= n2487_o & n2488_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2490 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2489_o,
    o => gen1_n13_cnot0_o);
  n2493_o <= gen1_n13_cnot0_n2490 (1);
  n2494_o <= gen1_n13_cnot0_n2490 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2495_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2496_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2498 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2497_o,
    o => gen1_n14_cnot0_o);
  n2501_o <= gen1_n14_cnot0_n2498 (1);
  n2502_o <= gen1_n14_cnot0_n2498 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2503_o <= ctrl_prop (15);
  n2504_o <= n2502_o & n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2454_o & n2446_o & n2438_o & n2430_o & n2422_o & n2414_o & n2406_o & n2398_o & n2390_o;
  n2505_o <= n2501_o & n2493_o & n2485_o & n2477_o & n2469_o & n2461_o & n2453_o & n2445_o & n2437_o & n2429_o & n2421_o & n2413_o & n2405_o & n2397_o & n2389_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1608 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1616 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1624 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1632 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1640 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1648 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1656 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1664 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1672 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1680 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1688 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1691_o : std_logic;
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1696 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1704 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1712 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1724 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1732 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1740 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1748 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1756 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1764 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1772 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1780 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1788 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1796 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1804 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1812 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1820 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (1 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic_vector (1 downto 0);
  signal n1830_o : std_logic;
  signal n1831_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1832 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1835_o : std_logic;
  signal n1836_o : std_logic;
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic_vector (1 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1843 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1846_o : std_logic;
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1854 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic_vector (1 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1865 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic_vector (1 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1876 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic_vector (1 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1887 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (1 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1898 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic_vector (1 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1909 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal n1918_o : std_logic;
  signal n1919_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1920 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal n1929_o : std_logic;
  signal n1930_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1931 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1942 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic_vector (1 downto 0);
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1953 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic_vector (1 downto 0);
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1964 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic_vector (1 downto 0);
  signal n1973_o : std_logic;
  signal n1974_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1975 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1986 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1996 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2007 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2018 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2029 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2040 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2051 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic_vector (1 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2062 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2073 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2084 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2095 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2106 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2117 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2128 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2139 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2150 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2158 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2166 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2174 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2182 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2190 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic;
  signal n2197_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2198 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2206 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2214 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2222 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2230 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2238 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2246 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2258 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2261_o : std_logic;
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2266 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2274 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2282 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2290 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2298 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2306 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2314 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2322 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2330 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2338 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2346 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2354 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2362 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (14 downto 0);
  signal n2368_o : std_logic_vector (14 downto 0);
  signal n2369_o : std_logic_vector (14 downto 0);
  signal n2370_o : std_logic_vector (14 downto 0);
  signal n2371_o : std_logic_vector (14 downto 0);
  signal n2372_o : std_logic_vector (14 downto 0);
  signal n2373_o : std_logic_vector (14 downto 0);
  signal n2374_o : std_logic_vector (14 downto 0);
  signal n2375_o : std_logic_vector (14 downto 0);
  signal n2376_o : std_logic_vector (14 downto 0);
  signal n2377_o : std_logic_vector (14 downto 0);
  signal n2378_o : std_logic_vector (14 downto 0);
  signal n2379_o : std_logic_vector (14 downto 0);
  signal n2380_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2367_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2368_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2369_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2370_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2371_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2372_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2373_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2374_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2375_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2376_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2377_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2378_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2379_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2380_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1605_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1606_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1608 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1607_o,
    o => gen1_n1_cnot1_j_o);
  n1611_o <= gen1_n1_cnot1_j_n1608 (1);
  n1612_o <= gen1_n1_cnot1_j_n1608 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1613_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1614_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1616 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1615_o,
    o => gen1_n2_cnot1_j_o);
  n1619_o <= gen1_n2_cnot1_j_n1616 (1);
  n1620_o <= gen1_n2_cnot1_j_n1616 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1621_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1622_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1624 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1623_o,
    o => gen1_n3_cnot1_j_o);
  n1627_o <= gen1_n3_cnot1_j_n1624 (1);
  n1628_o <= gen1_n3_cnot1_j_n1624 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1629_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1630_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1631_o <= n1629_o & n1630_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1632 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1631_o,
    o => gen1_n4_cnot1_j_o);
  n1635_o <= gen1_n4_cnot1_j_n1632 (1);
  n1636_o <= gen1_n4_cnot1_j_n1632 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1637_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1638_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1639_o <= n1637_o & n1638_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1640 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1639_o,
    o => gen1_n5_cnot1_j_o);
  n1643_o <= gen1_n5_cnot1_j_n1640 (1);
  n1644_o <= gen1_n5_cnot1_j_n1640 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1645_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1646_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1648 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1647_o,
    o => gen1_n6_cnot1_j_o);
  n1651_o <= gen1_n6_cnot1_j_n1648 (1);
  n1652_o <= gen1_n6_cnot1_j_n1648 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1653_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1654_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1656 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1655_o,
    o => gen1_n7_cnot1_j_o);
  n1659_o <= gen1_n7_cnot1_j_n1656 (1);
  n1660_o <= gen1_n7_cnot1_j_n1656 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1661_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1662_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1663_o <= n1661_o & n1662_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1664 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1663_o,
    o => gen1_n8_cnot1_j_o);
  n1667_o <= gen1_n8_cnot1_j_n1664 (1);
  n1668_o <= gen1_n8_cnot1_j_n1664 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1669_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1670_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1671_o <= n1669_o & n1670_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1672 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1671_o,
    o => gen1_n9_cnot1_j_o);
  n1675_o <= gen1_n9_cnot1_j_n1672 (1);
  n1676_o <= gen1_n9_cnot1_j_n1672 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1677_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1678_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1679_o <= n1677_o & n1678_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1680 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1679_o,
    o => gen1_n10_cnot1_j_o);
  n1683_o <= gen1_n10_cnot1_j_n1680 (1);
  n1684_o <= gen1_n10_cnot1_j_n1680 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1685_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1686_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1687_o <= n1685_o & n1686_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1688 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1687_o,
    o => gen1_n11_cnot1_j_o);
  n1691_o <= gen1_n11_cnot1_j_n1688 (1);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1692_o <= gen1_n11_cnot1_j_n1688 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1693_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1694_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1696 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1695_o,
    o => gen1_n12_cnot1_j_o);
  n1699_o <= gen1_n12_cnot1_j_n1696 (1);
  n1700_o <= gen1_n12_cnot1_j_n1696 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1701_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1702_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1703_o <= n1701_o & n1702_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1704 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1703_o,
    o => gen1_n13_cnot1_j_o);
  n1707_o <= gen1_n13_cnot1_j_n1704 (1);
  n1708_o <= gen1_n13_cnot1_j_n1704 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1709_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1710_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1712 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1711_o,
    o => gen1_n14_cnot1_j_o);
  n1715_o <= gen1_n14_cnot1_j_n1712 (1);
  n1716_o <= gen1_n14_cnot1_j_n1712 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1717_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1718_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1719_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1720_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1721_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1722_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1723_o <= n1721_o & n1722_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1724 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1723_o,
    o => gen2_n14_cnot2_j_o);
  n1727_o <= gen2_n14_cnot2_j_n1724 (1);
  n1728_o <= gen2_n14_cnot2_j_n1724 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1729_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1730_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1731_o <= n1729_o & n1730_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1732 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1731_o,
    o => gen2_n13_cnot2_j_o);
  n1735_o <= gen2_n13_cnot2_j_n1732 (1);
  n1736_o <= gen2_n13_cnot2_j_n1732 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1737_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1738_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1739_o <= n1737_o & n1738_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1740 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1739_o,
    o => gen2_n12_cnot2_j_o);
  n1743_o <= gen2_n12_cnot2_j_n1740 (1);
  n1744_o <= gen2_n12_cnot2_j_n1740 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1745_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1746_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1747_o <= n1745_o & n1746_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1748 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1747_o,
    o => gen2_n11_cnot2_j_o);
  n1751_o <= gen2_n11_cnot2_j_n1748 (1);
  n1752_o <= gen2_n11_cnot2_j_n1748 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1753_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1754_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1756 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1755_o,
    o => gen2_n10_cnot2_j_o);
  n1759_o <= gen2_n10_cnot2_j_n1756 (1);
  n1760_o <= gen2_n10_cnot2_j_n1756 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1761_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1762_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1764 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1763_o,
    o => gen2_n9_cnot2_j_o);
  n1767_o <= gen2_n9_cnot2_j_n1764 (1);
  n1768_o <= gen2_n9_cnot2_j_n1764 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1769_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1770_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1772 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1771_o,
    o => gen2_n8_cnot2_j_o);
  n1775_o <= gen2_n8_cnot2_j_n1772 (1);
  n1776_o <= gen2_n8_cnot2_j_n1772 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1777_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1778_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1780 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1779_o,
    o => gen2_n7_cnot2_j_o);
  n1783_o <= gen2_n7_cnot2_j_n1780 (1);
  n1784_o <= gen2_n7_cnot2_j_n1780 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1785_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1786_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1788 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1787_o,
    o => gen2_n6_cnot2_j_o);
  n1791_o <= gen2_n6_cnot2_j_n1788 (1);
  n1792_o <= gen2_n6_cnot2_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1793_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1794_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1796 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1795_o,
    o => gen2_n5_cnot2_j_o);
  n1799_o <= gen2_n5_cnot2_j_n1796 (1);
  n1800_o <= gen2_n5_cnot2_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1801_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1802_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1804 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1803_o,
    o => gen2_n4_cnot2_j_o);
  n1807_o <= gen2_n4_cnot2_j_n1804 (1);
  n1808_o <= gen2_n4_cnot2_j_n1804 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1809_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1810_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1812 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1811_o,
    o => gen2_n3_cnot2_j_o);
  n1815_o <= gen2_n3_cnot2_j_n1812 (1);
  n1816_o <= gen2_n3_cnot2_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1817_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1818_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1820 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1819_o,
    o => gen2_n2_cnot2_j_o);
  n1823_o <= gen2_n2_cnot2_j_n1820 (1);
  n1824_o <= gen2_n2_cnot2_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1825_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1826_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1827_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1828_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1829_o <= n1827_o & n1828_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1830_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1831_o <= n1829_o & n1830_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1832 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1831_o,
    o => gen3_n1_ccnot3_j_o);
  n1835_o <= gen3_n1_ccnot3_j_n1832 (2);
  n1836_o <= gen3_n1_ccnot3_j_n1832 (1);
  n1837_o <= gen3_n1_ccnot3_j_n1832 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1838_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1839_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1840_o <= n1838_o & n1839_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1841_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1843 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1842_o,
    o => gen3_n2_ccnot3_j_o);
  n1846_o <= gen3_n2_ccnot3_j_n1843 (2);
  n1847_o <= gen3_n2_ccnot3_j_n1843 (1);
  n1848_o <= gen3_n2_ccnot3_j_n1843 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1849_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1850_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1852_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1854 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1853_o,
    o => gen3_n3_ccnot3_j_o);
  n1857_o <= gen3_n3_ccnot3_j_n1854 (2);
  n1858_o <= gen3_n3_ccnot3_j_n1854 (1);
  n1859_o <= gen3_n3_ccnot3_j_n1854 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1860_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1861_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1862_o <= n1860_o & n1861_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1863_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1865 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1864_o,
    o => gen3_n4_ccnot3_j_o);
  n1868_o <= gen3_n4_ccnot3_j_n1865 (2);
  n1869_o <= gen3_n4_ccnot3_j_n1865 (1);
  n1870_o <= gen3_n4_ccnot3_j_n1865 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1871_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1872_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1873_o <= n1871_o & n1872_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1874_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1876 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1875_o,
    o => gen3_n5_ccnot3_j_o);
  n1879_o <= gen3_n5_ccnot3_j_n1876 (2);
  n1880_o <= gen3_n5_ccnot3_j_n1876 (1);
  n1881_o <= gen3_n5_ccnot3_j_n1876 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1882_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1883_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1884_o <= n1882_o & n1883_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1885_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1886_o <= n1884_o & n1885_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1887 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1886_o,
    o => gen3_n6_ccnot3_j_o);
  n1890_o <= gen3_n6_ccnot3_j_n1887 (2);
  n1891_o <= gen3_n6_ccnot3_j_n1887 (1);
  n1892_o <= gen3_n6_ccnot3_j_n1887 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1893_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1894_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1896_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1897_o <= n1895_o & n1896_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1898 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1897_o,
    o => gen3_n7_ccnot3_j_o);
  n1901_o <= gen3_n7_ccnot3_j_n1898 (2);
  n1902_o <= gen3_n7_ccnot3_j_n1898 (1);
  n1903_o <= gen3_n7_ccnot3_j_n1898 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1904_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1905_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1906_o <= n1904_o & n1905_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1907_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1908_o <= n1906_o & n1907_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1909 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1908_o,
    o => gen3_n8_ccnot3_j_o);
  n1912_o <= gen3_n8_ccnot3_j_n1909 (2);
  n1913_o <= gen3_n8_ccnot3_j_n1909 (1);
  n1914_o <= gen3_n8_ccnot3_j_n1909 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1915_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1916_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1918_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1919_o <= n1917_o & n1918_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1920 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1919_o,
    o => gen3_n9_ccnot3_j_o);
  n1923_o <= gen3_n9_ccnot3_j_n1920 (2);
  n1924_o <= gen3_n9_ccnot3_j_n1920 (1);
  n1925_o <= gen3_n9_ccnot3_j_n1920 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1926_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1927_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1929_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1930_o <= n1928_o & n1929_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1931 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1930_o,
    o => gen3_n10_ccnot3_j_o);
  n1934_o <= gen3_n10_ccnot3_j_n1931 (2);
  n1935_o <= gen3_n10_ccnot3_j_n1931 (1);
  n1936_o <= gen3_n10_ccnot3_j_n1931 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1937_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1938_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1940_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1942 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1941_o,
    o => gen3_n11_ccnot3_j_o);
  n1945_o <= gen3_n11_ccnot3_j_n1942 (2);
  n1946_o <= gen3_n11_ccnot3_j_n1942 (1);
  n1947_o <= gen3_n11_ccnot3_j_n1942 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1948_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1949_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1950_o <= n1948_o & n1949_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1951_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1953 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1952_o,
    o => gen3_n12_ccnot3_j_o);
  n1956_o <= gen3_n12_ccnot3_j_n1953 (2);
  n1957_o <= gen3_n12_ccnot3_j_n1953 (1);
  n1958_o <= gen3_n12_ccnot3_j_n1953 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1959_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1960_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1961_o <= n1959_o & n1960_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1962_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1964 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1963_o,
    o => gen3_n13_ccnot3_j_o);
  n1967_o <= gen3_n13_ccnot3_j_n1964 (2);
  n1968_o <= gen3_n13_ccnot3_j_n1964 (1);
  n1969_o <= gen3_n13_ccnot3_j_n1964 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1970_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1971_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1972_o <= n1970_o & n1971_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1973_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1974_o <= n1972_o & n1973_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1975 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1974_o,
    o => gen3_n14_ccnot3_j_o);
  n1978_o <= gen3_n14_ccnot3_j_n1975 (2);
  n1979_o <= gen3_n14_ccnot3_j_n1975 (1);
  n1980_o <= gen3_n14_ccnot3_j_n1975 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1981_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1982_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1983_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1984_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1986 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1985_o,
    o => cnot_4_o);
  n1989_o <= cnot_4_n1986 (1);
  n1990_o <= cnot_4_n1986 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1991_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1992_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1994_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1995_o <= n1993_o & n1994_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1996 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1995_o,
    o => gen4_n13_peres4_j_o);
  n1999_o <= gen4_n13_peres4_j_n1996 (2);
  n2000_o <= gen4_n13_peres4_j_n1996 (1);
  n2001_o <= gen4_n13_peres4_j_n1996 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2002_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2003_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2005_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2007 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2006_o,
    o => gen4_n12_peres4_j_o);
  n2010_o <= gen4_n12_peres4_j_n2007 (2);
  n2011_o <= gen4_n12_peres4_j_n2007 (1);
  n2012_o <= gen4_n12_peres4_j_n2007 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2013_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2014_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2016_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2018 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2017_o,
    o => gen4_n11_peres4_j_o);
  n2021_o <= gen4_n11_peres4_j_n2018 (2);
  n2022_o <= gen4_n11_peres4_j_n2018 (1);
  n2023_o <= gen4_n11_peres4_j_n2018 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2024_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2025_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2026_o <= n2024_o & n2025_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2027_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2029 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2028_o,
    o => gen4_n10_peres4_j_o);
  n2032_o <= gen4_n10_peres4_j_n2029 (2);
  n2033_o <= gen4_n10_peres4_j_n2029 (1);
  n2034_o <= gen4_n10_peres4_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2035_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2036_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2038_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2040 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2039_o,
    o => gen4_n9_peres4_j_o);
  n2043_o <= gen4_n9_peres4_j_n2040 (2);
  n2044_o <= gen4_n9_peres4_j_n2040 (1);
  n2045_o <= gen4_n9_peres4_j_n2040 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2046_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2047_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2048_o <= n2046_o & n2047_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2049_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2051 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2050_o,
    o => gen4_n8_peres4_j_o);
  n2054_o <= gen4_n8_peres4_j_n2051 (2);
  n2055_o <= gen4_n8_peres4_j_n2051 (1);
  n2056_o <= gen4_n8_peres4_j_n2051 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2057_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2058_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2059_o <= n2057_o & n2058_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2060_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2062 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2061_o,
    o => gen4_n7_peres4_j_o);
  n2065_o <= gen4_n7_peres4_j_n2062 (2);
  n2066_o <= gen4_n7_peres4_j_n2062 (1);
  n2067_o <= gen4_n7_peres4_j_n2062 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2068_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2069_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2071_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2073 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2072_o,
    o => gen4_n6_peres4_j_o);
  n2076_o <= gen4_n6_peres4_j_n2073 (2);
  n2077_o <= gen4_n6_peres4_j_n2073 (1);
  n2078_o <= gen4_n6_peres4_j_n2073 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2079_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2080_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2082_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2083_o <= n2081_o & n2082_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2084 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2083_o,
    o => gen4_n5_peres4_j_o);
  n2087_o <= gen4_n5_peres4_j_n2084 (2);
  n2088_o <= gen4_n5_peres4_j_n2084 (1);
  n2089_o <= gen4_n5_peres4_j_n2084 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2090_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2091_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2093_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2095 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2094_o,
    o => gen4_n4_peres4_j_o);
  n2098_o <= gen4_n4_peres4_j_n2095 (2);
  n2099_o <= gen4_n4_peres4_j_n2095 (1);
  n2100_o <= gen4_n4_peres4_j_n2095 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2101_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2102_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2104_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2106 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2105_o,
    o => gen4_n3_peres4_j_o);
  n2109_o <= gen4_n3_peres4_j_n2106 (2);
  n2110_o <= gen4_n3_peres4_j_n2106 (1);
  n2111_o <= gen4_n3_peres4_j_n2106 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2112_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2113_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2115_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2117 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2116_o,
    o => gen4_n2_peres4_j_o);
  n2120_o <= gen4_n2_peres4_j_n2117 (2);
  n2121_o <= gen4_n2_peres4_j_n2117 (1);
  n2122_o <= gen4_n2_peres4_j_n2117 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2123_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2124_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2126_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2128 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2127_o,
    o => gen4_n1_peres4_j_o);
  n2131_o <= gen4_n1_peres4_j_n2128 (2);
  n2132_o <= gen4_n1_peres4_j_n2128 (1);
  n2133_o <= gen4_n1_peres4_j_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2134_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2135_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2137_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2139 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2138_o,
    o => gen4_n0_peres4_j_o);
  n2142_o <= gen4_n0_peres4_j_n2139 (2);
  n2143_o <= gen4_n0_peres4_j_n2139 (1);
  n2144_o <= gen4_n0_peres4_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2145_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2146_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2147_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2148_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2150 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2149_o,
    o => gen5_n1_cnot5_j_o);
  n2153_o <= gen5_n1_cnot5_j_n2150 (1);
  n2154_o <= gen5_n1_cnot5_j_n2150 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2155_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2156_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2157_o <= n2155_o & n2156_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2158 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2157_o,
    o => gen5_n2_cnot5_j_o);
  n2161_o <= gen5_n2_cnot5_j_n2158 (1);
  n2162_o <= gen5_n2_cnot5_j_n2158 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2163_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2164_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2165_o <= n2163_o & n2164_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2166 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2165_o,
    o => gen5_n3_cnot5_j_o);
  n2169_o <= gen5_n3_cnot5_j_n2166 (1);
  n2170_o <= gen5_n3_cnot5_j_n2166 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2171_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2172_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2174 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2173_o,
    o => gen5_n4_cnot5_j_o);
  n2177_o <= gen5_n4_cnot5_j_n2174 (1);
  n2178_o <= gen5_n4_cnot5_j_n2174 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2179_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2180_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2181_o <= n2179_o & n2180_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2182 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2181_o,
    o => gen5_n5_cnot5_j_o);
  n2185_o <= gen5_n5_cnot5_j_n2182 (1);
  n2186_o <= gen5_n5_cnot5_j_n2182 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2187_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2188_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2189_o <= n2187_o & n2188_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2190 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2189_o,
    o => gen5_n6_cnot5_j_o);
  n2193_o <= gen5_n6_cnot5_j_n2190 (1);
  n2194_o <= gen5_n6_cnot5_j_n2190 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2195_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2196_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2197_o <= n2195_o & n2196_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2198 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2197_o,
    o => gen5_n7_cnot5_j_o);
  n2201_o <= gen5_n7_cnot5_j_n2198 (1);
  n2202_o <= gen5_n7_cnot5_j_n2198 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2203_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2204_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2205_o <= n2203_o & n2204_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2206 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2205_o,
    o => gen5_n8_cnot5_j_o);
  n2209_o <= gen5_n8_cnot5_j_n2206 (1);
  n2210_o <= gen5_n8_cnot5_j_n2206 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2211_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2212_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2214 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2213_o,
    o => gen5_n9_cnot5_j_o);
  n2217_o <= gen5_n9_cnot5_j_n2214 (1);
  n2218_o <= gen5_n9_cnot5_j_n2214 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2219_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2220_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2221_o <= n2219_o & n2220_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2222 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2221_o,
    o => gen5_n10_cnot5_j_o);
  n2225_o <= gen5_n10_cnot5_j_n2222 (1);
  n2226_o <= gen5_n10_cnot5_j_n2222 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2227_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2228_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2230 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2229_o,
    o => gen5_n11_cnot5_j_o);
  n2233_o <= gen5_n11_cnot5_j_n2230 (1);
  n2234_o <= gen5_n11_cnot5_j_n2230 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2235_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2236_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2238 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2237_o,
    o => gen5_n12_cnot5_j_o);
  n2241_o <= gen5_n12_cnot5_j_n2238 (1);
  n2242_o <= gen5_n12_cnot5_j_n2238 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2243_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2244_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2245_o <= n2243_o & n2244_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2246 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2245_o,
    o => gen5_n13_cnot5_j_o);
  n2249_o <= gen5_n13_cnot5_j_n2246 (1);
  n2250_o <= gen5_n13_cnot5_j_n2246 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2251_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2252_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2253_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2254_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2255_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2256_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2257_o <= n2255_o & n2256_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2258 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2257_o,
    o => gen6_n1_cnot1_j_o);
  n2261_o <= gen6_n1_cnot1_j_n2258 (1);
  n2262_o <= gen6_n1_cnot1_j_n2258 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2263_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2264_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2265_o <= n2263_o & n2264_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2266 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2265_o,
    o => gen6_n2_cnot1_j_o);
  n2269_o <= gen6_n2_cnot1_j_n2266 (1);
  n2270_o <= gen6_n2_cnot1_j_n2266 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2271_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2272_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2274 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2273_o,
    o => gen6_n3_cnot1_j_o);
  n2277_o <= gen6_n3_cnot1_j_n2274 (1);
  n2278_o <= gen6_n3_cnot1_j_n2274 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2279_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2280_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2281_o <= n2279_o & n2280_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2282 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2281_o,
    o => gen6_n4_cnot1_j_o);
  n2285_o <= gen6_n4_cnot1_j_n2282 (1);
  n2286_o <= gen6_n4_cnot1_j_n2282 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2287_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2288_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2290 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2289_o,
    o => gen6_n5_cnot1_j_o);
  n2293_o <= gen6_n5_cnot1_j_n2290 (1);
  n2294_o <= gen6_n5_cnot1_j_n2290 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2295_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2296_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2297_o <= n2295_o & n2296_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2298 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2297_o,
    o => gen6_n6_cnot1_j_o);
  n2301_o <= gen6_n6_cnot1_j_n2298 (1);
  n2302_o <= gen6_n6_cnot1_j_n2298 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2303_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2304_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2306 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2305_o,
    o => gen6_n7_cnot1_j_o);
  n2309_o <= gen6_n7_cnot1_j_n2306 (1);
  n2310_o <= gen6_n7_cnot1_j_n2306 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2311_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2312_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2314 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2313_o,
    o => gen6_n8_cnot1_j_o);
  n2317_o <= gen6_n8_cnot1_j_n2314 (1);
  n2318_o <= gen6_n8_cnot1_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2319_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2320_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2322 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2321_o,
    o => gen6_n9_cnot1_j_o);
  n2325_o <= gen6_n9_cnot1_j_n2322 (1);
  n2326_o <= gen6_n9_cnot1_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2327_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2328_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2330 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2329_o,
    o => gen6_n10_cnot1_j_o);
  n2333_o <= gen6_n10_cnot1_j_n2330 (1);
  n2334_o <= gen6_n10_cnot1_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2335_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2336_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2338 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2337_o,
    o => gen6_n11_cnot1_j_o);
  n2341_o <= gen6_n11_cnot1_j_n2338 (1);
  n2342_o <= gen6_n11_cnot1_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2343_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2344_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2346 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2345_o,
    o => gen6_n12_cnot1_j_o);
  n2349_o <= gen6_n12_cnot1_j_n2346 (1);
  n2350_o <= gen6_n12_cnot1_j_n2346 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2351_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2352_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2354 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2353_o,
    o => gen6_n13_cnot1_j_o);
  n2357_o <= gen6_n13_cnot1_j_n2354 (1);
  n2358_o <= gen6_n13_cnot1_j_n2354 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2359_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2360_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2362 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2361_o,
    o => gen6_n14_cnot1_j_o);
  n2365_o <= gen6_n14_cnot1_j_n2362 (1);
  n2366_o <= gen6_n14_cnot1_j_n2362 (0);
  n2367_o <= n1715_o & n1707_o & n1699_o & n1691_o & n1683_o & n1675_o & n1667_o & n1659_o & n1651_o & n1643_o & n1635_o & n1627_o & n1619_o & n1611_o & n1717_o;
  n2368_o <= n1716_o & n1708_o & n1700_o & n1692_o & n1684_o & n1676_o & n1668_o & n1660_o & n1652_o & n1644_o & n1636_o & n1628_o & n1620_o & n1612_o & n1718_o;
  n2369_o <= n1720_o & n1727_o & n1735_o & n1743_o & n1751_o & n1759_o & n1767_o & n1775_o & n1783_o & n1791_o & n1799_o & n1807_o & n1815_o & n1823_o & n1719_o;
  n2370_o <= n1728_o & n1736_o & n1744_o & n1752_o & n1760_o & n1768_o & n1776_o & n1784_o & n1792_o & n1800_o & n1808_o & n1816_o & n1824_o & n1825_o;
  n2371_o <= n1980_o & n1969_o & n1958_o & n1947_o & n1936_o & n1925_o & n1914_o & n1903_o & n1892_o & n1881_o & n1870_o & n1859_o & n1848_o & n1837_o & n1826_o;
  n2372_o <= n1981_o & n1979_o & n1968_o & n1957_o & n1946_o & n1935_o & n1924_o & n1913_o & n1902_o & n1891_o & n1880_o & n1869_o & n1858_o & n1847_o & n1836_o;
  n2373_o <= n1982_o & n1978_o & n1967_o & n1956_o & n1945_o & n1934_o & n1923_o & n1912_o & n1901_o & n1890_o & n1879_o & n1868_o & n1857_o & n1846_o & n1835_o;
  n2374_o <= n1989_o & n1999_o & n2010_o & n2021_o & n2032_o & n2043_o & n2054_o & n2065_o & n2076_o & n2087_o & n2098_o & n2109_o & n2120_o & n2131_o & n2142_o;
  n2375_o <= n2001_o & n2012_o & n2023_o & n2034_o & n2045_o & n2056_o & n2067_o & n2078_o & n2089_o & n2100_o & n2111_o & n2122_o & n2133_o & n2144_o & n2145_o;
  n2376_o <= n1990_o & n2000_o & n2011_o & n2022_o & n2033_o & n2044_o & n2055_o & n2066_o & n2077_o & n2088_o & n2099_o & n2110_o & n2121_o & n2132_o & n2143_o;
  n2377_o <= n2250_o & n2242_o & n2234_o & n2226_o & n2218_o & n2210_o & n2202_o & n2194_o & n2186_o & n2178_o & n2170_o & n2162_o & n2154_o & n2146_o;
  n2378_o <= n2252_o & n2249_o & n2241_o & n2233_o & n2225_o & n2217_o & n2209_o & n2201_o & n2193_o & n2185_o & n2177_o & n2169_o & n2161_o & n2153_o & n2251_o;
  n2379_o <= n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2309_o & n2301_o & n2293_o & n2285_o & n2277_o & n2269_o & n2261_o & n2253_o;
  n2380_o <= n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o & n2302_o & n2294_o & n2286_o & n2278_o & n2270_o & n2262_o & n2254_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1591 : std_logic;
  signal cnotr_n1592 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1597 : std_logic_vector (16 downto 0);
  signal add_n1598 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1591;
  a_out <= add_n1597;
  s <= add_n1598;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1592; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1591 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1592 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1597 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1598 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (1 downto 0);
  signal cnota_n840 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (1 downto 0);
  signal cnotb_n847 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic_vector (1 downto 0);
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (2 downto 0);
  signal ccnotc_n855 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n858_o : std_logic;
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (1 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n866 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n876 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic_vector (1 downto 0);
  signal n886_o : std_logic;
  signal n887_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n888 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n898 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n901_o : std_logic;
  signal n902_o : std_logic;
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic_vector (1 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n910 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n920 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic_vector (1 downto 0);
  signal n930_o : std_logic;
  signal n931_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n932 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n942 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic_vector (1 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n954 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n964 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (1 downto 0);
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n976 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n986 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic_vector (1 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n998 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1008 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1011_o : std_logic;
  signal n1012_o : std_logic;
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic_vector (1 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1020 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1030 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1033_o : std_logic;
  signal n1034_o : std_logic;
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic_vector (1 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1042 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1052 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1055_o : std_logic;
  signal n1056_o : std_logic;
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic_vector (1 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1064 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1074 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1077_o : std_logic;
  signal n1078_o : std_logic;
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (1 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1086 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1096 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic_vector (1 downto 0);
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1108 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1118 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1121_o : std_logic;
  signal n1122_o : std_logic;
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic_vector (1 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1130 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1140 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic_vector (1 downto 0);
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1152 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1162 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic_vector (1 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1174 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1177_o : std_logic;
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1184 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1187_o : std_logic;
  signal n1188_o : std_logic;
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal n1194_o : std_logic;
  signal n1195_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1196 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1206 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1209_o : std_logic;
  signal n1210_o : std_logic;
  signal n1211_o : std_logic;
  signal n1212_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic_vector (1 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1218 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1228 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1231_o : std_logic;
  signal n1232_o : std_logic;
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal n1238_o : std_logic;
  signal n1239_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1240 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1250 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1253_o : std_logic;
  signal n1254_o : std_logic;
  signal n1255_o : std_logic;
  signal n1256_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic_vector (1 downto 0);
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1262 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1272 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1275_o : std_logic;
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1284 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1294 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1297_o : std_logic;
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (1 downto 0);
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1306 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1316 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1319_o : std_logic;
  signal n1320_o : std_logic;
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic_vector (1 downto 0);
  signal n1326_o : std_logic;
  signal n1327_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1328 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1338 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic_vector (1 downto 0);
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1350 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1360 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic;
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic_vector (1 downto 0);
  signal n1370_o : std_logic;
  signal n1371_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1372 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1382 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1385_o : std_logic;
  signal n1386_o : std_logic;
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1394 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1404 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1416 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1426 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1429_o : std_logic;
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1438 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1448 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1451_o : std_logic;
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic_vector (1 downto 0);
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1460 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1470 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic_vector (1 downto 0);
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1482 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1485_o : std_logic;
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1492 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic_vector (1 downto 0);
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1504 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1514 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1524 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1527_o : std_logic;
  signal n1528_o : std_logic;
  signal n1529_o : std_logic;
  signal n1530_o : std_logic_vector (1 downto 0);
  signal cnotea_n1531 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (16 downto 0);
  signal n1537_o : std_logic_vector (16 downto 0);
  signal n1538_o : std_logic_vector (16 downto 0);
  signal n1539_o : std_logic_vector (15 downto 0);
  signal n1540_o : std_logic_vector (15 downto 0);
  signal n1541_o : std_logic_vector (15 downto 0);
  signal n1542_o : std_logic_vector (15 downto 0);
  signal n1543_o : std_logic_vector (3 downto 0);
  signal n1544_o : std_logic_vector (3 downto 0);
  signal n1545_o : std_logic_vector (3 downto 0);
  signal n1546_o : std_logic_vector (3 downto 0);
  signal n1547_o : std_logic_vector (3 downto 0);
  signal n1548_o : std_logic_vector (3 downto 0);
  signal n1549_o : std_logic_vector (3 downto 0);
  signal n1550_o : std_logic_vector (3 downto 0);
  signal n1551_o : std_logic_vector (3 downto 0);
  signal n1552_o : std_logic_vector (3 downto 0);
  signal n1553_o : std_logic_vector (3 downto 0);
  signal n1554_o : std_logic_vector (3 downto 0);
  signal n1555_o : std_logic_vector (3 downto 0);
  signal n1556_o : std_logic_vector (3 downto 0);
  signal n1557_o : std_logic_vector (3 downto 0);
  signal n1558_o : std_logic_vector (3 downto 0);
  signal n1559_o : std_logic_vector (3 downto 0);
  signal n1560_o : std_logic_vector (3 downto 0);
  signal n1561_o : std_logic_vector (3 downto 0);
  signal n1562_o : std_logic_vector (3 downto 0);
  signal n1563_o : std_logic_vector (3 downto 0);
  signal n1564_o : std_logic_vector (3 downto 0);
  signal n1565_o : std_logic_vector (3 downto 0);
  signal n1566_o : std_logic_vector (3 downto 0);
  signal n1567_o : std_logic_vector (3 downto 0);
  signal n1568_o : std_logic_vector (3 downto 0);
  signal n1569_o : std_logic_vector (3 downto 0);
  signal n1570_o : std_logic_vector (3 downto 0);
  signal n1571_o : std_logic_vector (3 downto 0);
  signal n1572_o : std_logic_vector (3 downto 0);
  signal n1573_o : std_logic_vector (3 downto 0);
  signal n1574_o : std_logic_vector (3 downto 0);
  signal n1575_o : std_logic_vector (3 downto 0);
  signal n1576_o : std_logic_vector (3 downto 0);
  signal n1577_o : std_logic_vector (3 downto 0);
  signal n1578_o : std_logic_vector (3 downto 0);
  signal n1579_o : std_logic_vector (3 downto 0);
  signal n1580_o : std_logic_vector (3 downto 0);
  signal n1581_o : std_logic_vector (3 downto 0);
  signal n1582_o : std_logic_vector (3 downto 0);
  signal n1583_o : std_logic_vector (3 downto 0);
  signal n1584_o : std_logic_vector (3 downto 0);
  signal n1585_o : std_logic_vector (3 downto 0);
  signal n1586_o : std_logic_vector (3 downto 0);
  signal n1587_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1536_o;
  b_out <= n1537_o;
  s <= n1538_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1539_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1540_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1541_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1542_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n843_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n850_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n844_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1528_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n837_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n838_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n840 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n839_o,
    o => cnota_o);
  n843_o <= cnota_n840 (1);
  n844_o <= cnota_n840 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n845_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n846_o <= n845_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n847 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n846_o,
    o => cnotb_o);
  n850_o <= cnotb_n847 (1);
  n851_o <= cnotb_n847 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n852_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n853_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n854_o <= n852_o & n853_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n855 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n854_o,
    o => ccnotc_o);
  n858_o <= ccnotc_n855 (2);
  n859_o <= ccnotc_n855 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n860_o <= ccnotc_n855 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1543_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1544_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1545_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n861_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n862_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n863_o <= n861_o & n862_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n864_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n865_o <= n863_o & n864_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n866 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n865_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n869_o <= gen1_n1_ccnot1_n866 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n870_o <= gen1_n1_ccnot1_n866 (1);
  n871_o <= gen1_n1_ccnot1_n866 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n872_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n873_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n874_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n875_o <= n873_o & n874_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n876 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n875_o,
    o => gen1_n1_cnot1_o);
  n879_o <= gen1_n1_cnot1_n876 (1);
  n880_o <= gen1_n1_cnot1_n876 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n881_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n882_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n883_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n884_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n885_o <= n883_o & n884_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n886_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n887_o <= n885_o & n886_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n888 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n887_o,
    o => gen1_n1_ccnot2_o);
  n891_o <= gen1_n1_ccnot2_n888 (2);
  n892_o <= gen1_n1_ccnot2_n888 (1);
  n893_o <= gen1_n1_ccnot2_n888 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n894_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n895_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n896_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n897_o <= n895_o & n896_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n898 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n897_o,
    o => gen1_n1_cnot2_o);
  n901_o <= gen1_n1_cnot2_n898 (1);
  n902_o <= gen1_n1_cnot2_n898 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n903_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n904_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1546_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1547_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1548_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n905_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n906_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n907_o <= n905_o & n906_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n908_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n909_o <= n907_o & n908_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n910 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n909_o,
    o => gen1_n2_ccnot1_o);
  n913_o <= gen1_n2_ccnot1_n910 (2);
  n914_o <= gen1_n2_ccnot1_n910 (1);
  n915_o <= gen1_n2_ccnot1_n910 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n916_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n917_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n918_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n919_o <= n917_o & n918_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n920 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n919_o,
    o => gen1_n2_cnot1_o);
  n923_o <= gen1_n2_cnot1_n920 (1);
  n924_o <= gen1_n2_cnot1_n920 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n925_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n926_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n927_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n928_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n929_o <= n927_o & n928_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n930_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n931_o <= n929_o & n930_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n932 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n931_o,
    o => gen1_n2_ccnot2_o);
  n935_o <= gen1_n2_ccnot2_n932 (2);
  n936_o <= gen1_n2_ccnot2_n932 (1);
  n937_o <= gen1_n2_ccnot2_n932 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n938_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n939_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n940_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n941_o <= n939_o & n940_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n942 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n941_o,
    o => gen1_n2_cnot2_o);
  n945_o <= gen1_n2_cnot2_n942 (1);
  n946_o <= gen1_n2_cnot2_n942 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n947_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n948_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1549_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1550_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1551_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n949_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n950_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n951_o <= n949_o & n950_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n952_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n954 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n953_o,
    o => gen1_n3_ccnot1_o);
  n957_o <= gen1_n3_ccnot1_n954 (2);
  n958_o <= gen1_n3_ccnot1_n954 (1);
  n959_o <= gen1_n3_ccnot1_n954 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n960_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n961_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n962_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n963_o <= n961_o & n962_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n964 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n963_o,
    o => gen1_n3_cnot1_o);
  n967_o <= gen1_n3_cnot1_n964 (1);
  n968_o <= gen1_n3_cnot1_n964 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n969_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n970_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n971_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n972_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n973_o <= n971_o & n972_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n974_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n976 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n975_o,
    o => gen1_n3_ccnot2_o);
  n979_o <= gen1_n3_ccnot2_n976 (2);
  n980_o <= gen1_n3_ccnot2_n976 (1);
  n981_o <= gen1_n3_ccnot2_n976 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n982_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n983_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n984_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n985_o <= n983_o & n984_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n986 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n985_o,
    o => gen1_n3_cnot2_o);
  n989_o <= gen1_n3_cnot2_n986 (1);
  n990_o <= gen1_n3_cnot2_n986 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n991_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n992_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1552_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1553_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1554_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n993_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n994_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n995_o <= n993_o & n994_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n996_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n998 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n997_o,
    o => gen1_n4_ccnot1_o);
  n1001_o <= gen1_n4_ccnot1_n998 (2);
  n1002_o <= gen1_n4_ccnot1_n998 (1);
  n1003_o <= gen1_n4_ccnot1_n998 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1004_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1005_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1006_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1008 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1007_o,
    o => gen1_n4_cnot1_o);
  n1011_o <= gen1_n4_cnot1_n1008 (1);
  n1012_o <= gen1_n4_cnot1_n1008 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1013_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1014_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1015_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1016_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1017_o <= n1015_o & n1016_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1018_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1020 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1019_o,
    o => gen1_n4_ccnot2_o);
  n1023_o <= gen1_n4_ccnot2_n1020 (2);
  n1024_o <= gen1_n4_ccnot2_n1020 (1);
  n1025_o <= gen1_n4_ccnot2_n1020 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1026_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1027_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1028_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1030 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1029_o,
    o => gen1_n4_cnot2_o);
  n1033_o <= gen1_n4_cnot2_n1030 (1);
  n1034_o <= gen1_n4_cnot2_n1030 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1035_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1036_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1555_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1556_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1557_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1037_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1038_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1039_o <= n1037_o & n1038_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1040_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1042 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1041_o,
    o => gen1_n5_ccnot1_o);
  n1045_o <= gen1_n5_ccnot1_n1042 (2);
  n1046_o <= gen1_n5_ccnot1_n1042 (1);
  n1047_o <= gen1_n5_ccnot1_n1042 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1048_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1049_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1050_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1052 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1051_o,
    o => gen1_n5_cnot1_o);
  n1055_o <= gen1_n5_cnot1_n1052 (1);
  n1056_o <= gen1_n5_cnot1_n1052 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1057_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1058_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1059_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1060_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1061_o <= n1059_o & n1060_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1062_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1064 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1063_o,
    o => gen1_n5_ccnot2_o);
  n1067_o <= gen1_n5_ccnot2_n1064 (2);
  n1068_o <= gen1_n5_ccnot2_n1064 (1);
  n1069_o <= gen1_n5_ccnot2_n1064 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1070_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1071_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1072_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1074 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1073_o,
    o => gen1_n5_cnot2_o);
  n1077_o <= gen1_n5_cnot2_n1074 (1);
  n1078_o <= gen1_n5_cnot2_n1074 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1079_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1080_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1558_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1559_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1560_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1081_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1082_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1083_o <= n1081_o & n1082_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1084_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1086 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1085_o,
    o => gen1_n6_ccnot1_o);
  n1089_o <= gen1_n6_ccnot1_n1086 (2);
  n1090_o <= gen1_n6_ccnot1_n1086 (1);
  n1091_o <= gen1_n6_ccnot1_n1086 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1092_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1093_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1094_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1096 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1095_o,
    o => gen1_n6_cnot1_o);
  n1099_o <= gen1_n6_cnot1_n1096 (1);
  n1100_o <= gen1_n6_cnot1_n1096 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1101_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1102_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1103_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1104_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1105_o <= n1103_o & n1104_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1106_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1108 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1107_o,
    o => gen1_n6_ccnot2_o);
  n1111_o <= gen1_n6_ccnot2_n1108 (2);
  n1112_o <= gen1_n6_ccnot2_n1108 (1);
  n1113_o <= gen1_n6_ccnot2_n1108 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1114_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1115_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1116_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1118 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1117_o,
    o => gen1_n6_cnot2_o);
  n1121_o <= gen1_n6_cnot2_n1118 (1);
  n1122_o <= gen1_n6_cnot2_n1118 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1123_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1124_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1561_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1562_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1563_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1125_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1126_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1127_o <= n1125_o & n1126_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1128_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1130 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1129_o,
    o => gen1_n7_ccnot1_o);
  n1133_o <= gen1_n7_ccnot1_n1130 (2);
  n1134_o <= gen1_n7_ccnot1_n1130 (1);
  n1135_o <= gen1_n7_ccnot1_n1130 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1136_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1137_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1138_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1140 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1139_o,
    o => gen1_n7_cnot1_o);
  n1143_o <= gen1_n7_cnot1_n1140 (1);
  n1144_o <= gen1_n7_cnot1_n1140 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1145_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1146_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1147_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1148_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1149_o <= n1147_o & n1148_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1150_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1152 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1151_o,
    o => gen1_n7_ccnot2_o);
  n1155_o <= gen1_n7_ccnot2_n1152 (2);
  n1156_o <= gen1_n7_ccnot2_n1152 (1);
  n1157_o <= gen1_n7_ccnot2_n1152 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1158_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1159_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1160_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1162 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1161_o,
    o => gen1_n7_cnot2_o);
  n1165_o <= gen1_n7_cnot2_n1162 (1);
  n1166_o <= gen1_n7_cnot2_n1162 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1167_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1168_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1564_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1565_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1566_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1169_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1170_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1171_o <= n1169_o & n1170_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1172_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1173_o <= n1171_o & n1172_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1174 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1173_o,
    o => gen1_n8_ccnot1_o);
  n1177_o <= gen1_n8_ccnot1_n1174 (2);
  n1178_o <= gen1_n8_ccnot1_n1174 (1);
  n1179_o <= gen1_n8_ccnot1_n1174 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1180_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1181_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1182_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1183_o <= n1181_o & n1182_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1184 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1183_o,
    o => gen1_n8_cnot1_o);
  n1187_o <= gen1_n8_cnot1_n1184 (1);
  n1188_o <= gen1_n8_cnot1_n1184 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1189_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1190_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1191_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1192_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1194_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1195_o <= n1193_o & n1194_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1196 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1195_o,
    o => gen1_n8_ccnot2_o);
  n1199_o <= gen1_n8_ccnot2_n1196 (2);
  n1200_o <= gen1_n8_ccnot2_n1196 (1);
  n1201_o <= gen1_n8_ccnot2_n1196 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1202_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1203_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1204_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1205_o <= n1203_o & n1204_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1206 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1205_o,
    o => gen1_n8_cnot2_o);
  n1209_o <= gen1_n8_cnot2_n1206 (1);
  n1210_o <= gen1_n8_cnot2_n1206 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1211_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1212_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1567_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1568_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1569_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1213_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1214_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1215_o <= n1213_o & n1214_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1216_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1218 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1217_o,
    o => gen1_n9_ccnot1_o);
  n1221_o <= gen1_n9_ccnot1_n1218 (2);
  n1222_o <= gen1_n9_ccnot1_n1218 (1);
  n1223_o <= gen1_n9_ccnot1_n1218 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1224_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1225_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1226_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1227_o <= n1225_o & n1226_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1228 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1227_o,
    o => gen1_n9_cnot1_o);
  n1231_o <= gen1_n9_cnot1_n1228 (1);
  n1232_o <= gen1_n9_cnot1_n1228 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1233_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1234_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1235_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1236_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1238_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1239_o <= n1237_o & n1238_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1240 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1239_o,
    o => gen1_n9_ccnot2_o);
  n1243_o <= gen1_n9_ccnot2_n1240 (2);
  n1244_o <= gen1_n9_ccnot2_n1240 (1);
  n1245_o <= gen1_n9_ccnot2_n1240 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1246_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1247_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1248_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1249_o <= n1247_o & n1248_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1250 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1249_o,
    o => gen1_n9_cnot2_o);
  n1253_o <= gen1_n9_cnot2_n1250 (1);
  n1254_o <= gen1_n9_cnot2_n1250 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1255_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1256_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1570_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1571_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1572_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1257_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1258_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1259_o <= n1257_o & n1258_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1260_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1262 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1261_o,
    o => gen1_n10_ccnot1_o);
  n1265_o <= gen1_n10_ccnot1_n1262 (2);
  n1266_o <= gen1_n10_ccnot1_n1262 (1);
  n1267_o <= gen1_n10_ccnot1_n1262 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1268_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1269_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1270_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1271_o <= n1269_o & n1270_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1272 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1271_o,
    o => gen1_n10_cnot1_o);
  n1275_o <= gen1_n10_cnot1_n1272 (1);
  n1276_o <= gen1_n10_cnot1_n1272 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1277_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1278_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1279_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1280_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1282_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1283_o <= n1281_o & n1282_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1284 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1283_o,
    o => gen1_n10_ccnot2_o);
  n1287_o <= gen1_n10_ccnot2_n1284 (2);
  n1288_o <= gen1_n10_ccnot2_n1284 (1);
  n1289_o <= gen1_n10_ccnot2_n1284 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1290_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1291_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1292_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1293_o <= n1291_o & n1292_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1294 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1293_o,
    o => gen1_n10_cnot2_o);
  n1297_o <= gen1_n10_cnot2_n1294 (1);
  n1298_o <= gen1_n10_cnot2_n1294 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1299_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1300_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1573_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1574_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1575_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1301_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1302_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1303_o <= n1301_o & n1302_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1304_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1306 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1305_o,
    o => gen1_n11_ccnot1_o);
  n1309_o <= gen1_n11_ccnot1_n1306 (2);
  n1310_o <= gen1_n11_ccnot1_n1306 (1);
  n1311_o <= gen1_n11_ccnot1_n1306 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1312_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1313_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1314_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1316 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1315_o,
    o => gen1_n11_cnot1_o);
  n1319_o <= gen1_n11_cnot1_n1316 (1);
  n1320_o <= gen1_n11_cnot1_n1316 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1321_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1322_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1323_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1324_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1325_o <= n1323_o & n1324_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1326_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1327_o <= n1325_o & n1326_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1328 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1327_o,
    o => gen1_n11_ccnot2_o);
  n1331_o <= gen1_n11_ccnot2_n1328 (2);
  n1332_o <= gen1_n11_ccnot2_n1328 (1);
  n1333_o <= gen1_n11_ccnot2_n1328 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1334_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1335_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1336_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1338 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1337_o,
    o => gen1_n11_cnot2_o);
  n1341_o <= gen1_n11_cnot2_n1338 (1);
  n1342_o <= gen1_n11_cnot2_n1338 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1343_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1344_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1576_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1577_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1578_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1345_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1346_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1347_o <= n1345_o & n1346_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1348_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1350 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1349_o,
    o => gen1_n12_ccnot1_o);
  n1353_o <= gen1_n12_ccnot1_n1350 (2);
  n1354_o <= gen1_n12_ccnot1_n1350 (1);
  n1355_o <= gen1_n12_ccnot1_n1350 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1356_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1357_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1358_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1360 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1359_o,
    o => gen1_n12_cnot1_o);
  n1363_o <= gen1_n12_cnot1_n1360 (1);
  n1364_o <= gen1_n12_cnot1_n1360 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1365_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1366_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1367_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1368_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1369_o <= n1367_o & n1368_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1370_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1371_o <= n1369_o & n1370_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1372 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1371_o,
    o => gen1_n12_ccnot2_o);
  n1375_o <= gen1_n12_ccnot2_n1372 (2);
  n1376_o <= gen1_n12_ccnot2_n1372 (1);
  n1377_o <= gen1_n12_ccnot2_n1372 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1378_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1379_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1380_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1381_o <= n1379_o & n1380_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1382 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1381_o,
    o => gen1_n12_cnot2_o);
  n1385_o <= gen1_n12_cnot2_n1382 (1);
  n1386_o <= gen1_n12_cnot2_n1382 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1387_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1388_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1579_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1580_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1581_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1389_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1390_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1392_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1393_o <= n1391_o & n1392_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1394 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1393_o,
    o => gen1_n13_ccnot1_o);
  n1397_o <= gen1_n13_ccnot1_n1394 (2);
  n1398_o <= gen1_n13_ccnot1_n1394 (1);
  n1399_o <= gen1_n13_ccnot1_n1394 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1400_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1401_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1402_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1403_o <= n1401_o & n1402_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1404 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1403_o,
    o => gen1_n13_cnot1_o);
  n1407_o <= gen1_n13_cnot1_n1404 (1);
  n1408_o <= gen1_n13_cnot1_n1404 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1409_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1410_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1411_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1412_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1414_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1416 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1415_o,
    o => gen1_n13_ccnot2_o);
  n1419_o <= gen1_n13_ccnot2_n1416 (2);
  n1420_o <= gen1_n13_ccnot2_n1416 (1);
  n1421_o <= gen1_n13_ccnot2_n1416 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1422_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1423_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1424_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1425_o <= n1423_o & n1424_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1426 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1425_o,
    o => gen1_n13_cnot2_o);
  n1429_o <= gen1_n13_cnot2_n1426 (1);
  n1430_o <= gen1_n13_cnot2_n1426 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1431_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1432_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1583_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1584_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1433_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1434_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1436_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1438 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1437_o,
    o => gen1_n14_ccnot1_o);
  n1441_o <= gen1_n14_ccnot1_n1438 (2);
  n1442_o <= gen1_n14_ccnot1_n1438 (1);
  n1443_o <= gen1_n14_ccnot1_n1438 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1444_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1445_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1446_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1447_o <= n1445_o & n1446_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1448 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1447_o,
    o => gen1_n14_cnot1_o);
  n1451_o <= gen1_n14_cnot1_n1448 (1);
  n1452_o <= gen1_n14_cnot1_n1448 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1453_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1454_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1455_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1456_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1457_o <= n1455_o & n1456_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1458_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1460 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1459_o,
    o => gen1_n14_ccnot2_o);
  n1463_o <= gen1_n14_ccnot2_n1460 (2);
  n1464_o <= gen1_n14_ccnot2_n1460 (1);
  n1465_o <= gen1_n14_ccnot2_n1460 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1466_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1467_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1468_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1469_o <= n1467_o & n1468_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1470 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1469_o,
    o => gen1_n14_cnot2_o);
  n1473_o <= gen1_n14_cnot2_n1470 (1);
  n1474_o <= gen1_n14_cnot2_n1470 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1475_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1476_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1586_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1587_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1477_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1478_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1479_o <= n1477_o & n1478_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1480_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1482 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1481_o,
    o => gen1_n15_ccnot1_o);
  n1485_o <= gen1_n15_ccnot1_n1482 (2);
  n1486_o <= gen1_n15_ccnot1_n1482 (1);
  n1487_o <= gen1_n15_ccnot1_n1482 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1488_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1489_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1490_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1492 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1491_o,
    o => gen1_n15_cnot1_o);
  n1495_o <= gen1_n15_cnot1_n1492 (1);
  n1496_o <= gen1_n15_cnot1_n1492 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1497_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1498_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1499_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1500_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1501_o <= n1499_o & n1500_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1502_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1504 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1503_o,
    o => gen1_n15_ccnot2_o);
  n1507_o <= gen1_n15_ccnot2_n1504 (2);
  n1508_o <= gen1_n15_ccnot2_n1504 (1);
  n1509_o <= gen1_n15_ccnot2_n1504 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1510_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1511_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1512_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1514 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1513_o,
    o => gen1_n15_cnot2_o);
  n1517_o <= gen1_n15_cnot2_n1514 (1);
  n1518_o <= gen1_n15_cnot2_n1514 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1519_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1520_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1521_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1522_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1523_o <= n1521_o & n1522_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1524 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1523_o,
    o => cnoteb_o);
  n1527_o <= cnoteb_n1524 (1);
  n1528_o <= cnoteb_n1524 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1529_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1530_o <= n1529_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1531 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1530_o,
    o => cnotea_o);
  n1534_o <= cnotea_n1531 (1);
  n1535_o <= cnotea_n1531 (0);
  n1536_o <= n1534_o & a_s;
  n1537_o <= n1527_o & b_s;
  n1538_o <= n1535_o & s_s;
  n1539_o <= n1517_o & n1473_o & n1429_o & n1385_o & n1341_o & n1297_o & n1253_o & n1209_o & n1165_o & n1121_o & n1077_o & n1033_o & n989_o & n945_o & n901_o & n858_o;
  n1540_o <= n1519_o & n1475_o & n1431_o & n1387_o & n1343_o & n1299_o & n1255_o & n1211_o & n1167_o & n1123_o & n1079_o & n1035_o & n991_o & n947_o & n903_o & n859_o;
  n1541_o <= n1518_o & n1474_o & n1430_o & n1386_o & n1342_o & n1298_o & n1254_o & n1210_o & n1166_o & n1122_o & n1078_o & n1034_o & n990_o & n946_o & n902_o & n851_o;
  n1542_o <= n1520_o & n1476_o & n1432_o & n1388_o & n1344_o & n1300_o & n1256_o & n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o & n948_o & n904_o & n860_o;
  n1543_o <= n871_o & n870_o & n869_o & n872_o;
  n1544_o <= n882_o & n880_o & n879_o & n881_o;
  n1545_o <= n893_o & n892_o & n894_o & n891_o;
  n1546_o <= n915_o & n914_o & n913_o & n916_o;
  n1547_o <= n926_o & n924_o & n923_o & n925_o;
  n1548_o <= n937_o & n936_o & n938_o & n935_o;
  n1549_o <= n959_o & n958_o & n957_o & n960_o;
  n1550_o <= n970_o & n968_o & n967_o & n969_o;
  n1551_o <= n981_o & n980_o & n982_o & n979_o;
  n1552_o <= n1003_o & n1002_o & n1001_o & n1004_o;
  n1553_o <= n1014_o & n1012_o & n1011_o & n1013_o;
  n1554_o <= n1025_o & n1024_o & n1026_o & n1023_o;
  n1555_o <= n1047_o & n1046_o & n1045_o & n1048_o;
  n1556_o <= n1058_o & n1056_o & n1055_o & n1057_o;
  n1557_o <= n1069_o & n1068_o & n1070_o & n1067_o;
  n1558_o <= n1091_o & n1090_o & n1089_o & n1092_o;
  n1559_o <= n1102_o & n1100_o & n1099_o & n1101_o;
  n1560_o <= n1113_o & n1112_o & n1114_o & n1111_o;
  n1561_o <= n1135_o & n1134_o & n1133_o & n1136_o;
  n1562_o <= n1146_o & n1144_o & n1143_o & n1145_o;
  n1563_o <= n1157_o & n1156_o & n1158_o & n1155_o;
  n1564_o <= n1179_o & n1178_o & n1177_o & n1180_o;
  n1565_o <= n1190_o & n1188_o & n1187_o & n1189_o;
  n1566_o <= n1201_o & n1200_o & n1202_o & n1199_o;
  n1567_o <= n1223_o & n1222_o & n1221_o & n1224_o;
  n1568_o <= n1234_o & n1232_o & n1231_o & n1233_o;
  n1569_o <= n1245_o & n1244_o & n1246_o & n1243_o;
  n1570_o <= n1267_o & n1266_o & n1265_o & n1268_o;
  n1571_o <= n1278_o & n1276_o & n1275_o & n1277_o;
  n1572_o <= n1289_o & n1288_o & n1290_o & n1287_o;
  n1573_o <= n1311_o & n1310_o & n1309_o & n1312_o;
  n1574_o <= n1322_o & n1320_o & n1319_o & n1321_o;
  n1575_o <= n1333_o & n1332_o & n1334_o & n1331_o;
  n1576_o <= n1355_o & n1354_o & n1353_o & n1356_o;
  n1577_o <= n1366_o & n1364_o & n1363_o & n1365_o;
  n1578_o <= n1377_o & n1376_o & n1378_o & n1375_o;
  n1579_o <= n1399_o & n1398_o & n1397_o & n1400_o;
  n1580_o <= n1410_o & n1408_o & n1407_o & n1409_o;
  n1581_o <= n1421_o & n1420_o & n1422_o & n1419_o;
  n1582_o <= n1443_o & n1442_o & n1441_o & n1444_o;
  n1583_o <= n1454_o & n1452_o & n1451_o & n1453_o;
  n1584_o <= n1465_o & n1464_o & n1466_o & n1463_o;
  n1585_o <= n1487_o & n1486_o & n1485_o & n1488_o;
  n1586_o <= n1498_o & n1496_o & n1495_o & n1497_o;
  n1587_o <= n1509_o & n1508_o & n1510_o & n1507_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_3 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_3;

architecture rtl of cordic_stage_16_3 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n729_o : std_logic_vector (16 downto 0);
  signal add1_n730 : std_logic_vector (16 downto 0);
  signal add1_n731 : std_logic_vector (16 downto 0);
  signal add1_n732 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n739_o : std_logic;
  signal addsub_n740 : std_logic;
  signal addsub_n741 : std_logic_vector (16 downto 0);
  signal addsub_n742 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n749_o : std_logic;
  signal cnotr1_n750 : std_logic;
  signal cnotr1_n751 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n756_o : std_logic;
  signal cnotr2_n757 : std_logic;
  signal cnotr2_n758 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n763_o : std_logic;
  signal n764_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n765 : std_logic;
  signal gen0_cnotr3_n766 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n771_o : std_logic_vector (12 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n774 : std_logic;
  signal gen0_cnotr4_n775 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n780_o : std_logic_vector (12 downto 0);
  signal n781_o : std_logic_vector (2 downto 0);
  signal n782_o : std_logic_vector (15 downto 0);
  signal n783_o : std_logic;
  signal gen0_cnotr5_n784 : std_logic;
  signal gen0_cnotr5_n785 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n790_o : std_logic_vector (12 downto 0);
  signal n791_o : std_logic_vector (2 downto 0);
  signal n792_o : std_logic;
  signal n793_o : std_logic_vector (13 downto 0);
  signal n794_o : std_logic_vector (14 downto 0);
  signal add2_n795 : std_logic_vector (14 downto 0);
  signal add2_n796 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n801_o : std_logic;
  signal n802_o : std_logic;
  signal n803_o : std_logic;
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal cnotr6_n806 : std_logic;
  signal cnotr6_n807 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n812_o : std_logic;
  signal n813_o : std_logic_vector (13 downto 0);
  signal cnotr7_n814 : std_logic;
  signal cnotr7_n815 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n820_o : std_logic;
  signal alut1_n821 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n824 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n827_o : std_logic_vector (20 downto 0);
  signal n828_o : std_logic_vector (14 downto 0);
  signal n829_o : std_logic_vector (16 downto 0);
  signal n830_o : std_logic_vector (16 downto 0);
  signal n831_o : std_logic_vector (16 downto 0);
  signal n832_o : std_logic_vector (5 downto 0);
begin
  g <= n827_o;
  a_out <= add2_n796;
  c_out <= n828_o;
  x_out <= add1_n732;
  y_out <= addsub_n742;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n730; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n829_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n830_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n751; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n731; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n758; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n831_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n832_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n821; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n807; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n795; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n824; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n775; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n794_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n729_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n730 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n731 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n732 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n729_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n739_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n740 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n741 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n742 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n739_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n749_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n750 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n751 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n749_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n756_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n757 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n758 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n756_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n763_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n764_o <= w (20 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n765 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n766 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n763_o,
    i => n764_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n771_o <= y (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n772_o <= y_4 (13);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n773_o <= y_4 (16 downto 14);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n774 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n775 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n772_o,
    i => n773_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n780_o <= y_4 (12 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n781_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n782_o <= n780_o & n781_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n783_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n784 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n785 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n783_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n790_o <= x_1 (15 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n791_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n792_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n793_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n794_o <= n792_o & n793_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n795 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n796 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n801_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n802_o <= not n801_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n803_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n804_o <= not n803_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n805_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n806 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n807 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n805_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n812_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n813_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n814 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n815 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n812_o,
    i => n813_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n820_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n821 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n824 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_3 port map (
    i => c_3,
    o => alut2_o);
  n827_o <= n791_o & addsub_n741 & cnotr7_n814;
  n828_o <= cnotr7_n815 & n820_o;
  n829_o <= gen0_cnotr5_n785 & gen0_cnotr5_n784 & n790_o;
  n830_o <= gen0_cnotr3_n766 & gen0_cnotr3_n765 & n771_o;
  n831_o <= gen0_cnotr4_n774 & n782_o;
  n832_o <= n804_o & addsub_n740 & cnotr6_n806 & n802_o & cnotr2_n757 & cnotr1_n750;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_2 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_2;

architecture rtl of cordic_stage_16_2 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n619_o : std_logic_vector (16 downto 0);
  signal add1_n620 : std_logic_vector (16 downto 0);
  signal add1_n621 : std_logic_vector (16 downto 0);
  signal add1_n622 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n629_o : std_logic;
  signal addsub_n630 : std_logic;
  signal addsub_n631 : std_logic_vector (16 downto 0);
  signal addsub_n632 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n639_o : std_logic;
  signal cnotr1_n640 : std_logic;
  signal cnotr1_n641 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n646_o : std_logic;
  signal cnotr2_n647 : std_logic;
  signal cnotr2_n648 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n655 : std_logic;
  signal gen0_cnotr3_n656 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n661_o : std_logic_vector (13 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n664 : std_logic;
  signal gen0_cnotr4_n665 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n670_o : std_logic_vector (13 downto 0);
  signal n671_o : std_logic_vector (1 downto 0);
  signal n672_o : std_logic_vector (15 downto 0);
  signal n673_o : std_logic;
  signal gen0_cnotr5_n674 : std_logic;
  signal gen0_cnotr5_n675 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n680_o : std_logic_vector (13 downto 0);
  signal n681_o : std_logic_vector (1 downto 0);
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (13 downto 0);
  signal n684_o : std_logic_vector (14 downto 0);
  signal add2_n685 : std_logic_vector (14 downto 0);
  signal add2_n686 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic;
  signal cnotr6_n696 : std_logic;
  signal cnotr6_n697 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n702_o : std_logic;
  signal n703_o : std_logic_vector (13 downto 0);
  signal cnotr7_n704 : std_logic;
  signal cnotr7_n705 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n710_o : std_logic;
  signal alut1_n711 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n714 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n717_o : std_logic_vector (19 downto 0);
  signal n718_o : std_logic_vector (14 downto 0);
  signal n719_o : std_logic_vector (16 downto 0);
  signal n720_o : std_logic_vector (16 downto 0);
  signal n721_o : std_logic_vector (16 downto 0);
  signal n722_o : std_logic_vector (5 downto 0);
begin
  g <= n717_o;
  a_out <= add2_n686;
  c_out <= n718_o;
  x_out <= add1_n622;
  y_out <= addsub_n632;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n620; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n719_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n720_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n641; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n621; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n648; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n721_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n722_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n711; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n697; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n685; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n714; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n665; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n684_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n619_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n620 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n621 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n622 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n619_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n629_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n630 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n631 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n632 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n629_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n639_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n640 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n641 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n639_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n646_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n647 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n648 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n646_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n653_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n654_o <= w (19 downto 18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n655 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n656 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n653_o,
    i => n654_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n661_o <= y (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n662_o <= y_4 (14);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n663_o <= y_4 (16 downto 15);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n664 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n665 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n662_o,
    i => n663_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n670_o <= y_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n671_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n672_o <= n670_o & n671_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n673_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n674 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n675 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n673_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n680_o <= x_1 (15 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n681_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n682_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n683_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n684_o <= n682_o & n683_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n685 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n686 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n691_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n692_o <= not n691_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n693_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n694_o <= not n693_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n695_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n696 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n697 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n695_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n702_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n703_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n704 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n705 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n702_o,
    i => n703_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n710_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n711 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n714 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_2 port map (
    i => c_3,
    o => alut2_o);
  n717_o <= n681_o & addsub_n631 & cnotr7_n704;
  n718_o <= cnotr7_n705 & n710_o;
  n719_o <= gen0_cnotr5_n675 & gen0_cnotr5_n674 & n680_o;
  n720_o <= gen0_cnotr3_n656 & gen0_cnotr3_n655 & n661_o;
  n721_o <= gen0_cnotr4_n664 & n672_o;
  n722_o <= n694_o & addsub_n630 & cnotr6_n696 & n692_o & cnotr2_n647 & cnotr1_n640;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n509_o : std_logic_vector (16 downto 0);
  signal add1_n510 : std_logic_vector (16 downto 0);
  signal add1_n511 : std_logic_vector (16 downto 0);
  signal add1_n512 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n519_o : std_logic;
  signal addsub_n520 : std_logic;
  signal addsub_n521 : std_logic_vector (16 downto 0);
  signal addsub_n522 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n529_o : std_logic;
  signal cnotr1_n530 : std_logic;
  signal cnotr1_n531 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n536_o : std_logic;
  signal cnotr2_n537 : std_logic;
  signal cnotr2_n538 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal gen0_cnotr3_n545 : std_logic;
  signal gen0_cnotr3_n546 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n551_o : std_logic_vector (14 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic;
  signal gen0_cnotr4_n554 : std_logic;
  signal gen0_cnotr4_n555 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n560_o : std_logic_vector (14 downto 0);
  signal n561_o : std_logic;
  signal n562_o : std_logic_vector (15 downto 0);
  signal n563_o : std_logic;
  signal gen0_cnotr5_n564 : std_logic;
  signal gen0_cnotr5_n565 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n570_o : std_logic_vector (14 downto 0);
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic_vector (13 downto 0);
  signal n574_o : std_logic_vector (14 downto 0);
  signal add2_n575 : std_logic_vector (14 downto 0);
  signal add2_n576 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic;
  signal cnotr6_n586 : std_logic;
  signal cnotr6_n587 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n592_o : std_logic;
  signal n593_o : std_logic_vector (13 downto 0);
  signal cnotr7_n594 : std_logic;
  signal cnotr7_n595 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n600_o : std_logic;
  signal alut1_n601 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n604 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n607_o : std_logic_vector (18 downto 0);
  signal n608_o : std_logic_vector (14 downto 0);
  signal n609_o : std_logic_vector (16 downto 0);
  signal n610_o : std_logic_vector (16 downto 0);
  signal n611_o : std_logic_vector (16 downto 0);
  signal n612_o : std_logic_vector (5 downto 0);
begin
  g <= n607_o;
  a_out <= add2_n576;
  c_out <= n608_o;
  x_out <= add1_n512;
  y_out <= addsub_n522;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n510; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n609_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n610_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n531; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n511; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n538; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n611_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n612_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n601; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n587; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n575; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n604; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n555; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n574_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n509_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n510 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n511 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n512 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n509_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n519_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n520 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n521 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n522 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n519_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n529_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n530 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n531 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n529_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n536_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n537 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n538 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n536_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n543_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n544_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n545 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n546 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n543_o,
    i => n544_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n551_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n552_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n553_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n554 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n555 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n552_o,
    i => n553_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n560_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n561_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n562_o <= n560_o & n561_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n563_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n564 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n565 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n563_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n570_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n571_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n572_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n573_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n574_o <= n572_o & n573_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n575 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n576 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n581_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n582_o <= not n581_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n583_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n584_o <= not n583_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n585_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n586 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n587 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n585_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n592_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n593_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n594 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n595 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n592_o,
    i => n593_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n600_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n601 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n604 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n607_o <= n571_o & addsub_n521 & cnotr7_n594;
  n608_o <= cnotr7_n595 & n600_o;
  n609_o <= gen0_cnotr5_n565 & gen0_cnotr5_n564 & n570_o;
  n610_o <= gen0_cnotr3_n546 & gen0_cnotr3_n545 & n551_o;
  n611_o <= gen0_cnotr4_n554 & n562_o;
  n612_o <= n584_o & addsub_n520 & cnotr6_n586 & n582_o & cnotr2_n537 & cnotr1_n530;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n430_o : std_logic_vector (16 downto 0);
  signal add1_n431 : std_logic_vector (16 downto 0);
  signal add1_n432 : std_logic_vector (16 downto 0);
  signal add1_n433 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n440_o : std_logic;
  signal addsub_n441 : std_logic;
  signal addsub_n442 : std_logic_vector (16 downto 0);
  signal addsub_n443 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n450_o : std_logic;
  signal cnotr1_n451 : std_logic;
  signal cnotr1_n452 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n457_o : std_logic;
  signal cnotr2_n458 : std_logic;
  signal cnotr2_n459 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (13 downto 0);
  signal n466_o : std_logic_vector (14 downto 0);
  signal add2_n467 : std_logic_vector (14 downto 0);
  signal add2_n468 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic;
  signal n476_o : std_logic;
  signal n477_o : std_logic;
  signal cnotr6_n478 : std_logic;
  signal cnotr6_n479 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (13 downto 0);
  signal cnotr7_n486 : std_logic;
  signal cnotr7_n487 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n492_o : std_logic;
  signal alut1_n493 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n496 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n499_o : std_logic_vector (17 downto 0);
  signal n500_o : std_logic_vector (14 downto 0);
  signal n501_o : std_logic_vector (5 downto 0);
begin
  g <= n499_o;
  a_out <= add2_n468;
  c_out <= n500_o;
  x_out <= add1_n433;
  y_out <= addsub_n443;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n431; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n452; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n432; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n459; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n501_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n493; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n479; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n467; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n496; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n466_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n430_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n431 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n432 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n433 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n430_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n440_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n441 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n442 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n443 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n440_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n450_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n451 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n452 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n450_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n457_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n458 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n459 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n457_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n464_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n465_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n466_o <= n464_o & n465_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n467 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n468 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n473_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n474_o <= not n473_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n475_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n476_o <= not n475_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n477_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n478 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n479 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n477_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n484_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n485_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n486 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n487 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n484_o,
    i => n485_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n492_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n493 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n496 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n499_o <= addsub_n442 & cnotr7_n486;
  n500_o <= cnotr7_n487 & n492_o;
  n501_o <= n476_o & addsub_n441 & cnotr6_n478 & n474_o & cnotr2_n458 & cnotr1_n451;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal n422_o : std_logic;
  signal n423_o : std_logic;
  signal n424_o : std_logic_vector (1 downto 0);
begin
  o <= n424_o;
  -- vhdl_source/cnot.vhdl:24:17
  n420_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n421_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n422_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n423_o <= n421_o xor n422_o;
  n424_o <= n420_o & n423_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n283 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n291 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal n298_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n299 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n307 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n315 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n323 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n331 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n339 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n347 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n355 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n363 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n371 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal n378_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n379 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic;
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n387 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n390_o : std_logic;
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic;
  signal n394_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n395 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n398_o : std_logic;
  signal n399_o : std_logic;
  signal n400_o : std_logic;
  signal n401_o : std_logic;
  signal n402_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n403 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n406_o : std_logic;
  signal n407_o : std_logic;
  signal n408_o : std_logic;
  signal n409_o : std_logic;
  signal n410_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n411 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n414_o : std_logic;
  signal n415_o : std_logic;
  signal n416_o : std_logic;
  signal n417_o : std_logic_vector (16 downto 0);
  signal n418_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n416_o;
  o <= n417_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n418_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n280_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n281_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n282_o <= n280_o & n281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n283 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n282_o,
    o => gen1_n0_cnot0_o);
  n286_o <= gen1_n0_cnot0_n283 (1);
  n287_o <= gen1_n0_cnot0_n283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n288_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n289_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n290_o <= n288_o & n289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n291 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n290_o,
    o => gen1_n1_cnot0_o);
  n294_o <= gen1_n1_cnot0_n291 (1);
  n295_o <= gen1_n1_cnot0_n291 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n296_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n297_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n298_o <= n296_o & n297_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n299 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n298_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n302_o <= gen1_n2_cnot0_n299 (1);
  n303_o <= gen1_n2_cnot0_n299 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n304_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n305_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n307 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n306_o,
    o => gen1_n3_cnot0_o);
  n310_o <= gen1_n3_cnot0_n307 (1);
  n311_o <= gen1_n3_cnot0_n307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n312_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n313_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n314_o <= n312_o & n313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n315 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n314_o,
    o => gen1_n4_cnot0_o);
  n318_o <= gen1_n4_cnot0_n315 (1);
  n319_o <= gen1_n4_cnot0_n315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n320_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n321_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n322_o <= n320_o & n321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n323 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n322_o,
    o => gen1_n5_cnot0_o);
  n326_o <= gen1_n5_cnot0_n323 (1);
  n327_o <= gen1_n5_cnot0_n323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n328_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n329_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n330_o <= n328_o & n329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n331 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n330_o,
    o => gen1_n6_cnot0_o);
  n334_o <= gen1_n6_cnot0_n331 (1);
  n335_o <= gen1_n6_cnot0_n331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n336_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n337_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n338_o <= n336_o & n337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n339 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n338_o,
    o => gen1_n7_cnot0_o);
  n342_o <= gen1_n7_cnot0_n339 (1);
  n343_o <= gen1_n7_cnot0_n339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n344_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n345_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n346_o <= n344_o & n345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n347 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n346_o,
    o => gen1_n8_cnot0_o);
  n350_o <= gen1_n8_cnot0_n347 (1);
  n351_o <= gen1_n8_cnot0_n347 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n352_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n353_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n354_o <= n352_o & n353_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n355 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n354_o,
    o => gen1_n9_cnot0_o);
  n358_o <= gen1_n9_cnot0_n355 (1);
  n359_o <= gen1_n9_cnot0_n355 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n360_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n361_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n362_o <= n360_o & n361_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n363 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n362_o,
    o => gen1_n10_cnot0_o);
  n366_o <= gen1_n10_cnot0_n363 (1);
  n367_o <= gen1_n10_cnot0_n363 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n368_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n369_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n370_o <= n368_o & n369_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n371 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n370_o,
    o => gen1_n11_cnot0_o);
  n374_o <= gen1_n11_cnot0_n371 (1);
  n375_o <= gen1_n11_cnot0_n371 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n376_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n377_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n378_o <= n376_o & n377_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n379 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n378_o,
    o => gen1_n12_cnot0_o);
  n382_o <= gen1_n12_cnot0_n379 (1);
  n383_o <= gen1_n12_cnot0_n379 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n384_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n385_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n386_o <= n384_o & n385_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n387 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n386_o,
    o => gen1_n13_cnot0_o);
  n390_o <= gen1_n13_cnot0_n387 (1);
  n391_o <= gen1_n13_cnot0_n387 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n392_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n393_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n394_o <= n392_o & n393_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n395 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n394_o,
    o => gen1_n14_cnot0_o);
  n398_o <= gen1_n14_cnot0_n395 (1);
  n399_o <= gen1_n14_cnot0_n395 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n400_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n401_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n402_o <= n400_o & n401_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n403 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n402_o,
    o => gen1_n15_cnot0_o);
  n406_o <= gen1_n15_cnot0_n403 (1);
  n407_o <= gen1_n15_cnot0_n403 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n408_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n409_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n410_o <= n408_o & n409_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n411 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n410_o,
    o => gen1_n16_cnot0_o);
  n414_o <= gen1_n16_cnot0_n411 (1);
  n415_o <= gen1_n16_cnot0_n411 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n416_o <= ctrl_prop (17);
  n417_o <= n415_o & n407_o & n399_o & n391_o & n383_o & n375_o & n367_o & n359_o & n351_o & n343_o & n335_o & n327_o & n319_o & n311_o & n303_o & n295_o & n287_o;
  n418_o <= n414_o & n406_o & n398_o & n390_o & n382_o & n374_o & n366_o & n358_o & n350_o & n342_o & n334_o & n326_o & n318_o & n310_o & n302_o & n294_o & n286_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n166 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n174 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n182 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n190 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n198 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n206 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n214 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n222 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n230 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n238 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n246 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n249_o : std_logic;
  signal n250_o : std_logic;
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n254 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n262 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n270 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (13 downto 0);
  signal n277_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n275_o;
  o <= n276_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n277_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n163_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n164_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n165_o <= n163_o & n164_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n166 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n165_o,
    o => gen1_n0_cnot0_o);
  n169_o <= gen1_n0_cnot0_n166 (1);
  n170_o <= gen1_n0_cnot0_n166 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n171_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n172_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n173_o <= n171_o & n172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n174 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n173_o,
    o => gen1_n1_cnot0_o);
  n177_o <= gen1_n1_cnot0_n174 (1);
  n178_o <= gen1_n1_cnot0_n174 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n179_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n180_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n181_o <= n179_o & n180_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n182 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n181_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:23
  n185_o <= gen1_n2_cnot0_n182 (1);
  -- vhdl_source/cordic.vhdl:23:16
  n186_o <= gen1_n2_cnot0_n182 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n187_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n188_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n189_o <= n187_o & n188_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n190 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n189_o,
    o => gen1_n3_cnot0_o);
  n193_o <= gen1_n3_cnot0_n190 (1);
  n194_o <= gen1_n3_cnot0_n190 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n195_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n196_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n197_o <= n195_o & n196_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n198 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n197_o,
    o => gen1_n4_cnot0_o);
  n201_o <= gen1_n4_cnot0_n198 (1);
  n202_o <= gen1_n4_cnot0_n198 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n203_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n204_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n205_o <= n203_o & n204_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n206 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n205_o,
    o => gen1_n5_cnot0_o);
  n209_o <= gen1_n5_cnot0_n206 (1);
  n210_o <= gen1_n5_cnot0_n206 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n211_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n212_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n213_o <= n211_o & n212_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n214 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n213_o,
    o => gen1_n6_cnot0_o);
  n217_o <= gen1_n6_cnot0_n214 (1);
  n218_o <= gen1_n6_cnot0_n214 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n219_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n220_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n221_o <= n219_o & n220_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n222 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n221_o,
    o => gen1_n7_cnot0_o);
  n225_o <= gen1_n7_cnot0_n222 (1);
  n226_o <= gen1_n7_cnot0_n222 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n227_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n228_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n229_o <= n227_o & n228_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n230 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n229_o,
    o => gen1_n8_cnot0_o);
  n233_o <= gen1_n8_cnot0_n230 (1);
  n234_o <= gen1_n8_cnot0_n230 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n235_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n236_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n237_o <= n235_o & n236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n238 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n237_o,
    o => gen1_n9_cnot0_o);
  n241_o <= gen1_n9_cnot0_n238 (1);
  n242_o <= gen1_n9_cnot0_n238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n243_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n244_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n245_o <= n243_o & n244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n246 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n245_o,
    o => gen1_n10_cnot0_o);
  n249_o <= gen1_n10_cnot0_n246 (1);
  n250_o <= gen1_n10_cnot0_n246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n251_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n252_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n253_o <= n251_o & n252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n254 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n253_o,
    o => gen1_n11_cnot0_o);
  n257_o <= gen1_n11_cnot0_n254 (1);
  n258_o <= gen1_n11_cnot0_n254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n259_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n260_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n261_o <= n259_o & n260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n262 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n261_o,
    o => gen1_n12_cnot0_o);
  n265_o <= gen1_n12_cnot0_n262 (1);
  n266_o <= gen1_n12_cnot0_n262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n267_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n268_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n269_o <= n267_o & n268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n270 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n269_o,
    o => gen1_n13_cnot0_o);
  n273_o <= gen1_n13_cnot0_n270 (1);
  n274_o <= gen1_n13_cnot0_n270 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n275_o <= ctrl_prop (14);
  n276_o <= n274_o & n266_o & n258_o & n250_o & n242_o & n234_o & n226_o & n218_o & n210_o & n202_o & n194_o & n186_o & n178_o & n170_o;
  n277_o <= n273_o & n265_o & n257_o & n249_o & n241_o & n233_o & n225_o & n217_o & n209_o & n201_o & n193_o & n185_o & n177_o & n169_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_4 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_4;

architecture rtl of init_lookup_16_4 is
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic;
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic_vector (15 downto 0);
begin
  o <= n160_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n135_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n136_o <= not n135_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n137_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n138_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n139_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n140_o <= not n139_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n141_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n142_o <= not n141_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n143_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:49
  n144_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:44
  n145_o <= not n144_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n146_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n147_o <= not n146_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n148_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n149_o <= not n148_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n150_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n151_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:53:45
  n152_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:49
  n153_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n154_o <= not n153_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n155_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n156_o <= not n155_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n157_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n158_o <= not n157_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n159_o <= i (0);
  n160_o <= n136_o & n137_o & n138_o & n140_o & n142_o & n143_o & n145_o & n147_o & n149_o & n150_o & n151_o & n152_o & n154_o & n156_o & n158_o & n159_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (78 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (78 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (74 downto 0);
  signal as : std_logic_vector (74 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (84 downto 0);
  signal ys : std_logic_vector (84 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (19 downto 0);
  signal n83_o : std_logic_vector (14 downto 0);
  signal n84_o : std_logic_vector (14 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  signal n86_o : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (20 downto 0);
  signal n103_o : std_logic_vector (14 downto 0);
  signal n104_o : std_logic_vector (14 downto 0);
  signal n105_o : std_logic_vector (16 downto 0);
  signal n106_o : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (16 downto 0);
  signal n123_o : std_logic_vector (78 downto 0);
  signal n125_o : std_logic_vector (16 downto 0);
  constant n126_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n128_o : std_logic_vector (3 downto 0);
  signal n129_o : std_logic_vector (74 downto 0);
  signal n130_o : std_logic_vector (74 downto 0);
  signal n131_o : std_logic_vector (14 downto 0);
  signal n132_o : std_logic_vector (84 downto 0);
  signal n133_o : std_logic_vector (84 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n123_o;
  wrap_A_OUT <= n125_o;
  wrap_C_OUT <= n126_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n128_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n129_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n130_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n131_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n132_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n133_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_4 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (84 downto 68);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (84 downto 68);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (57 downto 38);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (44 downto 30);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (44 downto 30);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_16_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (78 downto 58);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (59 downto 45);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (59 downto 45);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (67 downto 51);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (67 downto 51);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_16_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  n123_o <= gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n125_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n128_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n129_o <= gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n130_o <= gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n131_o <= n18_o & cnotr1_n13;
  n132_o <= gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n133_o <= gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
