Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 1a508f0eb90346b5aca1655d3b823e3b --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot cputst_behav xil_defaultlib.cputst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCtrl
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.MUX4T1_5
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.Ext_32
Compiling module xil_defaultlib.MDPath
Compiling module xil_defaultlib.MCPU
Compiling module xil_defaultlib.cputst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cputst_behav
