/****************************************************************************
 Name          : sgxmpdefs.h
 Author        : Autogenerated
 Copyright     : 2001-2009 by Imagination Technologies Limited. All rights
                 reserved. No part of this software, either material or
                 conceptual may be copied or distributed, transmitted,
                 transcribed, stored in a retrieval system or translated into
                 any human or computer language in any form by any means,
                 electronic, mechanical, manual or otherwise, or
                 disclosed to third parties without the express written
                 permission of Imagination Technologies Limited, Home Park
                 Estate, Kings Langley, Hertfordshire, WD4 8LZ, U.K.
 Description   : 

 Program Type  : Autogenerated C -- do not edit

 Version       : $Revision: 1.32 $


 Generated by regconv version 1.149, from files:
	hydra2.def : 1.111 
	hydra2.def : 1.111 
****************************************************************************/


#ifndef _SGXMPDEFS_H_
#define _SGXMPDEFS_H_

/* Register EUR_CR_MASTER_CLKGATECTL2 */
#define EUR_CR_MASTER_CLKGATECTL2           0x4020
#define EUR_CR_MASTER_CLKGATECTL2_BIF_CLKG_MASK 0x00000003U
#define EUR_CR_MASTER_CLKGATECTL2_BIF_CLKG_SHIFT 0
#define EUR_CR_MASTER_CLKGATECTL2_BIF_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL2_DPM_CLKG_MASK 0x0000000CU
#define EUR_CR_MASTER_CLKGATECTL2_DPM_CLKG_SHIFT 2
#define EUR_CR_MASTER_CLKGATECTL2_DPM_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL2_IPF_CLKG_MASK 0x00000030U
#define EUR_CR_MASTER_CLKGATECTL2_IPF_CLKG_SHIFT 4
#define EUR_CR_MASTER_CLKGATECTL2_IPF_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL2_VDM_CLKG_MASK 0x000000C0U
#define EUR_CR_MASTER_CLKGATECTL2_VDM_CLKG_SHIFT 6
#define EUR_CR_MASTER_CLKGATECTL2_VDM_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL2_PTLA_CLKG_MASK 0x00000300U
#define EUR_CR_MASTER_CLKGATECTL2_PTLA_CLKG_SHIFT 8
#define EUR_CR_MASTER_CLKGATECTL2_PTLA_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL2_AUTO_MAN_REG_MASK 0x80000000U
#define EUR_CR_MASTER_CLKGATECTL2_AUTO_MAN_REG_SHIFT 31
#define EUR_CR_MASTER_CLKGATECTL2_AUTO_MAN_REG_SIGNED 0

/* Register EUR_CR_MASTER_CLKGATESTATUS2 */
#define EUR_CR_MASTER_CLKGATESTATUS2        0x4024
#define EUR_CR_MASTER_CLKGATESTATUS2_BIF_CLKS_MASK 0x00000001U
#define EUR_CR_MASTER_CLKGATESTATUS2_BIF_CLKS_SHIFT 0
#define EUR_CR_MASTER_CLKGATESTATUS2_BIF_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS2_DPM_CLKS_MASK 0x00000002U
#define EUR_CR_MASTER_CLKGATESTATUS2_DPM_CLKS_SHIFT 1
#define EUR_CR_MASTER_CLKGATESTATUS2_DPM_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS2_IPF_CLKS_MASK 0x00000004U
#define EUR_CR_MASTER_CLKGATESTATUS2_IPF_CLKS_SHIFT 2
#define EUR_CR_MASTER_CLKGATESTATUS2_IPF_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS2_VDM_CLKS_MASK 0x00000008U
#define EUR_CR_MASTER_CLKGATESTATUS2_VDM_CLKS_SHIFT 3
#define EUR_CR_MASTER_CLKGATESTATUS2_VDM_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS2_PTLA_CLKS_MASK 0x00000010U
#define EUR_CR_MASTER_CLKGATESTATUS2_PTLA_CLKS_SHIFT 4
#define EUR_CR_MASTER_CLKGATESTATUS2_PTLA_CLKS_SIGNED 0

/* Register EUR_CR_MASTER_CLKGATECTLOVR2 */
#define EUR_CR_MASTER_CLKGATECTLOVR2        0x4028
#define EUR_CR_MASTER_CLKGATECTLOVR2_BIF_CLKO_MASK 0x00000003U
#define EUR_CR_MASTER_CLKGATECTLOVR2_BIF_CLKO_SHIFT 0
#define EUR_CR_MASTER_CLKGATECTLOVR2_BIF_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR2_DPM_CLKO_MASK 0x0000000CU
#define EUR_CR_MASTER_CLKGATECTLOVR2_DPM_CLKO_SHIFT 2
#define EUR_CR_MASTER_CLKGATECTLOVR2_DPM_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR2_IPF_CLKO_MASK 0x00000030U
#define EUR_CR_MASTER_CLKGATECTLOVR2_IPF_CLKO_SHIFT 4
#define EUR_CR_MASTER_CLKGATECTLOVR2_IPF_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR2_VDM_CLKO_MASK 0x000000C0U
#define EUR_CR_MASTER_CLKGATECTLOVR2_VDM_CLKO_SHIFT 6
#define EUR_CR_MASTER_CLKGATECTLOVR2_VDM_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR2_PTLA_CLKO_MASK 0x00000300U
#define EUR_CR_MASTER_CLKGATECTLOVR2_PTLA_CLKO_SHIFT 8
#define EUR_CR_MASTER_CLKGATECTLOVR2_PTLA_CLKO_SIGNED 0

/* Register EUR_CR_MASTER_MP_PRIMITIVE */
#define EUR_CR_MASTER_MP_PRIMITIVE          0x4144
#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_THRESHOLD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_THRESHOLD_SHIFT 0
#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_THRESHOLD_SIGNED 0

#define EUR_CR_MASTER_MP_PRIMITIVE_MODE_MASK 0x00010000U
#define EUR_CR_MASTER_MP_PRIMITIVE_MODE_SHIFT 16
#define EUR_CR_MASTER_MP_PRIMITIVE_MODE_SIGNED 0

#define EUR_CR_MASTER_MP_PRIMITIVE_OMIT_OPT_WORDS_MASK 0x00020000U
#define EUR_CR_MASTER_MP_PRIMITIVE_OMIT_OPT_WORDS_SHIFT 17
#define EUR_CR_MASTER_MP_PRIMITIVE_OMIT_OPT_WORDS_SIGNED 0

#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_MODE_MASK 0x00040000U
#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_MODE_SHIFT 18
#define EUR_CR_MASTER_MP_PRIMITIVE_SPLIT_MODE_SIGNED 0

#define EUR_CR_MASTER_MP_PRIMITIVE_MAX_BLOCKS_MASK 0x00F00000U
#define EUR_CR_MASTER_MP_PRIMITIVE_MAX_BLOCKS_SHIFT 20
#define EUR_CR_MASTER_MP_PRIMITIVE_MAX_BLOCKS_SIGNED 0

/* Register EUR_CR_MASTER_MP_PRIMITIVE_CG */
#define EUR_CR_MASTER_MP_PRIMITIVE_CG       0x4148
#define EUR_CR_MASTER_MP_PRIMITIVE_CG_SPLIT_THRESHOLD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_MP_PRIMITIVE_CG_SPLIT_THRESHOLD_SHIFT 0
#define EUR_CR_MASTER_MP_PRIMITIVE_CG_SPLIT_THRESHOLD_SIGNED 0

/* Register EUR_CR_MASTER_MP_TILE */
#define EUR_CR_MASTER_MP_TILE               0x414C
#define EUR_CR_MASTER_MP_TILE_MODE_MASK     0x00000003U
#define EUR_CR_MASTER_MP_TILE_MODE_SHIFT    0
#define EUR_CR_MASTER_MP_TILE_MODE_SIGNED   0

/* Register EUR_CR_MASTER_VDM_FIFO_LIMIT */
#define EUR_CR_MASTER_VDM_FIFO_LIMIT        0x4150
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE0_MASK 0x000000FFU
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE0_SHIFT 0
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE0_SIGNED 0

#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE1_MASK 0x0000FF00U
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE1_SHIFT 8
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE1_SIGNED 0

#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE2_MASK 0x00FF0000U
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE2_SHIFT 16
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE2_SIGNED 0

#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE3_MASK 0xFF000000U
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE3_SHIFT 24
#define EUR_CR_MASTER_VDM_FIFO_LIMIT_CORE3_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_SWITCH */
#define EUR_CR_MASTER_VDM_CONTEXT_SWITCH    0x4154
#define EUR_CR_MASTER_VDM_CONTEXT_SWITCH_MASTER_ONLY_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_SWITCH_MASTER_ONLY_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_SWITCH_MASTER_ONLY_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_MEMORY_THROTTLE */
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE  0x4174
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_UPTIME_MASK 0x00007FFFU
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_UPTIME_SHIFT 0
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_UPTIME_SIGNED 0

#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_DOWNTIME_MASK 0x3FFF8000U
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_DOWNTIME_SHIFT 15
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_DOWNTIME_SIGNED 0

#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_ENABLE_MASK 0x40000000U
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_ENABLE_SHIFT 30
#define EUR_CR_MASTER_PTLA_MEMORY_THROTTLE_ENABLE_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_STATUS */
#define EUR_CR_MASTER_PTLA_STATUS           0x4178
#define EUR_CR_MASTER_PTLA_STATUS_BUSY_MASK 0x00000001U
#define EUR_CR_MASTER_PTLA_STATUS_BUSY_SHIFT 0
#define EUR_CR_MASTER_PTLA_STATUS_BUSY_SIGNED 0

#define EUR_CR_MASTER_PTLA_STATUS_FIFO_FULLNESS_MASK 0x0000007EU
#define EUR_CR_MASTER_PTLA_STATUS_FIFO_FULLNESS_SHIFT 1
#define EUR_CR_MASTER_PTLA_STATUS_FIFO_FULLNESS_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_REQUEST */
#define EUR_CR_MASTER_PTLA_REQUEST          0x417C
#define EUR_CR_MASTER_PTLA_REQUEST_STATUS_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_REQUEST_STATUS_SHIFT 0
#define EUR_CR_MASTER_PTLA_REQUEST_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_0 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_0      0x4180
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_00_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_00_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_00_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_1 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_1      0x4184
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_01_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_01_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_01_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_2 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_2      0x4188
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_02_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_02_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_02_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_3 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_3      0x418C
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_03_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_03_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_03_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_4 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_4      0x4190
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_04_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_04_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_04_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_5 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_5      0x4194
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_05_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_05_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_05_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_6 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_6      0x4198
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_06_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_06_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_06_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_7 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_7      0x419C
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_07_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_07_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_07_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_8 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_8      0x41A0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_08_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_08_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_08_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_9 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_9      0x41A4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_09_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_09_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_09_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_10 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_10     0x41A8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_10_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_10_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_10_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_11 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_11     0x41AC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_11_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_11_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_11_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_12 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_12     0x41B0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_12_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_12_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_12_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_13 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_13     0x41B4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_13_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_13_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_13_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_14 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_14     0x41B8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_14_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_14_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_14_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_15 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_15     0x41BC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_15_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_15_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_15_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_16 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_16     0x41C0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_16_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_16_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_16_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_17 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_17     0x41C4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_17_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_17_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_17_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_18 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_18     0x41C8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_18_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_18_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_18_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_19 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_19     0x41CC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_19_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_19_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_19_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_20 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_20     0x41D0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_20_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_20_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_20_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_21 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_21     0x41D4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_21_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_21_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_21_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_22 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_22     0x41D8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_22_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_22_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_22_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_23 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_23     0x41DC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_23_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_23_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_23_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_24 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_24     0x41E0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_24_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_24_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_24_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_25 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_25     0x41E4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_25_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_25_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_25_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_26 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_26     0x41E8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_26_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_26_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_26_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_27 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_27     0x41EC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_27_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_27_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_27_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_28 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_28     0x41F0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_28_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_28_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_28_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_29 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_29     0x41F4
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_29_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_29_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_29_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_30 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_30     0x41F8
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_30_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_30_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_30_SIGNED 0

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD_31 */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_31     0x41FC
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_31_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_31_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_31_SIGNED 0

/* Register EUR_CR_MASTER_VDM_START */
#define EUR_CR_MASTER_VDM_START             0x4200
#define EUR_CR_MASTER_VDM_START_PULSE_MASK  0x00000001U
#define EUR_CR_MASTER_VDM_START_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_START_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_TE_AA */
#define EUR_CR_MASTER_TE_AA                 0x4204
#define EUR_CR_MASTER_TE_AA_Y_MASK          0x40000000U
#define EUR_CR_MASTER_TE_AA_Y_SHIFT         30
#define EUR_CR_MASTER_TE_AA_Y_SIGNED        0

#define EUR_CR_MASTER_TE_AA_X_MASK          0x80000000U
#define EUR_CR_MASTER_TE_AA_X_SHIFT         31
#define EUR_CR_MASTER_TE_AA_X_SIGNED        0

/* Register EUR_CR_MASTER_TE_MTILE */
#define EUR_CR_MASTER_TE_MTILE              0x4214
#define EUR_CR_MASTER_TE_MTILE_STRIDE_MASK  0x0003FFFFU
#define EUR_CR_MASTER_TE_MTILE_STRIDE_SHIFT 0
#define EUR_CR_MASTER_TE_MTILE_STRIDE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CTRL_STREAM_BASE */
#define EUR_CR_MASTER_VDM_CTRL_STREAM_BASE  0x4238
#define EUR_CR_MASTER_VDM_CTRL_STREAM_BASE_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_VDM_CTRL_STREAM_BASE_ADDR_SHIFT 2
#define EUR_CR_MASTER_VDM_CTRL_STREAM_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_MTE_FIRST_PAGE */
#define EUR_CR_MASTER_MTE_FIRST_PAGE        0x4258
#define EUR_CR_MASTER_MTE_FIRST_PAGE_DATA_MASK 0x0000FFFFU
#define EUR_CR_MASTER_MTE_FIRST_PAGE_DATA_SHIFT 0
#define EUR_CR_MASTER_MTE_FIRST_PAGE_DATA_SIGNED 0

#define EUR_CR_MASTER_MTE_FIRST_PAGE_MACROTILE_MASK 0x001F0000U
#define EUR_CR_MASTER_MTE_FIRST_PAGE_MACROTILE_SHIFT 16
#define EUR_CR_MASTER_MTE_FIRST_PAGE_MACROTILE_SIGNED 0

#define EUR_CR_MASTER_MTE_FIRST_PAGE_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_MTE_FIRST_PAGE_VALID_SHIFT 31
#define EUR_CR_MASTER_MTE_FIRST_PAGE_VALID_SIGNED 0

/* Register EUR_CR_MASTER_MTE_SECOND_PAGE */
#define EUR_CR_MASTER_MTE_SECOND_PAGE       0x425C
#define EUR_CR_MASTER_MTE_SECOND_PAGE_DATA_MASK 0x0000FFFFU
#define EUR_CR_MASTER_MTE_SECOND_PAGE_DATA_SHIFT 0
#define EUR_CR_MASTER_MTE_SECOND_PAGE_DATA_SIGNED 0

#define EUR_CR_MASTER_MTE_SECOND_PAGE_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_MTE_SECOND_PAGE_VALID_SHIFT 31
#define EUR_CR_MASTER_MTE_SECOND_PAGE_VALID_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_SNAPSHOT */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_SNAPSHOT 0x4280
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_LOAD_START */
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_START 0x4284
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_START_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_START_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_START_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS */
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS 0x4288
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_COMPLETE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_COMPLETE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_PROCESSING_MASK 0x00000002U
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_PROCESSING_SHIFT 1
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_PROCESSING_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_CLEAR */
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_CLEAR 0x428C
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_CLEAR_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_CLEAR_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_LOAD_STATUS_CLEAR_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_TASK_KICK */
#define EUR_CR_MASTER_VDM_TASK_KICK         0x4290
#define EUR_CR_MASTER_VDM_TASK_KICK_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_TASK_KICK_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_TASK_KICK_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_TASK_KICK_STATUS */
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS  0x4294
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_COMPLETE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_COMPLETE_SHIFT 0
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_PROCESSING_MASK 0x00000002U
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_PROCESSING_SHIFT 1
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_PROCESSING_SIGNED 0

/* Register EUR_CR_MASTER_VDM_TASK_KICK_STATUS_CLEAR */
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_CLEAR 0x4298
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_CLEAR_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_CLEAR_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_TASK_KICK_STATUS_CLEAR_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_BATCH_NUM */
#define EUR_CR_MASTER_VDM_BATCH_NUM         0x4320
#define EUR_CR_MASTER_VDM_BATCH_NUM_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_BATCH_NUM_LOAD_SHIFT 0
#define EUR_CR_MASTER_VDM_BATCH_NUM_LOAD_SIGNED 0

#define EUR_CR_MASTER_VDM_BATCH_NUM_VALUE_MASK 0x00003FFEU
#define EUR_CR_MASTER_VDM_BATCH_NUM_VALUE_SHIFT 1
#define EUR_CR_MASTER_VDM_BATCH_NUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_BATCH_NUM_STATUS */
#define EUR_CR_MASTER_VDM_BATCH_NUM_STATUS  0x4324
#define EUR_CR_MASTER_VDM_BATCH_NUM_STATUS_VALUE_MASK 0x00001FFFU
#define EUR_CR_MASTER_VDM_BATCH_NUM_STATUS_VALUE_SHIFT 0
#define EUR_CR_MASTER_VDM_BATCH_NUM_STATUS_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD0 */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD0 0x4328
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD0_DATA_MASK 0x00FFFFFFU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD0_DATA_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD0_DATA_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD1 */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD1 0x432C
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD1_DATA_MASK 0x00FFFFFFU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD1_DATA_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_GENERIC_WORD1_DATA_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_START */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_START 0x4330
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_START_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_START_PULSE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_START_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_STREAM */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STREAM 0x4334
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STREAM_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STREAM_ADDR_SHIFT 2
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STREAM_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS 0x433C
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_COMPLETE_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_COMPLETE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_PROCESS_MASK 0x00000010U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_PROCESS_SHIFT 4
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_PROCESS_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_NA_MASK 0x00000100U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_NA_SHIFT 8
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATUS_NA_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0 */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0 0x4340
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_MASK 0x10000000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_SHIFT 28
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_MASK 0x20000000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_SHIFT 29
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1 */
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1 0x4344
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_MASK 0x000000FFU
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_SHIFT 0
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_MASK 0x00000100U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_SHIFT 8
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_MASK 0x00000E00U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_SHIFT 9
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_MASK 0x00001000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_SHIFT 12
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_MASK 0x0001E000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_SHIFT 13
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_MASK 0x00020000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_SHIFT 17
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_FENCE_ENABLE_MASK 0x00040000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_FENCE_ENABLE_SHIFT 18
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_FENCE_ENABLE_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_GENERIC_PRESENT_MASK 0x00180000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_GENERIC_PRESENT_SHIFT 19
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_GENERIC_PRESENT_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_MASK 0x02000000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_SHIFT 25
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_SIGNED 0

#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_MASK 0xF8000000U
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_SHIFT 27
#define EUR_CR_MASTER_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_WAIT_FOR_KICK */
#define EUR_CR_MASTER_VDM_WAIT_FOR_KICK     0x4348
#define EUR_CR_MASTER_VDM_WAIT_FOR_KICK_STATUS_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_WAIT_FOR_KICK_STATUS_SHIFT 0
#define EUR_CR_MASTER_VDM_WAIT_FOR_KICK_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_VDM_PIM */
#define EUR_CR_MASTER_VDM_PIM               0x435C
#define EUR_CR_MASTER_VDM_PIM_CLEAR_MASK    0x00000001U
#define EUR_CR_MASTER_VDM_PIM_CLEAR_SHIFT   0
#define EUR_CR_MASTER_VDM_PIM_CLEAR_SIGNED  0

#define EUR_CR_MASTER_VDM_PIM_LOAD_MASK     0x00000002U
#define EUR_CR_MASTER_VDM_PIM_LOAD_SHIFT    1
#define EUR_CR_MASTER_VDM_PIM_LOAD_SIGNED   0

#define EUR_CR_MASTER_VDM_PIM_VALUE_MASK    0x3FFFFFFCU
#define EUR_CR_MASTER_VDM_PIM_VALUE_SHIFT   2
#define EUR_CR_MASTER_VDM_PIM_VALUE_SIGNED  0

/* Register EUR_CR_MASTER_VDM_PIM_STATUS */
#define EUR_CR_MASTER_VDM_PIM_STATUS        0x4360
#define EUR_CR_MASTER_VDM_PIM_STATUS_CLEARED_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_PIM_STATUS_CLEARED_SHIFT 0
#define EUR_CR_MASTER_VDM_PIM_STATUS_CLEARED_SIGNED 0

#define EUR_CR_MASTER_VDM_PIM_STATUS_LOADED_MASK 0x00000002U
#define EUR_CR_MASTER_VDM_PIM_STATUS_LOADED_SHIFT 1
#define EUR_CR_MASTER_VDM_PIM_STATUS_LOADED_SIGNED 0

#define EUR_CR_MASTER_VDM_PIM_STATUS_VALUE_MASK 0x3FFFFFFCU
#define EUR_CR_MASTER_VDM_PIM_STATUS_VALUE_SHIFT 2
#define EUR_CR_MASTER_VDM_PIM_STATUS_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_PIM_MAX */
#define EUR_CR_MASTER_VDM_PIM_MAX           0x4364
#define EUR_CR_MASTER_VDM_PIM_MAX_VALUE_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_VDM_PIM_MAX_VALUE_SHIFT 0
#define EUR_CR_MASTER_VDM_PIM_MAX_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TASK_DPLIST */
#define EUR_CR_MASTER_DPM_TASK_DPLIST       0x4368
#define EUR_CR_MASTER_DPM_TASK_DPLIST_CLEAR_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_TASK_DPLIST_CLEAR_SHIFT 0
#define EUR_CR_MASTER_DPM_TASK_DPLIST_CLEAR_SIGNED 0

#define EUR_CR_MASTER_DPM_TASK_DPLIST_LOAD_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_TASK_DPLIST_LOAD_SHIFT 1
#define EUR_CR_MASTER_DPM_TASK_DPLIST_LOAD_SIGNED 0

#define EUR_CR_MASTER_DPM_TASK_DPLIST_STORE_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_TASK_DPLIST_STORE_SHIFT 2
#define EUR_CR_MASTER_DPM_TASK_DPLIST_STORE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS */
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS 0x436C
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_CLEARED_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_CLEARED_SHIFT 0
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_CLEARED_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_LOADED_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_LOADED_SHIFT 1
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_LOADED_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_STORED_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_STORED_SHIFT 2
#define EUR_CR_MASTER_DPM_DPLIST_EVENT_STATUS_STORED_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT */
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT 0x4370
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_CLEAR_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_CLEAR_SHIFT 0
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_CLEAR_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_LOAD_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_LOAD_SHIFT 1
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_LOAD_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_STORE_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_STORE_SHIFT 2
#define EUR_CR_MASTER_DPM_DPLIST_CLEAR_EVENT_STORE_SIGNED 0

/* Register EUR_CR_MASTER_VDM_CORE */
#define EUR_CR_MASTER_VDM_CORE              0x4374
#define EUR_CR_MASTER_VDM_CORE_LOAD_MASK    0x00000001U
#define EUR_CR_MASTER_VDM_CORE_LOAD_SHIFT   0
#define EUR_CR_MASTER_VDM_CORE_LOAD_SIGNED  0

#define EUR_CR_MASTER_VDM_CORE_NUM_MASK     0x00000006U
#define EUR_CR_MASTER_VDM_CORE_NUM_SHIFT    1
#define EUR_CR_MASTER_VDM_CORE_NUM_SIGNED   0

/* Register EUR_CR_MASTER_VDM_FENCE */
#define EUR_CR_MASTER_VDM_FENCE             0x4390
#define EUR_CR_MASTER_VDM_FENCE_INCREMENT_MASK 0x00000001U
#define EUR_CR_MASTER_VDM_FENCE_INCREMENT_SHIFT 0
#define EUR_CR_MASTER_VDM_FENCE_INCREMENT_SIGNED 0

/* Register EUR_CR_MASTER_VDM_FENCE_STATUS */
#define EUR_CR_MASTER_VDM_FENCE_STATUS      0x4394
#define EUR_CR_MASTER_VDM_FENCE_STATUS_COUNT_MASK 0x000000FFU
#define EUR_CR_MASTER_VDM_FENCE_STATUS_COUNT_SHIFT 0
#define EUR_CR_MASTER_VDM_FENCE_STATUS_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_ISP_STATUS */
#define EUR_CR_MASTER_ISP_STATUS            0x4400
#define EUR_CR_MASTER_ISP_STATUS_EOR_MASK   0x00000001U
#define EUR_CR_MASTER_ISP_STATUS_EOR_SHIFT  0
#define EUR_CR_MASTER_ISP_STATUS_EOR_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RENDER */
#define EUR_CR_MASTER_ISP_RENDER            0x4404
#define EUR_CR_MASTER_ISP_RENDER_TYPE_MASK  0x00000003U
#define EUR_CR_MASTER_ISP_RENDER_TYPE_SHIFT 0
#define EUR_CR_MASTER_ISP_RENDER_TYPE_SIGNED 0

#define EUR_CR_MASTER_ISP_RENDER_CONTEXT_RESUMED_MASK 0x00000008U
#define EUR_CR_MASTER_ISP_RENDER_CONTEXT_RESUMED_SHIFT 3
#define EUR_CR_MASTER_ISP_RENDER_CONTEXT_RESUMED_SIGNED 0

#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_MASK 0x00000030U
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_SHIFT 4
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_SIGNED 0
/*
	scan direction control for Fastscale and Fast2D renders
0x0	= Top-left to bottom-right
0x1     = Top-right to bottom-left
0x2	= Bottom-left to top-right
0x3	= bottom-right to top-left
*/
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_BR2TL 0x00000030U
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_BL2TR 0x00000020U
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_TR2BL 0x00000010U
#define EUR_CR_MASTER_ISP_RENDER_FAST_SCANDIR_TL2BR 0x00000000U

/* Register EUR_CR_MASTER_ISP_RGN_BASE */
#define EUR_CR_MASTER_ISP_RGN_BASE          0x4408
#define EUR_CR_MASTER_ISP_RGN_BASE_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_ISP_RGN_BASE_ADDR_SHIFT 2
#define EUR_CR_MASTER_ISP_RGN_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RENDBOX1 */
#define EUR_CR_MASTER_ISP_RENDBOX1          0x440C
#define EUR_CR_MASTER_ISP_RENDBOX1_Y_MASK   0x000000FFU
#define EUR_CR_MASTER_ISP_RENDBOX1_Y_SHIFT  0
#define EUR_CR_MASTER_ISP_RENDBOX1_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_RENDBOX1_X_MASK   0x00FF0000U
#define EUR_CR_MASTER_ISP_RENDBOX1_X_SHIFT  16
#define EUR_CR_MASTER_ISP_RENDBOX1_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RENDBOX2 */
#define EUR_CR_MASTER_ISP_RENDBOX2          0x4410
#define EUR_CR_MASTER_ISP_RENDBOX2_Y_MASK   0x000000FFU
#define EUR_CR_MASTER_ISP_RENDBOX2_Y_SHIFT  0
#define EUR_CR_MASTER_ISP_RENDBOX2_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_RENDBOX2_X_MASK   0x00FF0000U
#define EUR_CR_MASTER_ISP_RENDBOX2_X_SHIFT  16
#define EUR_CR_MASTER_ISP_RENDBOX2_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_START_RENDER */
#define EUR_CR_MASTER_ISP_START_RENDER      0x4428
#define EUR_CR_MASTER_ISP_START_RENDER_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_ISP_START_RENDER_PULSE_SHIFT 0
#define EUR_CR_MASTER_ISP_START_RENDER_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_3D_AA_MODE */
#define EUR_CR_MASTER_3D_AA_MODE            0x442C
#define EUR_CR_MASTER_3D_AA_MODE_VALUE_MASK 0x00000003U
#define EUR_CR_MASTER_3D_AA_MODE_VALUE_SHIFT 0
#define EUR_CR_MASTER_3D_AA_MODE_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_BREAK */
#define EUR_CR_MASTER_ISP_BREAK             0x4430
#define EUR_CR_MASTER_ISP_BREAK_HALT_MASK   0x00000001U
#define EUR_CR_MASTER_ISP_BREAK_HALT_SHIFT  0
#define EUR_CR_MASTER_ISP_BREAK_HALT_SIGNED 0

#define EUR_CR_MASTER_ISP_BREAK_RESUME_MASK 0x00000010U
#define EUR_CR_MASTER_ISP_BREAK_RESUME_SHIFT 4
#define EUR_CR_MASTER_ISP_BREAK_RESUME_SIGNED 0

/* Register EUR_CR_MASTER_ISP_3DCONTEXT */
#define EUR_CR_MASTER_ISP_3DCONTEXT         0x4434
#define EUR_CR_MASTER_ISP_3DCONTEXT_STORE_MASK 0x00000001U
#define EUR_CR_MASTER_ISP_3DCONTEXT_STORE_SHIFT 0
#define EUR_CR_MASTER_ISP_3DCONTEXT_STORE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RGN_BASE1 */
#define EUR_CR_MASTER_ISP_RGN_BASE1         0x4510
#define EUR_CR_MASTER_ISP_RGN_BASE1_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_ISP_RGN_BASE1_ADDR_SHIFT 2
#define EUR_CR_MASTER_ISP_RGN_BASE1_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RGN_BASE2 */
#define EUR_CR_MASTER_ISP_RGN_BASE2         0x4514
#define EUR_CR_MASTER_ISP_RGN_BASE2_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_ISP_RGN_BASE2_ADDR_SHIFT 2
#define EUR_CR_MASTER_ISP_RGN_BASE2_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RGN_BASE3 */
#define EUR_CR_MASTER_ISP_RGN_BASE3         0x4518
#define EUR_CR_MASTER_ISP_RGN_BASE3_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MASTER_ISP_RGN_BASE3_ADDR_SHIFT 2
#define EUR_CR_MASTER_ISP_RGN_BASE3_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_ISP_RGN */
#define EUR_CR_MASTER_ISP_RGN               0x451C
#define EUR_CR_MASTER_ISP_RGN_SIZE_MASK     0x00FFFFFCU
#define EUR_CR_MASTER_ISP_RGN_SIZE_SHIFT    2
#define EUR_CR_MASTER_ISP_RGN_SIZE_SIGNED   0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2 0x4560
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_ZLS_BURST_MASK 0x000001FFU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_ZLS_BURST_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_ZLS_BURST_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_PT_IN_FLIGHT_MASK 0x00000200U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_PT_IN_FLIGHT_SHIFT 9
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_PT_IN_FLIGHT_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_RENDER_SHIFT 10
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_RENDER_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_TILE_SHIFT 11
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_END_OF_TILE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_CORE_ACTIVE_MASK 0x00001000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_CORE_ACTIVE_SHIFT 12
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_CORE_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_Y_MASK 0x00FF0000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_Y_SHIFT 16
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_X_MASK 0xFF000000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_X_SHIFT 24
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME2_TILE_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME4 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME4 0x4564
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME4_PIM_ID_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME4_PIM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME4_PIM_ID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5 0x4568
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_STREAM_ID_MASK 0x00000003U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_STREAM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_STREAM_ID_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_EMPTY_STATUS_MASK 0x000000F0U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_EMPTY_STATUS_SHIFT 4
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME5_EMPTY_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6 0x456C
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7 0x4570
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8 0x4574
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9 */
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9 0x4578
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE0_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2 0x457C
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_ZLS_BURST_MASK 0x000001FFU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_ZLS_BURST_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_ZLS_BURST_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_PT_IN_FLIGHT_MASK 0x00000200U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_PT_IN_FLIGHT_SHIFT 9
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_PT_IN_FLIGHT_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_RENDER_SHIFT 10
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_RENDER_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_TILE_SHIFT 11
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_END_OF_TILE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_CORE_ACTIVE_MASK 0x00001000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_CORE_ACTIVE_SHIFT 12
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_CORE_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_Y_MASK 0x00FF0000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_Y_SHIFT 16
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_X_MASK 0xFF000000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_X_SHIFT 24
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME2_TILE_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME4 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME4 0x4580
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME4_PIM_ID_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME4_PIM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME4_PIM_ID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5 0x4584
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_STREAM_ID_MASK 0x00000003U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_STREAM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_STREAM_ID_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_EMPTY_STATUS_MASK 0x000000F0U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_EMPTY_STATUS_SHIFT 4
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME5_EMPTY_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6 0x4588
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7 0x458C
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8 0x4590
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9 */
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9 0x4594
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE1_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2 0x4598
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_ZLS_BURST_MASK 0x000001FFU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_ZLS_BURST_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_ZLS_BURST_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_PT_IN_FLIGHT_MASK 0x00000200U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_PT_IN_FLIGHT_SHIFT 9
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_PT_IN_FLIGHT_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_RENDER_SHIFT 10
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_RENDER_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_TILE_SHIFT 11
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_END_OF_TILE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_CORE_ACTIVE_MASK 0x00001000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_CORE_ACTIVE_SHIFT 12
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_CORE_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_Y_MASK 0x00FF0000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_Y_SHIFT 16
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_X_MASK 0xFF000000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_X_SHIFT 24
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME2_TILE_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME4 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME4 0x459C
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME4_PIM_ID_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME4_PIM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME4_PIM_ID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5 0x45A0
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_STREAM_ID_MASK 0x00000003U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_STREAM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_STREAM_ID_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_EMPTY_STATUS_MASK 0x000000F0U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_EMPTY_STATUS_SHIFT 4
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME5_EMPTY_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6 0x45A4
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7 0x45A8
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8 0x45AC
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9 */
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9 0x45B0
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE2_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2 0x45B4
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_ZLS_BURST_MASK 0x000001FFU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_ZLS_BURST_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_ZLS_BURST_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_PT_IN_FLIGHT_MASK 0x00000200U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_PT_IN_FLIGHT_SHIFT 9
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_PT_IN_FLIGHT_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_RENDER_SHIFT 10
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_RENDER_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_TILE_SHIFT 11
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_END_OF_TILE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_CORE_ACTIVE_MASK 0x00001000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_CORE_ACTIVE_SHIFT 12
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_CORE_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_Y_MASK 0x00FF0000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_Y_SHIFT 16
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_Y_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_X_MASK 0xFF000000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_X_SHIFT 24
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME2_TILE_X_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME4 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME4 0x45B8
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME4_PIM_ID_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME4_PIM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME4_PIM_ID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5 0x45BC
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_STREAM_ID_MASK 0x00000003U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_STREAM_ID_SHIFT 0
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_STREAM_ID_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_EMPTY_STATUS_MASK 0x000000F0U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_EMPTY_STATUS_SHIFT 4
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME5_EMPTY_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6 0x45C0
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME6_RGN0_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7 0x45C4
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME7_RGN1_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8 0x45C8
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME8_RGN2_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9 */
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9 0x45CC
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_POS_SIGNED 0

#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_MASK 0x80000000U
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SHIFT 31
#define EUR_CR_MASTER_ISP_CORE3_CONTEXT_RESUME9_RGN3_CTRL_STREAM_VALID_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_PAGE_TABLE_BASE */
#define EUR_CR_MASTER_DPM_3D_PAGE_TABLE_BASE 0x4600
#define EUR_CR_MASTER_DPM_3D_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_3D_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_MASTER_DPM_3D_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_FREE_LIST */
#define EUR_CR_MASTER_DPM_3D_FREE_LIST      0x4604
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_TAIL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_TAIL_SHIFT 16
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_MASTER_DPM_3D_FREE_LIST_HEAD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_HEAD_SHIFT 0
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PDS_PAGE_THRESHOLD */
#define EUR_CR_MASTER_DPM_PDS_PAGE_THRESHOLD 0x4614
#define EUR_CR_MASTER_DPM_PDS_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_PDS_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_MASTER_DPM_PDS_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_ALLOC_PAGE_TABLE_BASE */
#define EUR_CR_MASTER_DPM_TA_ALLOC_PAGE_TABLE_BASE 0x4618
#define EUR_CR_MASTER_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_MASTER_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST */
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST 0x461C
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_TAIL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_TAIL_SHIFT 16
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_HEAD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_HEAD_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_PAGE_THRESHOLD */
#define EUR_CR_MASTER_DPM_TA_PAGE_THRESHOLD 0x4620
#define EUR_CR_MASTER_DPM_TA_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_TA_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_ZLS_PAGE_THRESHOLD */
#define EUR_CR_MASTER_DPM_ZLS_PAGE_THRESHOLD 0x4624
#define EUR_CR_MASTER_DPM_ZLS_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_ZLS_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_MASTER_DPM_ZLS_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_GLOBAL_LIST */
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST    0x4628
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_POLICY_MASK 0x00010000U
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_POLICY_SHIFT 16
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_POLICY_SIGNED 0

#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_SIZE_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_SIZE_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_GLOBAL_LIST_SIZE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT0_BASE */
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT0_BASE 0x462C
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_SHIFT 4
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_DPM_STATE_CONTEXT_ID */
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID  0x4630
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_NCOP_MASK 0x00000008U
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_NCOP_SHIFT 3
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_NCOP_SIGNED 0

#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_ALLOC_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_ALLOC_SHIFT 2
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_ALLOC_SIGNED 0

#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_DALLOC_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_DALLOC_SHIFT 1
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_DALLOC_SIGNED 0

#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_LS_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_LS_SHIFT 0
#define EUR_CR_MASTER_DPM_STATE_CONTEXT_ID_LS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED 0x4638
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16
#define EUR_CR_MASTER_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_DEALLOCATE */
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE     0x463C
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_GLOBAL_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_GLOBAL_SHIFT 0
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_GLOBAL_SIGNED 0

#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_ENABLE_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_ENABLE_SHIFT 1
#define EUR_CR_MASTER_DPM_3D_DEALLOCATE_ENABLE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_ALLOC */
#define EUR_CR_MASTER_DPM_ALLOC             0x4640
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_MASK   0x0000FFFFU
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_SHIFT  0
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_SIGNED 0

#define EUR_CR_MASTER_DPM_ALLOC_PAGE_VALID_MASK 0x00010000U
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_VALID_SHIFT 16
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_VALID_SIGNED 0

#define EUR_CR_MASTER_DPM_ALLOC_PAGE_OUTOFMEMORY_MASK 0x00020000U
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_OUTOFMEMORY_SHIFT 17
#define EUR_CR_MASTER_DPM_ALLOC_PAGE_OUTOFMEMORY_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DALLOC */
#define EUR_CR_MASTER_DPM_DALLOC            0x4644
#define EUR_CR_MASTER_DPM_DALLOC_PAGE_MASK  0x0000FFFFU
#define EUR_CR_MASTER_DPM_DALLOC_PAGE_SHIFT 0
#define EUR_CR_MASTER_DPM_DALLOC_PAGE_SIGNED 0

#define EUR_CR_MASTER_DPM_DALLOC_PAGE_FREE_MASK 0x00010000U
#define EUR_CR_MASTER_DPM_DALLOC_PAGE_FREE_SHIFT 16
#define EUR_CR_MASTER_DPM_DALLOC_PAGE_FREE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_ALLOC */
#define EUR_CR_MASTER_DPM_TA_ALLOC          0x4648
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D */
#define EUR_CR_MASTER_DPM_3D                0x464C
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PARTIAL_RENDER */
#define EUR_CR_MASTER_DPM_PARTIAL_RENDER    0x4658
#define EUR_CR_MASTER_DPM_PARTIAL_RENDER_ENABLE_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_PARTIAL_RENDER_ENABLE_SHIFT 0
#define EUR_CR_MASTER_DPM_PARTIAL_RENDER_ENABLE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_LSS_PARTIAL_CONTEXT */
#define EUR_CR_MASTER_DPM_LSS_PARTIAL_CONTEXT 0x465C
#define EUR_CR_MASTER_DPM_LSS_PARTIAL_CONTEXT_OPERATION_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_LSS_PARTIAL_CONTEXT_OPERATION_SHIFT 0
#define EUR_CR_MASTER_DPM_LSS_PARTIAL_CONTEXT_OPERATION_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED 0x4660
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16
#define EUR_CR_MASTER_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_SIGNED 0

/* Register EUR_CR_MASTER_DPM_CONTEXT_PB_BASE */
#define EUR_CR_MASTER_DPM_CONTEXT_PB_BASE   0x4664
#define EUR_CR_MASTER_DPM_CONTEXT_PB_BASE_CMP_MASK 0x00000007U
#define EUR_CR_MASTER_DPM_CONTEXT_PB_BASE_CMP_SHIFT 0
#define EUR_CR_MASTER_DPM_CONTEXT_PB_BASE_CMP_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PAGE_MANAGEOP */
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP     0x4670
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_SERIAL_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_SERIAL_SHIFT 1
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_SERIAL_SIGNED 0

#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_DISABLE_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_DISABLE_SHIFT 0
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_DISABLE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT1_BASE */
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT1_BASE 0x4674
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_SHIFT 4
#define EUR_CR_MASTER_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TASK_3D_FREE */
#define EUR_CR_MASTER_DPM_TASK_3D_FREE      0x4680
#define EUR_CR_MASTER_DPM_TASK_3D_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_TASK_3D_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_DPM_TASK_3D_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TASK_TA_FREE */
#define EUR_CR_MASTER_DPM_TASK_TA_FREE      0x4684
#define EUR_CR_MASTER_DPM_TASK_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_TASK_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_DPM_TASK_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TASK_HOST_FREE */
#define EUR_CR_MASTER_DPM_TASK_HOST_FREE    0x4688
#define EUR_CR_MASTER_DPM_TASK_HOST_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_TASK_HOST_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_DPM_TASK_HOST_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TASK_STATE */
#define EUR_CR_MASTER_DPM_TASK_STATE        0x4694
#define EUR_CR_MASTER_DPM_TASK_STATE_STORE_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_TASK_STATE_STORE_SHIFT 0
#define EUR_CR_MASTER_DPM_TASK_STATE_STORE_SIGNED 0

#define EUR_CR_MASTER_DPM_TASK_STATE_CLEAR_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_TASK_STATE_CLEAR_SHIFT 1
#define EUR_CR_MASTER_DPM_TASK_STATE_CLEAR_SIGNED 0

#define EUR_CR_MASTER_DPM_TASK_STATE_LOAD_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_TASK_STATE_LOAD_SHIFT 2
#define EUR_CR_MASTER_DPM_TASK_STATE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_OUTOFMEM */
#define EUR_CR_MASTER_DPM_OUTOFMEM          0x469C
#define EUR_CR_MASTER_DPM_OUTOFMEM_RESTART_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_OUTOFMEM_RESTART_SHIFT 0
#define EUR_CR_MASTER_DPM_OUTOFMEM_RESTART_SIGNED 0

#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORT_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORT_SHIFT 1
#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORT_SIGNED 0

#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORTALL_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORTALL_SHIFT 2
#define EUR_CR_MASTER_DPM_OUTOFMEM_ABORTALL_SIGNED 0

/* Register EUR_CR_MASTER_DPM_FREE_CONTEXT */
#define EUR_CR_MASTER_DPM_FREE_CONTEXT      0x46A0
#define EUR_CR_MASTER_DPM_FREE_CONTEXT_NOW_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_FREE_CONTEXT_NOW_SHIFT 0
#define EUR_CR_MASTER_DPM_FREE_CONTEXT_NOW_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_TIMEOUT */
#define EUR_CR_MASTER_DPM_3D_TIMEOUT        0x46A4
#define EUR_CR_MASTER_DPM_3D_TIMEOUT_NOW_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_3D_TIMEOUT_NOW_SHIFT 0
#define EUR_CR_MASTER_DPM_3D_TIMEOUT_NOW_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_EVM */
#define EUR_CR_MASTER_DPM_TA_EVM            0x46A8
#define EUR_CR_MASTER_DPM_TA_EVM_INIT_MASK  0x00000001U
#define EUR_CR_MASTER_DPM_TA_EVM_INIT_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_EVM_INIT_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1 */
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1 0x4700
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_SIGNED 0

#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1 */
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1 0x470C
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_TAIL_SIGNED 0

#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS1_HEAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS2 */
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS2 0x4710
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS2 */
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS2 0x471C
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_MASTER_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE */
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE 0x4720
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_INDEX_MASK 0x0000000FU
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_INDEX_SHIFT 0
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_INDEX_SIGNED 0

#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_GLOBAL_MASK 0x00000010U
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_GLOBAL_SHIFT 4
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_GLOBAL_SIGNED 0

#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_CORE_MASK 0x000000E0U
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_CORE_SHIFT 5
#define EUR_CR_MASTER_DPM_ABORT_STATUS_MTILE_CORE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PAGE_STATUS */
#define EUR_CR_MASTER_DPM_PAGE_STATUS       0x4724
#define EUR_CR_MASTER_DPM_PAGE_STATUS_TOTAL_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_PAGE_STATUS_TOTAL_SHIFT 0
#define EUR_CR_MASTER_DPM_PAGE_STATUS_TOTAL_SIGNED 0

#define EUR_CR_MASTER_DPM_PAGE_STATUS_TA_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_PAGE_STATUS_TA_SHIFT 16
#define EUR_CR_MASTER_DPM_PAGE_STATUS_TA_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PAGE */
#define EUR_CR_MASTER_DPM_PAGE              0x4728
#define EUR_CR_MASTER_DPM_PAGE_STATUS_3D_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_PAGE_STATUS_3D_SHIFT 0
#define EUR_CR_MASTER_DPM_PAGE_STATUS_3D_SIGNED 0

/* Register EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS */
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS 0x472C
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TOTAL_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TOTAL_SHIFT 0
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TOTAL_SIGNED 0

#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TA_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TA_SHIFT 16
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_TA_SIGNED 0

/* Register EUR_CR_MASTER_DPM_GLOBAL_PAGE */
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE       0x4730
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_3D_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_3D_SHIFT 0
#define EUR_CR_MASTER_DPM_GLOBAL_PAGE_STATUS_3D_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTING */
#define EUR_CR_MASTER_DPM_REQUESTING        0x4734
#define EUR_CR_MASTER_DPM_REQUESTING_SOURCE_MASK 0x00000003U
#define EUR_CR_MASTER_DPM_REQUESTING_SOURCE_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTING_SOURCE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DPLIST_STATUS */
#define EUR_CR_MASTER_DPM_DPLIST_STATUS     0x473C
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_PIM_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_PIM_SHIFT 0
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_PIM_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_STATUS_CORE_MASK 0x30000000U
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_CORE_SHIFT 28
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_CORE_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_STATUS_ACTIVE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_ACTIVE_SHIFT 30
#define EUR_CR_MASTER_DPM_DPLIST_STATUS_ACTIVE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DPLIST_START_OF */
#define EUR_CR_MASTER_DPM_DPLIST_START_OF   0x4740
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_PIM_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_PIM_SHIFT 0
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_PIM_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_START_OF_CORE_MASK 0x30000000U
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_CORE_SHIFT 28
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_CORE_SIGNED 0

#define EUR_CR_MASTER_DPM_DPLIST_START_OF_ACTIVE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_ACTIVE_SHIFT 30
#define EUR_CR_MASTER_DPM_DPLIST_START_OF_ACTIVE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PAGE_MANAGEOP_STATUS */
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_STATUS 0x4750
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_STATUS_DISABLED_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_STATUS_DISABLED_SHIFT 0
#define EUR_CR_MASTER_DPM_PAGE_MANAGEOP_STATUS_DISABLED_SIGNED 0

/* Register EUR_CR_MASTER_DPM_IDLE */
#define EUR_CR_MASTER_DPM_IDLE              0x4754
#define EUR_CR_MASTER_DPM_IDLE_STATUS_MASK  0x000000FFU
#define EUR_CR_MASTER_DPM_IDLE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_IDLE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DEBUG_STATUS */
#define EUR_CR_MASTER_DPM_DEBUG_STATUS      0x4758
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_WAIT_MASK 0x00000004U
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_WAIT_SHIFT 2
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_WAIT_SIGNED 0

#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_SLEEP_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_SLEEP_SHIFT 1
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_SLEEP_SIGNED 0

#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_DEADLOCK_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_DEADLOCK_SHIFT 0
#define EUR_CR_MASTER_DPM_DEBUG_STATUS_OUTOFMEM_DEADLOCK_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM0_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS     0x475C
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM0_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM1_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS     0x4760
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM1_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM2_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS     0x4764
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM2_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM3_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS     0x4768
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM3_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM4_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS     0x476C
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM4_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM5_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS     0x4770
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM5_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM6_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS     0x4774
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM6_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM7_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS     0x4778
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM7_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM8_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS     0x477C
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM8_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM9_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS     0x4780
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM9_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM10_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS    0x4784
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM10_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_NCPIM11_STATUS */
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS    0x478C
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_NCPIM11_STATUS_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS 0x4790
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR0_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS 0x4794
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR1_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS 0x4798
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR2_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS 0x479C
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR3_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS 0x47A0
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR4_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS 0x47A4
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR5_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS 0x47A8
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR6_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS */
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS 0x47AC
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_REQUESTOR7_PIM_STATUS_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM0 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0   0x47B0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM0_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM1 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1   0x47B4
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM1_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM2 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2   0x47B8
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM2_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM3 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3   0x47BC
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM3_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM4 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4   0x47C0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM4_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM5 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5   0x47C4
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM5_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM6 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6   0x47C8
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM6_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM7 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7   0x47CC
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM7_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM8 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8   0x47D0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM8_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM9 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9   0x47D4
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM9_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM10 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10  0x47D8
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM10_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_NCPIM11 */
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11  0x47DC
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_TE_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_TE_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_TE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_MTE_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_MTE_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_NCPIM11_MTE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM 0x47E0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR0_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM 0x47E4
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR1_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM 0x47E8
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR2_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM 0x47EC
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR3_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM 0x47F0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR4_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM 0x47F4
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR5_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM 0x47F8
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR6_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM */
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM 0x47FC
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_STATUS_MASK 0x0FFFFFFFU
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_STATUS_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_ACTIVE_MASK 0x10000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_ACTIVE_SHIFT 28
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_ACTIVE_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_TERM_MASK 0x20000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_TERM_SHIFT 29
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_TERM_SIGNED 0

#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_PIM_END_MASK 0x40000000U
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_PIM_END_SHIFT 30
#define EUR_CR_MASTER_DPM_START_OF_REQUESTOR7_PIM_PIM_END_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC */
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC 0x4800
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_TIMOUT_CNT_MASK 0x00001FFFU
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_TIMOUT_CNT_SHIFT 0
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_TIMOUT_CNT_SIGNED 0

#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_EN_N_MASK 0x80000000U
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_EN_N_SHIFT 31
#define EUR_CR_MASTER_DPM_PROACTIVE_PIM_SPEC_EN_N_SIGNED 0

/* Register EUR_CR_MASTER_DPM_MTILE_PARTI_PIM_TABLE_BASE_ADDR */
#define EUR_CR_MASTER_DPM_MTILE_PARTI_PIM_TABLE_BASE_ADDR 0x4804
#define EUR_CR_MASTER_DPM_MTILE_PARTI_PIM_TABLE_BASE_ADDR_STATUS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_MTILE_PARTI_PIM_TABLE_BASE_ADDR_STATUS_SHIFT 4
#define EUR_CR_MASTER_DPM_MTILE_PARTI_PIM_TABLE_BASE_ADDR_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_PIMSHARE_RESERVE_PAGES */
#define EUR_CR_MASTER_DPM_PIMSHARE_RESERVE_PAGES 0x4808
#define EUR_CR_MASTER_DPM_PIMSHARE_RESERVE_PAGES_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_PIMSHARE_RESERVE_PAGES_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_PIMSHARE_RESERVE_PAGES_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DRAIN_HEAP */
#define EUR_CR_MASTER_DPM_DRAIN_HEAP        0x480C
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_TAIL_MASK 0xFFFF0000U
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_TAIL_SHIFT 16
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_TAIL_SIGNED 0

#define EUR_CR_MASTER_DPM_DRAIN_HEAP_HEAD_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_HEAD_SHIFT 0
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_HEAD_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DRAIN_HEAP_FREE */
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_FREE   0x4810
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_FREE_PTR_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_FREE_PTR_SHIFT 0
#define EUR_CR_MASTER_DPM_DRAIN_HEAP_FREE_PTR_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DRAIN */
#define EUR_CR_MASTER_DPM_DRAIN             0x4814
#define EUR_CR_MASTER_DPM_DRAIN_RESUME_PULSE_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_DRAIN_RESUME_PULSE_SHIFT 1
#define EUR_CR_MASTER_DPM_DRAIN_RESUME_PULSE_SIGNED 0

#define EUR_CR_MASTER_DPM_DRAIN_START_PULSE_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_DRAIN_START_PULSE_SHIFT 0
#define EUR_CR_MASTER_DPM_DRAIN_START_PULSE_SIGNED 0

/* Register EUR_CR_MASTER_DPM_CONTEXT_DRAIN */
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN     0x4818
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_BASE_ADDR_SHIFT 4
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_MTE_FORCEREISSUE */
#define EUR_CR_MASTER_MTE_FORCEREISSUE      0x481C
#define EUR_CR_MASTER_MTE_FORCEREISSUE_ENABLE_N_MASK 0x00000001U
#define EUR_CR_MASTER_MTE_FORCEREISSUE_ENABLE_N_SHIFT 0
#define EUR_CR_MASTER_MTE_FORCEREISSUE_ENABLE_N_SIGNED 0

/* Register EUR_CR_MASTER_DPM_MTILE_ABORTED */
#define EUR_CR_MASTER_DPM_MTILE_ABORTED     0x4820
#define EUR_CR_MASTER_DPM_MTILE_ABORTED_MASK_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_MTILE_ABORTED_MASK_SHIFT 0
#define EUR_CR_MASTER_DPM_MTILE_ABORTED_MASK_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP0_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP0_MTILEFREE    0x4824
#define EUR_CR_MASTER_DPM_TSP0_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP0_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP0_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP1_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP1_MTILEFREE    0x4828
#define EUR_CR_MASTER_DPM_TSP1_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP1_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP1_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP2_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP2_MTILEFREE    0x482C
#define EUR_CR_MASTER_DPM_TSP2_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP2_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP2_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP3_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP3_MTILEFREE    0x4830
#define EUR_CR_MASTER_DPM_TSP3_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP3_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP3_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP0_START_OF_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP0_START_OF_MTILEFREE 0x4834
#define EUR_CR_MASTER_DPM_TSP0_START_OF_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP0_START_OF_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP0_START_OF_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP1_START_OF_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP1_START_OF_MTILEFREE 0x4838
#define EUR_CR_MASTER_DPM_TSP1_START_OF_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP1_START_OF_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP1_START_OF_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP2_START_OF_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP2_START_OF_MTILEFREE 0x483C
#define EUR_CR_MASTER_DPM_TSP2_START_OF_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP2_START_OF_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP2_START_OF_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_TSP3_START_OF_MTILEFREE */
#define EUR_CR_MASTER_DPM_TSP3_START_OF_MTILEFREE 0x4840
#define EUR_CR_MASTER_DPM_TSP3_START_OF_MTILEFREE_STATUS_MASK 0x0001FFFFU
#define EUR_CR_MASTER_DPM_TSP3_START_OF_MTILEFREE_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_TSP3_START_OF_MTILEFREE_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DEALLOCATE_MASK */
#define EUR_CR_MASTER_DPM_DEALLOCATE_MASK   0x4844
#define EUR_CR_MASTER_DPM_DEALLOCATE_MASK_STATUS_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_DEALLOCATE_MASK_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_DEALLOCATE_MASK_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_DPM_START_OF_DEALLOCATE_MASK */
#define EUR_CR_MASTER_DPM_START_OF_DEALLOCATE_MASK 0x4848
#define EUR_CR_MASTER_DPM_START_OF_DEALLOCATE_MASK_STATUS_MASK 0x0000FFFFU
#define EUR_CR_MASTER_DPM_START_OF_DEALLOCATE_MASK_STATUS_SHIFT 0
#define EUR_CR_MASTER_DPM_START_OF_DEALLOCATE_MASK_STATUS_SIGNED 0

/* Register EUR_CR_MASTER_BIF_CTRL */
#define EUR_CR_MASTER_BIF_CTRL              0x4C00
#define EUR_CR_MASTER_BIF_CTRL_NOREORDER_MASK 0x00000001U
#define EUR_CR_MASTER_BIF_CTRL_NOREORDER_SHIFT 0
#define EUR_CR_MASTER_BIF_CTRL_NOREORDER_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_PAUSE_MASK   0x00000002U
#define EUR_CR_MASTER_BIF_CTRL_PAUSE_SHIFT  1
#define EUR_CR_MASTER_BIF_CTRL_PAUSE_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_CLEAR_FAULT_MASK 0x00000010U
#define EUR_CR_MASTER_BIF_CTRL_CLEAR_FAULT_SHIFT 4
#define EUR_CR_MASTER_BIF_CTRL_CLEAR_FAULT_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_PTLA_MASK 0x00010000U
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_PTLA_SHIFT 16
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_PTLA_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_VDM_MASK 0x00020000U
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_VDM_SHIFT 17
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_VDM_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_IPF_MASK 0x00040000U
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_IPF_SHIFT 18
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_IPF_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_MASK 0x00080000U
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_SHIFT 19
#define EUR_CR_MASTER_BIF_CTRL_MMU_BYPASS_MASTER_DPM_SIGNED 0

/* Register EUR_CR_MASTER_BIF_INT_STAT */
#define EUR_CR_MASTER_BIF_INT_STAT          0x4C04
#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_MASK 0x00003FFFU
#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_SHIFT 0
#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_REQ_SIGNED 0

#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_MASK 0x00070000U
#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_SHIFT 16
#define EUR_CR_MASTER_BIF_INT_STAT_FAULT_TYPE_SIGNED 0

#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_MASK 0x00080000U
#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_SHIFT 19
#define EUR_CR_MASTER_BIF_INT_STAT_FLUSH_COMPLETE_SIGNED 0

/* Register EUR_CR_MASTER_BIF_FAULT */
#define EUR_CR_MASTER_BIF_FAULT             0x4C08
#define EUR_CR_MASTER_BIF_FAULT_CID_MASK    0x0000000FU
#define EUR_CR_MASTER_BIF_FAULT_CID_SHIFT   0
#define EUR_CR_MASTER_BIF_FAULT_CID_SIGNED  0

#define EUR_CR_MASTER_BIF_FAULT_SB_MASK     0x000001F0U
#define EUR_CR_MASTER_BIF_FAULT_SB_SHIFT    4
#define EUR_CR_MASTER_BIF_FAULT_SB_SIGNED   0

#define EUR_CR_MASTER_BIF_FAULT_ADDR_MASK   0xFFFFF000U
#define EUR_CR_MASTER_BIF_FAULT_ADDR_SHIFT  12
#define EUR_CR_MASTER_BIF_FAULT_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_CTRL_INVAL */
#define EUR_CR_MASTER_BIF_CTRL_INVAL        0x4C34
#define EUR_CR_MASTER_BIF_CTRL_INVAL_PTE_MASK 0x00000004U
#define EUR_CR_MASTER_BIF_CTRL_INVAL_PTE_SHIFT 2
#define EUR_CR_MASTER_BIF_CTRL_INVAL_PTE_SIGNED 0

#define EUR_CR_MASTER_BIF_CTRL_INVAL_ALL_MASK 0x00000008U
#define EUR_CR_MASTER_BIF_CTRL_INVAL_ALL_SHIFT 3
#define EUR_CR_MASTER_BIF_CTRL_INVAL_ALL_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE1 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE1    0x4C38
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE1_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE1_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE1_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE2 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE2    0x4C3C
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE2_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE2_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE2_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE3 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE3    0x4C40
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE3_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE3_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE3_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE4 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE4    0x4C44
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE4_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE4_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE4_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE5 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE5    0x4C48
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE5_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE5_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE5_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE6 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE6    0x4C4C
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE6_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE6_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE6_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE7 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE7    0x4C50
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE7_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE7_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE7_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_BANK_SET */
#define EUR_CR_MASTER_BIF_BANK_SET          0x4C74
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_3D_MASK 0x0000000CU
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_3D_SHIFT 2
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_3D_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_TA_MASK 0x000000C0U
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_TA_SHIFT 6
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_TA_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_DPM_LSS_MASK 0x00000200U
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_DPM_LSS_SHIFT 9
#define EUR_CR_MASTER_BIF_BANK_SET_SELECT_DPM_LSS_SIGNED 0

/* Register EUR_CR_MASTER_BIF_BANK0 */
#define EUR_CR_MASTER_BIF_BANK0             0x4C78
#define EUR_CR_MASTER_BIF_BANK0_INDEX_TA_MASK 0x000000F0U
#define EUR_CR_MASTER_BIF_BANK0_INDEX_TA_SHIFT 4
#define EUR_CR_MASTER_BIF_BANK0_INDEX_TA_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK0_INDEX_3D_MASK 0x0000F000U
#define EUR_CR_MASTER_BIF_BANK0_INDEX_3D_SHIFT 12
#define EUR_CR_MASTER_BIF_BANK0_INDEX_3D_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK0_INDEX_PTLA_MASK 0x000F0000U
#define EUR_CR_MASTER_BIF_BANK0_INDEX_PTLA_SHIFT 16
#define EUR_CR_MASTER_BIF_BANK0_INDEX_PTLA_SIGNED 0

/* Register EUR_CR_MASTER_BIF_BANK1 */
#define EUR_CR_MASTER_BIF_BANK1             0x4C7C
#define EUR_CR_MASTER_BIF_BANK1_INDEX_TA_MASK 0x000000F0U
#define EUR_CR_MASTER_BIF_BANK1_INDEX_TA_SHIFT 4
#define EUR_CR_MASTER_BIF_BANK1_INDEX_TA_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK1_INDEX_3D_MASK 0x0000F000U
#define EUR_CR_MASTER_BIF_BANK1_INDEX_3D_SHIFT 12
#define EUR_CR_MASTER_BIF_BANK1_INDEX_3D_SIGNED 0

/* Register EUR_CR_MASTER_BIF_DIR_LIST_BASE0 */
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE0    0x4C84
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE0_ADDR_MASK 0xFFFFF000U
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE0_ADDR_SHIFT 12
#define EUR_CR_MASTER_BIF_DIR_LIST_BASE0_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_MEM_REQ_STAT */
#define EUR_CR_MASTER_BIF_MEM_REQ_STAT      0x4CA8
#define EUR_CR_MASTER_BIF_MEM_REQ_STAT_READS_MASK 0x000000FFU
#define EUR_CR_MASTER_BIF_MEM_REQ_STAT_READS_SHIFT 0
#define EUR_CR_MASTER_BIF_MEM_REQ_STAT_READS_SIGNED 0

/* Register EUR_CR_MASTER_BIF_3D_REQ_BASE */
#define EUR_CR_MASTER_BIF_3D_REQ_BASE       0x4CAC
#define EUR_CR_MASTER_BIF_3D_REQ_BASE_ADDR_MASK 0xFFF00000U
#define EUR_CR_MASTER_BIF_3D_REQ_BASE_ADDR_SHIFT 20
#define EUR_CR_MASTER_BIF_3D_REQ_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_BIF_BANK_STATUS */
#define EUR_CR_MASTER_BIF_BANK_STATUS       0x4CB4
#define EUR_CR_MASTER_BIF_BANK_STATUS_3D_CURRENT_BANK_MASK 0x00000001U
#define EUR_CR_MASTER_BIF_BANK_STATUS_3D_CURRENT_BANK_SHIFT 0
#define EUR_CR_MASTER_BIF_BANK_STATUS_3D_CURRENT_BANK_SIGNED 0

#define EUR_CR_MASTER_BIF_BANK_STATUS_TA_CURRENT_BANK_MASK 0x00000002U
#define EUR_CR_MASTER_BIF_BANK_STATUS_TA_CURRENT_BANK_SHIFT 1
#define EUR_CR_MASTER_BIF_BANK_STATUS_TA_CURRENT_BANK_SIGNED 0

/* Register EUR_CR_MASTER_BIF_MMU_CTRL */
#define EUR_CR_MASTER_BIF_MMU_CTRL          0x4CD0
#define EUR_CR_MASTER_BIF_MMU_CTRL_PREFETCHING_ON_MASK 0x00000001U
#define EUR_CR_MASTER_BIF_MMU_CTRL_PREFETCHING_ON_SHIFT 0
#define EUR_CR_MASTER_BIF_MMU_CTRL_PREFETCHING_ON_SIGNED 0

#define EUR_CR_MASTER_BIF_MMU_CTRL_ADDR_HASH_MODE_MASK 0x00000006U
#define EUR_CR_MASTER_BIF_MMU_CTRL_ADDR_HASH_MODE_SHIFT 1
#define EUR_CR_MASTER_BIF_MMU_CTRL_ADDR_HASH_MODE_SIGNED 0

#define EUR_CR_MASTER_BIF_MMU_CTRL_ENABLE_DC_TLB_MASK 0x00000010U
#define EUR_CR_MASTER_BIF_MMU_CTRL_ENABLE_DC_TLB_SHIFT 4
#define EUR_CR_MASTER_BIF_MMU_CTRL_ENABLE_DC_TLB_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL */
#define EUR_CR_MASTER_SLC_CTRL              0x4D00
#define EUR_CR_MASTER_SLC_CTRL_DISABLE_REORDERING_MASK 0x00800000U
#define EUR_CR_MASTER_SLC_CTRL_DISABLE_REORDERING_SHIFT 23
#define EUR_CR_MASTER_SLC_CTRL_DISABLE_REORDERING_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_DISABLE_BURST_EXP_MASK 0x00400000U
#define EUR_CR_MASTER_SLC_CTRL_DISABLE_BURST_EXP_SHIFT 22
#define EUR_CR_MASTER_SLC_CTRL_DISABLE_BURST_EXP_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ3_MASK 0x00200000U
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ3_SHIFT 21
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ3_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ2_MASK 0x00100000U
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ2_SHIFT 20
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ2_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ1_MASK 0x00080000U
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ1_SHIFT 19
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ1_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ0_MASK 0x00040000U
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ0_SHIFT 18
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_REQ0_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_DM_REF_SET_ALL_MASK 0x00010000U
#define EUR_CR_MASTER_SLC_CTRL_DM_REF_SET_ALL_SHIFT 16
#define EUR_CR_MASTER_SLC_CTRL_DM_REF_SET_ALL_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_ARB_PAGE_SIZE_MASK 0x0000F000U
#define EUR_CR_MASTER_SLC_CTRL_ARB_PAGE_SIZE_SHIFT 12
#define EUR_CR_MASTER_SLC_CTRL_ARB_PAGE_SIZE_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_ADDR_DECODE_MODE_MASK 0x00000E00U
#define EUR_CR_MASTER_SLC_CTRL_ADDR_DECODE_MODE_SHIFT 9
#define EUR_CR_MASTER_SLC_CTRL_ADDR_DECODE_MODE_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_PAUSE_MASK   0x00000100U
#define EUR_CR_MASTER_SLC_CTRL_PAUSE_SHIFT  8
#define EUR_CR_MASTER_SLC_CTRL_PAUSE_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL_BYPASS */
#define EUR_CR_MASTER_SLC_CTRL_BYPASS       0x4D04
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_N_MASK 0x08000000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_N_SHIFT 27
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_N_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_MASK 0x04000000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_SHIFT 26
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_BYP_CC_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE4_MASK 0x02000000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE4_SHIFT 25
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE4_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE3_MASK 0x01000000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE3_SHIFT 24
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE3_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE2_MASK 0x00800000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE2_SHIFT 23
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE2_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE1_MASK 0x00400000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE1_SHIFT 22
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE1_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE0_MASK 0x00200000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE0_SHIFT 21
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_CORE0_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PTLA_MASK 0x00100000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PTLA_SHIFT 20
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PTLA_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ISP2_RCIF_MASK 0x00080000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ISP2_RCIF_SHIFT 19
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ISP2_RCIF_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ZLS_MASK 0x00040000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ZLS_SHIFT 18
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_ZLS_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PBE_MASK 0x00020000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PBE_SHIFT 17
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PBE_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_VDM_MASK 0x00010000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_VDM_SHIFT 16
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_VDM_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_MASK 0x00008000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_SHIFT 15
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PDS_MASK 0x00004000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PDS_SHIFT 14
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_PDS_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USEC_MASK 0x00002000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USEC_SHIFT 13
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USEC_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE3_MASK 0x00001000U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE3_SHIFT 12
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE3_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE2_MASK 0x00000800U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE2_SHIFT 11
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE2_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE1_MASK 0x00000400U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE1_SHIFT 10
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE1_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE0_MASK 0x00000200U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE0_SHIFT 9
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_USE0_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_OBJ_MASK 0x00000100U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_OBJ_SHIFT 8
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_IPF_OBJ_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TPF_MASK 0x00000080U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TPF_SHIFT 7
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TPF_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TA_MASK 0x00000040U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TA_SHIFT 6
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_TA_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_CACHE_MASK 0x00000020U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_CACHE_SHIFT 5
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_CACHE_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_MMU_MASK 0x00000010U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_MMU_SHIFT 4
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_REQ_MMU_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_EVENT_MASK 0x00000008U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_EVENT_SHIFT 3
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_EVENT_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_PIXEL_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_PIXEL_SHIFT 2
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_PIXEL_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_VERTEX_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_VERTEX_SHIFT 1
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_DM_VERTEX_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_BYPASS_ALL_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_ALL_SHIFT 0
#define EUR_CR_MASTER_SLC_CTRL_BYPASS_ALL_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL_USSE_INVAL */
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL   0x4D08
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_ADDR_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_ADDR_SHIFT 0
#define EUR_CR_MASTER_SLC_CTRL_USSE_INVAL_ADDR_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATUS */
#define EUR_CR_MASTER_SLC_STATUS            0x4D0C
#define EUR_CR_MASTER_SLC_STATUS_READS3_MASK 0xFF000000U
#define EUR_CR_MASTER_SLC_STATUS_READS3_SHIFT 24
#define EUR_CR_MASTER_SLC_STATUS_READS3_SIGNED 0

#define EUR_CR_MASTER_SLC_STATUS_READS2_MASK 0x00FF0000U
#define EUR_CR_MASTER_SLC_STATUS_READS2_SHIFT 16
#define EUR_CR_MASTER_SLC_STATUS_READS2_SIGNED 0

#define EUR_CR_MASTER_SLC_STATUS_READS1_MASK 0x0000FF00U
#define EUR_CR_MASTER_SLC_STATUS_READS1_SHIFT 8
#define EUR_CR_MASTER_SLC_STATUS_READS1_SIGNED 0

#define EUR_CR_MASTER_SLC_STATUS_READS0_MASK 0x000000FFU
#define EUR_CR_MASTER_SLC_STATUS_READS0_SHIFT 0
#define EUR_CR_MASTER_SLC_STATUS_READS0_SIGNED 0

/* Register EUR_CR_MASTER_SLC_EVENT_STATUS */
#define EUR_CR_MASTER_SLC_EVENT_STATUS      0x4D10
#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_INV_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_INV_SHIFT 2
#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_INV_SIGNED 0

#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_SHIFT 1
#define EUR_CR_MASTER_SLC_EVENT_STATUS_FLUSH_SIGNED 0

#define EUR_CR_MASTER_SLC_EVENT_STATUS_INVAL_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_EVENT_STATUS_INVAL_SHIFT 0
#define EUR_CR_MASTER_SLC_EVENT_STATUS_INVAL_SIGNED 0

/* Register EUR_CR_MASTER_SLC_EVENT_CLEAR */
#define EUR_CR_MASTER_SLC_EVENT_CLEAR       0x4D14
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_INV_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_INV_SHIFT 2
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_INV_SIGNED 0

#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_SHIFT 1
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_FLUSH_SIGNED 0

#define EUR_CR_MASTER_SLC_EVENT_CLEAR_INVAL_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_INVAL_SHIFT 0
#define EUR_CR_MASTER_SLC_EVENT_CLEAR_INVAL_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATS0 */
#define EUR_CR_MASTER_SLC_STATS0            0x4D18
#define EUR_CR_MASTER_SLC_STATS0_STOP_MASK  0x00100000U
#define EUR_CR_MASTER_SLC_STATS0_STOP_SHIFT 20
#define EUR_CR_MASTER_SLC_STATS0_STOP_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_RESET_MASK 0x00080000U
#define EUR_CR_MASTER_SLC_STATS0_RESET_SHIFT 19
#define EUR_CR_MASTER_SLC_STATS0_RESET_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_RNW_MASK   0x00040000U
#define EUR_CR_MASTER_SLC_STATS0_RNW_SHIFT  18
#define EUR_CR_MASTER_SLC_STATS0_RNW_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_NC_MASK    0x00020000U
#define EUR_CR_MASTER_SLC_STATS0_NC_SHIFT   17
#define EUR_CR_MASTER_SLC_STATS0_NC_SIGNED  0

#define EUR_CR_MASTER_SLC_STATS0_DM_MASK    0x00018000U
#define EUR_CR_MASTER_SLC_STATS0_DM_SHIFT   15
#define EUR_CR_MASTER_SLC_STATS0_DM_SIGNED  0

#define EUR_CR_MASTER_SLC_STATS0_TAG_ID_MASK 0x00007800U
#define EUR_CR_MASTER_SLC_STATS0_TAG_ID_SHIFT 11
#define EUR_CR_MASTER_SLC_STATS0_TAG_ID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_CORE_ID_MASK 0x00000700U
#define EUR_CR_MASTER_SLC_STATS0_CORE_ID_SHIFT 8
#define EUR_CR_MASTER_SLC_STATS0_CORE_ID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_SELECT_CORE_MASK 0x00000080U
#define EUR_CR_MASTER_SLC_STATS0_SELECT_CORE_SHIFT 7
#define EUR_CR_MASTER_SLC_STATS0_SELECT_CORE_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_SELECT_TAGID_MASK 0x00000040U
#define EUR_CR_MASTER_SLC_STATS0_SELECT_TAGID_SHIFT 6
#define EUR_CR_MASTER_SLC_STATS0_SELECT_TAGID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_SELECT_DM_MASK 0x00000020U
#define EUR_CR_MASTER_SLC_STATS0_SELECT_DM_SHIFT 5
#define EUR_CR_MASTER_SLC_STATS0_SELECT_DM_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_SELECT_NC_MASK 0x00000010U
#define EUR_CR_MASTER_SLC_STATS0_SELECT_NC_SHIFT 4
#define EUR_CR_MASTER_SLC_STATS0_SELECT_NC_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_SELECT_RNW_MASK 0x00000008U
#define EUR_CR_MASTER_SLC_STATS0_SELECT_RNW_SHIFT 3
#define EUR_CR_MASTER_SLC_STATS0_SELECT_RNW_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_TYPE_FLUSH_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_STATS0_TYPE_FLUSH_SHIFT 2
#define EUR_CR_MASTER_SLC_STATS0_TYPE_FLUSH_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_TYPE_MISS_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_STATS0_TYPE_MISS_SHIFT 1
#define EUR_CR_MASTER_SLC_STATS0_TYPE_MISS_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS0_TYPE_HIT_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_STATS0_TYPE_HIT_SHIFT 0
#define EUR_CR_MASTER_SLC_STATS0_TYPE_HIT_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATS0_OUTPUT */
#define EUR_CR_MASTER_SLC_STATS0_OUTPUT     0x4D1C
#define EUR_CR_MASTER_SLC_STATS0_OUTPUT_VALUE_MASK 0x0003FFFFU
#define EUR_CR_MASTER_SLC_STATS0_OUTPUT_VALUE_SHIFT 0
#define EUR_CR_MASTER_SLC_STATS0_OUTPUT_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATS1 */
#define EUR_CR_MASTER_SLC_STATS1            0x4D20
#define EUR_CR_MASTER_SLC_STATS1_STOP_MASK  0x00100000U
#define EUR_CR_MASTER_SLC_STATS1_STOP_SHIFT 20
#define EUR_CR_MASTER_SLC_STATS1_STOP_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_RESET_MASK 0x00080000U
#define EUR_CR_MASTER_SLC_STATS1_RESET_SHIFT 19
#define EUR_CR_MASTER_SLC_STATS1_RESET_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_RNW_MASK   0x00040000U
#define EUR_CR_MASTER_SLC_STATS1_RNW_SHIFT  18
#define EUR_CR_MASTER_SLC_STATS1_RNW_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_NC_MASK    0x00020000U
#define EUR_CR_MASTER_SLC_STATS1_NC_SHIFT   17
#define EUR_CR_MASTER_SLC_STATS1_NC_SIGNED  0

#define EUR_CR_MASTER_SLC_STATS1_DM_MASK    0x00018000U
#define EUR_CR_MASTER_SLC_STATS1_DM_SHIFT   15
#define EUR_CR_MASTER_SLC_STATS1_DM_SIGNED  0

#define EUR_CR_MASTER_SLC_STATS1_TAG_ID_MASK 0x00007800U
#define EUR_CR_MASTER_SLC_STATS1_TAG_ID_SHIFT 11
#define EUR_CR_MASTER_SLC_STATS1_TAG_ID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_CORE_ID_MASK 0x00000700U
#define EUR_CR_MASTER_SLC_STATS1_CORE_ID_SHIFT 8
#define EUR_CR_MASTER_SLC_STATS1_CORE_ID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_SELECT_CORE_MASK 0x00000080U
#define EUR_CR_MASTER_SLC_STATS1_SELECT_CORE_SHIFT 7
#define EUR_CR_MASTER_SLC_STATS1_SELECT_CORE_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_SELECT_TAGID_MASK 0x00000040U
#define EUR_CR_MASTER_SLC_STATS1_SELECT_TAGID_SHIFT 6
#define EUR_CR_MASTER_SLC_STATS1_SELECT_TAGID_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_SELECT_DM_MASK 0x00000020U
#define EUR_CR_MASTER_SLC_STATS1_SELECT_DM_SHIFT 5
#define EUR_CR_MASTER_SLC_STATS1_SELECT_DM_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_SELECT_NC_MASK 0x00000010U
#define EUR_CR_MASTER_SLC_STATS1_SELECT_NC_SHIFT 4
#define EUR_CR_MASTER_SLC_STATS1_SELECT_NC_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_SELECT_RNW_MASK 0x00000008U
#define EUR_CR_MASTER_SLC_STATS1_SELECT_RNW_SHIFT 3
#define EUR_CR_MASTER_SLC_STATS1_SELECT_RNW_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_TYPE_FLUSH_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_STATS1_TYPE_FLUSH_SHIFT 2
#define EUR_CR_MASTER_SLC_STATS1_TYPE_FLUSH_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_TYPE_MISS_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_STATS1_TYPE_MISS_SHIFT 1
#define EUR_CR_MASTER_SLC_STATS1_TYPE_MISS_SIGNED 0

#define EUR_CR_MASTER_SLC_STATS1_TYPE_HIT_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_STATS1_TYPE_HIT_SHIFT 0
#define EUR_CR_MASTER_SLC_STATS1_TYPE_HIT_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATS1_OUTPUT */
#define EUR_CR_MASTER_SLC_STATS1_OUTPUT     0x4D24
#define EUR_CR_MASTER_SLC_STATS1_OUTPUT_VALUE_MASK 0x0003FFFFU
#define EUR_CR_MASTER_SLC_STATS1_OUTPUT_VALUE_SHIFT 0
#define EUR_CR_MASTER_SLC_STATS1_OUTPUT_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL_INVAL */
#define EUR_CR_MASTER_SLC_CTRL_INVAL        0x4D28
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_EVENT_MASK 0x00000008U
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_EVENT_SHIFT 3
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_EVENT_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_PIXEL_MASK 0x00000004U
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_PIXEL_SHIFT 2
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_PIXEL_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_VERTEX_MASK 0x00000002U
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_VERTEX_SHIFT 1
#define EUR_CR_MASTER_SLC_CTRL_INVAL_DM_VERTEX_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_INVAL_ALL_MASK 0x00000001U
#define EUR_CR_MASTER_SLC_CTRL_INVAL_ALL_SHIFT 0
#define EUR_CR_MASTER_SLC_CTRL_INVAL_ALL_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL_FLUSH */
#define EUR_CR_MASTER_SLC_CTRL_FLUSH        0x4D2C
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_EVENT_MASK 0x00000080U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_EVENT_SHIFT 7
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_EVENT_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_PIXEL_MASK 0x00000040U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_PIXEL_SHIFT 6
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_PIXEL_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_VERTEX_MASK 0x00000020U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_VERTEX_SHIFT 5
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_DM_VERTEX_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_ALL_MASK 0x00000010U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_ALL_SHIFT 4
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_ALL_SIGNED 0

/* Register EUR_CR_MASTER_SLC_STATUS2 */
#define EUR_CR_MASTER_SLC_STATUS2           0x4D30
#define EUR_CR_MASTER_SLC_STATUS2_BYPASS_MASK 0x20000000U
#define EUR_CR_MASTER_SLC_STATUS2_BYPASS_SHIFT 29
#define EUR_CR_MASTER_SLC_STATUS2_BYPASS_SIGNED 0

#define EUR_CR_MASTER_SLC_STATUS2_PAUSED_MASK 0x10000000U
#define EUR_CR_MASTER_SLC_STATUS2_PAUSED_SHIFT 28
#define EUR_CR_MASTER_SLC_STATUS2_PAUSED_SIGNED 0

/* Register EUR_CR_MASTER_SLC_CTRL_FLUSH_INV */
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV    0x4D34
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_EVENT_MASK 0x00000080U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_EVENT_SHIFT 7
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_EVENT_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_PIXEL_MASK 0x00000040U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_PIXEL_SHIFT 6
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_PIXEL_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_VERTEX_MASK 0x00000020U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_VERTEX_SHIFT 5
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_DM_VERTEX_SIGNED 0

#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_ALL_MASK 0x00000010U
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_ALL_SHIFT 4
#define EUR_CR_MASTER_SLC_CTRL_FLUSH_INV_ALL_SIGNED 0

/* Register EUR_CR_MASTER_EMU_CYCLE_COUNT */
#define EUR_CR_MASTER_EMU_CYCLE_COUNT       0x4E80
#define EUR_CR_MASTER_EMU_CYCLE_COUNT_RESET_MASK 0x00000001U
#define EUR_CR_MASTER_EMU_CYCLE_COUNT_RESET_SHIFT 0
#define EUR_CR_MASTER_EMU_CYCLE_COUNT_RESET_SIGNED 0

/* Register EUR_CR_MASTER_EMU_TA_PHASE */
#define EUR_CR_MASTER_EMU_TA_PHASE          0x4E84
#define EUR_CR_MASTER_EMU_TA_PHASE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_TA_PHASE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_TA_PHASE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_3D_PHASE */
#define EUR_CR_MASTER_EMU_3D_PHASE          0x4E88
#define EUR_CR_MASTER_EMU_3D_PHASE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_3D_PHASE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_3D_PHASE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_TA_CYCLE */
#define EUR_CR_MASTER_EMU_TA_CYCLE          0x4E8C
#define EUR_CR_MASTER_EMU_TA_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_TA_CYCLE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_TA_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_3D_CYCLE */
#define EUR_CR_MASTER_EMU_3D_CYCLE          0x4E90
#define EUR_CR_MASTER_EMU_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_3D_CYCLE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_3D_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_INITIAL_TA_CYCLE */
#define EUR_CR_MASTER_EMU_INITIAL_TA_CYCLE  0x4E94
#define EUR_CR_MASTER_EMU_INITIAL_TA_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_INITIAL_TA_CYCLE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_INITIAL_TA_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_FINAL_3D_CYCLE */
#define EUR_CR_MASTER_EMU_FINAL_3D_CYCLE    0x4E98
#define EUR_CR_MASTER_EMU_FINAL_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_FINAL_3D_CYCLE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_FINAL_3D_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM_READ */
#define EUR_CR_MASTER_EMU_MEM_READ          0x4EB4
#define EUR_CR_MASTER_EMU_MEM_READ_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM_READ_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM_READ_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_TA_OR_3D_CYCLE */
#define EUR_CR_MASTER_EMU_TA_OR_3D_CYCLE    0x4EB8
#define EUR_CR_MASTER_EMU_TA_OR_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_TA_OR_3D_CYCLE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_TA_OR_3D_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM_WRITE */
#define EUR_CR_MASTER_EMU_MEM_WRITE         0x4EBC
#define EUR_CR_MASTER_EMU_MEM_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM_BYTE_WRITE */
#define EUR_CR_MASTER_EMU_MEM_BYTE_WRITE    0x4EC0
#define EUR_CR_MASTER_EMU_MEM_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM_BYTE_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM_BYTE_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM1_READ */
#define EUR_CR_MASTER_EMU_MEM1_READ         0x4EC4
#define EUR_CR_MASTER_EMU_MEM1_READ_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM1_READ_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM1_READ_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM1_WRITE */
#define EUR_CR_MASTER_EMU_MEM1_WRITE        0x4EC8
#define EUR_CR_MASTER_EMU_MEM1_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM1_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM1_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM1_BYTE_WRITE */
#define EUR_CR_MASTER_EMU_MEM1_BYTE_WRITE   0x4ECC
#define EUR_CR_MASTER_EMU_MEM1_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM1_BYTE_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM1_BYTE_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM2_READ */
#define EUR_CR_MASTER_EMU_MEM2_READ         0x4ED0
#define EUR_CR_MASTER_EMU_MEM2_READ_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM2_READ_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM2_READ_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM2_WRITE */
#define EUR_CR_MASTER_EMU_MEM2_WRITE        0x4ED4
#define EUR_CR_MASTER_EMU_MEM2_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM2_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM2_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM2_BYTE_WRITE */
#define EUR_CR_MASTER_EMU_MEM2_BYTE_WRITE   0x4ED8
#define EUR_CR_MASTER_EMU_MEM2_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM2_BYTE_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM2_BYTE_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM3_READ */
#define EUR_CR_MASTER_EMU_MEM3_READ         0x4EDC
#define EUR_CR_MASTER_EMU_MEM3_READ_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM3_READ_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM3_READ_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM3_WRITE */
#define EUR_CR_MASTER_EMU_MEM3_WRITE        0x4EE0
#define EUR_CR_MASTER_EMU_MEM3_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM3_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM3_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM3_BYTE_WRITE */
#define EUR_CR_MASTER_EMU_MEM3_BYTE_WRITE   0x4EE4
#define EUR_CR_MASTER_EMU_MEM3_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM3_BYTE_WRITE_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM3_BYTE_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT0_START */
#define EUR_CR_MASTER_BREAKPOINT0_START     0x4EE8
#define EUR_CR_MASTER_BREAKPOINT0_START_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT0_START_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT0_START_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT0_END */
#define EUR_CR_MASTER_BREAKPOINT0_END       0x4EEC
#define EUR_CR_MASTER_BREAKPOINT0_END_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT0_END_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT0_END_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT0 */
#define EUR_CR_MASTER_BREAKPOINT0           0x4EF0
#define EUR_CR_MASTER_BREAKPOINT0_MASK_DM_MASK 0x00000070U
#define EUR_CR_MASTER_BREAKPOINT0_MASK_DM_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT0_MASK_DM_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT0_CTRL_TRAPENABLE_MASK 0x00000004U
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_TRAPENABLE_SHIFT 2
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_TRAPENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT0_CTRL_WENABLE_MASK 0x00000002U
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_WENABLE_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_WENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT0_CTRL_RENABLE_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_RENABLE_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT0_CTRL_RENABLE_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT1_START */
#define EUR_CR_MASTER_BREAKPOINT1_START     0x4EF4
#define EUR_CR_MASTER_BREAKPOINT1_START_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT1_START_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT1_START_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT1_END */
#define EUR_CR_MASTER_BREAKPOINT1_END       0x4EF8
#define EUR_CR_MASTER_BREAKPOINT1_END_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT1_END_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT1_END_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT1 */
#define EUR_CR_MASTER_BREAKPOINT1           0x4EFC
#define EUR_CR_MASTER_BREAKPOINT1_MASK_DM_MASK 0x00000070U
#define EUR_CR_MASTER_BREAKPOINT1_MASK_DM_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT1_MASK_DM_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT1_CTRL_TRAPENABLE_MASK 0x00000004U
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_TRAPENABLE_SHIFT 2
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_TRAPENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT1_CTRL_WENABLE_MASK 0x00000002U
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_WENABLE_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_WENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT1_CTRL_RENABLE_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_RENABLE_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT1_CTRL_RENABLE_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT2_START */
#define EUR_CR_MASTER_BREAKPOINT2_START     0x4F00
#define EUR_CR_MASTER_BREAKPOINT2_START_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT2_START_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT2_START_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT2_END */
#define EUR_CR_MASTER_BREAKPOINT2_END       0x4F04
#define EUR_CR_MASTER_BREAKPOINT2_END_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT2_END_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT2_END_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT2 */
#define EUR_CR_MASTER_BREAKPOINT2           0x4F08
#define EUR_CR_MASTER_BREAKPOINT2_MASK_DM_MASK 0x00000070U
#define EUR_CR_MASTER_BREAKPOINT2_MASK_DM_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT2_MASK_DM_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT2_CTRL_TRAPENABLE_MASK 0x00000004U
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_TRAPENABLE_SHIFT 2
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_TRAPENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT2_CTRL_WENABLE_MASK 0x00000002U
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_WENABLE_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_WENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT2_CTRL_RENABLE_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_RENABLE_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT2_CTRL_RENABLE_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT3_START */
#define EUR_CR_MASTER_BREAKPOINT3_START     0x4F0C
#define EUR_CR_MASTER_BREAKPOINT3_START_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT3_START_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT3_START_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT3_END */
#define EUR_CR_MASTER_BREAKPOINT3_END       0x4F10
#define EUR_CR_MASTER_BREAKPOINT3_END_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT3_END_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT3_END_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT3 */
#define EUR_CR_MASTER_BREAKPOINT3           0x4F14
#define EUR_CR_MASTER_BREAKPOINT3_MASK_DM_MASK 0x00000070U
#define EUR_CR_MASTER_BREAKPOINT3_MASK_DM_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT3_MASK_DM_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT3_CTRL_TRAPENABLE_MASK 0x00000004U
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_TRAPENABLE_SHIFT 2
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_TRAPENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT3_CTRL_WENABLE_MASK 0x00000002U
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_WENABLE_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_WENABLE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT3_CTRL_RENABLE_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_RENABLE_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT3_CTRL_RENABLE_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT_READ */
#define EUR_CR_MASTER_BREAKPOINT_READ       0x4F18
#define EUR_CR_MASTER_BREAKPOINT_READ_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT_READ_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT_READ_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT_TRAP */
#define EUR_CR_MASTER_BREAKPOINT_TRAP       0x4F1C
#define EUR_CR_MASTER_BREAKPOINT_TRAP_CONTINUE_MASK 0x00000002U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_CONTINUE_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT_TRAP_CONTINUE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAP_WRNOTIFY_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_WRNOTIFY_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT_TRAP_WRNOTIFY_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT */
#define EUR_CR_MASTER_BREAKPOINT            0x4F20
#define EUR_CR_MASTER_BREAKPOINT_ID_MASK    0x00000030U
#define EUR_CR_MASTER_BREAKPOINT_ID_SHIFT   4
#define EUR_CR_MASTER_BREAKPOINT_ID_SIGNED  0

#define EUR_CR_MASTER_BREAKPOINT_UNTRAPPED_MASK 0x00000008U
#define EUR_CR_MASTER_BREAKPOINT_UNTRAPPED_SHIFT 3
#define EUR_CR_MASTER_BREAKPOINT_UNTRAPPED_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAPPED_MASK 0x00000004U
#define EUR_CR_MASTER_BREAKPOINT_TRAPPED_SHIFT 2
#define EUR_CR_MASTER_BREAKPOINT_TRAPPED_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT_TRAP_INFO0 */
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO0 0x4F24
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO0_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO0_ADDRESS_SHIFT 4
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO0_ADDRESS_SIGNED 0

/* Register EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1 */
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1 0x4F28
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_SIZE_MASK 0x00007C00U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_SIZE_SHIFT 10
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_SIZE_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_NUMBER_MASK 0x00000300U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_NUMBER_SHIFT 8
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_NUMBER_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_TAG_MASK 0x000000F8U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_TAG_SHIFT 3
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_TAG_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_DATA_MASTER_MASK 0x00000006U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_DATA_MASTER_SHIFT 1
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_DATA_MASTER_SIGNED 0

#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_RNW_MASK 0x00000001U
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_RNW_SHIFT 0
#define EUR_CR_MASTER_BREAKPOINT_TRAP_INFO1_RNW_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM_STALLS */
#define EUR_CR_MASTER_EMU_MEM_STALLS        0x4F30
#define EUR_CR_MASTER_EMU_MEM_STALLS_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM_STALLS_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM_STALLS_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM1_STALLS */
#define EUR_CR_MASTER_EMU_MEM1_STALLS       0x4F34
#define EUR_CR_MASTER_EMU_MEM1_STALLS_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM1_STALLS_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM1_STALLS_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM2_STALLS */
#define EUR_CR_MASTER_EMU_MEM2_STALLS       0x4F38
#define EUR_CR_MASTER_EMU_MEM2_STALLS_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM2_STALLS_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM2_STALLS_COUNT_SIGNED 0

/* Register EUR_CR_MASTER_EMU_MEM3_STALLS */
#define EUR_CR_MASTER_EMU_MEM3_STALLS       0x4F3C
#define EUR_CR_MASTER_EMU_MEM3_STALLS_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_EMU_MEM3_STALLS_COUNT_SHIFT 0
#define EUR_CR_MASTER_EMU_MEM3_STALLS_COUNT_SIGNED 0


/* Table EUR_CR_MASTER_PTLA_SLAVE_CMD */

/* Register EUR_CR_MASTER_PTLA_SLAVE_CMD */
#define EUR_CR_MASTER_PTLA_SLAVE_CMD(X) (0x4180 + (4 * (X)))
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_SHIFT 0
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_VALUE_SIGNED 0

/* Number of entries in table EUR_CR_MASTER_PTLA_SLAVE_CMD */

#define EUR_CR_MASTER_PTLA_SLAVE_CMD_SIZE_UINT32 32
#define EUR_CR_MASTER_PTLA_SLAVE_CMD_NUM_ENTRIES 32

/* Register EUR_CR_MASTER_CORE */
#define EUR_CR_MASTER_CORE                  0x4000
#define EUR_CR_MASTER_CORE_ENABLE_MASK      0x00000003U
#define EUR_CR_MASTER_CORE_ENABLE_SHIFT     0
#define EUR_CR_MASTER_CORE_ENABLE_SIGNED    0

/* Register EUR_CR_MASTER_CLKGATECTL */
#define EUR_CR_MASTER_CLKGATECTL            0x4004
#define EUR_CR_MASTER_CLKGATECTL_CORE0_CLKG_MASK 0x00000003U
#define EUR_CR_MASTER_CLKGATECTL_CORE0_CLKG_SHIFT 0
#define EUR_CR_MASTER_CLKGATECTL_CORE0_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL_CORE1_CLKG_MASK 0x0000000CU
#define EUR_CR_MASTER_CLKGATECTL_CORE1_CLKG_SHIFT 2
#define EUR_CR_MASTER_CLKGATECTL_CORE1_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL_CORE2_CLKG_MASK 0x00000030U
#define EUR_CR_MASTER_CLKGATECTL_CORE2_CLKG_SHIFT 4
#define EUR_CR_MASTER_CLKGATECTL_CORE2_CLKG_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTL_CORE3_CLKG_MASK 0x000000C0U
#define EUR_CR_MASTER_CLKGATECTL_CORE3_CLKG_SHIFT 6
#define EUR_CR_MASTER_CLKGATECTL_CORE3_CLKG_SIGNED 0

/* Register EUR_CR_MASTER_CLKGATESTATUS */
#define EUR_CR_MASTER_CLKGATESTATUS         0x4008
#define EUR_CR_MASTER_CLKGATESTATUS_CORE0_CLKS_MASK 0x00000001U
#define EUR_CR_MASTER_CLKGATESTATUS_CORE0_CLKS_SHIFT 0
#define EUR_CR_MASTER_CLKGATESTATUS_CORE0_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS_CORE1_CLKS_MASK 0x00000002U
#define EUR_CR_MASTER_CLKGATESTATUS_CORE1_CLKS_SHIFT 1
#define EUR_CR_MASTER_CLKGATESTATUS_CORE1_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS_CORE2_CLKS_MASK 0x00000004U
#define EUR_CR_MASTER_CLKGATESTATUS_CORE2_CLKS_SHIFT 2
#define EUR_CR_MASTER_CLKGATESTATUS_CORE2_CLKS_SIGNED 0

#define EUR_CR_MASTER_CLKGATESTATUS_CORE3_CLKS_MASK 0x00000008U
#define EUR_CR_MASTER_CLKGATESTATUS_CORE3_CLKS_SHIFT 3
#define EUR_CR_MASTER_CLKGATESTATUS_CORE3_CLKS_SIGNED 0

/* Register EUR_CR_MASTER_CLKGATECTLOVR */
#define EUR_CR_MASTER_CLKGATECTLOVR         0x400C
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE0_CLKO_MASK 0x00000003U
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE0_CLKO_SHIFT 0
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE0_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR_CORE1_CLKO_MASK 0x0000000CU
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE1_CLKO_SHIFT 2
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE1_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR_CORE2_CLKO_MASK 0x00000030U
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE2_CLKO_SHIFT 4
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE2_CLKO_SIGNED 0

#define EUR_CR_MASTER_CLKGATECTLOVR_CORE3_CLKO_MASK 0x000000C0U
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE3_CLKO_SHIFT 6
#define EUR_CR_MASTER_CLKGATECTLOVR_CORE3_CLKO_SIGNED 0

/* Register EUR_CR_MASTER_CORE_ID */
#define EUR_CR_MASTER_CORE_ID               0x4010
#define EUR_CR_MASTER_CORE_ID_CONFIG_MULTI_MASK 0x00000001U
#define EUR_CR_MASTER_CORE_ID_CONFIG_MULTI_SHIFT 0
#define EUR_CR_MASTER_CORE_ID_CONFIG_MULTI_SIGNED 0

#define EUR_CR_MASTER_CORE_ID_CONFIG_BASE_MASK 0x00000002U
#define EUR_CR_MASTER_CORE_ID_CONFIG_BASE_SHIFT 1
#define EUR_CR_MASTER_CORE_ID_CONFIG_BASE_SIGNED 0

#define EUR_CR_MASTER_CORE_ID_CONFIG_MASK   0x000000FCU
#define EUR_CR_MASTER_CORE_ID_CONFIG_SHIFT  2
#define EUR_CR_MASTER_CORE_ID_CONFIG_SIGNED 0

#define EUR_CR_MASTER_CORE_ID_CONFIG_CORES_MASK 0x00000F00U
#define EUR_CR_MASTER_CORE_ID_CONFIG_CORES_SHIFT 8
#define EUR_CR_MASTER_CORE_ID_CONFIG_CORES_SIGNED 0

#define EUR_CR_MASTER_CORE_ID_CONFIG_SLC_MASK 0x0000F000U
#define EUR_CR_MASTER_CORE_ID_CONFIG_SLC_SHIFT 12
#define EUR_CR_MASTER_CORE_ID_CONFIG_SLC_SIGNED 0

#define EUR_CR_MASTER_CORE_ID_ID_MASK       0xFFFF0000U
#define EUR_CR_MASTER_CORE_ID_ID_SHIFT      16
#define EUR_CR_MASTER_CORE_ID_ID_SIGNED     0

/* Register EUR_CR_MASTER_CORE_REVISION */
#define EUR_CR_MASTER_CORE_REVISION         0x4014
#define EUR_CR_MASTER_CORE_REVISION_MAINTENANCE_MASK 0x000000FFU
#define EUR_CR_MASTER_CORE_REVISION_MAINTENANCE_SHIFT 0
#define EUR_CR_MASTER_CORE_REVISION_MAINTENANCE_SIGNED 0

#define EUR_CR_MASTER_CORE_REVISION_MINOR_MASK 0x0000FF00U
#define EUR_CR_MASTER_CORE_REVISION_MINOR_SHIFT 8
#define EUR_CR_MASTER_CORE_REVISION_MINOR_SIGNED 0

#define EUR_CR_MASTER_CORE_REVISION_MAJOR_MASK 0x00FF0000U
#define EUR_CR_MASTER_CORE_REVISION_MAJOR_SHIFT 16
#define EUR_CR_MASTER_CORE_REVISION_MAJOR_SIGNED 0

#define EUR_CR_MASTER_CORE_REVISION_DESIGNER_MASK 0xFF000000U
#define EUR_CR_MASTER_CORE_REVISION_DESIGNER_SHIFT 24
#define EUR_CR_MASTER_CORE_REVISION_DESIGNER_SIGNED 0

/* Register EUR_CR_MASTER_DESIGNER_REV_FIELD1 */
#define EUR_CR_MASTER_DESIGNER_REV_FIELD1   0x4018
#define EUR_CR_MASTER_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SHIFT 0
#define EUR_CR_MASTER_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SIGNED 0

/* Register EUR_CR_MASTER_DESIGNER_REV_FIELD2 */
#define EUR_CR_MASTER_DESIGNER_REV_FIELD2   0x401C
#define EUR_CR_MASTER_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SHIFT 0
#define EUR_CR_MASTER_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SIGNED 0

/* Register EUR_CR_MASTER_SOFT_RESET */
#define EUR_CR_MASTER_SOFT_RESET            0x4080
#define EUR_CR_MASTER_SOFT_RESET_CORE_RESET_MASK(i) (0x00000001U << (0 + ((i) * 1)))
#define EUR_CR_MASTER_SOFT_RESET_CORE_RESET_SHIFT(i) (0 + ((i) * 1))
#define EUR_CR_MASTER_SOFT_RESET_CORE_RESET_REGNUM(i) 0x4080

#define EUR_CR_MASTER_SOFT_RESET_IPF_RESET_MASK 0x00000010U
#define EUR_CR_MASTER_SOFT_RESET_IPF_RESET_SHIFT 4
#define EUR_CR_MASTER_SOFT_RESET_IPF_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_DPM_RESET_MASK 0x00000020U
#define EUR_CR_MASTER_SOFT_RESET_DPM_RESET_SHIFT 5
#define EUR_CR_MASTER_SOFT_RESET_DPM_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_VDM_RESET_MASK 0x00000040U
#define EUR_CR_MASTER_SOFT_RESET_VDM_RESET_SHIFT 6
#define EUR_CR_MASTER_SOFT_RESET_VDM_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_SLC_RESET_MASK 0x00000080U
#define EUR_CR_MASTER_SOFT_RESET_SLC_RESET_SHIFT 7
#define EUR_CR_MASTER_SOFT_RESET_SLC_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_BIF_RESET_MASK 0x00000100U
#define EUR_CR_MASTER_SOFT_RESET_BIF_RESET_SHIFT 8
#define EUR_CR_MASTER_SOFT_RESET_BIF_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_MCI_RESET_MASK 0x00000200U
#define EUR_CR_MASTER_SOFT_RESET_MCI_RESET_SHIFT 9
#define EUR_CR_MASTER_SOFT_RESET_MCI_RESET_SIGNED 0

#define EUR_CR_MASTER_SOFT_RESET_PTLA_RESET_MASK 0x00000400U
#define EUR_CR_MASTER_SOFT_RESET_PTLA_RESET_SHIFT 10
#define EUR_CR_MASTER_SOFT_RESET_PTLA_RESET_SIGNED 0

/* Register EUR_CR_MASTER_DEBUG */
#define EUR_CR_MASTER_DEBUG                 0x4090
#define EUR_CR_MASTER_DEBUG_DUMMY_FIELD_MASK 0x00000001U
#define EUR_CR_MASTER_DEBUG_DUMMY_FIELD_SHIFT 0
#define EUR_CR_MASTER_DEBUG_DUMMY_FIELD_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_HOST_ENABLE2 */
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2    0x4110
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_SHIFT 11
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_TRAPPED_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_TRAPPED_SHIFT 10
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DATA_BREAKPOINT_TRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_CONTEXT_DRAINED_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_CONTEXT_DRAINED_SHIFT 9
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_CONTEXT_DRAINED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_ISP2_ZLS_CSW_FINISHED_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_ISP2_ZLS_CSW_FINISHED_SHIFT 8
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_SHIFT 7
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_SHIFT 6
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TE_RGNHDR_INIT_COMPLETE_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TE_RGNHDR_INIT_COMPLETE_SHIFT 5
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TE_RGNHDR_INIT_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_TA_SHIFT 4
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_TA_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_3D_SHIFT 3
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_3D_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_DL_SHIFT 2
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_TRIG_DL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_HOST_CLEAR2 */
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2     0x4114
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_UNTRAPPED_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_UNTRAPPED_SHIFT 11
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_UNTRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_TRAPPED_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_TRAPPED_SHIFT 10
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DATA_BREAKPOINT_TRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_CONTEXT_DRAINED_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_CONTEXT_DRAINED_SHIFT 9
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_CONTEXT_DRAINED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_ISP2_ZLS_CSW_FINISHED_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_ISP2_ZLS_CSW_FINISHED_SHIFT 8
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_SHIFT 7
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_SHIFT 6
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TE_RGNHDR_INIT_COMPLETE_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TE_RGNHDR_INIT_COMPLETE_SHIFT 5
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TE_RGNHDR_INIT_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_TA_SHIFT 4
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_TA_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_3D_SHIFT 3
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_3D_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_DL_SHIFT 2
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_TRIG_DL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_STATUS2 */
#define EUR_CR_MASTER_EVENT_STATUS2         0x4118
#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_UNTRAPPED_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_UNTRAPPED_SHIFT 11
#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_UNTRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_TRAPPED_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_TRAPPED_SHIFT 10
#define EUR_CR_MASTER_EVENT_STATUS2_DATA_BREAKPOINT_TRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_MTE_CONTEXT_DRAINED_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_STATUS2_MTE_CONTEXT_DRAINED_SHIFT 9
#define EUR_CR_MASTER_EVENT_STATUS2_MTE_CONTEXT_DRAINED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_ISP2_ZLS_CSW_FINISHED_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_STATUS2_ISP2_ZLS_CSW_FINISHED_SHIFT 8
#define EUR_CR_MASTER_EVENT_STATUS2_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_DCU_INVALCOMPLETE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_STATUS2_DCU_INVALCOMPLETE_SHIFT 7
#define EUR_CR_MASTER_EVENT_STATUS2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_MTE_STATE_FLUSHED_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_STATUS2_MTE_STATE_FLUSHED_SHIFT 6
#define EUR_CR_MASTER_EVENT_STATUS2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_TE_RGNHDR_INIT_COMPLETE_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_STATUS2_TE_RGNHDR_INIT_COMPLETE_SHIFT 5
#define EUR_CR_MASTER_EVENT_STATUS2_TE_RGNHDR_INIT_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_TA_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_TA_SHIFT 4
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_TA_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_3D_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_3D_SHIFT 3
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_3D_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_DL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_DL_SHIFT 2
#define EUR_CR_MASTER_EVENT_STATUS2_TRIG_DL_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_STATUS2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_MASTER_EVENT_STATUS2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_STATUS2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_MASTER_EVENT_STATUS2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_STATUS */
#define EUR_CR_MASTER_EVENT_STATUS          0x412C
#define EUR_CR_MASTER_EVENT_STATUS_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_MASTER_EVENT_STATUS_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_MASTER_EVENT_STATUS_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_PCU_INVALCOMPLETE_MASK 0x40000000U
#define EUR_CR_MASTER_EVENT_STATUS_PCU_INVALCOMPLETE_SHIFT 30
#define EUR_CR_MASTER_EVENT_STATUS_PCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TIMER_MASK 0x20000000U
#define EUR_CR_MASTER_EVENT_STATUS_TIMER_SHIFT 29
#define EUR_CR_MASTER_EVENT_STATUS_TIMER_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_MASTER_EVENT_STATUS_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_MASTER_EVENT_STATUS_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_MASTER_EVENT_STATUS_TWOD_COMPLETE_SHIFT 27
#define EUR_CR_MASTER_EVENT_STATUS_TWOD_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TCU_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_MASTER_EVENT_STATUS_TCU_INVALCOMPLETE_SHIFT 26
#define EUR_CR_MASTER_EVENT_STATUS_TCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_MASTER_EVENT_STATUS_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_MASTER_EVENT_STATUS_ISP_END_TILE_SHIFT 23
#define EUR_CR_MASTER_EVENT_STATUS_ISP_END_TILE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_INITEND_SHIFT 22
#define EUR_CR_MASTER_EVENT_STATUS_DPM_INITEND_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_LOADED_SHIFT 21
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_LOADED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_OTPM_INV_MASK 0x00100000U
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_INV_SHIFT 20
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_INV_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_MASTER_EVENT_STATUS_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_MASTER_EVENT_STATUS_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_MASTER_EVENT_STATUS_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_ISP_HALT_MASK 0x00020000U
#define EUR_CR_MASTER_EVENT_STATUS_ISP_HALT_SHIFT 17
#define EUR_CR_MASTER_EVENT_STATUS_ISP_HALT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_MASTER_EVENT_STATUS_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_MASTER_EVENT_STATUS_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_MASTER_EVENT_STATUS_BREAKPOINT_SHIFT 15
#define EUR_CR_MASTER_EVENT_STATUS_BREAKPOINT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_SW_EVENT_MASK 0x00004000U
#define EUR_CR_MASTER_EVENT_STATUS_SW_EVENT_SHIFT 14
#define EUR_CR_MASTER_EVENT_STATUS_SW_EVENT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_MASTER_EVENT_STATUS_TA_FINISHED_SHIFT 13
#define EUR_CR_MASTER_EVENT_STATUS_TA_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_MASTER_EVENT_STATUS_TA_TERMINATE_SHIFT 12
#define EUR_CR_MASTER_EVENT_STATUS_TA_TERMINATE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_STATUS_TPC_CLEAR_SHIFT 11
#define EUR_CR_MASTER_EVENT_STATUS_TPC_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_STATUS_TPC_FLUSH_SHIFT 10
#define EUR_CR_MASTER_EVENT_STATUS_TPC_FLUSH_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_MASTER_EVENT_STATUS_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_MASTER_EVENT_STATUS_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_MASTER_EVENT_STATUS_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_MASTER_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_MASTER_EVENT_STATUS_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_STATUS_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_MASTER_EVENT_STATUS_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_HOST_ENABLE */
#define EUR_CR_MASTER_EVENT_HOST_ENABLE     0x4130
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PCU_INVALCOMPLETE_MASK 0x40000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PCU_INVALCOMPLETE_SHIFT 30
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TIMER_MASK 0x20000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TIMER_SHIFT 29
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TIMER_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TWOD_COMPLETE_SHIFT 27
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TWOD_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TCU_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TCU_INVALCOMPLETE_SHIFT 26
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_END_TILE_SHIFT 23
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_END_TILE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_INITEND_SHIFT 22
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_INITEND_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_LOADED_SHIFT 21
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_LOADED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_INV_MASK 0x00100000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_INV_SHIFT 20
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_INV_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_HALT_MASK 0x00020000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_HALT_SHIFT 17
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_HALT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_BREAKPOINT_SHIFT 15
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_BREAKPOINT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_SW_EVENT_MASK 0x00004000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_SW_EVENT_SHIFT 14
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_SW_EVENT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_FINISHED_SHIFT 13
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_TERMINATE_SHIFT 12
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TA_TERMINATE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_CLEAR_SHIFT 11
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_FLUSH_SHIFT 10
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_TPC_FLUSH_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_MASTER_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_HOST_CLEAR */
#define EUR_CR_MASTER_EVENT_HOST_CLEAR      0x4134
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PCU_INVALCOMPLETE_MASK 0x40000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PCU_INVALCOMPLETE_SHIFT 30
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TIMER_MASK 0x20000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TIMER_SHIFT 29
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TIMER_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TWOD_COMPLETE_SHIFT 27
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TWOD_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TCU_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TCU_INVALCOMPLETE_SHIFT 26
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_END_TILE_SHIFT 23
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_END_TILE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_INITEND_SHIFT 22
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_INITEND_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_LOADED_MASK 0x00200000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_LOADED_SHIFT 21
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_LOADED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_INV_MASK 0x00100000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_INV_SHIFT 20
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_INV_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_HALT_MASK 0x00020000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_HALT_SHIFT 17
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_HALT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_BREAKPOINT_SHIFT 15
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_BREAKPOINT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_SW_EVENT_MASK 0x00004000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_SW_EVENT_SHIFT 14
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_SW_EVENT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_FINISHED_SHIFT 13
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_TERMINATE_SHIFT 12
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TA_TERMINATE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_CLEAR_SHIFT 11
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_FLUSH_SHIFT 10
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_TPC_FLUSH_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_MASTER_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_MASTER_PDS_CACHE_STATUS */
#define EUR_CR_MASTER_PDS_CACHE_STATUS      0x4138
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV3_MASK 0x00000010U
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV3_SHIFT 4
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV3_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV1_MASK 0x00000004U
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV1_SHIFT 2
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV1_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV0_MASK 0x00000002U
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV0_SHIFT 1
#define EUR_CR_MASTER_PDS_CACHE_STATUS_DSC_INV0_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_STATUS_CSC_INV_MASK 0x00000001U
#define EUR_CR_MASTER_PDS_CACHE_STATUS_CSC_INV_SHIFT 0
#define EUR_CR_MASTER_PDS_CACHE_STATUS_CSC_INV_SIGNED 0

/* Register EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE */
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE 0x413C
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV3_MASK 0x00000010U
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV3_SHIFT 4
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV3_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV1_MASK 0x00000004U
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV1_SHIFT 2
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV1_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV0_MASK 0x00000002U
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV0_SHIFT 1
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_DSC_INV0_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_CSC_INV_MASK 0x00000001U
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_CSC_INV_SHIFT 0
#define EUR_CR_MASTER_PDS_CACHE_HOST_ENABLE_CSC_INV_SIGNED 0

/* Register EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR */
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR  0x4140
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV3_MASK 0x00000010U
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV3_SHIFT 4
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV3_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV1_MASK 0x00000004U
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV1_SHIFT 2
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV1_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV0_MASK 0x00000002U
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV0_SHIFT 1
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_DSC_INV0_SIGNED 0

#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_CSC_INV_MASK 0x00000001U
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_CSC_INV_SHIFT 0
#define EUR_CR_MASTER_PDS_CACHE_HOST_CLEAR_CSC_INV_SIGNED 0

/* Register EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS */
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS 0x4744
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_DRAINED_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_DRAINED_SHIFT 0
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_DRAINED_SIGNED 0

#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_RESUMED_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_RESUMED_SHIFT 1
#define EUR_CR_MASTER_DPM_CONTEXT_DRAIN_STATUS_RESUMED_SIGNED 0

/* Register EUR_CR_MASTER_DPM_DRAIN_STATUS */
#define EUR_CR_MASTER_DPM_DRAIN_STATUS      0x4748
#define EUR_CR_MASTER_DPM_DRAIN_STATUS_DRAIN_CLEAR_MASK 0x00000001U
#define EUR_CR_MASTER_DPM_DRAIN_STATUS_DRAIN_CLEAR_SHIFT 0
#define EUR_CR_MASTER_DPM_DRAIN_STATUS_DRAIN_CLEAR_SIGNED 0

#define EUR_CR_MASTER_DPM_DRAIN_STATUS_RESUME_CLEAR_MASK 0x00000002U
#define EUR_CR_MASTER_DPM_DRAIN_STATUS_RESUME_CLEAR_SHIFT 1
#define EUR_CR_MASTER_DPM_DRAIN_STATUS_RESUME_CLEAR_SIGNED 0

/* Register EUR_CR_MASTER_CLIP_CHECKSUM */
#define EUR_CR_MASTER_CLIP_CHECKSUM         0x4900
#define EUR_CR_MASTER_CLIP_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_CLIP_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_CLIP_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_MTE_MEM_CHECKSUM */
#define EUR_CR_MASTER_MTE_MEM_CHECKSUM      0x4904
#define EUR_CR_MASTER_MTE_MEM_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_MTE_MEM_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_MTE_MEM_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_MTE_TE_CHECKSUM */
#define EUR_CR_MASTER_MTE_TE_CHECKSUM       0x4908
#define EUR_CR_MASTER_MTE_TE_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_MTE_TE_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_MTE_TE_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_TE_CHECKSUM */
#define EUR_CR_MASTER_TE_CHECKSUM           0x490C
#define EUR_CR_MASTER_TE_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_TE_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_TE_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_FPU_CHECKSUM */
#define EUR_CR_MASTER_ISP_FPU_CHECKSUM      0x4910
#define EUR_CR_MASTER_ISP_FPU_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_ISP_FPU_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_ISP_FPU_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_PRECALC_CHECKSUM */
#define EUR_CR_MASTER_ISP_PRECALC_CHECKSUM  0x4914
#define EUR_CR_MASTER_ISP_PRECALC_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_ISP_PRECALC_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_ISP_PRECALC_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_EDGE_CHECKSUM */
#define EUR_CR_MASTER_ISP_EDGE_CHECKSUM     0x4918
#define EUR_CR_MASTER_ISP_EDGE_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_ISP_EDGE_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_ISP_EDGE_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_TAGWRITE_CHECKSUM */
#define EUR_CR_MASTER_ISP_TAGWRITE_CHECKSUM 0x491C
#define EUR_CR_MASTER_ISP_TAGWRITE_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_ISP_TAGWRITE_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_ISP_TAGWRITE_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_ISP_SPAN_CHECKSUM */
#define EUR_CR_MASTER_ISP_SPAN_CHECKSUM     0x4920
#define EUR_CR_MASTER_ISP_SPAN_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_ISP_SPAN_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_ISP_SPAN_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_PBE_CHECKSUM */
#define EUR_CR_MASTER_PBE_CHECKSUM          0x4924
#define EUR_CR_MASTER_PBE_CHECKSUM_VALUE_MASK 0xFFFFFFFFU
#define EUR_CR_MASTER_PBE_CHECKSUM_VALUE_SHIFT 0
#define EUR_CR_MASTER_PBE_CHECKSUM_VALUE_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_PDS_ENABLE2 */
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2     0x4A50
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_MASK 0x00000800U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_SHIFT 11
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_UNTRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_TRAPPED_MASK 0x00000400U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_TRAPPED_SHIFT 10
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_DATA_BREAKPOINT_TRAPPED_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_MTE_CONTEXT_DRAINED_MASK 0x00000200U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_MTE_CONTEXT_DRAINED_SHIFT 9
#define EUR_CR_MASTER_EVENT_PDS_ENABLE2_MTE_CONTEXT_DRAINED_SIGNED 0

/* Register EUR_CR_MASTER_EVENT_PDS_ENABLE */
#define EUR_CR_MASTER_EVENT_PDS_ENABLE      0x4A58
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TWOD_COMPLETE_MASK 0x08000000U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TWOD_COMPLETE_SHIFT 27
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TWOD_COMPLETE_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_FINISHED_SHIFT 13
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_FINISHED_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_TERMINATE_SHIFT 12
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_TA_TERMINATE_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_MASTER_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_SIGNED 0

#endif /* _SGXMPDEFS_H_ */

/*****************************************************************************
 End of file (sgxmpdefs.h)
*****************************************************************************/
