#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c17c9b5800 .scope module, "and_by_nor_tb" "and_by_nor_tb" 2 1;
 .timescale 0 0;
v000001c17c9c4840_0 .var "t_a", 0 0;
v000001c17c9c48e0_0 .var "t_b", 0 0;
v000001c17c9c4980_0 .net "t_x", 0 0, L_000001c17c993200;  1 drivers
v000001c17c9c4a20_0 .net "t_y", 0 0, L_000001c17c9c6da0;  1 drivers
v000001c17ca0e3c0_0 .net "t_z", 0 0, L_000001c17c9c5f50;  1 drivers
S_000001c17c992a40 .scope module, "gate1" "nor_gate" 2 4, 3 1 0, S_000001c17c9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001c17c9c6da0 .functor NOR 1, v000001c17c9c4840_0, v000001c17c9c4840_0, C4<0>, C4<0>;
v000001c17c9c8d40_0 .net "i1", 0 0, v000001c17c9c4840_0;  1 drivers
v000001c17c992bd0_0 .net "i2", 0 0, v000001c17c9c4840_0;  alias, 1 drivers
v000001c17c992c70_0 .net "o1", 0 0, L_000001c17c9c6da0;  alias, 1 drivers
S_000001c17c992d10 .scope module, "gate2" "nor_gate" 2 5, 3 1 0, S_000001c17c9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001c17c9c5f50 .functor NOR 1, v000001c17c9c48e0_0, v000001c17c9c48e0_0, C4<0>, C4<0>;
v000001c17c9c6990_0 .net "i1", 0 0, v000001c17c9c48e0_0;  1 drivers
v000001c17c9c6a30_0 .net "i2", 0 0, v000001c17c9c48e0_0;  alias, 1 drivers
v000001c17c9c6ad0_0 .net "o1", 0 0, L_000001c17c9c5f50;  alias, 1 drivers
S_000001c17c9c6b70 .scope module, "gate3" "nor_gate" 2 6, 3 1 0, S_000001c17c9b5800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
L_000001c17c993200 .functor NOR 1, L_000001c17c9c5f50, L_000001c17c9c6da0, C4<0>, C4<0>;
v000001c17c9c6d00_0 .net "i1", 0 0, L_000001c17c9c5f50;  alias, 1 drivers
v000001c17c9c4700_0 .net "i2", 0 0, L_000001c17c9c6da0;  alias, 1 drivers
v000001c17c9c47a0_0 .net "o1", 0 0, L_000001c17c993200;  alias, 1 drivers
S_000001c17c9c8bb0 .scope module, "or_gate" "or_gate" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o1";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "i2";
o000001c17c9c9258 .functor BUFZ 1, C4<z>; HiZ drive
o000001c17c9c9288 .functor BUFZ 1, C4<z>; HiZ drive
L_000001c17c9c4ac0 .functor OR 1, o000001c17c9c9258, o000001c17c9c9288, C4<0>, C4<0>;
v000001c17ca0da60_0 .net "i1", 0 0, o000001c17c9c9258;  0 drivers
v000001c17ca0e500_0 .net "i2", 0 0, o000001c17c9c9288;  0 drivers
v000001c17ca0e000_0 .net "o1", 0 0, L_000001c17c9c4ac0;  1 drivers
    .scope S_000001c17c9b5800;
T_0 ;
    %vpi_call 2 9 "$display", "AND gate implementation using NOR gate" {0 0 0};
    %vpi_call 2 10 "$display", "Input | output" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17c9c4840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17c9c48e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 13 "$display", "%d %d\011 %d", v000001c17c9c4840_0, v000001c17c9c48e0_0, v000001c17c9c4980_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17c9c4840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c17c9c48e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 16 "$display", "%d %d\011 %d", v000001c17c9c4840_0, v000001c17c9c48e0_0, v000001c17c9c4980_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c17c9c4840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17c9c48e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 19 "$display", "%d %d\011 %d", v000001c17c9c4840_0, v000001c17c9c48e0_0, v000001c17c9c4980_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c17c9c4840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c17c9c48e0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$display", "%d %d\011 %d", v000001c17c9c4840_0, v000001c17c9c48e0_0, v000001c17c9c4980_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "norasand_tb.v";
    "nor.v";
    "or.v";
