<stg><name>dateport</name>


<trans_list>

<trans id="211" from="1" to="2">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="48">
<condition id="86">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="47">
<condition id="87">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="46">
<condition id="89">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="3" to="4">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="4" to="5">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="5" to="6">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="6" to="7">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="7" to="8">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="8" to="9">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="10">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="10" to="11">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="11" to="12">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="12" to="13">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="13" to="14">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="14" to="15">
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="14" to="28">
<condition id="103">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="26">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="26" to="27">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="27" to="14">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="28" to="29">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="29" to="30">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="30" to="31">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="31" to="32">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="32" to="33">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="33" to="34">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="34" to="35">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="35" to="36">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="36" to="37">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="37" to="38">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="38" to="39">
<condition id="131">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="38" to="40">
<condition id="132">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="39" to="40">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="40" to="41">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="41" to="42">
<condition id="136">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="41" to="45">
<condition id="143">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="42" to="43">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="43" to="44">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="44" to="41">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="45" to="46">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="46" to="47">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="47" to="49">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="48" to="47">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %signal_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %signal_r) nounwind

]]></node>
<StgValue><ssdm name="signal_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %date_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %date) nounwind

]]></node>
<StgValue><ssdm name="date_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %date) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %signal_r) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %led) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %signal_out) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @dateport_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %signal_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %signal_r) nounwind

]]></node>
<StgValue><ssdm name="signal_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %date_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %date) nounwind

]]></node>
<StgValue><ssdm name="date_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %signal_out, [10 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i16* %led, [10 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i8 %signal_r, [10 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %date, [10 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %tmp_1 = icmp eq i8 %signal_read, 3

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_1, label %._crit_edge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_9 = icmp eq i8 %signal_read, 2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_9, label %._crit_edge1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_s = icmp eq i8 %signal_read, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %3, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_3 = icmp eq i8 %signal_read, 0

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %12, label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @righht_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:0  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @dateport_C1_conv([1024 x float]* nocapture @input_img) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:6  call void @_ssdm_op_Write.s_axilite.i8P(i8* %signal_out, i8 2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @dateport_C1_conv([1024 x float]* nocapture @input_img) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  call fastcc void @dateport_S2_pool() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  call fastcc void @dateport_S2_pool() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @dateport_C3_conv() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:2  call fastcc void @dateport_C3_conv() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @dateport_S4_pool() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:3  call fastcc void @dateport_S4_pool() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:4  call fastcc void @dateport_C5_conv() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:4  call fastcc void @dateport_C5_conv() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:5  call fastcc void @dateport_O_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
:5  call fastcc void @dateport_O_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5 = shl i32 %date_read, 3

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6 = shl i32 %date_read, 1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %resid_addr3 = add i32 %tmp_6, %tmp_5

]]></node>
<StgValue><ssdm name="resid_addr3"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i4 [ 0, %3 ], [ %i, %5 ]

]]></node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond_i_i = icmp eq i4 %i_i_i, -6

]]></node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i_i, label %DO_layer.exit.i, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="4">
<![CDATA[
:3  %tmp_i_i_trn = zext i4 %i_i_i to i32

]]></node>
<StgValue><ssdm name="tmp_i_i_trn"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %resid_addr4 = add i32 %resid_addr3, %tmp_i_i_trn

]]></node>
<StgValue><ssdm name="resid_addr4"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_18 = sext i32 %resid_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %resid_addr = getelementptr [100 x i1]* @resid, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="resid_addr"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="7">
<![CDATA[
:7  %resid_load = load i1* %resid_addr, align 1

]]></node>
<StgValue><ssdm name="resid_load"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:0  call fastcc void @dateport_DC5_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="103" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="7">
<![CDATA[
:7  %resid_load = load i1* %resid_addr, align 1

]]></node>
<StgValue><ssdm name="resid_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="1">
<![CDATA[
:8  %tmp_80_i_i4 = zext i1 %resid_load to i32

]]></node>
<StgValue><ssdm name="tmp_80_i_i4"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="108" st_id="19" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i_i = zext i4 %i_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_y_addr = getelementptr [10 x float]* @output_y, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="output_y_addr"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_y_load = load float* %output_y_addr, align 4

]]></node>
<StgValue><ssdm name="output_y_load"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="113" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_y_load = load float* %output_y_addr, align 4

]]></node>
<StgValue><ssdm name="output_y_load"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_80_i_i = sitofp i32 %tmp_80_i_i4 to float

]]></node>
<StgValue><ssdm name="tmp_80_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="115" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_81_i_i = fsub float %output_y_load, %tmp_80_i_i

]]></node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="116" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_81_i_i = fsub float %output_y_load, %tmp_80_i_i

]]></node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="117" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_81_i_i = fsub float %output_y_load, %tmp_80_i_i

]]></node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="118" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_81_i_i = fsub float %output_y_load, %tmp_80_i_i

]]></node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="119" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_81_i_i = fsub float %output_y_load, %tmp_80_i_i

]]></node>
<StgValue><ssdm name="tmp_81_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="120" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %output_d_addr = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="output_d_addr"/></StgValue>
</operation>

<operation id="121" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:12  store float %tmp_81_i_i, float* %output_d_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="123" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:0  call fastcc void @dateport_DC5_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="124" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:1  call fastcc void @dateport_DS4_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:8  call fastcc void @dateport_update_OUT() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="126" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:1  call fastcc void @dateport_DS4_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:8  call fastcc void @dateport_update_OUT() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="128" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:2  call fastcc void @dateport_DC3_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:7  call fastcc void @dateport_update_C5() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="130" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:2  call fastcc void @dateport_DC3_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:7  call fastcc void @dateport_update_C5() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="132" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:3  call fastcc void @dateport_DS2_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="133" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:3  call fastcc void @dateport_DS2_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="134" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:4  call fastcc void @dateport_DC1_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:6  call fastcc void @dateport_update_C3() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="136" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:4  call fastcc void @dateport_DC1_layer() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
DO_layer.exit.i:6  call fastcc void @dateport_update_C3() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="138" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
DO_layer.exit.i:5  call fastcc void @dateport_update_C1([1024 x float]* @input_img) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="139" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
DO_layer.exit.i:5  call fastcc void @dateport_update_C1([1024 x float]* @input_img) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="8" op_0_bw="8">
<![CDATA[
DO_layer.exit.i:9  %renew_load = load i8* @renew, align 1

]]></node>
<StgValue><ssdm name="renew_load"/></StgValue>
</operation>

<operation id="141" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="6" op_0_bw="8">
<![CDATA[
DO_layer.exit.i:10  %tmp_10 = trunc i8 %renew_load to i6

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="142" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="7" op_0_bw="8">
<![CDATA[
DO_layer.exit.i:11  %tmp_12 = trunc i8 %renew_load to i7

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="143" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
DO_layer.exit.i:12  %tmp_i = icmp eq i7 %tmp_12, 0

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="144" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
DO_layer.exit.i:13  br i1 %tmp_i, label %6, label %CNNs.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="145" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @dateport_upadteall() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="146" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @dateport_upadteall() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %CNNs.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
CNNs.exit:0  %tmp_i_9 = add i6 %tmp_10, 1

]]></node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="149" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
CNNs.exit:1  %tmp_19 = icmp ult i6 %tmp_i_9, -14

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="150" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
CNNs.exit:2  %tmp_20 = add i6 %tmp_10, 15

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="151" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
CNNs.exit:3  %tmp_11_i = select i1 %tmp_19, i6 %tmp_i_9, i6 %tmp_20

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="152" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="6">
<![CDATA[
CNNs.exit:4  %tmp_11_i_cast = zext i6 %tmp_11_i to i8

]]></node>
<StgValue><ssdm name="tmp_11_i_cast"/></StgValue>
</operation>

<operation id="153" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
CNNs.exit:5  store i8 %tmp_11_i_cast, i8* @renew, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
CNNs.exit:6  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="155" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %h_i = phi float [ -1.000000e+00, %CNNs.exit ], [ %h_1, %8 ]

]]></node>
<StgValue><ssdm name="h_i"/></StgValue>
</operation>

<operation id="156" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %offset = phi i4 [ 0, %CNNs.exit ], [ %j, %8 ]

]]></node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="157" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %offset_i = phi i32 [ 0, %CNNs.exit ], [ %offset_1, %8 ]

]]></node>
<StgValue><ssdm name="offset_i"/></StgValue>
</operation>

<operation id="158" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="4">
<![CDATA[
:3  %offset_cast1 = zext i4 %offset to i32

]]></node>
<StgValue><ssdm name="offset_cast1"/></StgValue>
</operation>

<operation id="159" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %exitcond_i = icmp eq i4 %offset, -6

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="160" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="161" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %j = add i4 %offset, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="162" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_i, label %9, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_i1 = zext i4 %offset to i64

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_y_addr_1 = getelementptr [10 x float]* @output_y, i64 0, i64 %tmp_i1

]]></node>
<StgValue><ssdm name="output_y_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="4">
<![CDATA[
:2  %m = load float* %output_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="166" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_i3 = icmp eq i32 %offset_i, %date_read

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="167" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_i3, label %10, label %correct.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="16" op_0_bw="16">
<![CDATA[
:0  %righht_i_load_1 = load i16* @righht_i, align 2

]]></node>
<StgValue><ssdm name="righht_i_load_1"/></StgValue>
</operation>

<operation id="169" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_12_i = add i16 %righht_i_load_1, 1

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="170" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %tmp_12_i, i16* @righht_i, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="tmp_i3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %correct.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="172" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="4">
<![CDATA[
:2  %m = load float* %output_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="173" st_id="43" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_16 = fcmp ogt float %m, %h_i

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="174" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32">
<![CDATA[
:3  %m_to_int = bitcast float %m to i32

]]></node>
<StgValue><ssdm name="m_to_int"/></StgValue>
</operation>

<operation id="175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %m_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_21 = trunc i32 %m_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="177" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32">
<![CDATA[
:6  %h_i_to_int = bitcast float %h_i to i32

]]></node>
<StgValue><ssdm name="h_i_to_int"/></StgValue>
</operation>

<operation id="178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %h_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="179" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_22 = trunc i32 %h_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="180" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs = icmp ne i8 %tmp, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="181" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs = icmp eq i23 %tmp_21, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="182" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_13 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="183" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %notlhs5 = icmp ne i8 %tmp_11, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="184" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %notrhs6 = icmp eq i23 %tmp_22, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="185" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_14 = or i1 %notrhs6, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="186" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %tmp_15 = and i1 %tmp_13, %tmp_14

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="187" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %tmp_17 = and i1 %tmp_15, %tmp_16

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="188" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %h_1 = select i1 %tmp_17, float %m, float %h_i

]]></node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="189" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %offset_1 = select i1 %tmp_17, i32 %offset_cast1, i32 %offset_i

]]></node>
<StgValue><ssdm name="offset_1"/></StgValue>
</operation>

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="191" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="16" op_0_bw="16">
<![CDATA[
correct.exit:0  %righht_i_load = load i16* @righht_i, align 2

]]></node>
<StgValue><ssdm name="righht_i_load"/></StgValue>
</operation>

<operation id="192" st_id="45" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
correct.exit:1  call void @_ssdm_op_Write.s_axilite.i16P(i16* %led, i16 %righht_i_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="193" st_id="46" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
correct.exit:1  call void @_ssdm_op_Write.s_axilite.i16P(i16* %led, i16 %righht_i_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
correct.exit:2  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="46" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i8P(i8* %signal_out, i8 2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="196" st_id="47" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  call void @_ssdm_op_Write.s_axilite.i8P(i8* %signal_out, i8 2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="47" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0">
<![CDATA[
._crit_edge1:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="199" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %tmp_2 = bitcast i32 %date_read to float

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="200" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:1  %input_i_load = load i32* @input_i, align 4

]]></node>
<StgValue><ssdm name="input_i_load"/></StgValue>
</operation>

<operation id="201" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:2  %tmp_4 = sext i32 %input_i_load to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="202" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %input_img_addr = getelementptr [1024 x float]* @input_img, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="203" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge:4  store float %tmp_2, float* %input_img_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_7 = add i32 %input_i_load, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="205" st_id="48" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge:6  call void @_ssdm_op_Write.s_axilite.i8P(i8* %signal_out, i8 2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_8 = icmp eq i32 %tmp_7, 1024

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="207" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:8  %p_tmp_7 = select i1 %tmp_8, i32 0, i32 %tmp_7

]]></node>
<StgValue><ssdm name="p_tmp_7"/></StgValue>
</operation>

<operation id="208" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  store i32 %p_tmp_7, i32* @input_i, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:10  br label %._crit_edge1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="210" st_id="49" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0">
<![CDATA[
._crit_edge1:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
