# ECSE222 Digital Logics - Lab Codes  
This is for ECSE222 labs. Mainly VHDL programming.

## Contributors
[Pengnan](https://github.com/Catosine) and [Grace](https://github.com/schen136)

## List of Contents  
[Lab1 - 5-bit Adder](https://github.com/Catosine/ECSE222---VHDL/tree/master/Lab1)  
[Lab2 - Sequential Circuits](https://github.com/Catosine/ECSE222---VHDL/tree/master/Lab2)  

## Hardware
[Intel Cyclone V 5CSEMA5F31C6](https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-v/cv_51001.pdf)

## Updates
> **<March 29, 2019>**  
>> Uploaded clock divider for lab2;  
>> Implemented and uploaded testers for both up counter and clock divider. Also checked the correctness of them using the testers.    
>> Uploaded/updated RTL diagram for both up counter and clock divider.  

> **<March 22, 2019>** Up counter for lab2 is uploaded (Not tested on board).  
> **<March 9, 2019>** Comments added to lab1 codes.  
> **<March 8, 2019>** Lab1 codes uploaded.  
> **<February 27, 2019>** GitHub page created.
