Implementation;Generate BitStream||(null)||Please refer to the log file for details||eSRAM_eNVM_access_top_generateBitstream.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_generateBitstream.log||(null);(null)
Implementation;Generate BitStream||(null)||Please refer to the log file for details||eSRAM_eNVM_access_top_exportBitstream.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_exportBitstream.log||(null);(null)
Implementation;Generate BitStream;RootName:eSRAM_eNVM_access_top
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 2 Warning(s)||eSRAM_eNVM_access_top_PROGRAM.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_PROGRAM.log||(null);(null)
HelpInfo,C:\tools\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\tools\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:eSRAM_eNVM_access_top
Implementation;Synthesis|| CD266 ||@W:ss_n is not readable.  This may cause a simulation mismatch.||eSRAM_eNVM_access_top.srr(18);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/18||SPI_Master.vhd(155);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\SPI_Master.vhd'/linenumber/155
Implementation;Synthesis|| CD266 ||@W:clkout is not readable.  This may cause a simulation mismatch.||eSRAM_eNVM_access_top.srr(19);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/19||SPI_Master.vhd(159);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\SPI_Master.vhd'/linenumber/159
Implementation;Synthesis|| CD266 ||@W:clkout is not readable.  This may cause a simulation mismatch.||eSRAM_eNVM_access_top.srr(20);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/20||SPI_Master.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\SPI_Master.vhd'/linenumber/168
Implementation;Synthesis|| CG360 ||@W:No assignment to wire HSIZE_int||eSRAM_eNVM_access_top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/102||AHB_IF.v(60);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\AHB_IF.v'/linenumber/60
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit HTRANS[0] to a constant 0||eSRAM_eNVM_access_top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/105||AHB_IF.v(81);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\AHB_IF.v'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of HTRANS[1:0] ||eSRAM_eNVM_access_top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/106||AHB_IF.v(81);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\AHB_IF.v'/linenumber/81
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||eSRAM_eNVM_access_top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/118||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr[13:0] ||eSRAM_eNVM_access_top.srr(386);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/386||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3[12:0] ||eSRAM_eNVM_access_top.srr(388);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/388||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2[12:0] ||eSRAM_eNVM_access_top.srr(390);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/390||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1[12:0] ||eSRAM_eNVM_access_top.srr(392);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/392||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0[12:0] ||eSRAM_eNVM_access_top.srr(394);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/394||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1 ||eSRAM_eNVM_access_top.srr(396);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/396||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1 ||eSRAM_eNVM_access_top.srr(398);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/398||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1 ||eSRAM_eNVM_access_top.srr(400);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/400||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1 ||eSRAM_eNVM_access_top.srr(402);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/402||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc ||eSRAM_eNVM_access_top.srr(404);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/404||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc ||eSRAM_eNVM_access_top.srr(406);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/406||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc ||eSRAM_eNVM_access_top.srr(408);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/408||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc ||eSRAM_eNVM_access_top.srr(410);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/410||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1 ||eSRAM_eNVM_access_top.srr(412);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/412||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc ||eSRAM_eNVM_access_top.srr(414);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/414||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable ||eSRAM_eNVM_access_top.srr(416);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/416||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable ||eSRAM_eNVM_access_top.srr(418);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/418||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable ||eSRAM_eNVM_access_top.srr(420);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/420||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable ||eSRAM_eNVM_access_top.srr(422);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/422||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable ||eSRAM_eNVM_access_top.srr(424);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/424||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||eSRAM_eNVM_access_top.srr(431);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/431||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset ||eSRAM_eNVM_access_top.srr(432);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/432||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int ||eSRAM_eNVM_access_top.srr(434);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/434||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state[2:0] ||eSRAM_eNVM_access_top.srr(436);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/436||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1 ||eSRAM_eNVM_access_top.srr(438);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/438||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base ||eSRAM_eNVM_access_top.srr(440);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/440||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis|| CL189 ||@W:Register bit addr_temp[0] is always 0, optimizing ...||eSRAM_eNVM_access_top.srr(467);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/467||eSRAM_eNVM_RW.v(110);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\eSRAM_eNVM_RW.v'/linenumber/110
Implementation;Synthesis|| CL189 ||@W:Register bit addr_temp[1] is always 0, optimizing ...||eSRAM_eNVM_access_top.srr(468);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/468||eSRAM_eNVM_RW.v(110);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\eSRAM_eNVM_RW.v'/linenumber/110
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of addr_temp[31:0] ||eSRAM_eNVM_access_top.srr(469);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/469||eSRAM_eNVM_RW.v(110);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\hdl\eSRAM_eNVM_RW.v'/linenumber/110
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.||eSRAM_eNVM_access_top.srr(491);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/491||eSRAM_eNVM_access_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access\FABOSC_0\eSRAM_eNVM_access_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.||eSRAM_eNVM_access_top.srr(492);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/492||eSRAM_eNVM_access_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access\FABOSC_0\eSRAM_eNVM_access_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.||eSRAM_eNVM_access_top.srr(493);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/493||eSRAM_eNVM_access_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access\FABOSC_0\eSRAM_eNVM_access_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.||eSRAM_eNVM_access_top.srr(494);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/494||eSRAM_eNVM_access_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access\FABOSC_0\eSRAM_eNVM_access_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL159 ||@W:Input XTL is unused||eSRAM_eNVM_access_top.srr(495);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/495||eSRAM_eNVM_access_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access\FABOSC_0\eSRAM_eNVM_access_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused||eSRAM_eNVM_access_top.srr(496);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/496||eSRAM_eNVM_access_HPMS.v(51);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\work\eSRAM_eNVM_access_HPMS\eSRAM_eNVM_access_HPMS.v'/linenumber/51
Implementation;Synthesis|| CL159 ||@W:Input CLK_LTSSM is unused||eSRAM_eNVM_access_top.srr(540);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/540||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis|| CL159 ||@W:Input FPLL_LOCK is unused||eSRAM_eNVM_access_top.srr(541);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/541||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_SPLL_LOCK is unused||eSRAM_eNVM_access_top.srr(542);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/542||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_SPLL_LOCK is unused||eSRAM_eNVM_access_top.srr(543);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/543||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_SPLL_LOCK is unused||eSRAM_eNVM_access_top.srr(544);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/544||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_SPLL_LOCK is unused||eSRAM_eNVM_access_top.srr(545);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/545||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PSEL is unused||eSRAM_eNVM_access_top.srr(546);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/546||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PWRITE is unused||eSRAM_eNVM_access_top.srr(547);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/547||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis|| CL159 ||@W:Input SDIF0_PRDATA is unused||eSRAM_eNVM_access_top.srr(548);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/548||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PSEL is unused||eSRAM_eNVM_access_top.srr(549);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/549||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PWRITE is unused||eSRAM_eNVM_access_top.srr(550);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/550||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis|| CL159 ||@W:Input SDIF1_PRDATA is unused||eSRAM_eNVM_access_top.srr(551);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/551||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PSEL is unused||eSRAM_eNVM_access_top.srr(552);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/552||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PWRITE is unused||eSRAM_eNVM_access_top.srr(553);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/553||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis|| CL159 ||@W:Input SDIF2_PRDATA is unused||eSRAM_eNVM_access_top.srr(554);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/554||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PSEL is unused||eSRAM_eNVM_access_top.srr(555);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/555||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PWRITE is unused||eSRAM_eNVM_access_top.srr(556);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/556||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis|| CL159 ||@W:Input SDIF3_PRDATA is unused||eSRAM_eNVM_access_top.srr(557);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/557||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis|| CL159 ||@W:Input SOFT_EXT_RESET_OUT is unused||eSRAM_eNVM_access_top.srr(558);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/558||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis|| CL159 ||@W:Input SOFT_RESET_F2M is unused||eSRAM_eNVM_access_top.srr(559);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/559||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis|| CL159 ||@W:Input SOFT_M3_RESET is unused||eSRAM_eNVM_access_top.srr(560);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/560||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis|| CL159 ||@W:Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(561);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/561||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis|| CL159 ||@W:Input SOFT_FDDR_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(562);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/562||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_PHY_RESET is unused||eSRAM_eNVM_access_top.srr(563);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/563||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(564);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/564||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF1_PHY_RESET is unused||eSRAM_eNVM_access_top.srr(565);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/565||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF1_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(566);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/566||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF2_PHY_RESET is unused||eSRAM_eNVM_access_top.srr(567);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/567||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF2_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(568);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/568||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF3_PHY_RESET is unused||eSRAM_eNVM_access_top.srr(569);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/569||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF3_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(570);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/570||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_0_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(571);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/571||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input SOFT_SDIF0_1_CORE_RESET is unused||eSRAM_eNVM_access_top.srr(572);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/572||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||eSRAM_eNVM_access_top.srr(573);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/573||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||eSRAM_eNVM_access_top.srr(575);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/575||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||eSRAM_eNVM_access_top.srr(577);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/577||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||eSRAM_eNVM_access_top.srr(579);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/579||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||eSRAM_eNVM_access_top.srr(581);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/581||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||eSRAM_eNVM_access_top.srr(583);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/583||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||eSRAM_eNVM_access_top.srr(585);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/585||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||eSRAM_eNVM_access_top.srr(587);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/587||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||eSRAM_eNVM_access_top.srr(589);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/589||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||eSRAM_eNVM_access_top.srr(591);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/591||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||eSRAM_eNVM_access_top.srr(593);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/593||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||eSRAM_eNVM_access_top.srr(595);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/595||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||eSRAM_eNVM_access_top.srr(597);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/597||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||eSRAM_eNVM_access_top.srr(599);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/599||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||eSRAM_eNVM_access_top.srr(601);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/601||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||eSRAM_eNVM_access_top.srr(603);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/603||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||eSRAM_eNVM_access_top.srr(605);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/605||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||eSRAM_eNVM_access_top.srr(607);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/607||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||eSRAM_eNVM_access_top.srr(609);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/609||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||eSRAM_eNVM_access_top.srr(611);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/611||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||eSRAM_eNVM_access_top.srr(613);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/613||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| CL159 ||@W:Input HBURST_M0 is unused||eSRAM_eNVM_access_top.srr(615);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/615||coreahblite.v(123);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input HPROT_M0 is unused||eSRAM_eNVM_access_top.srr(616);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/616||coreahblite.v(124);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/124
Implementation;Synthesis|| CL159 ||@W:Input HBURST_M1 is unused||eSRAM_eNVM_access_top.srr(617);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/617||coreahblite.v(134);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/134
Implementation;Synthesis|| CL159 ||@W:Input HPROT_M1 is unused||eSRAM_eNVM_access_top.srr(618);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/618||coreahblite.v(135);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/135
Implementation;Synthesis|| CL159 ||@W:Input HBURST_M2 is unused||eSRAM_eNVM_access_top.srr(619);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/619||coreahblite.v(145);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/145
Implementation;Synthesis|| CL159 ||@W:Input HPROT_M2 is unused||eSRAM_eNVM_access_top.srr(620);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/620||coreahblite.v(146);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/146
Implementation;Synthesis|| CL159 ||@W:Input HBURST_M3 is unused||eSRAM_eNVM_access_top.srr(621);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/621||coreahblite.v(156);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/156
Implementation;Synthesis|| CL159 ||@W:Input HPROT_M3 is unused||eSRAM_eNVM_access_top.srr(622);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/622||coreahblite.v(157);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/157
Implementation;Synthesis|| CL159 ||@W:Input HWDATA_M1 is unused||eSRAM_eNVM_access_top.srr(623);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\synthesis\eSRAM_eNVM_access_top.srr'/linenumber/623||coreahblite_matrix4x16.v(51);liberoaction://cross_probe/hdl/file/'C:\Future\FPGA\Microsemi\CreativeBoard\IGLOO2\Lab3_part2\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/51
Implementation;Synthesis||(null)||Please refer to the log file for details about 322 Warning(s)||eSRAM_eNVM_access_top.srr;liberoaction://open_report/file/eSRAM_eNVM_access_top.srr||(null);(null)
Implementation;Compile;RootName:eSRAM_eNVM_access_top
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||eSRAM_eNVM_access_top_compile_log.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:eSRAM_eNVM_access_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||eSRAM_eNVM_access_top_layout_log.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||eSRAM_eNVM_access_top_generateBitstream.log;liberoaction://open_report/file/eSRAM_eNVM_access_top_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:eSRAM_eNVM_access_top
