Checking out license 'RTL_Compiler_Ultra'... (1 second elapsed)
License 'RTL_Compiler_Ultra' checkout failed.
Checking out license 'RTL_Compiler_Physical'... (0 seconds elapsed)
License 'RTL_Compiler_Physical' checkout failed.
Checking out license 'RTL_Compiler_Verification'... (0 seconds elapsed)
License 'RTL_Compiler_Verification' checkout failed.
Checking out license 'RTL_Compiler_L'... (0 seconds elapsed)
License 'RTL_Compiler_L' checkout failed.
Checking out license 'Virtuoso_Digital_Implem'... (0 seconds elapsed)
License 'Virtuoso_Digital_Implem' checkout failed.
Checking out license 'Virtuoso_Digital_Implem_XL'... (1 second elapsed)
Reading GUI preferences file '/users/enseig/mambu/.cadence/rc.gui'.
Finished loading tool scripts (14 seconds elapsed)

                                                   Cadence Encounter(R) RTL Compiler
                                      Version RC13.12 - v13.10-s021_1 (64-bit), built Jun  5 2014


Copyright notice: Copyright 1997-2014 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 1681 days old.
         Visit downloads.cadence.com for the latest release of RC.


========================================================================================================================================
                                              Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
========================================================================================================================================

rc:/> csource /object_types/co
invalid command name "csource"
rc:/> source commands.tcl 
Sourcing './commands.tcl' (Fri Jan 11 11:02:02 +0100 2019)...
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.200000, 1.080000, 125.000000) in library '/users/enseig/tuna/ue_vlsi2/techno/cmos_120/cmos_120nm_core_Worst.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library /users/enseig/tuna/ue_vlsi2/techno/cmos_120/cmos_120nm_core_Worst.lib:
  **************************************************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 3
  Created nominal operating condition. [LBR-412]: 1
  Library has missing unit. [LBR-54]: 1
  **************************************************************************************************
 
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2ABHSP/Z'.
        : Although the delay model for this library is table lookup, it appears that linear delay model parameters are also present.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2ABHSX4/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2ABHSX6/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2ABHSX8/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2BHS/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2BHSP/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2BHSX4/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2BHSX6/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2BHSX8/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2HS/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2HSP/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2HSX4/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2HSX6/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN2HSX8/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3ABCHSP/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3ABCHSX4/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3ABCHSX6/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3ABCHSX8/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3BCHS/Z'.
Warning : Timing attributes intrinsic_rise and intrinsic_fall are not expected and will be ignored. [LBR-21]
        : The library pin involved is 'AN3BCHSP/Z'.
  Setting attribute of root '/': 'library' = /users/enseig/tuna/ue_vlsi2/techno/cmos_120/cmos_120nm_core_Worst.lib
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'QN' has the 'rising_edge' value in library cell 'LD1QNHS'.
        : Rising edge-triggered sequential cells should have rising hold/setup checks and falling edge-triggered sequential cells should have falling hold/setup checks.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'QN' has the 'rising_edge' value in library cell 'LD1QNHSP'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'QN' has the 'rising_edge' value in library cell 'LD1QNHSX4'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'QN' has the 'rising_edge' value in library cell 'LD1QNHSX6'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'QN' has the 'rising_edge' value in library cell 'LD1QNHSX8'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1QHS'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1QHSP'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1QHSX4'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1QHSX6'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1QHSX8'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1TQHS'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1TQHSP'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1TQHSX4'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1TQHSX6'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'G' and 'D' has the 'setup_falling' value whereas the 'timing_type' for the timing arc between pins 'G' and 'Q' has the 'rising_edge' value in library cell 'LD1TQHSX8'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'GN' and 'D' has the 'setup_rising' value whereas the 'timing_type' for the timing arc between pins 'GN' and 'QN' has the 'falling_edge' value in library cell 'LD2QNHS'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'GN' and 'D' has the 'setup_rising' value whereas the 'timing_type' for the timing arc between pins 'GN' and 'QN' has the 'falling_edge' value in library cell 'LD2QNHSP'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'GN' and 'D' has the 'setup_rising' value whereas the 'timing_type' for the timing arc between pins 'GN' and 'QN' has the 'falling_edge' value in library cell 'LD2QNHSX4'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'GN' and 'D' has the 'setup_rising' value whereas the 'timing_type' for the timing arc between pins 'GN' and 'QN' has the 'falling_edge' value in library cell 'LD2QNHSX6'.
Warning : Mismatch in 'timing_type' values for setup and clock timing arcs. [LBR-420]
        : The 'timing_type' for the setup check between pins 'GN' and 'D' has the 'setup_rising' value whereas the 'timing_type' for the timing arc between pins 'GN' and 'QN' has the 'falling_edge' value in library cell 'LD2QNHSX8'.
Info    : Found unusable library cells. [LBR-415]
        : Library: '/users/enseig/tuna/ue_vlsi2/techno/cmos_120/cmos_120nm_core_Worst.lib', Total cells: 693, Unusable cells: 25.
	List of unusable cells: 'BK1HSX05 BK1SHSX05 BTSHS FD9QHS FD9QHSP FD9QHSX4 FD9SQHS FD9SQHSP FD9SQHSX4 ITSHS ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'MIPS_32_1P_MUL_DIV' from file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'BEHAVIOURAL' for entity 'MIPS_32_1P_MUL_DIV'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'MIPS_32_1P_MUL_DIV' with default parameters value.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'MIPS_32_1P_MUL_DIV' in file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd' on line 2180.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'MIPS_32_1P_MUL_DIV' in file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd' on line 2215.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'MIPS_32_1P_MUL_DIV' in file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd' on line 2576.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'others' in module 'MIPS_32_1P_MUL_DIV' in file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd' on line 3939.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'I_RM' in module 'MIPS_32_1P_MUL_DIV' in file '/users/enseig/tuna/ue_vlsi2/rtl/mips_32_1p_mul_div.vhd' on line 5459.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use 'set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'MIPS_32_1P_MUL_DIV'.
  Checking the design.

 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)              37 
Assigns                                 94 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         1 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)          7932 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
Subdesigns with long module name         0 
Physical only instance(s)                0 

  Done Checking the design.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 47 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 98 sequential instances.
Mapping MIPS_32_1P_MUL_DIV to gates.
Multi-threaded constant propagation [1|1] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'SASVIOL_RE_reg'. The constant is '0'.
        : The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might also conflict with the simulation and/or verification setup.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S04MUL2_RE_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S03MUL2_RE_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S02MUL2_RE_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S01MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S01MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S01MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'S01MUL2_RE_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'LASVIOL_RE_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[29]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[28]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C07MUL1_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C05MUL1_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[27]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[23]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[22]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C04MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[15]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[14]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[13]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C03MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[9]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[8]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[12]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C02MUL2_RE_reg[10]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[6]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[5]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[4]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C01MUL2_RE_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IASVIOL_RI_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[7]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[30]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[26]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[25]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[24]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[21]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[20]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[19]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[18]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[17]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[16]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C00MUL7_RM_reg[1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'EBASE_RM_reg[11]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'EBASE_RM_reg[10]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CPNBR_RD_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_0_flops'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C00MUL7_RM_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C00MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'SASVIOL_RE_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S04MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S03MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S02MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S01MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S01MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S01MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'S01MUL2_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'LASVIOL_RE_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[29]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[28]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C07MUL1_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C05MUL1_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[27]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C04MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C03MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C02MUL2_RE_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C01MUL2_RE_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IASVIOL_RI_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[30]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[26]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[25]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[24]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C00MUL7_RM_reg[1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'EBASE_RM_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'EBASE_RM_reg[10]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CPNBR_RE_reg[0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IASVIOL_RD_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C00MUL7_RM_reg[2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'C00MUL7_RM_reg[3]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CPNBR_RE_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IASVIOL_RD_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C00MUL7_RM_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'C00MUL7_RM_reg[3]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'IASVIOL_RE_reg'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'CAUSE_RX_reg[28]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'IASVIOL_RE_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'CAUSE_RX_reg[28]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 206 sequential instances.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map               222301        0  N/A
 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr              218735        0  N/A
Info    : 'Conformal LEC12.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC12.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'MIPS_32_1P_MUL_DIV' in file 'fv/MIPS_32_1P_MUL_DIV/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                218735        0         0         0        0     4553
 
Incremental optimization status (pre-loop)
==========================================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 simp_cc_inputs           218705        0         0         0        0     4547
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               218705        0         0         0        0     4547
 init_drc                 218705        0         0         0        0     4547
 incr_max_fo              226398        0         0         0        0        0
 init_tns                 226398        0         0         0        0        0
 init_area                226398        0         0         0        0        0
 rem_buf                  226314        0         0         0        0        0
 rem_inv                  222638        0         0         0        0        0
 merge_bi                 222324        0         0         0        0        0
 rem_inv_qb               222324        0         0         0        0        0
 io_phase                 222314        0         0         0        0        0
 gate_comp                222310        0         0         0        0        0
 glob_area                222043        0         0         0        0        0
 area_down                220274        0         0         0        0        0
 rem_inv                  220260        0         0         0        0        0
 merge_bi                 220256        0         0         0        0        0
 
Incremental optimization status
===============================
                                    Worst     Total - - - - DRC Totals - - - -
                           Total  Weighted     Neg      Max       Max     Max  
Operation                   Area  Neg Slk     Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               220256        0         0         0        0        0
 init_drc                 220256        0         0         0        0        0
 init_area                220256        0         0         0        0        0
 area_down                220248        0         0         0        0        0

  Done mapping MIPS_32_1P_MUL_DIV
  Synthesis succeeded.
rc:/> 
rc:/> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:11:18 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
I_RI_reg[31]/CP                                 0             0 R 
I_RI_reg[31]/Q         FD1QHSP        3 12.4   78  +124     124 F 
g456749/A                                            +0     124   
g456749/Z              IVHSX05        3 13.7  265  +117     241 R 
g456154/C                                            +0     241   
g456154/Z              ND4HS          2  8.8  264  +153     394 F 
g454795/B                                            +0     394   
g454795/Z              ND3ABHS        2  8.5  127  +206     600 F 
g454540/C                                            +0     600   
g454540/Z              AO7AHS         3 13.0  295  +134     734 R 
g454172/C                                            +0     734   
g454172/Z              AO1HS          8 37.7  797  +333    1067 F 
g454075/C                                            +0    1067   
g454075/Z              NR3HS          5 23.2  707  +396    1463 R 
g453372/B                                            +0    1463   
g453372/Z              AO1HS         13 65.1 1328  +685    2148 F 
g453371/A                                            +0    2148   
g453371/Z              IVHSX05        8 38.1  926  +648    2796 R 
g453254/B                                            +0    2796   
g453254/Z              NR2HS          4 19.0  415  +326    3122 F 
g453253/A                                            +0    3122   
g453253/Z              IVHSX05        3 14.3  339  +227    3349 R 
g453150/B                                            +0    3349   
g453150/Z              NR2HS          5 21.2  347  +199    3549 F 
g452922/A                                            +0    3549   
g452922/Z              NR2AHS         4 19.2  388  +294    3842 F 
g452734/B                                            +0    3842   
g452734/Z              ND2HS          3 12.6  236  +175    4017 R 
g452238/C                                            +0    4017   
g452238/Z              AO20NHS        1  4.6  120  +201    4218 R 
g451054/E                                            +0    4218   
g451054/Z              AO52HS         1  4.5  398  +103    4321 F 
g450578/C                                            +0    4321   
g450578/Z              NR3HS          1  3.9  251  +147    4468 R 
g448961/B                                            +0    4468   
g448961/Z              NR4ABHS        1  4.6  270  +194    4662 R 
g448617/C                                            +0    4662   
g448617/Z              ND3HS          1  4.5  176  +110    4772 F 
g448183/D                                            +0    4772   
g448183/Z              NR4AHS         2  9.9  466  +157    4929 R 
g447910/A                                            +0    4929   
g447910/Z              AO2HS          3 12.2  314  +207    5136 F 
g447315/C                                            +0    5136   
g447315/Z              NR4ABCHS      18 86.0  899  +549    5686 F 
drc_bufs460441/A                                     +0    5686   
drc_bufs460441/Z       IVHSX05        2 12.4  431  +333    6019 R 
drc_bufs460440/A                                     +0    6019   
drc_bufs460440/Z       IVHSP         18 86.5  311  +226    6245 F 
g447184/B                                            +0    6245   
g447184/Z              NR2HS         17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                     +0    6723   
drc_bufs462985/Z       IVHSX05        1  3.9  342  +231    6954 F 
drc_bufs462984/A                                     +0    6954   
drc_bufs462984/Z       IVHSX05       16 76.8 1363  +559    7513 R 
g446377/E                                            +0    7513   
g446377/Z              AO11HS         4 19.4  800  +644    8157 F 
g445699/B                                            +0    8157   
g445699/Z              ND4HS          1  4.5  379  +319    8475 R 
g445433/D                                            +0    8475   
g445433/Z              NR4HS          1  4.6  301  +177    8652 F 
g445331/D                                            +0    8652   
g445331/Z              ND4HS          1  4.5  375  +154    8807 R 
g445178/D                                            +0    8807   
g445178/Z              NR4HS          1  4.6  275  +176    8983 F 
g444809/D                                            +0    8983   
g444809/Z              ND4HS          1  4.5  352  +147    9130 R 
g444336/D                                            +0    9130   
g444336/Z              NR4AHS         1  4.6  285  +172    9302 F 
g444159/C                                            +0    9302   
g444159/Z              ND3HS          1  4.5  324  +131    9433 R 
g444043/C                                            +0    9433   
g444043/Z              NR3HS          1  4.6  271  +145    9578 F 
g443924/D                                            +0    9578   
g443924/Z              ND4HS          1  4.5  387  +146    9724 R 
g443882/D                                            +0    9724   
g443882/Z              NR4HS          1  5.2  343  +184    9908 F 
g443841/C                                            +0    9908   
g443841/Z              AO8HS          1  8.4  405  +165   10072 R 
g443821/S                                            +0   10072   
g443821/Z              MUX21NHS       1  5.0  283  +178   10250 F 
g443791/D                                            +0   10250   
g443791/Z              AO11HS         1  4.5  358  +192   10443 R 
g443763/E                                            +0   10443   
g443763/Z              AO35HS         2 10.4  380  +237   10679 F 
g443721/D                                            +0   10679   
g443721/Z              NR4HSP        16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                     +0   11134   
drc_bufs463297/Z       IVHSX05        2  8.4  408  +286   11420 F 
drc_bufs463296/A                                     +0   11420   
drc_bufs463296/Z       IVHSX05       15 75.5 1345  +574   11994 R 
g443639/C                                            +0   11994   
g443639/Z              AO2HS          1  4.6  454  +395   12389 F 
g443565/C                                            +0   12389   
g443565/Z              ND4HS          2  6.7  369  +227   12616 R 
NEXTPC_RD_reg[29]/D    FD1QHSP                       +0   12616   
NEXTPC_RD_reg[29]/CP   setup                    0  +267   12884 R 
------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : I_RI_reg[31]/CP
End-point    : NEXTPC_RD_reg[29]/D

rc:/> ls
./                    designs/              hdl_libraries/        libraries/            messages/             object_types/       
rc:/> Warning : Instance count threshold exceeded.  Switching to manual update mode. [GUI-12]
        : Current instance count: '13977', threshold: '2000'
        : To change the threshold set the 'gui_sv_threshold' root attribute.
  Setting attribute of root '/': 'gui_sv_update' = manual

rc:/> write_hdl > mips.vst
rc:/> ls
./                    designs/              hdl_libraries/        libraries/            messages/             object_types/       
rc:/> cd /designs/MIPS_32_1P_MUL_DIV/
ambiguous "/designs/MIPS_32_1P_MUL_DIV/": constants/ dex_settings/ dft/ instances_comb/ instances_hier instances_seq/ nets/ 
  port_busses_in/ port_busses_out/ ports_in/ ports_out/ power sdp_groups subdesigns timing/ 
rc:/> cd /designs/MIPS_32_1P_MUL_DIV/
ambiguous "/designs/MIPS_32_1P_MUL_DIV/": constants/ dex_settings/ dft/ instances_comb/ instances_hier instances_seq/ nets/ 
  port_busses_in/ port_busses_out/ ports_in/ ports_out/ power sdp_groups subdesigns timing/ 
rc:/> cd /designs/MIPS_32_1P_MUL_DIV/
rc:/designs/MIPS_32_1P_MUL_DIV> ls
./                         instances_comb/            nets/                      ports_in/                  sdp_groups/              
constants/                 instances_hier/            port_busses_in/            ports_out/                 subdesigns/              
dft/                       instances_seq/             port_busses_out/           power/                     timing/                  
rc:/designs/MIPS_32_1P_MUL_DIV> find -name CK
 find: finds an object by type and name

Usage: find [<root_path>] [-maxdepth <integer>] [-mindepth <integer>] [-ignorecase] [-invert <expression>] [-regexp <expression>] 
       [-split] [-vname] [-option|*]+ <object> 

    [<root_path>]: 
        specifies the name of the directory from where to start searching. Do an explicit search if not specified. Argument may include 
        wildcard ('*') characters. 
    <object>: 
        specifies the name of the object to match. Argument may include wildcard ('*') characters and single character match ('?') 
        characters. 
    [-maxdepth <integer>]: 
        descends no more than the specified number of levels below 'root_path'. A level of '0' searches only the 'root_path'. Default: 
        infinity. 
    [-mindepth <integer>]: 
        skips the specified number of levels below 'root_path' before finding objects. A level of '1' searches all objects except 
        'root_path'. Default: 0. 
    [-ignorecase]: 
        specifies case insensitive search 
    [-split]: 
        split output one object per line 
    [-invert <expression>]: 
        exclude objects specified by regular expression 
    [-regexp <expression>]: 
        specifies regular expression 
    [-vname]: 
        return Verilog style names where appropriate 
    [-option]: 
        specifies the type of object to find. Multiple types are supported or '*' for all. Each specified option must be of the form 
        '-<object_type>'. The following are valid object types: 

        actual_scan_chain                       actual_scan_segment                         attribute 
        blackbox                                blockage                                    boundary_scan_segment 
        bump                                    cell                                        clock 
        cluster                                 constant                                    cost_group 
        cpf_command                             cpf_command_id                              ctp_enable 
        ctp_source                              ctp_timed_object                            def_pin 
        design                                  dft_configuration_mode                      direct_access_function 
        domain_macro_parameter                  exception                                   exploration_power_domain 
        exported_variable                       external_delay                              fill 
        formal_verification_constraint          gcell                                       group 
        hdl_arch                                hdl_bind                                    hdl_block 
        hdl_comp                                hdl_config                                  hdl_impl 
        hdl_inst                                hdl_label                                   hdl_lib 
        hdl_oper                                hdl_pack                                    hdl_param 
        hdl_pin                                 hdl_proc                                    hdl_subp 
        instance                                isolation_rule                              job 
        jtag_instruction                        jtag_instruction_register                   jtag_macro 
        jtag_port                               layer                                       level_shifter_group 
        level_shifter_rule                      libarc                                      libcell 
        libpin                                  library                                     library_domain 
        macro_isolation_rule                    macro_model                                 macro_power_domain 
        mbist_clock                             memory_bank_structure                       memory_data_bit_structure 
        memory_libcell                          memory_libpin_action                        memory_libpin_alias 
        memory_library_domain                   memory_spare_column                         memory_spare_column_map_address 
        memory_spare_column_map_data            memory_spare_row                            memory_spare_row_map_address 
        message                                 message_group                               mode 
        modules                                 net                                         nominal_condition 
        nondefaultrule                          object_type                                 opcg_domain 
        opcg_mode                               opcg_trigger                                operating_condition 
        osc_source                              osc_source_reference                        pcell 
        pdomain                                 pgpin                                       pin 
        pin_bus                                 pinstance                                   pnet 
        port                                    port_bus                                    power_domain 
        power_intent_command                    power_intent_command_id                     power_mode 
        power_model                             power_scope                                 programmable_direct_access_function 
        queue                                   region                                      root 
        row                                     run                                         run_parameter 
        scan_chain                              scan_segment                                scenario 
        sdp_column                              sdp_group                                   sdp_instance 
        sdp_row                                 seq_function                                site 
        slot                                    specialnet                                  state_retention_rule 
        style                                   subdesign                                   subport 
        subport_bus                             subscenario                                 tap_port 
        test_bus_port                           test_clock                                  test_clock_domain 
        test_signal                             thread                                      thread_parameter 
        thread_result                           timing_bin                                  timing_path 
        track                                   via                                         violation 
        wireload                                wireload_selection                          write_mask_bit 
        
1
rc:/designs/MIPS_32_1P_MUL_DIV> ls
./                         instances_comb/            nets/                      ports_in/                  sdp_groups/              
constants/                 instances_hier/            port_busses_in/            ports_out/                 subdesigns/              
dft/                       instances_seq/             port_busses_out/           power/                     timing/                  
rc:/designs/MIPS_32_1P_MUL_DIV> cd /designs/MIPS_32_1P_MUL_DIV/timing/
rc:/designs/MIPS_32_1P_MUL_DIV/timing> ls
./                         clock_domains/             cost_groups/               exceptions/                external_delays/         
rc:/designs/MIPS_32_1P_MUL_DIV/timing> cd ../
rc:/designs/MIPS_32_1P_MUL_DIV> set_attribute
Error   : A required argument was not specified. [TUI-202] [set_attribute]
        : An argument of type '<string>' was not specified.
        : Rerun the command specifying all required arguments.
  set_attribute: sets an attribute value on objects 

Usage: set_attribute  [-quiet] [-lock] <string> <string> [<object>+]

    [-quiet]:
        keeps quiet unless there are problems 
    [-lock]:
        attribute becomes read only once locked 
    <string>:
        attribute name 
    <string>:
        new value. A compound string (containing spaces) should be represented as a list (using double-quotes or braces). 
    [<object>+]:
        object(s) of interest 
1
rc:/designs/MIPS_32_1P_MUL_DIV> ls
./                         instances_comb/            nets/                      ports_in/                  sdp_groups/              
constants/                 instances_hier/            port_busses_in/            ports_out/                 subdesigns/              
dft/                       instances_seq/             port_busses_out/           power/                     timing/                  
rc:/designs/MIPS_32_1P_MUL_DIV> read_sd
ambiguous "read_sd": read_sdc read_sdp_file 
rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:42:38 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin             Type     Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock CK)             launch                                 0 R 
I_RI_reg[31]/CP                                 0             0 R 
I_RI_reg[31]/Q         FD1QHSP        3 12.4   78  +124     124 F 
g456749/A                                            +0     124   
g456749/Z              IVHSX05        3 13.7  265  +117     241 R 
g456154/C                                            +0     241   
g456154/Z              ND4HS          2  8.8  264  +153     394 F 
g454795/B                                            +0     394   
g454795/Z              ND3ABHS        2  8.5  127  +206     600 F 
g454540/C                                            +0     600   
g454540/Z              AO7AHS         3 13.0  295  +134     734 R 
g454172/C                                            +0     734   
g454172/Z              AO1HS          8 37.7  797  +333    1067 F 
g454075/C                                            +0    1067   
g454075/Z              NR3HS          5 23.2  707  +396    1463 R 
g453372/B                                            +0    1463   
g453372/Z              AO1HS         13 65.1 1328  +685    2148 F 
g453371/A                                            +0    2148   
g453371/Z              IVHSX05        8 38.1  926  +648    2796 R 
g453254/B                                            +0    2796   
g453254/Z              NR2HS          4 19.0  415  +326    3122 F 
g453253/A                                            +0    3122   
g453253/Z              IVHSX05        3 14.3  339  +227    3349 R 
g453150/B                                            +0    3349   
g453150/Z              NR2HS          5 21.2  347  +199    3549 F 
g452922/A                                            +0    3549   
g452922/Z              NR2AHS         4 19.2  388  +294    3842 F 
g452734/B                                            +0    3842   
g452734/Z              ND2HS          3 12.6  236  +175    4017 R 
g452238/C                                            +0    4017   
g452238/Z              AO20NHS        1  4.6  120  +201    4218 R 
g451054/E                                            +0    4218   
g451054/Z              AO52HS         1  4.5  398  +103    4321 F 
g450578/C                                            +0    4321   
g450578/Z              NR3HS          1  3.9  251  +147    4468 R 
g448961/B                                            +0    4468   
g448961/Z              NR4ABHS        1  4.6  270  +194    4662 R 
g448617/C                                            +0    4662   
g448617/Z              ND3HS          1  4.5  176  +110    4772 F 
g448183/D                                            +0    4772   
g448183/Z              NR4AHS         2  9.9  466  +157    4929 R 
g447910/A                                            +0    4929   
g447910/Z              AO2HS          3 12.2  314  +207    5136 F 
g447315/C                                            +0    5136   
g447315/Z              NR4ABCHS      18 86.0  899  +549    5686 F 
drc_bufs460441/A                                     +0    5686   
drc_bufs460441/Z       IVHSX05        2 12.4  431  +333    6019 R 
drc_bufs460440/A                                     +0    6019   
drc_bufs460440/Z       IVHSP         18 86.5  311  +226    6245 F 
g447184/B                                            +0    6245   
g447184/Z              NR2HS         17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                     +0    6723   
drc_bufs462985/Z       IVHSX05        1  3.9  342  +231    6954 F 
drc_bufs462984/A                                     +0    6954   
drc_bufs462984/Z       IVHSX05       16 76.8 1363  +559    7513 R 
g446377/E                                            +0    7513   
g446377/Z              AO11HS         4 19.4  800  +644    8157 F 
g445699/B                                            +0    8157   
g445699/Z              ND4HS          1  4.5  379  +319    8475 R 
g445433/D                                            +0    8475   
g445433/Z              NR4HS          1  4.6  301  +177    8652 F 
g445331/D                                            +0    8652   
g445331/Z              ND4HS          1  4.5  375  +154    8807 R 
g445178/D                                            +0    8807   
g445178/Z              NR4HS          1  4.6  275  +176    8983 F 
g444809/D                                            +0    8983   
g444809/Z              ND4HS          1  4.5  352  +147    9130 R 
g444336/D                                            +0    9130   
g444336/Z              NR4AHS         1  4.6  285  +172    9302 F 
g444159/C                                            +0    9302   
g444159/Z              ND3HS          1  4.5  324  +131    9433 R 
g444043/C                                            +0    9433   
g444043/Z              NR3HS          1  4.6  271  +145    9578 F 
g443924/D                                            +0    9578   
g443924/Z              ND4HS          1  4.5  387  +146    9724 R 
g443882/D                                            +0    9724   
g443882/Z              NR4HS          1  5.2  343  +184    9908 F 
g443841/C                                            +0    9908   
g443841/Z              AO8HS          1  8.4  405  +165   10072 R 
g443821/S                                            +0   10072   
g443821/Z              MUX21NHS       1  5.0  283  +178   10250 F 
g443791/D                                            +0   10250   
g443791/Z              AO11HS         1  4.5  358  +192   10443 R 
g443763/E                                            +0   10443   
g443763/Z              AO35HS         2 10.4  380  +237   10679 F 
g443721/D                                            +0   10679   
g443721/Z              NR4HSP        16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                     +0   11134   
drc_bufs463297/Z       IVHSX05        2  8.4  408  +286   11420 F 
drc_bufs463296/A                                     +0   11420   
drc_bufs463296/Z       IVHSX05       15 75.5 1345  +574   11994 R 
g443639/C                                            +0   11994   
g443639/Z              AO2HS          1  4.6  454  +395   12389 F 
g443565/C                                            +0   12389   
g443565/Z              ND4HS          2  6.7  369  +227   12616 R 
NEXTPC_RD_reg[29]/D    FD1QHSP                       +0   12616   
NEXTPC_RD_reg[29]/CP   setup                    0  +267   12884 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)             capture                             2000 R 
------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :  -10884ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : NEXTPC_RD_reg[29]/D

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
        : A new clock has been defined with the same name as an existing clock.
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
        : Existing exception had a name conflict with the newly created exception. The exception created at a later time is maintained.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:43:30 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_1_line_3_183_1)   ext delay                   +1200   13816 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                              2000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :  -11816ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:46:00 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_2_line_3_385_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                              2000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :  -11377ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> fg
invalid command name "fg"
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:48:06 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_2_line_3_385_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                              2000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :  -11377ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      2 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:48:22 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_2_line_3_385_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   -3377ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:48:53 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_4_line_3_761_1)   ext delay                   +1200   13816 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   -3816ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:49:10 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_5_line_3_963_1)   ext delay                   +1900   14516 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   -4516ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:51:24 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_5_line_3_963_1)   ext delay                   +1900   14516 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                             10000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   -4516ps (TIMING VIOLATION)
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:52:02 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type      Fanout Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock CK)                  launch                                  0 R 
I_RI_reg[31]/CP                                       0             0 R 
I_RI_reg[31]/Q              FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                  +0     124   
g456749/Z                   IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                  +0     241   
g456154/Z                   ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                  +0     394   
g454795/Z                   ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                  +0     600   
g454540/Z                   AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                  +0     734   
g454172/Z                   AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                  +0    1067   
g454075/Z                   NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                  +0    1463   
g453372/Z                   AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                  +0    2148   
g453371/Z                   IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                  +0    2796   
g453254/Z                   NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                  +0    3122   
g453253/Z                   IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                  +0    3349   
g453150/Z                   NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                  +0    3549   
g452922/Z                   NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                  +0    3842   
g452734/Z                   ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                  +0    4017   
g452238/Z                   AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                  +0    4218   
g451054/Z                   AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                  +0    4321   
g450578/Z                   NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                  +0    4468   
g448961/Z                   NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                  +0    4662   
g448617/Z                   ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                  +0    4772   
g448183/Z                   NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                  +0    4929   
g447910/Z                   AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                  +0    5136   
g447315/Z                   NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                           +0    5686   
drc_bufs460441/Z            IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                           +0    6019   
drc_bufs460440/Z            IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                  +0    6245   
g447184/Z                   NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                           +0    6723   
drc_bufs462985/Z            IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                           +0    6954   
drc_bufs462984/Z            IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                  +0    7513   
g446377/Z                   AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                  +0    8157   
g445699/Z                   ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                  +0    8475   
g445433/Z                   NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                  +0    8652   
g445331/Z                   ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                  +0    8807   
g445178/Z                   NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                  +0    8983   
g444809/Z                   ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                  +0    9130   
g444336/Z                   NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                  +0    9302   
g444159/Z                   ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                  +0    9433   
g444043/Z                   NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                  +0    9578   
g443924/Z                   ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                  +0    9724   
g443882/Z                   NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                  +0    9908   
g443841/Z                   AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                  +0   10072   
g443821/Z                   MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                  +0   10250   
g443791/Z                   AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                  +0   10443   
g443763/Z                   AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                  +0   10679   
g443721/Z                   NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                           +0   11134   
drc_bufs463297/Z            IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                           +0   11420   
drc_bufs463296/Z            IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                  +0   11994   
g443646/Z                   AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                  +0   12389   
g443556/Z                   ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                     out port                       +0   12616 R 
(mips.sdc_5_line_3_963_1)   ext delay                   +1900   14516 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                  capture                            100000 R 
------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   85484ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:52:24 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock CK)                   launch                                  0 R 
I_RI_reg[31]/CP                                        0             0 R 
I_RI_reg[31]/Q               FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                   +0     124   
g456749/Z                    IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                   +0     241   
g456154/Z                    ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                   +0     394   
g454795/Z                    ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                   +0     600   
g454540/Z                    AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                   +0     734   
g454172/Z                    AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                   +0    1067   
g454075/Z                    NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                   +0    1463   
g453372/Z                    AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                   +0    2148   
g453371/Z                    IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                   +0    2796   
g453254/Z                    NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                   +0    3122   
g453253/Z                    IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                   +0    3349   
g453150/Z                    NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                   +0    3549   
g452922/Z                    NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                   +0    3842   
g452734/Z                    ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                   +0    4017   
g452238/Z                    AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                   +0    4218   
g451054/Z                    AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                   +0    4321   
g450578/Z                    NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                   +0    4468   
g448961/Z                    NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                   +0    4662   
g448617/Z                    ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                   +0    4772   
g448183/Z                    NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                   +0    4929   
g447910/Z                    AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                   +0    5136   
g447315/Z                    NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                            +0    5686   
drc_bufs460441/Z             IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                            +0    6019   
drc_bufs460440/Z             IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                   +0    6245   
g447184/Z                    NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                            +0    6723   
drc_bufs462985/Z             IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                            +0    6954   
drc_bufs462984/Z             IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                   +0    7513   
g446377/Z                    AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                   +0    8157   
g445699/Z                    ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                   +0    8475   
g445433/Z                    NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                   +0    8652   
g445331/Z                    ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                   +0    8807   
g445178/Z                    NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                   +0    8983   
g444809/Z                    ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                   +0    9130   
g444336/Z                    NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                   +0    9302   
g444159/Z                    ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                   +0    9433   
g444043/Z                    NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                   +0    9578   
g443924/Z                    ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                   +0    9724   
g443882/Z                    NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                   +0    9908   
g443841/Z                    AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                   +0   10072   
g443821/Z                    MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                   +0   10250   
g443791/Z                    AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                   +0   10443   
g443763/Z                    AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                   +0   10679   
g443721/Z                    NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                            +0   11134   
drc_bufs463297/Z             IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                            +0   11420   
drc_bufs463296/Z             IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                   +0   11994   
g443646/Z                    AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                   +0   12389   
g443556/Z                    ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                      out port                       +0   12616 R 
(mips.sdc_8_line_3_1339_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CK)                   capture                            100000 R 
-------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   86623ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> fg
invalid command name "fg"
rc:/designs/MIPS_32_1P_MUL_DIV> fg
invalid command name "fg"
rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  11:53:44 am
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                Type      Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock CK)                   launch                                  0 R 
I_RI_reg[31]/CP                                        0             0 R 
I_RI_reg[31]/Q               FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                   +0     124   
g456749/Z                    IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                   +0     241   
g456154/Z                    ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                   +0     394   
g454795/Z                    ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                   +0     600   
g454540/Z                    AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                   +0     734   
g454172/Z                    AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                   +0    1067   
g454075/Z                    NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                   +0    1463   
g453372/Z                    AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                   +0    2148   
g453371/Z                    IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                   +0    2796   
g453254/Z                    NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                   +0    3122   
g453253/Z                    IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                   +0    3349   
g453150/Z                    NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                   +0    3549   
g452922/Z                    NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                   +0    3842   
g452734/Z                    ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                   +0    4017   
g452238/Z                    AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                   +0    4218   
g451054/Z                    AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                   +0    4321   
g450578/Z                    NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                   +0    4468   
g448961/Z                    NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                   +0    4662   
g448617/Z                    ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                   +0    4772   
g448183/Z                    NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                   +0    4929   
g447910/Z                    AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                   +0    5136   
g447315/Z                    NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                            +0    5686   
drc_bufs460441/Z             IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                            +0    6019   
drc_bufs460440/Z             IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                   +0    6245   
g447184/Z                    NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                            +0    6723   
drc_bufs462985/Z             IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                            +0    6954   
drc_bufs462984/Z             IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                   +0    7513   
g446377/Z                    AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                   +0    8157   
g445699/Z                    ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                   +0    8475   
g445433/Z                    NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                   +0    8652   
g445331/Z                    ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                   +0    8807   
g445178/Z                    NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                   +0    8983   
g444809/Z                    ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                   +0    9130   
g444336/Z                    NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                   +0    9302   
g444159/Z                    ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                   +0    9433   
g444043/Z                    NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                   +0    9578   
g443924/Z                    ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                   +0    9724   
g443882/Z                    NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                   +0    9908   
g443841/Z                    AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                   +0   10072   
g443821/Z                    MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                   +0   10250   
g443791/Z                    AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                   +0   10443   
g443763/Z                    AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                   +0   10679   
g443721/Z                    NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                            +0   11134   
drc_bufs463297/Z             IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                            +0   11420   
drc_bufs463296/Z             IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                   +0   11994   
g443646/Z                    AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                   +0   12389   
g443556/Z                    ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                      out port                       +0   12616 R 
(mips.sdc_9_line_3_1541_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CK)                   capture                             15000 R 
-------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :    1623ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> write_hdl > mips.v
rc:/designs/MIPS_32_1P_MUL_DIV> write_hdl > mips_constraints.sdc
rc:/designs/MIPS_32_1P_MUL_DIV> write_sdc > mips_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc 
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  12:14:31 pm
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CK)                    launch                                  0 R 
I_RI_reg[31]/CP                                         0             0 R 
I_RI_reg[31]/Q                FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                    +0     124   
g456749/Z                     IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                    +0     241   
g456154/Z                     ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                    +0     394   
g454795/Z                     ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                    +0     600   
g454540/Z                     AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                    +0     734   
g454172/Z                     AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                    +0    1067   
g454075/Z                     NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                    +0    1463   
g453372/Z                     AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                    +0    2148   
g453371/Z                     IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                    +0    2796   
g453254/Z                     NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                    +0    3122   
g453253/Z                     IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                    +0    3349   
g453150/Z                     NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                    +0    3549   
g452922/Z                     NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                    +0    3842   
g452734/Z                     ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                    +0    4017   
g452238/Z                     AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                    +0    4218   
g451054/Z                     AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                    +0    4321   
g450578/Z                     NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                    +0    4468   
g448961/Z                     NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                    +0    4662   
g448617/Z                     ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                    +0    4772   
g448183/Z                     NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                    +0    4929   
g447910/Z                     AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                    +0    5136   
g447315/Z                     NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                             +0    5686   
drc_bufs460441/Z              IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                             +0    6019   
drc_bufs460440/Z              IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                    +0    6245   
g447184/Z                     NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                             +0    6723   
drc_bufs462985/Z              IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                             +0    6954   
drc_bufs462984/Z              IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                    +0    7513   
g446377/Z                     AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                    +0    8157   
g445699/Z                     ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                    +0    8475   
g445433/Z                     NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                    +0    8652   
g445331/Z                     ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                    +0    8807   
g445178/Z                     NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                    +0    8983   
g444809/Z                     ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                    +0    9130   
g444336/Z                     NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                    +0    9302   
g444159/Z                     ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                    +0    9433   
g444043/Z                     NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                    +0    9578   
g443924/Z                     ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                    +0    9724   
g443882/Z                     NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                    +0    9908   
g443841/Z                     AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                    +0   10072   
g443821/Z                     MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                    +0   10250   
g443791/Z                     AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                    +0   10443   
g443763/Z                     AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                    +0   10679   
g443721/Z                     NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                             +0   11134   
drc_bufs463297/Z              IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                             +0   11420   
drc_bufs463296/Z              IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                    +0   11994   
g443646/Z                     AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                    +0   12389   
g443556/Z                     ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                       out port                       +0   12616 R 
(mips.sdc_10_line_3_1743_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                    capture                            100000 R 
--------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   86623ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> write_sdc > mips_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
rc:/designs/MIPS_32_1P_MUL_DIV> write_sdc > mips_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  12:19:38 pm
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CK)                    launch                                  0 R 
I_RI_reg[31]/CP                                         0             0 R 
I_RI_reg[31]/Q                FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                    +0     124   
g456749/Z                     IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                    +0     241   
g456154/Z                     ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                    +0     394   
g454795/Z                     ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                    +0     600   
g454540/Z                     AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                    +0     734   
g454172/Z                     AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                    +0    1067   
g454075/Z                     NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                    +0    1463   
g453372/Z                     AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                    +0    2148   
g453371/Z                     IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                    +0    2796   
g453254/Z                     NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                    +0    3122   
g453253/Z                     IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                    +0    3349   
g453150/Z                     NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                    +0    3549   
g452922/Z                     NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                    +0    3842   
g452734/Z                     ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                    +0    4017   
g452238/Z                     AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                    +0    4218   
g451054/Z                     AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                    +0    4321   
g450578/Z                     NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                    +0    4468   
g448961/Z                     NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                    +0    4662   
g448617/Z                     ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                    +0    4772   
g448183/Z                     NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                    +0    4929   
g447910/Z                     AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                    +0    5136   
g447315/Z                     NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                             +0    5686   
drc_bufs460441/Z              IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                             +0    6019   
drc_bufs460440/Z              IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                    +0    6245   
g447184/Z                     NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                             +0    6723   
drc_bufs462985/Z              IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                             +0    6954   
drc_bufs462984/Z              IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                    +0    7513   
g446377/Z                     AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                    +0    8157   
g445699/Z                     ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                    +0    8475   
g445433/Z                     NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                    +0    8652   
g445331/Z                     ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                    +0    8807   
g445178/Z                     NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                    +0    8983   
g444809/Z                     ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                    +0    9130   
g444336/Z                     NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                    +0    9302   
g444159/Z                     ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                    +0    9433   
g444043/Z                     NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                    +0    9578   
g443924/Z                     ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                    +0    9724   
g443882/Z                     NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                    +0    9908   
g443841/Z                     AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                    +0   10072   
g443821/Z                     MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                    +0   10250   
g443791/Z                     AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                    +0   10443   
g443763/Z                     AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                    +0   10679   
g443721/Z                     NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                             +0   11134   
drc_bufs463297/Z              IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                             +0   11420   
drc_bufs463296/Z              IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                    +0   11994   
g443646/Z                     AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                    +0   12389   
g443556/Z                     ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                       out port                       +0   12616 R 
(mips.sdc_10_line_3_1743_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                    capture                            100000 R 
--------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :   86623ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> read_sdc mips.sdc
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'CK'
Info    : Replacing an existing timing exception with another. [TIM-304]
        : Existing timing exception is 'path_groups/CK'.
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      1 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"        - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
rc:/designs/MIPS_32_1P_MUL_DIV> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'MIPS_32_1P_MUL_DIV'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC13.12 - v13.10-s021_1
  Generated on:           Jan 11 2019  12:19:49 pm
  Module:                 MIPS_32_1P_MUL_DIV
  Technology library:     CORE9GPHS 
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type      Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock CK)                    launch                                  0 R 
I_RI_reg[31]/CP                                         0             0 R 
I_RI_reg[31]/Q                FD1QHSP         3 12.4   78  +124     124 F 
g456749/A                                                    +0     124   
g456749/Z                     IVHSX05         3 13.7  265  +117     241 R 
g456154/C                                                    +0     241   
g456154/Z                     ND4HS           2  8.8  264  +153     394 F 
g454795/B                                                    +0     394   
g454795/Z                     ND3ABHS         2  8.5  127  +206     600 F 
g454540/C                                                    +0     600   
g454540/Z                     AO7AHS          3 13.0  295  +134     734 R 
g454172/C                                                    +0     734   
g454172/Z                     AO1HS           8 37.7  797  +333    1067 F 
g454075/C                                                    +0    1067   
g454075/Z                     NR3HS           5 23.2  707  +396    1463 R 
g453372/B                                                    +0    1463   
g453372/Z                     AO1HS          13 65.1 1328  +685    2148 F 
g453371/A                                                    +0    2148   
g453371/Z                     IVHSX05         8 38.1  926  +648    2796 R 
g453254/B                                                    +0    2796   
g453254/Z                     NR2HS           4 19.0  415  +326    3122 F 
g453253/A                                                    +0    3122   
g453253/Z                     IVHSX05         3 14.3  339  +227    3349 R 
g453150/B                                                    +0    3349   
g453150/Z                     NR2HS           5 21.2  347  +199    3549 F 
g452922/A                                                    +0    3549   
g452922/Z                     NR2AHS          4 19.2  388  +294    3842 F 
g452734/B                                                    +0    3842   
g452734/Z                     ND2HS           3 12.6  236  +175    4017 R 
g452238/C                                                    +0    4017   
g452238/Z                     AO20NHS         1  4.6  120  +201    4218 R 
g451054/E                                                    +0    4218   
g451054/Z                     AO52HS          1  4.5  398  +103    4321 F 
g450578/C                                                    +0    4321   
g450578/Z                     NR3HS           1  3.9  251  +147    4468 R 
g448961/B                                                    +0    4468   
g448961/Z                     NR4ABHS         1  4.6  270  +194    4662 R 
g448617/C                                                    +0    4662   
g448617/Z                     ND3HS           1  4.5  176  +110    4772 F 
g448183/D                                                    +0    4772   
g448183/Z                     NR4AHS          2  9.9  466  +157    4929 R 
g447910/A                                                    +0    4929   
g447910/Z                     AO2HS           3 12.2  314  +207    5136 F 
g447315/C                                                    +0    5136   
g447315/Z                     NR4ABCHS       18 86.0  899  +549    5686 F 
drc_bufs460441/A                                             +0    5686   
drc_bufs460441/Z              IVHSX05         2 12.4  431  +333    6019 R 
drc_bufs460440/A                                             +0    6019   
drc_bufs460440/Z              IVHSP          18 86.5  311  +226    6245 F 
g447184/B                                                    +0    6245   
g447184/Z                     NR2HS          17 81.0 1197  +478    6723 R 
drc_bufs462985/A                                             +0    6723   
drc_bufs462985/Z              IVHSX05         1  3.9  342  +231    6954 F 
drc_bufs462984/A                                             +0    6954   
drc_bufs462984/Z              IVHSX05        16 76.8 1363  +559    7513 R 
g446377/E                                                    +0    7513   
g446377/Z                     AO11HS          4 19.4  800  +644    8157 F 
g445699/B                                                    +0    8157   
g445699/Z                     ND4HS           1  4.5  379  +319    8475 R 
g445433/D                                                    +0    8475   
g445433/Z                     NR4HS           1  4.6  301  +177    8652 F 
g445331/D                                                    +0    8652   
g445331/Z                     ND4HS           1  4.5  375  +154    8807 R 
g445178/D                                                    +0    8807   
g445178/Z                     NR4HS           1  4.6  275  +176    8983 F 
g444809/D                                                    +0    8983   
g444809/Z                     ND4HS           1  4.5  352  +147    9130 R 
g444336/D                                                    +0    9130   
g444336/Z                     NR4AHS          1  4.6  285  +172    9302 F 
g444159/C                                                    +0    9302   
g444159/Z                     ND3HS           1  4.5  324  +131    9433 R 
g444043/C                                                    +0    9433   
g444043/Z                     NR3HS           1  4.6  271  +145    9578 F 
g443924/D                                                    +0    9578   
g443924/Z                     ND4HS           1  4.5  387  +146    9724 R 
g443882/D                                                    +0    9724   
g443882/Z                     NR4HS           1  5.2  343  +184    9908 F 
g443841/C                                                    +0    9908   
g443841/Z                     AO8HS           1  8.4  405  +165   10072 R 
g443821/S                                                    +0   10072   
g443821/Z                     MUX21NHS        1  5.0  283  +178   10250 F 
g443791/D                                                    +0   10250   
g443791/Z                     AO11HS          1  4.5  358  +192   10443 R 
g443763/E                                                    +0   10443   
g443763/Z                     AO35HS          2 10.4  380  +237   10679 F 
g443721/D                                                    +0   10679   
g443721/Z                     NR4HSP         16 79.5 1199  +454   11134 R 
drc_bufs463297/A                                             +0   11134   
drc_bufs463297/Z              IVHSX05         2  8.4  408  +286   11420 F 
drc_bufs463296/A                                             +0   11420   
drc_bufs463296/Z              IVHSX05        15 75.5 1345  +574   11994 R 
g443646/C                                                    +0   11994   
g443646/Z                     AO2HS           1  4.6  454  +395   12389 F 
g443556/C                                                    +0   12389   
g443556/Z                     ND4HS           2  6.7  369  +227   12616 R 
I_A[22]                       out port                       +0   12616 R 
(mips.sdc_11_line_3_1945_1)   ext delay                    +761   13377 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CK)                    capture                             15000 R 
--------------------------------------------------------------------------
Cost Group   : 'CK' (path_group 'CK')
Timing slack :    1623ps 
Start-point  : I_RI_reg[31]/CP
End-point    : I_A[22]

rc:/designs/MIPS_32_1P_MUL_DIV> set_attribute endpoint_slack true
Error   : Invalid attribute name. [TUI-40] [set_attribute]
        : 'endpoint_slack' is not a valid attribute.
        : Use 'set_attribute -h' to see a list of all valid attributes that can be set.
1
rc:/designs/MIPS_32_1P_MUL_DIV> set_attribute endpoint_slack_opto true
Error   : The object for this attribute is missing or invalid. [TUI-19] [set_attribute]
        : You must specify a 'root' object type as the final (fourth) argument when setting the 'endpoint_slack_opto' attribute.
        : To see the usage/description for this attribute, type 'set_attribute -h <attr_name> *'.
1
rc:/designs/MIPS_32_1P_MUL_DIV> write_sdc > mips_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
rc:/designs/MIPS_32_1P_MUL_DIV> write_sdc > mips_constraints.sdc
Finished SDC export (command execution time mm:ss (real) = 00:01).
rc:/designs/MIPS_32_1P_MUL_DIV> lec
invalid command name "lec"
rc:/designs/MIPS_32_1P_MUL_DIV> write_hdl > mips.v
rc:/designs/MIPS_32_1P_MUL_DIV> quit
