
app/out/app.elf:     file format elf32-littlearm
app/out/app.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001d6d

Program Header:
0x70000001 off    0x000132c8 vaddr 0x1a0032c8 paddr 0x1a0032c8 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000194 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000032d0 memsz 0x000032d0 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0032d0 align 2**16
         filesz 0x00000130 memsz 0x00000130 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000032c8  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000130  10000000  1a0032d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020130  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020130  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020130  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020130  2**2
                  CONTENTS
  6 .bss          00000064  10000130  10000130  00000130  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020130  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020130  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020130  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020130  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0032c8  1a0032c8  000132c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020130  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020130  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020130  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020130  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020130  2**2
                  CONTENTS
 17 .noinit       00000000  10000194  10000194  00020130  2**2
                  CONTENTS
 18 .debug_info   0001af68  00000000  00000000  00020130  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00004138  00000000  00000000  0003b098  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    0000739e  00000000  00000000  0003f1d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000a30  00000000  00000000  0004656e  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000009d0  00000000  00000000  00046f9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000b78a  00000000  00000000  0004796e  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000cbef  00000000  00000000  000530f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001ff61  00000000  00000000  0005fce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007e  00000000  00000000  0007fc48  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0007fcc6  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001e44  00000000  00000000  0007fd00  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000130 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0032c8 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000194 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0007b4 l     F .text	000000bc uartProcessIRQ
10000130 l     O .bss	00000004 rxIsrCallbackUART0
10000134 l     O .bss	00000004 rxIsrCallbackUART2
10000138 l     O .bss	00000004 rxIsrCallbackUART3
1000013c l     O .bss	00000004 txIsrCallbackUART0
10000140 l     O .bss	00000004 txIsrCallbackUART2
10000144 l     O .bss	00000004 txIsrCallbackUART3
1a002f08 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 app.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a0004bc l     F .text	00000002 errorOcurred
1a0004be l     F .text	00000002 doNothing
10000000 l     O .data	00000040 timer_dd
1a002ed8 l     O .text	00000030 timer_sd
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0009d8 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a000c60 l     F .text	00000088 enableGPIOIrq
1a000ce8 l     F .text	00000028 disableGPIOIrq
1a000d10 l     F .text	00000010 clearInterrupt
1a000d20 l     F .text	0000005c serveInterrupt
1a000d7c l     F .text	0000000c triggerExpired
1a000d88 l     F .text	0000000c timerExpired
10000040 l     O .data	00000001 firstTime.11539
10000044 l     O .data	00000048 ultrasonicSensors
1a003088 l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000008c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00308c l     O .text	0000000c InitClkStates
1a003098 l     O .text	00000098 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 system.c
10000150 l     O .bss	00000004 heap_end.11488
00000000 l    df *ABS*	00000000 board.c
1a00104c l     F .text	00000044 Board_LED_Init
1a001090 l     F .text	00000040 Board_TEC_Init
1a0010d0 l     F .text	00000040 Board_GPIO_Init
1a001110 l     F .text	00000038 Board_SPI_Init
1a001148 l     F .text	00000024 Board_I2C_Init
1a00116c l     F .text	00000030 Board_ADC_Init
1a003134 l     O .text	00000008 GpioButtons
1a00313c l     O .text	0000000c GpioLeds
1a003148 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a00122c l     F .text	00000014 Chip_SSP_GetClockIndex
1a001240 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 timer_18xx_43xx.c
1a001338 l     F .text	0000002c Chip_TIMER_GetClockIndex
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a001388 l     F .text	00000014 Chip_ADC_GetClockIndex
1a00139c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a003160 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0015a4 l     F .text	000000a4 pll_calc_divs
1a001648 l     F .text	0000010c pll_get_frac
1a001754 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0019c8 l     F .text	00000022 Chip_Clock_GetDivRate
10000154 l     O .bss	00000008 audio_usb_pll_freq
1a0031b4 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001b48 l     F .text	0000002c Chip_UART_GetIndex
1a003220 l     O .text	00000008 UART_BClock
1a003228 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000094 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a00245c l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a002808 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 impure.c
100000d0 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0032c8 l       .bss_RAM5	00000000 __init_array_end
1a0032c8 l       .bss_RAM5	00000000 __preinit_array_end
1a0032c8 l       .bss_RAM5	00000000 __init_array_start
1a0032c8 l       .bss_RAM5	00000000 __preinit_array_start
1a0017ec g     F .text	0000001c Chip_Clock_GetDividerSource
1a000f9c g     F .text	00000012 _isatty_r
1a000690 g     F .text	00000044 TIMER2_IRQHandler
1a00018e  w    F .text	00000002 DebugMon_Handler
1a000fae g     F .text	0000000a _lseek_r
1a000194  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a000194  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a000194  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a000194  w    F .text	00000002 I2C0_IRQHandler
1a00214c g     F .text	00000030 printf
1a000770 g     F .text	00000042 delayRead
1a002dee g     F .text	00000024 __sseek
1a0024dc g     F .text	00000060 __sinit
10000148 g     O .bss	00000004 callBackFuncParams
1a00217c g     F .text	000000a4 __swbuf_r
1a000184  w    F .text	00000002 HardFault_Handler
1a0024b0 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a001442 g     F .text	0000000c Chip_ADC_SetResolution
1a002ec2 g     F .text	00000002 __malloc_unlock
1a0009a0 g     F .text	00000038 SysTick_Handler
1a001bc8 g     F .text	00000040 Chip_UART_SetBaud
1a000194  w    F .text	00000002 SDIO_IRQHandler
1a0011d4 g     F .text	0000001c Board_UARTGetChar
1a000194  w    F .text	00000002 ATIMER_IRQHandler
1a000190  w    F .text	00000002 PendSV_Handler
1a000182  w    F .text	00000002 NMI_Handler
1a0032d0 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a000194  w    F .text	00000002 I2C1_IRQHandler
1a000194  w    F .text	00000002 UART1_IRQHandler
1a000194  w    F .text	00000002 GPIO5_IRQHandler
10000168 g     O .bss	00000018 delayLed
1a000194  w    F .text	00000002 CAN1_IRQHandler
1a000f92 g     F .text	0000000a _fstat_r
53ff5af0 g       *ABS*	00000000 __valid_user_code_checksum
1a0032d0 g       .ARM.exidx	00000000 _etext
1a000194  w    F .text	00000002 USB1_IRQHandler
1a000194  w    F .text	00000002 I2S0_IRQHandler
1a0006d4 g     F .text	00000044 TIMER3_IRQHandler
1a001a6a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a000178 g     F .text	0000000a UART0_IRQHandler
1a0001b4 g     F .text	00000012 bss_init
1a001370 g     F .text	00000018 Chip_TIMER_Reset
1a000e3c g     F .text	00000044 ultrasonicSensorGetDistance
1a000194  w    F .text	00000002 SGPIO_IRQHandler
1a0024a4 g     F .text	0000000c _cleanup_r
1a001df4 g     F .text	00000000 .hidden __aeabi_uldivmod
10000194 g       .noinit	00000000 _noinit
10000190 g     O .bss	00000004 SystemCoreClock
1a001b74 g     F .text	00000054 Chip_UART_Init
1a000194  w    F .text	00000002 ADC0_IRQHandler
1a00018a  w    F .text	00000002 UsageFault_Handler
1a001ae8 g     F .text	0000004c Chip_Clock_GetRate
1a000194  w    F .text	00000002 GPIO6_IRQHandler
10000180 g     O .bss	00000008 tickCounter
1a000ef4 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a001e24 g     F .text	000002cc .hidden __udivmoddi4
1a001004 g     F .text	00000020 _sbrk_r
1a003130 g     O .text	00000004 ExtRateIn
1a000194  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000fb8 g     F .text	0000004a _read_r
1a000e8a g     F .text	0000000a GPIO1_IRQHandler
1a000194  w    F .text	00000002 SSP0_IRQHandler
1a0032c8 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a003290 g     O .text	00000004 _global_impure_ptr
1a0020f4 g     F .text	00000048 __libc_init_array
1a000194  w    F .text	00000002 ADC1_IRQHandler
1a0011f0 g     F .text	0000003c Board_Init
1a001df0 g     F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a000194  w    F .text	00000002 RTC_IRQHandler
10000194 g       .bss	00000000 _ebss
1a000610 g     F .text	00000040 TIMER0_IRQHandler
1a000924 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a000194  w    F .text	00000002 SPI_IRQHandler
1a001d34 g     F .text	00000038 Chip_I2C_SetClockRate
1a000194  w    F .text	00000002 LCD_IRQHandler
1a0017a0 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000196 g     F .text	0000001e data_init
1a000650 g     F .text	00000040 TIMER1_IRQHandler
1a003230 g     O .text	00000020 __sf_fake_stderr
1a001d10 g     F .text	00000024 Chip_I2C_Init
1a0008ec g     F .text	0000000a UART2_IRQHandler
1a00195c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a002f50 g     O .text	00000136 gpioPinsInit
1a001258 g     F .text	00000012 Chip_SSP_SetClockRate
1a000c4a g     F .text	00000016 gpioToggle
1a002836 g     F .text	00000024 __sfputs_r
1a000e94 g     F .text	0000000a GPIO2_IRQHandler
1a002e20 g     F .text	00000000 memchr
1a0004c0 g     F .text	00000110 Timer_Init
1a0026b8 g     F .text	0000009c _free_r
1a0005d0 g     F .text	00000008 Timer_microsecondsToTicks
1a001a44 g     F .text	00000026 Chip_Clock_GetBaseClock
10000130 g       .bss	00000000 _bss
1a001410 g     F .text	00000032 Chip_ADC_SetSampleRate
1a000750 g     F .text	00000020 delayInit
1a000194  w    F .text	00000002 I2S1_IRQHandler
1a00126a g     F .text	0000003e Chip_SSP_SetBitRate
1a0012e0 g     F .text	00000002 Chip_GPIO_Init
1a00315c g     O .text	00000004 OscRateIn
1a000870 g     F .text	0000007c uartInit
10000194 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a000194  w    F .text	00000002 SSP1_IRQHandler
1a001364 g     F .text	0000000c Chip_TIMER_Init
1a000178 g       .text	00000000 __bss_section_table_end
1a000f88 g     F .text	0000000a _close_r
1a000a0c g     F .text	00000194 gpioInit
1a002220 g     F .text	000000dc __swsetup_r
1a0020f0  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00253c g     F .text	00000078 __sfp
1a002d94 g     F .text	00000022 __sread
1a000194  w    F .text	00000002 USB0_IRQHandler
1a000194  w    F .text	00000002 GPIO3_IRQHandler
1a002ec0 g     F .text	00000002 __malloc_lock
1a0011c0 g     F .text	00000014 Board_UARTPutChar
1a000194  w    F .text	00000002 SCT_IRQHandler
1a002408 g     F .text	00000054 _fflush_r
1a003250 g     O .text	00000020 __sf_fake_stdin
1a001808 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00213c g     F .text	00000010 memset
1a000186  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	000000c8 main
1a000194  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
10000090 g     O .data	00000004 DWT_CTRL
1a002e12 g     F .text	00000008 __sclose
1a0005d8 g     F .text	00000038 Timer_EnableCompareMatch
1a002754 g     F .text	000000b4 _malloc_r
1a000194  w    F .text	00000002 GPIO7_IRQHandler
1a001a78 g     F .text	0000003c Chip_Clock_EnableOpts
1a001824 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0012e4 g     F .text	00000054 fpuInit
1a0018dc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000f6c g     F .text	0000001c SystemInit
1a000194  w    F .text	00000002 SPIFI_IRQHandler
1a000718 g     F .text	00000038 delay
1a000194  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000ba0 g     F .text	00000056 gpioWrite
1a00214c g     F .text	00000030 iprintf
1a0013d0 g     F .text	00000040 Chip_ADC_Init
1a000ebc g     F .text	00000038 Board_SetupMuxing
1a001c08 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000900 g     F .text	0000000c tickRead
1a001024 g     F .text	00000028 _write_r
10000188 g     O .bss	00000008 tickRateMS
1a000d94 g     F .text	000000a8 ultrasonicSensorInit
1a000194  w    F .text	00000002 ETH_IRQHandler
1a002a84 g     F .text	000000ea _printf_common
1000014c g     O .bss	00000004 tickHookFunction
100000cc g     O .data	00000004 _impure_ptr
1a0022fc g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a000194  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000194 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a0012a8 g     F .text	00000038 Chip_SSP_Init
1a000194  w    F .text	00000002 GINT0_IRQHandler
1a0025f0 g     F .text	00000048 __swhatbuf_r
1a000194  w    F .text	00000002 DAC_IRQHandler
1a00119c g     F .text	00000024 Board_Debug_Init
10000130 g       .data	00000000 _edata
1a001cf0 g     F .text	00000020 Chip_I2C_EventHandler
1a000194  w    F .text	00000002 M0SUB_IRQHandler
1a001450 g     F .text	00000154 Chip_SetupCoreClock
1a002db6 g     F .text	00000038 __swrite
1a000e80 g     F .text	0000000a GPIO0_IRQHandler
1a00285c g     F .text	00000228 _vfiprintf_r
1a000000 g     O .text	00000114 g_pfnVectors
1a001d6c g     F .text	00000084 ResetISR
1a0025b4 g     F .text	0000003c _fwalk_reent
1a001b34 g     F .text	00000014 SystemCoreClockUpdate
1a000194  w    F .text	00000002 DMA_IRQHandler
1a000194  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003270 g     O .text	00000020 __sf_fake_stdout
1a0020f0  w    F .text	00000002 .hidden __aeabi_idiv0
1a000188  w    F .text	00000002 BusFault_Handler
1a002638 g     F .text	00000080 __smakebuf_r
1a002b70 g     F .text	00000224 _printf_i
1a001ab4 g     F .text	00000034 Chip_Clock_Enable
1a0008f6 g     F .text	0000000a UART3_IRQHandler
10000160 g     O .bss	00000004 __malloc_sbrk_start
1a000194  w    F .text	00000002 MCPWM_IRQHandler
1a000194  w    F .text	00000002 M0APP_IRQHandler
1a000bf6 g     F .text	00000054 gpioRead
1a0003c8 g     F .text	000000f4 boardInit
1000015c g     O .bss	00000004 __malloc_free_list
1a00285c g     F .text	00000228 _vfprintf_r
1a000194  w    F .text	00000002 GINT1_IRQHandler
1a00090c g     F .text	00000018 tickPowerSet
1a0019ec g     F .text	00000058 Chip_Clock_SetBaseClock
1a000ea0 g     F .text	0000001c cyclesCounterInit
1a000194  w    F .text	00000002 GPIO4_IRQHandler
1a000f60 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 6d 1d 00 1a 83 01 00 1a 85 01 00 1a     ....m...........
1a000010:	87 01 00 1a 89 01 00 1a 8b 01 00 1a f0 5a ff 53     .............Z.S
	...
1a00002c:	8d 01 00 1a 8f 01 00 1a 00 00 00 00 91 01 00 1a     ................
1a00003c:	a1 09 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00004c:	00 00 00 00 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00005c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00006c:	95 01 00 1a 11 06 00 1a 51 06 00 1a 91 06 00 1a     ........Q.......
1a00007c:	d5 06 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00008c:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a00009c:	95 01 00 1a 79 01 00 1a 95 01 00 1a ed 08 00 1a     ....y...........
1a0000ac:	f7 08 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000bc:	95 01 00 1a 81 0e 00 1a 8b 0e 00 1a 95 0e 00 1a     ................
1a0000cc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000dc:	95 01 00 1a 95 01 00 1a 95 01 00 1a 95 01 00 1a     ................
1a0000ec:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a0000fc:	95 01 00 1a 00 00 00 00 95 01 00 1a 95 01 00 1a     ................
1a00010c:	95 01 00 1a 95 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0032d0 	.word	0x1a0032d0
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000130 	.word	0x00000130
1a000120:	1a0032d0 	.word	0x1a0032d0
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0032d0 	.word	0x1a0032d0
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0032d0 	.word	0x1a0032d0
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0032d0 	.word	0x1a0032d0
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000130 	.word	0x10000130
1a000154:	00000064 	.word	0x00000064
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a000178:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a00017a:	2000      	movs	r0, #0
1a00017c:	f000 fb1a 	bl	1a0007b4 <uartProcessIRQ>
}
1a000180:	bd08      	pop	{r3, pc}

1a000182 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <NMI_Handler>

1a000184 <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <HardFault_Handler>

1a000186 <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <MemManage_Handler>

1a000188 <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <BusFault_Handler>

1a00018a <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a00018a:	e7fe      	b.n	1a00018a <UsageFault_Handler>

1a00018c <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>

1a00018e <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a00018e:	e7fe      	b.n	1a00018e <DebugMon_Handler>

1a000190 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000190:	e7fe      	b.n	1a000190 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000192:	e7fe      	b.n	1a000192 <PendSV_Handler+0x2>

1a000194 <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a000194:	e7fe      	b.n	1a000194 <ADC0_IRQHandler>

1a000196 <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	2300      	movs	r3, #0
1a000198:	4293      	cmp	r3, r2
1a00019a:	d20a      	bcs.n	1a0001b2 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a00019c:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a00019e:	6804      	ldr	r4, [r0, #0]
1a0001a0:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001a4:	3004      	adds	r0, #4
1a0001a6:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	4293      	cmp	r3, r2
1a0001aa:	d3f8      	bcc.n	1a00019e <data_init+0x8>
}
1a0001ac:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b0:	4770      	bx	lr
1a0001b2:	4770      	bx	lr

1a0001b4 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	2300      	movs	r3, #0
1a0001b6:	e003      	b.n	1a0001c0 <bss_init+0xc>
        *pulDest++ = 0;
1a0001b8:	2200      	movs	r2, #0
1a0001ba:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001be:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c0:	428b      	cmp	r3, r1
1a0001c2:	d3f9      	bcc.n	1a0001b8 <bss_init+0x4>
}
1a0001c4:	4770      	bx	lr
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:
#define SALIDAGPIO GPIO_OUTPUT
const int distanciaLimite = 15; 
delay_t delayLed; 

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ) { 
1a000300:	b510      	push	{r4, lr}
     // ---------- CONFIGURACIONES ------------------------------
     // Inicializar y configurar la plataforma
     boardConfig(); // Empezamos a configurar la placa
1a000302:	f000 f861 	bl	1a0003c8 <boardInit>
     uartConfig( UART_USB, 115200 ); // Inicializar periferico UART_USB
1a000306:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00030a:	2003      	movs	r0, #3
1a00030c:	f000 fab0 	bl	1a000870 <uartInit>
     delayConfig(&delayLed, 500); 
1a000310:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a000314:	2300      	movs	r3, #0
1a000316:	482a      	ldr	r0, [pc, #168]	; (1a0003c0 <main+0xc0>)
1a000318:	f000 fa1a 	bl	1a000750 <delayInit>
     // Inicializar el sensor ultrasonico HC-SR04
     ultrasonicSensorConfig( ULTRASONIC_SENSOR_0, ULTRASONIC_SENSOR_ENABLE ); 
1a00031c:	2100      	movs	r1, #0
1a00031e:	4608      	mov	r0, r1
1a000320:	f000 fd38 	bl	1a000d94 <ultrasonicSensorInit>
     
     //configurar PUENTE H */
     gpioConfig(GPIO1, SALIDAGPIO); 
1a000324:	2101      	movs	r1, #1
1a000326:	200f      	movs	r0, #15
1a000328:	f000 fb70 	bl	1a000a0c <gpioInit>
     gpioConfig(GPIO4, SALIDAGPIO); 
1a00032c:	2101      	movs	r1, #1
1a00032e:	201e      	movs	r0, #30
1a000330:	f000 fb6c 	bl	1a000a0c <gpioInit>
     gpioConfig(GPIO5, SALIDAGPIO); 
1a000334:	2101      	movs	r1, #1
1a000336:	200d      	movs	r0, #13
1a000338:	f000 fb68 	bl	1a000a0c <gpioInit>
     gpioConfig(GPIO7, SALIDAGPIO); 
1a00033c:	2101      	movs	r1, #1
1a00033e:	200c      	movs	r0, #12
1a000340:	f000 fb64 	bl	1a000a0c <gpioInit>
     delay(100); // Retardo inicial de 100 ms
1a000344:	2064      	movs	r0, #100	; 0x64
1a000346:	2100      	movs	r1, #0
1a000348:	f000 f9e6 	bl	1a000718 <delay>
1a00034c:	e017      	b.n	1a00037e <main+0x7e>

         
    // ---------- REPETIR POR SIEMPRE --------------------------
     while( TRUE ) { 
         if(delayRead(&delayLed)){ 
         gpioToggle(LEDR); 
1a00034e:	2028      	movs	r0, #40	; 0x28
1a000350:	f000 fc7b 	bl	1a000c4a <gpioToggle>
1a000354:	e018      	b.n	1a000388 <main+0x88>
         gpioWrite(GPIO5, true); //IN 3
         gpioWrite(GPIO7, false); //IN 4 - Rueda 2
     } 
     else{ 
         // Avanzan dos ruedas y dos retroceden
         gpioWrite(GPIO4, false); //IN 2
1a000356:	2100      	movs	r1, #0
1a000358:	201e      	movs	r0, #30
1a00035a:	f000 fc21 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO1, true); //IN 1 - Rueda 1
1a00035e:	2101      	movs	r1, #1
1a000360:	200f      	movs	r0, #15
1a000362:	f000 fc1d 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO5, false); //IN 3
1a000366:	2100      	movs	r1, #0
1a000368:	200d      	movs	r0, #13
1a00036a:	f000 fc19 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO7, true); //IN 4 - Rueda 2
1a00036e:	2101      	movs	r1, #1
1a000370:	200c      	movs	r0, #12
1a000372:	f000 fc15 	bl	1a000ba0 <gpioWrite>
     } 
     
     // Reportamos las distancias medidas en centímetros y pulgadas
     printf( "Distance: %d cm\".\r\n", distanceInCms); 
1a000376:	4621      	mov	r1, r4
1a000378:	4812      	ldr	r0, [pc, #72]	; (1a0003c4 <main+0xc4>)
1a00037a:	f001 fee7 	bl	1a00214c <iprintf>
         if(delayRead(&delayLed)){ 
1a00037e:	4810      	ldr	r0, [pc, #64]	; (1a0003c0 <main+0xc0>)
1a000380:	f000 f9f6 	bl	1a000770 <delayRead>
1a000384:	2800      	cmp	r0, #0
1a000386:	d1e2      	bne.n	1a00034e <main+0x4e>
     distanceInCms = ultrasonicSensorGetDistance(ULTRASONIC_SENSOR_0, CM); 
1a000388:	2100      	movs	r1, #0
1a00038a:	4608      	mov	r0, r1
1a00038c:	f000 fd56 	bl	1a000e3c <ultrasonicSensorGetDistance>
1a000390:	eefc 7ac0 	vcvt.u32.f32	s15, s0
1a000394:	ee17 4a90 	vmov	r4, s15
     if (distanceInCms > distanciaLimite){ 
1a000398:	2c0f      	cmp	r4, #15
1a00039a:	d9dc      	bls.n	1a000356 <main+0x56>
         gpioWrite(GPIO4, false); //IN 2
1a00039c:	2100      	movs	r1, #0
1a00039e:	201e      	movs	r0, #30
1a0003a0:	f000 fbfe 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO1, true); //IN 1 - Rueda 1
1a0003a4:	2101      	movs	r1, #1
1a0003a6:	200f      	movs	r0, #15
1a0003a8:	f000 fbfa 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO5, true); //IN 3
1a0003ac:	2101      	movs	r1, #1
1a0003ae:	200d      	movs	r0, #13
1a0003b0:	f000 fbf6 	bl	1a000ba0 <gpioWrite>
         gpioWrite(GPIO7, false); //IN 4 - Rueda 2
1a0003b4:	2100      	movs	r1, #0
1a0003b6:	200c      	movs	r0, #12
1a0003b8:	f000 fbf2 	bl	1a000ba0 <gpioWrite>
1a0003bc:	e7db      	b.n	1a000376 <main+0x76>
1a0003be:	bf00      	nop
1a0003c0:	10000168 	.word	0x10000168
1a0003c4:	1a002ec4 	.word	0x1a002ec4

1a0003c8 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0003c8:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0003ca:	f001 fbb3 	bl	1a001b34 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0003ce:	4b3a      	ldr	r3, [pc, #232]	; (1a0004b8 <boardInit+0xf0>)
1a0003d0:	6818      	ldr	r0, [r3, #0]
1a0003d2:	f000 fd65 	bl	1a000ea0 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms
   tickInit( 1 );
1a0003d6:	2001      	movs	r0, #1
1a0003d8:	2100      	movs	r1, #0
1a0003da:	f000 faa3 	bl	1a000924 <tickInit>

   // Inicializar GPIOs
   gpioInit( 0, GPIO_ENABLE );
1a0003de:	2105      	movs	r1, #5
1a0003e0:	2000      	movs	r0, #0
1a0003e2:	f000 fb13 	bl	1a000a0c <gpioInit>

   // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
   gpioInit( TEC1, GPIO_INPUT );
1a0003e6:	2100      	movs	r1, #0
1a0003e8:	2024      	movs	r0, #36	; 0x24
1a0003ea:	f000 fb0f 	bl	1a000a0c <gpioInit>
   gpioInit( TEC2, GPIO_INPUT );
1a0003ee:	2100      	movs	r1, #0
1a0003f0:	2025      	movs	r0, #37	; 0x25
1a0003f2:	f000 fb0b 	bl	1a000a0c <gpioInit>
   gpioInit( TEC3, GPIO_INPUT );
1a0003f6:	2100      	movs	r1, #0
1a0003f8:	2026      	movs	r0, #38	; 0x26
1a0003fa:	f000 fb07 	bl	1a000a0c <gpioInit>
   gpioInit( TEC4, GPIO_INPUT );
1a0003fe:	2100      	movs	r1, #0
1a000400:	2027      	movs	r0, #39	; 0x27
1a000402:	f000 fb03 	bl	1a000a0c <gpioInit>

   // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
   gpioInit( LEDR, GPIO_OUTPUT );
1a000406:	2101      	movs	r1, #1
1a000408:	2028      	movs	r0, #40	; 0x28
1a00040a:	f000 faff 	bl	1a000a0c <gpioInit>
   gpioInit( LEDG, GPIO_OUTPUT );
1a00040e:	2101      	movs	r1, #1
1a000410:	2029      	movs	r0, #41	; 0x29
1a000412:	f000 fafb 	bl	1a000a0c <gpioInit>
   gpioInit( LEDB, GPIO_OUTPUT );
1a000416:	2101      	movs	r1, #1
1a000418:	202a      	movs	r0, #42	; 0x2a
1a00041a:	f000 faf7 	bl	1a000a0c <gpioInit>
   gpioInit( LED1, GPIO_OUTPUT );
1a00041e:	2101      	movs	r1, #1
1a000420:	202b      	movs	r0, #43	; 0x2b
1a000422:	f000 faf3 	bl	1a000a0c <gpioInit>
   gpioInit( LED2, GPIO_OUTPUT );
1a000426:	2101      	movs	r1, #1
1a000428:	202c      	movs	r0, #44	; 0x2c
1a00042a:	f000 faef 	bl	1a000a0c <gpioInit>
   gpioInit( LED3, GPIO_OUTPUT );
1a00042e:	2101      	movs	r1, #1
1a000430:	202d      	movs	r0, #45	; 0x2d
1a000432:	f000 faeb 	bl	1a000a0c <gpioInit>


   // Configuracion de pines de entrada de la CIAA-NXP
   gpioInit( DI0, GPIO_INPUT );
1a000436:	2100      	movs	r1, #0
1a000438:	202e      	movs	r0, #46	; 0x2e
1a00043a:	f000 fae7 	bl	1a000a0c <gpioInit>
   gpioInit( DI1, GPIO_INPUT );
1a00043e:	2100      	movs	r1, #0
1a000440:	202f      	movs	r0, #47	; 0x2f
1a000442:	f000 fae3 	bl	1a000a0c <gpioInit>
   gpioInit( DI2, GPIO_INPUT );
1a000446:	2100      	movs	r1, #0
1a000448:	2030      	movs	r0, #48	; 0x30
1a00044a:	f000 fadf 	bl	1a000a0c <gpioInit>
   gpioInit( DI3, GPIO_INPUT );
1a00044e:	2100      	movs	r1, #0
1a000450:	2031      	movs	r0, #49	; 0x31
1a000452:	f000 fadb 	bl	1a000a0c <gpioInit>
   gpioInit( DI4, GPIO_INPUT );
1a000456:	2100      	movs	r1, #0
1a000458:	2032      	movs	r0, #50	; 0x32
1a00045a:	f000 fad7 	bl	1a000a0c <gpioInit>
   gpioInit( DI5, GPIO_INPUT );
1a00045e:	2100      	movs	r1, #0
1a000460:	2033      	movs	r0, #51	; 0x33
1a000462:	f000 fad3 	bl	1a000a0c <gpioInit>
   gpioInit( DI6, GPIO_INPUT );
1a000466:	2100      	movs	r1, #0
1a000468:	2034      	movs	r0, #52	; 0x34
1a00046a:	f000 facf 	bl	1a000a0c <gpioInit>
   gpioInit( DI7, GPIO_INPUT );
1a00046e:	2100      	movs	r1, #0
1a000470:	2035      	movs	r0, #53	; 0x35
1a000472:	f000 facb 	bl	1a000a0c <gpioInit>

   // Configuracion de pines de salida de la CIAA-NXP
   gpioInit( DO0, GPIO_OUTPUT );
1a000476:	2101      	movs	r1, #1
1a000478:	2036      	movs	r0, #54	; 0x36
1a00047a:	f000 fac7 	bl	1a000a0c <gpioInit>
   gpioInit( DO1, GPIO_OUTPUT );
1a00047e:	2101      	movs	r1, #1
1a000480:	2037      	movs	r0, #55	; 0x37
1a000482:	f000 fac3 	bl	1a000a0c <gpioInit>
   gpioInit( DO2, GPIO_OUTPUT );
1a000486:	2101      	movs	r1, #1
1a000488:	2038      	movs	r0, #56	; 0x38
1a00048a:	f000 fabf 	bl	1a000a0c <gpioInit>
   gpioInit( DO3, GPIO_OUTPUT );
1a00048e:	2101      	movs	r1, #1
1a000490:	2039      	movs	r0, #57	; 0x39
1a000492:	f000 fabb 	bl	1a000a0c <gpioInit>
   gpioInit( DO4, GPIO_OUTPUT );
1a000496:	2101      	movs	r1, #1
1a000498:	203a      	movs	r0, #58	; 0x3a
1a00049a:	f000 fab7 	bl	1a000a0c <gpioInit>
   gpioInit( DO5, GPIO_OUTPUT );
1a00049e:	2101      	movs	r1, #1
1a0004a0:	203b      	movs	r0, #59	; 0x3b
1a0004a2:	f000 fab3 	bl	1a000a0c <gpioInit>
   gpioInit( DO6, GPIO_OUTPUT );
1a0004a6:	2101      	movs	r1, #1
1a0004a8:	203c      	movs	r0, #60	; 0x3c
1a0004aa:	f000 faaf 	bl	1a000a0c <gpioInit>
   gpioInit( DO7, GPIO_OUTPUT );
1a0004ae:	2101      	movs	r1, #1
1a0004b0:	203d      	movs	r0, #61	; 0x3d
1a0004b2:	f000 faab 	bl	1a000a0c <gpioInit>

}
1a0004b6:	bd08      	pop	{r3, pc}
1a0004b8:	10000190 	.word	0x10000190

1a0004bc <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a0004bc:	e7fe      	b.n	1a0004bc <errorOcurred>

1a0004be <doNothing>:
   while(1);
}

static void doNothing( void* ptr )
{
}
1a0004be:	4770      	bx	lr

1a0004c0 <Timer_Init>:
 * @return   nothing
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_Init( uint8_t timerNumber, uint32_t ticks,
                 callBackFuncPtr_t voidFunctionPointer )
{
1a0004c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   /* Source:
   http://docs.lpcware.com/lpcopen/v1.03/lpc18xx__43xx_2examples_2periph_2periph__blinky_2blinky_8c_source.html */

   /*If timer period = CompareMatch0 Period = 0 => ERROR*/
   if (ticks==0) {
1a0004c4:	2900      	cmp	r1, #0
1a0004c6:	d06e      	beq.n	1a0005a6 <Timer_Init+0xe6>
1a0004c8:	4605      	mov	r5, r0
1a0004ca:	4617      	mov	r7, r2
1a0004cc:	460e      	mov	r6, r1
      errorOcurred(0);
   }

   /* Enable timer clock and reset it */
   Chip_TIMER_Init(timer_sd[timerNumber].name);
1a0004ce:	4604      	mov	r4, r0
1a0004d0:	493a      	ldr	r1, [pc, #232]	; (1a0005bc <Timer_Init+0xfc>)
1a0004d2:	0043      	lsls	r3, r0, #1
1a0004d4:	4403      	add	r3, r0
1a0004d6:	009a      	lsls	r2, r3, #2
1a0004d8:	eb01 0802 	add.w	r8, r1, r2
1a0004dc:	5888      	ldr	r0, [r1, r2]
1a0004de:	f000 ff41 	bl	1a001364 <Chip_TIMER_Init>
   Chip_RGU_TriggerReset(timer_sd[timerNumber].RGU);
1a0004e2:	f898 3004 	ldrb.w	r3, [r8, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	Nothing
 */
STATIC INLINE void Chip_RGU_TriggerReset(CHIP_RGU_RST_T ResetNumber)
{
	LPC_RGU->RESET_CTRL[ResetNumber >> 5] = 1 << (ResetNumber & 31);
1a0004e6:	f003 011f 	and.w	r1, r3, #31
1a0004ea:	095b      	lsrs	r3, r3, #5
1a0004ec:	2201      	movs	r2, #1
1a0004ee:	408a      	lsls	r2, r1
1a0004f0:	3340      	adds	r3, #64	; 0x40
1a0004f2:	4933      	ldr	r1, [pc, #204]	; (1a0005c0 <Timer_Init+0x100>)
1a0004f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   while (Chip_RGU_InReset(timer_sd[timerNumber].RGU)) {}
1a0004f8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a0004fc:	009a      	lsls	r2, r3, #2
1a0004fe:	4b2f      	ldr	r3, [pc, #188]	; (1a0005bc <Timer_Init+0xfc>)
1a000500:	4413      	add	r3, r2
1a000502:	791b      	ldrb	r3, [r3, #4]
 * @param	ResetNumber	: Peripheral reset number to trigger
 * @return	true if the periperal is still being reset
 */
STATIC INLINE bool Chip_RGU_InReset(CHIP_RGU_RST_T ResetNumber)
{
	return !(LPC_RGU->RESET_ACTIVE_STATUS[ResetNumber >> 5] & (1 << (ResetNumber & 31)));
1a000504:	095a      	lsrs	r2, r3, #5
1a000506:	3254      	adds	r2, #84	; 0x54
1a000508:	492d      	ldr	r1, [pc, #180]	; (1a0005c0 <Timer_Init+0x100>)
1a00050a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
1a00050e:	f003 031f 	and.w	r3, r3, #31
1a000512:	2201      	movs	r2, #1
1a000514:	fa02 f303 	lsl.w	r3, r2, r3
1a000518:	4219      	tst	r1, r3
1a00051a:	d0ed      	beq.n	1a0004f8 <Timer_Init+0x38>
   Chip_TIMER_Reset(timer_sd[timerNumber].name);
1a00051c:	4927      	ldr	r1, [pc, #156]	; (1a0005bc <Timer_Init+0xfc>)
1a00051e:	fa05 f302 	lsl.w	r3, r5, r2
1a000522:	442b      	add	r3, r5
1a000524:	009a      	lsls	r2, r3, #2
1a000526:	eb01 0802 	add.w	r8, r1, r2
1a00052a:	588c      	ldr	r4, [r1, r2]
1a00052c:	4620      	mov	r0, r4
1a00052e:	f000 ff1f 	bl	1a001370 <Chip_TIMER_Reset>

   /* Update the defalut function pointer name of the Compare match 0*/
   timer_dd[timerNumber].timerCompareMatchFunctionPointer[TIMERCOMPAREMATCH0] = voidFunctionPointer;
1a000532:	012b      	lsls	r3, r5, #4
1a000534:	4a23      	ldr	r2, [pc, #140]	; (1a0005c4 <Timer_Init+0x104>)
1a000536:	50d7      	str	r7, [r2, r3]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a000538:	6963      	ldr	r3, [r4, #20]
1a00053a:	f043 0301 	orr.w	r3, r3, #1
1a00053e:	6163      	str	r3, [r4, #20]
	pTMR->MR[matchnum] = matchval;
1a000540:	61a6      	str	r6, [r4, #24]
 * @param	matchnum	: Match timer, 0 to 3
 * @return	Nothing
 */
STATIC INLINE void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->MCR |= TIMER_RESET_ON_MATCH(matchnum);
1a000542:	6963      	ldr	r3, [r4, #20]
1a000544:	f043 0302 	orr.w	r3, r3, #2
1a000548:	6163      	str	r3, [r4, #20]
	pTMR->TCR |= TIMER_ENABLE;
1a00054a:	6863      	ldr	r3, [r4, #4]
1a00054c:	f043 0301 	orr.w	r3, r3, #1
1a000550:	6063      	str	r3, [r4, #4]

   /*Enable timer*/
   Chip_TIMER_Enable(timer_sd[timerNumber].name);

   /* Enable timer interrupt */
   NVIC_SetPriority(timer_sd[timerNumber].IRQn, MAX_SYSCALL_INTERRUPT_PRIORITY+1);
1a000552:	f8d8 2008 	ldr.w	r2, [r8, #8]
1a000556:	b253      	sxtb	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
1a000558:	2b00      	cmp	r3, #0
1a00055a:	db27      	blt.n	1a0005ac <Timer_Init+0xec>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
1a00055c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a000560:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a000564:	22c0      	movs	r2, #192	; 0xc0
1a000566:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
   NVIC_EnableIRQ(timer_sd[timerNumber].IRQn);
1a00056a:	4814      	ldr	r0, [pc, #80]	; (1a0005bc <Timer_Init+0xfc>)
1a00056c:	006a      	lsls	r2, r5, #1
1a00056e:	1951      	adds	r1, r2, r5
1a000570:	008b      	lsls	r3, r1, #2
1a000572:	4403      	add	r3, r0
1a000574:	689b      	ldr	r3, [r3, #8]
1a000576:	b25e      	sxtb	r6, r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000578:	f003 031f 	and.w	r3, r3, #31
1a00057c:	2101      	movs	r1, #1
1a00057e:	fa01 f303 	lsl.w	r3, r1, r3
1a000582:	0976      	lsrs	r6, r6, #5
1a000584:	4c10      	ldr	r4, [pc, #64]	; (1a0005c8 <Timer_Init+0x108>)
1a000586:	f844 3026 	str.w	r3, [r4, r6, lsl #2]
   NVIC_ClearPendingIRQ(timer_sd[timerNumber].IRQn);
1a00058a:	4415      	add	r5, r2
1a00058c:	00ab      	lsls	r3, r5, #2
1a00058e:	4418      	add	r0, r3
1a000590:	6882      	ldr	r2, [r0, #8]
1a000592:	b253      	sxtb	r3, r2
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000594:	f002 021f 	and.w	r2, r2, #31
1a000598:	095b      	lsrs	r3, r3, #5
1a00059a:	4091      	lsls	r1, r2
1a00059c:	3360      	adds	r3, #96	; 0x60
1a00059e:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
}
1a0005a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      errorOcurred(0);
1a0005a6:	2000      	movs	r0, #0
1a0005a8:	f7ff ff88 	bl	1a0004bc <errorOcurred>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a0005ac:	f002 020f 	and.w	r2, r2, #15
1a0005b0:	4b06      	ldr	r3, [pc, #24]	; (1a0005cc <Timer_Init+0x10c>)
1a0005b2:	4413      	add	r3, r2
1a0005b4:	22c0      	movs	r2, #192	; 0xc0
1a0005b6:	761a      	strb	r2, [r3, #24]
1a0005b8:	e7d7      	b.n	1a00056a <Timer_Init+0xaa>
1a0005ba:	bf00      	nop
1a0005bc:	1a002ed8 	.word	0x1a002ed8
1a0005c0:	40053000 	.word	0x40053000
1a0005c4:	10000000 	.word	0x10000000
1a0005c8:	e000e100 	.word	0xe000e100
1a0005cc:	e000ecfc 	.word	0xe000ecfc

1a0005d0 <Timer_microsecondsToTicks>:
 * @note   Can be used for the second parameter in the Timer_init
 */
uint32_t Timer_microsecondsToTicks( uint32_t uS )
{
   return (uS*(LPC4337_MAX_FREC/1000000));
}
1a0005d0:	23cc      	movs	r3, #204	; 0xcc
1a0005d2:	fb03 f000 	mul.w	r0, r3, r0
1a0005d6:	4770      	bx	lr

1a0005d8 <Timer_EnableCompareMatch>:
 * @note   For the 'ticks' parameter, see function Timer_microsecondsToTicks
 */
void Timer_EnableCompareMatch( uint8_t timerNumber, uint8_t compareMatchNumber,
                               uint32_t ticks,
                               callBackFuncPtr_t voidFunctionPointer )
{
1a0005d8:	b430      	push	{r4, r5}

   timer_dd[timerNumber].timerCompareMatchFunctionPointer[compareMatchNumber] = voidFunctionPointer;
1a0005da:	eb01 0580 	add.w	r5, r1, r0, lsl #2
1a0005de:	4c0a      	ldr	r4, [pc, #40]	; (1a000608 <Timer_EnableCompareMatch+0x30>)
1a0005e0:	f844 3025 	str.w	r3, [r4, r5, lsl #2]

   Chip_TIMER_MatchEnableInt(timer_sd[timerNumber].name, compareMatchNumber);
1a0005e4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0005e8:	0083      	lsls	r3, r0, #2
1a0005ea:	4808      	ldr	r0, [pc, #32]	; (1a00060c <Timer_EnableCompareMatch+0x34>)
1a0005ec:	58c3      	ldr	r3, [r0, r3]
1a0005ee:	b249      	sxtb	r1, r1
	pTMR->MCR |= TIMER_INT_ON_MATCH(matchnum);
1a0005f0:	6958      	ldr	r0, [r3, #20]
1a0005f2:	eb01 0541 	add.w	r5, r1, r1, lsl #1
1a0005f6:	2401      	movs	r4, #1
1a0005f8:	40ac      	lsls	r4, r5
1a0005fa:	4320      	orrs	r0, r4
1a0005fc:	6158      	str	r0, [r3, #20]
	pTMR->MR[matchnum] = matchval;
1a0005fe:	3106      	adds	r1, #6
1a000600:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
   Chip_TIMER_SetMatch(timer_sd[timerNumber].name, compareMatchNumber, ticks);
}
1a000604:	bc30      	pop	{r4, r5}
1a000606:	4770      	bx	lr
1a000608:	10000000 	.word	0x10000000
1a00060c:	1a002ed8 	.word	0x1a002ed8

1a000610 <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a000610:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000612:	2400      	movs	r4, #0
1a000614:	e001      	b.n	1a00061a <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000616:	3401      	adds	r4, #1
1a000618:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00061a:	2c03      	cmp	r4, #3
1a00061c:	d812      	bhi.n	1a000644 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a00061e:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000620:	4b09      	ldr	r3, [pc, #36]	; (1a000648 <TIMER0_IRQHandler+0x38>)
1a000622:	681a      	ldr	r2, [r3, #0]
1a000624:	f004 010f 	and.w	r1, r4, #15
1a000628:	2301      	movs	r3, #1
1a00062a:	408b      	lsls	r3, r1
1a00062c:	421a      	tst	r2, r3
1a00062e:	d0f2      	beq.n	1a000616 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000630:	4b06      	ldr	r3, [pc, #24]	; (1a00064c <TIMER0_IRQHandler+0x3c>)
1a000632:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a000636:	2000      	movs	r0, #0
1a000638:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00063a:	2301      	movs	r3, #1
1a00063c:	40ab      	lsls	r3, r5
1a00063e:	4a02      	ldr	r2, [pc, #8]	; (1a000648 <TIMER0_IRQHandler+0x38>)
1a000640:	6013      	str	r3, [r2, #0]
1a000642:	e7e8      	b.n	1a000616 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a000644:	bd38      	pop	{r3, r4, r5, pc}
1a000646:	bf00      	nop
1a000648:	40084000 	.word	0x40084000
1a00064c:	10000000 	.word	0x10000000

1a000650 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a000650:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000652:	2400      	movs	r4, #0
1a000654:	e001      	b.n	1a00065a <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000656:	3401      	adds	r4, #1
1a000658:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00065a:	2c03      	cmp	r4, #3
1a00065c:	d813      	bhi.n	1a000686 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00065e:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a000660:	4b09      	ldr	r3, [pc, #36]	; (1a000688 <TIMER1_IRQHandler+0x38>)
1a000662:	681a      	ldr	r2, [r3, #0]
1a000664:	f004 010f 	and.w	r1, r4, #15
1a000668:	2301      	movs	r3, #1
1a00066a:	408b      	lsls	r3, r1
1a00066c:	421a      	tst	r2, r3
1a00066e:	d0f2      	beq.n	1a000656 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a000670:	1d23      	adds	r3, r4, #4
1a000672:	4a06      	ldr	r2, [pc, #24]	; (1a00068c <TIMER1_IRQHandler+0x3c>)
1a000674:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a000678:	2000      	movs	r0, #0
1a00067a:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00067c:	2301      	movs	r3, #1
1a00067e:	40ab      	lsls	r3, r5
1a000680:	4a01      	ldr	r2, [pc, #4]	; (1a000688 <TIMER1_IRQHandler+0x38>)
1a000682:	6013      	str	r3, [r2, #0]
1a000684:	e7e7      	b.n	1a000656 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a000686:	bd38      	pop	{r3, r4, r5, pc}
1a000688:	40085000 	.word	0x40085000
1a00068c:	10000000 	.word	0x10000000

1a000690 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a000690:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a000692:	2400      	movs	r4, #0
1a000694:	e001      	b.n	1a00069a <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a000696:	3401      	adds	r4, #1
1a000698:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00069a:	2c03      	cmp	r4, #3
1a00069c:	d814      	bhi.n	1a0006c8 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a00069e:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0006a0:	4b0a      	ldr	r3, [pc, #40]	; (1a0006cc <TIMER2_IRQHandler+0x3c>)
1a0006a2:	681a      	ldr	r2, [r3, #0]
1a0006a4:	f004 010f 	and.w	r1, r4, #15
1a0006a8:	2301      	movs	r3, #1
1a0006aa:	408b      	lsls	r3, r1
1a0006ac:	421a      	tst	r2, r3
1a0006ae:	d0f2      	beq.n	1a000696 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0006b0:	f104 0308 	add.w	r3, r4, #8
1a0006b4:	4a06      	ldr	r2, [pc, #24]	; (1a0006d0 <TIMER2_IRQHandler+0x40>)
1a0006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0006ba:	2000      	movs	r0, #0
1a0006bc:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0006be:	2301      	movs	r3, #1
1a0006c0:	40ab      	lsls	r3, r5
1a0006c2:	4a02      	ldr	r2, [pc, #8]	; (1a0006cc <TIMER2_IRQHandler+0x3c>)
1a0006c4:	6013      	str	r3, [r2, #0]
1a0006c6:	e7e6      	b.n	1a000696 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0006c8:	bd38      	pop	{r3, r4, r5, pc}
1a0006ca:	bf00      	nop
1a0006cc:	400c3000 	.word	0x400c3000
1a0006d0:	10000000 	.word	0x10000000

1a0006d4 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0006d4:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0006d6:	2400      	movs	r4, #0
1a0006d8:	e001      	b.n	1a0006de <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0006da:	3401      	adds	r4, #1
1a0006dc:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0006de:	2c03      	cmp	r4, #3
1a0006e0:	d814      	bhi.n	1a00070c <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0006e2:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0006e4:	4b0a      	ldr	r3, [pc, #40]	; (1a000710 <TIMER3_IRQHandler+0x3c>)
1a0006e6:	681a      	ldr	r2, [r3, #0]
1a0006e8:	f004 010f 	and.w	r1, r4, #15
1a0006ec:	2301      	movs	r3, #1
1a0006ee:	408b      	lsls	r3, r1
1a0006f0:	421a      	tst	r2, r3
1a0006f2:	d0f2      	beq.n	1a0006da <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0006f4:	f104 030c 	add.w	r3, r4, #12
1a0006f8:	4a06      	ldr	r2, [pc, #24]	; (1a000714 <TIMER3_IRQHandler+0x40>)
1a0006fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0006fe:	2000      	movs	r0, #0
1a000700:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a000702:	2301      	movs	r3, #1
1a000704:	40ab      	lsls	r3, r5
1a000706:	4a02      	ldr	r2, [pc, #8]	; (1a000710 <TIMER3_IRQHandler+0x3c>)
1a000708:	6013      	str	r3, [r2, #0]
1a00070a:	e7e6      	b.n	1a0006da <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a00070c:	bd38      	pop	{r3, r4, r5, pc}
1a00070e:	bf00      	nop
1a000710:	400c4000 	.word	0x400c4000
1a000714:	10000000 	.word	0x10000000

1a000718 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay(tick_t duration)
{
1a000718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a00071c:	4680      	mov	r8, r0
1a00071e:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a000720:	f000 f8ee 	bl	1a000900 <tickRead>
1a000724:	4606      	mov	r6, r0
1a000726:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration/tickRateMS );
1a000728:	f000 f8ea 	bl	1a000900 <tickRead>
1a00072c:	1b84      	subs	r4, r0, r6
1a00072e:	eb61 0507 	sbc.w	r5, r1, r7
1a000732:	4b06      	ldr	r3, [pc, #24]	; (1a00074c <delay+0x34>)
1a000734:	e9d3 2300 	ldrd	r2, r3, [r3]
1a000738:	4640      	mov	r0, r8
1a00073a:	4649      	mov	r1, r9
1a00073c:	f001 fb5a 	bl	1a001df4 <__aeabi_uldivmod>
1a000740:	428d      	cmp	r5, r1
1a000742:	bf08      	it	eq
1a000744:	4284      	cmpeq	r4, r0
1a000746:	d3ef      	bcc.n	1a000728 <delay+0x10>
}
1a000748:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00074c:	10000188 	.word	0x10000188

1a000750 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a000750:	b510      	push	{r4, lr}
1a000752:	4604      	mov	r4, r0
1a000754:	4610      	mov	r0, r2
1a000756:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a000758:	4b04      	ldr	r3, [pc, #16]	; (1a00076c <delayInit+0x1c>)
1a00075a:	e9d3 2300 	ldrd	r2, r3, [r3]
1a00075e:	f001 fb49 	bl	1a001df4 <__aeabi_uldivmod>
1a000762:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a000766:	2300      	movs	r3, #0
1a000768:	7423      	strb	r3, [r4, #16]
}
1a00076a:	bd10      	pop	{r4, pc}
1a00076c:	10000188 	.word	0x10000188

1a000770 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a000770:	b570      	push	{r4, r5, r6, lr}
1a000772:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ) {
1a000774:	7c05      	ldrb	r5, [r0, #16]
1a000776:	b195      	cbz	r5, 1a00079e <delayRead+0x2e>
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a000778:	f000 f8c2 	bl	1a000900 <tickRead>
1a00077c:	e9d4 2300 	ldrd	r2, r3, [r4]
1a000780:	1a82      	subs	r2, r0, r2
1a000782:	eb61 0303 	sbc.w	r3, r1, r3
1a000786:	4615      	mov	r5, r2
1a000788:	461e      	mov	r6, r3
1a00078a:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a00078e:	429e      	cmp	r6, r3
1a000790:	bf08      	it	eq
1a000792:	4295      	cmpeq	r5, r2
1a000794:	d30b      	bcc.n	1a0007ae <delayRead+0x3e>
         timeArrived = 1;
         delay->running = 0;
1a000796:	2300      	movs	r3, #0
1a000798:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a00079a:	2501      	movs	r5, #1
1a00079c:	e005      	b.n	1a0007aa <delayRead+0x3a>
      delay->startTime = tickRead();
1a00079e:	f000 f8af 	bl	1a000900 <tickRead>
1a0007a2:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a0007a6:	2301      	movs	r3, #1
1a0007a8:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a0007aa:	4628      	mov	r0, r5
1a0007ac:	bd70      	pop	{r4, r5, r6, pc}
   bool_t timeArrived = 0;
1a0007ae:	2500      	movs	r5, #0
1a0007b0:	e7fb      	b.n	1a0007aa <delayRead+0x3a>
1a0007b2:	Address 0x1a0007b2 is out of bounds.


1a0007b4 <uartProcessIRQ>:
{
1a0007b4:	b570      	push	{r4, r5, r6, lr}
1a0007b6:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a0007b8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a0007bc:	0093      	lsls	r3, r2, #2
1a0007be:	4a25      	ldr	r2, [pc, #148]	; (1a000854 <uartProcessIRQ+0xa0>)
1a0007c0:	58d6      	ldr	r6, [r2, r3]
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a0007c2:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a0007c4:	b2ed      	uxtb	r5, r5
1a0007c6:	f015 0f01 	tst.w	r5, #1
1a0007ca:	d00b      	beq.n	1a0007e4 <uartProcessIRQ+0x30>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a0007cc:	b930      	cbnz	r0, 1a0007dc <uartProcessIRQ+0x28>
1a0007ce:	4b22      	ldr	r3, [pc, #136]	; (1a000858 <uartProcessIRQ+0xa4>)
1a0007d0:	681b      	ldr	r3, [r3, #0]
1a0007d2:	b11b      	cbz	r3, 1a0007dc <uartProcessIRQ+0x28>
         (*rxIsrCallbackUART0)(0);
1a0007d4:	4b20      	ldr	r3, [pc, #128]	; (1a000858 <uartProcessIRQ+0xa4>)
1a0007d6:	681b      	ldr	r3, [r3, #0]
1a0007d8:	2000      	movs	r0, #0
1a0007da:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a0007dc:	2c03      	cmp	r4, #3
1a0007de:	d015      	beq.n	1a00080c <uartProcessIRQ+0x58>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a0007e0:	2c05      	cmp	r4, #5
1a0007e2:	d01c      	beq.n	1a00081e <uartProcessIRQ+0x6a>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a0007e4:	f015 0f20 	tst.w	r5, #32
1a0007e8:	d00f      	beq.n	1a00080a <uartProcessIRQ+0x56>
	return pUART->IER;
1a0007ea:	6873      	ldr	r3, [r6, #4]
1a0007ec:	f013 0f02 	tst.w	r3, #2
1a0007f0:	d00b      	beq.n	1a00080a <uartProcessIRQ+0x56>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a0007f2:	b934      	cbnz	r4, 1a000802 <uartProcessIRQ+0x4e>
1a0007f4:	4b19      	ldr	r3, [pc, #100]	; (1a00085c <uartProcessIRQ+0xa8>)
1a0007f6:	681b      	ldr	r3, [r3, #0]
1a0007f8:	b11b      	cbz	r3, 1a000802 <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART0)(0);
1a0007fa:	4b18      	ldr	r3, [pc, #96]	; (1a00085c <uartProcessIRQ+0xa8>)
1a0007fc:	681b      	ldr	r3, [r3, #0]
1a0007fe:	2000      	movs	r0, #0
1a000800:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a000802:	2c03      	cmp	r4, #3
1a000804:	d014      	beq.n	1a000830 <uartProcessIRQ+0x7c>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a000806:	2c05      	cmp	r4, #5
1a000808:	d01b      	beq.n	1a000842 <uartProcessIRQ+0x8e>
}
1a00080a:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a00080c:	4b14      	ldr	r3, [pc, #80]	; (1a000860 <uartProcessIRQ+0xac>)
1a00080e:	681b      	ldr	r3, [r3, #0]
1a000810:	2b00      	cmp	r3, #0
1a000812:	d0e5      	beq.n	1a0007e0 <uartProcessIRQ+0x2c>
         (*rxIsrCallbackUART2)(0);
1a000814:	4b12      	ldr	r3, [pc, #72]	; (1a000860 <uartProcessIRQ+0xac>)
1a000816:	681b      	ldr	r3, [r3, #0]
1a000818:	2000      	movs	r0, #0
1a00081a:	4798      	blx	r3
1a00081c:	e7e0      	b.n	1a0007e0 <uartProcessIRQ+0x2c>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a00081e:	4b11      	ldr	r3, [pc, #68]	; (1a000864 <uartProcessIRQ+0xb0>)
1a000820:	681b      	ldr	r3, [r3, #0]
1a000822:	2b00      	cmp	r3, #0
1a000824:	d0de      	beq.n	1a0007e4 <uartProcessIRQ+0x30>
         (*rxIsrCallbackUART3)(0);
1a000826:	4b0f      	ldr	r3, [pc, #60]	; (1a000864 <uartProcessIRQ+0xb0>)
1a000828:	681b      	ldr	r3, [r3, #0]
1a00082a:	2000      	movs	r0, #0
1a00082c:	4798      	blx	r3
1a00082e:	e7d9      	b.n	1a0007e4 <uartProcessIRQ+0x30>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a000830:	4b0d      	ldr	r3, [pc, #52]	; (1a000868 <uartProcessIRQ+0xb4>)
1a000832:	681b      	ldr	r3, [r3, #0]
1a000834:	2b00      	cmp	r3, #0
1a000836:	d0e6      	beq.n	1a000806 <uartProcessIRQ+0x52>
         (*txIsrCallbackUART2)(0);
1a000838:	4b0b      	ldr	r3, [pc, #44]	; (1a000868 <uartProcessIRQ+0xb4>)
1a00083a:	681b      	ldr	r3, [r3, #0]
1a00083c:	2000      	movs	r0, #0
1a00083e:	4798      	blx	r3
1a000840:	e7e1      	b.n	1a000806 <uartProcessIRQ+0x52>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a000842:	4b0a      	ldr	r3, [pc, #40]	; (1a00086c <uartProcessIRQ+0xb8>)
1a000844:	681b      	ldr	r3, [r3, #0]
1a000846:	2b00      	cmp	r3, #0
1a000848:	d0df      	beq.n	1a00080a <uartProcessIRQ+0x56>
         (*txIsrCallbackUART3)(0);
1a00084a:	4b08      	ldr	r3, [pc, #32]	; (1a00086c <uartProcessIRQ+0xb8>)
1a00084c:	681b      	ldr	r3, [r3, #0]
1a00084e:	2000      	movs	r0, #0
1a000850:	4798      	blx	r3
}
1a000852:	e7da      	b.n	1a00080a <uartProcessIRQ+0x56>
1a000854:	1a002f08 	.word	0x1a002f08
1a000858:	10000130 	.word	0x10000130
1a00085c:	1000013c 	.word	0x1000013c
1a000860:	10000134 	.word	0x10000134
1a000864:	10000138 	.word	0x10000138
1a000868:	10000140 	.word	0x10000140
1a00086c:	10000144 	.word	0x10000144

1a000870 <uartInit>:
{
1a000870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a000874:	4680      	mov	r8, r0
1a000876:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a000878:	4c19      	ldr	r4, [pc, #100]	; (1a0008e0 <uartInit+0x70>)
1a00087a:	0045      	lsls	r5, r0, #1
1a00087c:	182a      	adds	r2, r5, r0
1a00087e:	0093      	lsls	r3, r2, #2
1a000880:	18e6      	adds	r6, r4, r3
1a000882:	58e7      	ldr	r7, [r4, r3]
1a000884:	4638      	mov	r0, r7
1a000886:	f001 f975 	bl	1a001b74 <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a00088a:	4649      	mov	r1, r9
1a00088c:	4638      	mov	r0, r7
1a00088e:	f001 f99b 	bl	1a001bc8 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a000892:	2307      	movs	r3, #7
1a000894:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000896:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a000898:	2301      	movs	r3, #1
1a00089a:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a00089c:	7930      	ldrb	r0, [r6, #4]
1a00089e:	7973      	ldrb	r3, [r6, #5]
1a0008a0:	79b2      	ldrb	r2, [r6, #6]
 * @note	Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0008a2:	f042 0218 	orr.w	r2, r2, #24
1a0008a6:	490f      	ldr	r1, [pc, #60]	; (1a0008e4 <uartInit+0x74>)
1a0008a8:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0008ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a0008b0:	79f0      	ldrb	r0, [r6, #7]
1a0008b2:	7a33      	ldrb	r3, [r6, #8]
1a0008b4:	7a72      	ldrb	r2, [r6, #9]
1a0008b6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0008ba:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a0008be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a0008c2:	f1b8 0f01 	cmp.w	r8, #1
1a0008c6:	d001      	beq.n	1a0008cc <uartInit+0x5c>
}
1a0008c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a0008cc:	4a06      	ldr	r2, [pc, #24]	; (1a0008e8 <uartInit+0x78>)
1a0008ce:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a0008d0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a0008d4:	64d3      	str	r3, [r2, #76]	; 0x4c
1a0008d6:	221a      	movs	r2, #26
1a0008d8:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a0008dc:	e7f4      	b.n	1a0008c8 <uartInit+0x58>
1a0008de:	bf00      	nop
1a0008e0:	1a002f08 	.word	0x1a002f08
1a0008e4:	40086000 	.word	0x40086000
1a0008e8:	40081000 	.word	0x40081000

1a0008ec <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a0008ec:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a0008ee:	2003      	movs	r0, #3
1a0008f0:	f7ff ff60 	bl	1a0007b4 <uartProcessIRQ>
}
1a0008f4:	bd08      	pop	{r3, pc}

1a0008f6 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a0008f6:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a0008f8:	2005      	movs	r0, #5
1a0008fa:	f7ff ff5b 	bl	1a0007b4 <uartProcessIRQ>
}
1a0008fe:	bd08      	pop	{r3, pc}

1a000900 <tickRead>:

// Read Tick Counter
tick_t tickRead( void )
{
   return tickCounter;
}
1a000900:	4b01      	ldr	r3, [pc, #4]	; (1a000908 <tickRead+0x8>)
1a000902:	e9d3 0100 	ldrd	r0, r1, [r3]
1a000906:	4770      	bx	lr
1a000908:	10000180 	.word	0x10000180

1a00090c <tickPowerSet>:
}

// Enable or disable the peripheral energy and clock
void tickPowerSet( bool_t power )
{
   if( power ) {
1a00090c:	b918      	cbnz	r0, 1a000916 <tickPowerSet+0xa>
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                      SysTick_CTRL_TICKINT_Msk   |
                      SysTick_CTRL_ENABLE_Msk;
   } else {
      // Disable SysTick IRQ and SysTick Timer
      SysTick->CTRL = 0x0000000;
1a00090e:	4b04      	ldr	r3, [pc, #16]	; (1a000920 <tickPowerSet+0x14>)
1a000910:	2200      	movs	r2, #0
1a000912:	601a      	str	r2, [r3, #0]
   }
}
1a000914:	4770      	bx	lr
      SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a000916:	4b02      	ldr	r3, [pc, #8]	; (1a000920 <tickPowerSet+0x14>)
1a000918:	2207      	movs	r2, #7
1a00091a:	601a      	str	r2, [r3, #0]
1a00091c:	4770      	bx	lr
1a00091e:	bf00      	nop
1a000920:	e000e010 	.word	0xe000e010

1a000924 <tickInit>:
{
1a000924:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a000926:	ea50 0301 	orrs.w	r3, r0, r1
1a00092a:	d02a      	beq.n	1a000982 <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a00092c:	f110 32ff 	adds.w	r2, r0, #4294967295
1a000930:	f141 33ff 	adc.w	r3, r1, #4294967295
1a000934:	2b00      	cmp	r3, #0
1a000936:	bf08      	it	eq
1a000938:	2a32      	cmpeq	r2, #50	; 0x32
1a00093a:	d227      	bcs.n	1a00098c <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a00093c:	4b14      	ldr	r3, [pc, #80]	; (1a000990 <tickInit+0x6c>)
1a00093e:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a000942:	4b14      	ldr	r3, [pc, #80]	; (1a000994 <tickInit+0x70>)
1a000944:	681b      	ldr	r3, [r3, #0]
1a000946:	fba3 4500 	umull	r4, r5, r3, r0
1a00094a:	fb03 5501 	mla	r5, r3, r1, r5
1a00094e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a000952:	2300      	movs	r3, #0
1a000954:	4620      	mov	r0, r4
1a000956:	4629      	mov	r1, r5
1a000958:	f001 fa4c 	bl	1a001df4 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a00095c:	3801      	subs	r0, #1
1a00095e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a000962:	d209      	bcs.n	1a000978 <tickInit+0x54>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a000964:	4b0c      	ldr	r3, [pc, #48]	; (1a000998 <tickInit+0x74>)
1a000966:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a000968:	4a0c      	ldr	r2, [pc, #48]	; (1a00099c <tickInit+0x78>)
1a00096a:	21e0      	movs	r1, #224	; 0xe0
1a00096c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a000970:	2200      	movs	r2, #0
1a000972:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000974:	2207      	movs	r2, #7
1a000976:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a000978:	2001      	movs	r0, #1
1a00097a:	f7ff ffc7 	bl	1a00090c <tickPowerSet>
      bool_t ret_val = 1;
1a00097e:	2001      	movs	r0, #1
}
1a000980:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a000982:	2000      	movs	r0, #0
1a000984:	f7ff ffc2 	bl	1a00090c <tickPowerSet>
         ret_val = 0;
1a000988:	2000      	movs	r0, #0
1a00098a:	e7f9      	b.n	1a000980 <tickInit+0x5c>
            ret_val = 0;
1a00098c:	2000      	movs	r0, #0
1a00098e:	e7f7      	b.n	1a000980 <tickInit+0x5c>
1a000990:	10000188 	.word	0x10000188
1a000994:	10000190 	.word	0x10000190
1a000998:	e000e010 	.word	0xe000e010
1a00099c:	e000ed00 	.word	0xe000ed00

1a0009a0 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a0009a0:	e92d 4800 	stmdb	sp!, {fp, lr}
   // Increment Tick counters
   tickCounter++;
1a0009a4:	4909      	ldr	r1, [pc, #36]	; (1a0009cc <SysTick_Handler+0x2c>)
1a0009a6:	e9d1 bc00 	ldrd	fp, ip, [r1]
1a0009aa:	f11b 0201 	adds.w	r2, fp, #1
1a0009ae:	f14c 0300 	adc.w	r3, ip, #0
1a0009b2:	e9c1 2300 	strd	r2, r3, [r1]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0009b6:	4b06      	ldr	r3, [pc, #24]	; (1a0009d0 <SysTick_Handler+0x30>)
1a0009b8:	681b      	ldr	r3, [r3, #0]
1a0009ba:	b123      	cbz	r3, 1a0009c6 <SysTick_Handler+0x26>
      (* tickHookFunction )( callBackFuncParams );
1a0009bc:	4b04      	ldr	r3, [pc, #16]	; (1a0009d0 <SysTick_Handler+0x30>)
1a0009be:	681b      	ldr	r3, [r3, #0]
1a0009c0:	4a04      	ldr	r2, [pc, #16]	; (1a0009d4 <SysTick_Handler+0x34>)
1a0009c2:	6810      	ldr	r0, [r2, #0]
1a0009c4:	4798      	blx	r3
   }
}
1a0009c6:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a0009ca:	bf00      	nop
1a0009cc:	10000180 	.word	0x10000180
1a0009d0:	1000014c 	.word	0x1000014c
1a0009d4:	10000148 	.word	0x10000148

1a0009d8 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0009d8:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0009da:	4d0b      	ldr	r5, [pc, #44]	; (1a000a08 <gpioObtainPinInit+0x30>)
1a0009dc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0009e0:	182c      	adds	r4, r5, r0
1a0009e2:	5628      	ldrsb	r0, [r5, r0]
1a0009e4:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0009e6:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0009ea:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0009ec:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0009f0:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0009f2:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0009f6:	9b02      	ldr	r3, [sp, #8]
1a0009f8:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0009fa:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0009fe:	9b03      	ldr	r3, [sp, #12]
1a000a00:	701a      	strb	r2, [r3, #0]
}
1a000a02:	bc30      	pop	{r4, r5}
1a000a04:	4770      	bx	lr
1a000a06:	bf00      	nop
1a000a08:	1a002f50 	.word	0x1a002f50

1a000a0c <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
1a000a0c:	b570      	push	{r4, r5, r6, lr}
1a000a0e:	b084      	sub	sp, #16
1a000a10:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000a12:	2300      	movs	r3, #0
1a000a14:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000a18:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000a1c:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000a20:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000a24:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000a28:	f10d 030b 	add.w	r3, sp, #11
1a000a2c:	9301      	str	r3, [sp, #4]
1a000a2e:	ab03      	add	r3, sp, #12
1a000a30:	9300      	str	r3, [sp, #0]
1a000a32:	f10d 030d 	add.w	r3, sp, #13
1a000a36:	f10d 020e 	add.w	r2, sp, #14
1a000a3a:	f10d 010f 	add.w	r1, sp, #15
1a000a3e:	f7ff ffcb 	bl	1a0009d8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a000a42:	2c05      	cmp	r4, #5
1a000a44:	f200 80a5 	bhi.w	1a000b92 <gpioInit+0x186>
1a000a48:	e8df f004 	tbb	[pc, r4]
1a000a4c:	45278109 	.word	0x45278109
1a000a50:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a000a52:	4851      	ldr	r0, [pc, #324]	; (1a000b98 <gpioInit+0x18c>)
1a000a54:	f000 fc44 	bl	1a0012e0 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a000a58:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a000a5a:	b004      	add	sp, #16
1a000a5c:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a000a5e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a62:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000a66:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000a6a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000a6e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000a72:	494a      	ldr	r1, [pc, #296]	; (1a000b9c <gpioInit+0x190>)
1a000a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000a78:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000a7c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000a80:	2001      	movs	r0, #1
1a000a82:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a000a86:	4c44      	ldr	r4, [pc, #272]	; (1a000b98 <gpioInit+0x18c>)
1a000a88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000a8c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000a90:	ea22 0201 	bic.w	r2, r2, r1
1a000a94:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000a98:	e7df      	b.n	1a000a5a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000a9a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000a9e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000aa2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000aa6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a000aaa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000aae:	493b      	ldr	r1, [pc, #236]	; (1a000b9c <gpioInit+0x190>)
1a000ab0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000ab4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000ab8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000abc:	2001      	movs	r0, #1
1a000abe:	fa00 f102 	lsl.w	r1, r0, r2
1a000ac2:	4c35      	ldr	r4, [pc, #212]	; (1a000b98 <gpioInit+0x18c>)
1a000ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000ac8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000acc:	ea22 0201 	bic.w	r2, r2, r1
1a000ad0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000ad4:	e7c1      	b.n	1a000a5a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000ad6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000ada:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000ade:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000ae2:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a000ae6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000aea:	492c      	ldr	r1, [pc, #176]	; (1a000b9c <gpioInit+0x190>)
1a000aec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000af0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000af4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000af8:	2001      	movs	r0, #1
1a000afa:	fa00 f102 	lsl.w	r1, r0, r2
1a000afe:	4c26      	ldr	r4, [pc, #152]	; (1a000b98 <gpioInit+0x18c>)
1a000b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000b04:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000b08:	ea22 0201 	bic.w	r2, r2, r1
1a000b0c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000b10:	e7a3      	b.n	1a000a5a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000b12:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000b16:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000b1a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000b1e:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a000b22:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000b26:	491d      	ldr	r1, [pc, #116]	; (1a000b9c <gpioInit+0x190>)
1a000b28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a000b2c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000b30:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000b34:	2001      	movs	r0, #1
1a000b36:	fa00 f102 	lsl.w	r1, r0, r2
1a000b3a:	4c17      	ldr	r4, [pc, #92]	; (1a000b98 <gpioInit+0x18c>)
1a000b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a000b40:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a000b44:	ea22 0201 	bic.w	r2, r2, r1
1a000b48:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a000b4c:	e785      	b.n	1a000a5a <gpioInit+0x4e>
      Chip_SCU_PinMux(
1a000b4e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a000b52:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a000b56:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a000b5a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a000b5e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a000b62:	490e      	ldr	r1, [pc, #56]	; (1a000b9c <gpioInit+0x190>)
1a000b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a000b68:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a000b6c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a000b70:	2001      	movs	r0, #1
1a000b72:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a000b76:	4b08      	ldr	r3, [pc, #32]	; (1a000b98 <gpioInit+0x18c>)
1a000b78:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000b7c:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a000b80:	4331      	orrs	r1, r6
1a000b82:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a000b86:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a000b88:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a000b8c:	2100      	movs	r1, #0
1a000b8e:	5499      	strb	r1, [r3, r2]
1a000b90:	e763      	b.n	1a000a5a <gpioInit+0x4e>
      ret_val = 0;
1a000b92:	2000      	movs	r0, #0
1a000b94:	e761      	b.n	1a000a5a <gpioInit+0x4e>
1a000b96:	bf00      	nop
1a000b98:	400f4000 	.word	0x400f4000
1a000b9c:	40086000 	.word	0x40086000

1a000ba0 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
1a000ba0:	b510      	push	{r4, lr}
1a000ba2:	b084      	sub	sp, #16
1a000ba4:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a000ba6:	2300      	movs	r3, #0
1a000ba8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000bac:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000bb0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000bb4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000bb8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000bbc:	f10d 030b 	add.w	r3, sp, #11
1a000bc0:	9301      	str	r3, [sp, #4]
1a000bc2:	ab03      	add	r3, sp, #12
1a000bc4:	9300      	str	r3, [sp, #0]
1a000bc6:	f10d 030d 	add.w	r3, sp, #13
1a000bca:	f10d 020e 	add.w	r2, sp, #14
1a000bce:	f10d 010f 	add.w	r1, sp, #15
1a000bd2:	f7ff ff01 	bl	1a0009d8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a000bd6:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a000bda:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a000bde:	3400      	adds	r4, #0
1a000be0:	bf18      	it	ne
1a000be2:	2401      	movne	r4, #1
1a000be4:	015b      	lsls	r3, r3, #5
1a000be6:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000bea:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000bee:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a000bf0:	2001      	movs	r0, #1
1a000bf2:	b004      	add	sp, #16
1a000bf4:	bd10      	pop	{r4, pc}

1a000bf6 <gpioRead>:
   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin )
{
1a000bf6:	b500      	push	{lr}
1a000bf8:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a000bfa:	2300      	movs	r3, #0
1a000bfc:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a000c00:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a000c04:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a000c08:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a000c0c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a000c10:	f10d 030b 	add.w	r3, sp, #11
1a000c14:	9301      	str	r3, [sp, #4]
1a000c16:	ab03      	add	r3, sp, #12
1a000c18:	9300      	str	r3, [sp, #0]
1a000c1a:	f10d 030d 	add.w	r3, sp, #13
1a000c1e:	f10d 020e 	add.w	r2, sp, #14
1a000c22:	f10d 010f 	add.w	r1, sp, #15
1a000c26:	f7ff fed7 	bl	1a0009d8 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a000c2a:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a000c2e:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a000c32:	015b      	lsls	r3, r3, #5
1a000c34:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a000c38:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a000c3c:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a000c3e:	3000      	adds	r0, #0
1a000c40:	bf18      	it	ne
1a000c42:	2001      	movne	r0, #1
1a000c44:	b005      	add	sp, #20
1a000c46:	f85d fb04 	ldr.w	pc, [sp], #4

1a000c4a <gpioToggle>:
{
1a000c4a:	b510      	push	{r4, lr}
1a000c4c:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a000c4e:	f7ff ffd2 	bl	1a000bf6 <gpioRead>
1a000c52:	fab0 f180 	clz	r1, r0
1a000c56:	0949      	lsrs	r1, r1, #5
1a000c58:	4620      	mov	r0, r4
1a000c5a:	f7ff ffa1 	bl	1a000ba0 <gpioWrite>
}
1a000c5e:	bd10      	pop	{r4, pc}

1a000c60 <enableGPIOIrq>:

   Chip_PININT_Init(LPC_GPIO_PIN_INT);
}

static void enableGPIOIrq(uint8_t irqChannel, uint8_t port, uint8_t pin, uint8_t edge)
{
1a000c60:	b4f0      	push	{r4, r5, r6, r7}
 * @param	PinNum	: GPIO pin number Interrupt , should be: 0 to 31
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
	int32_t of = (PortSel & 3) << 3;
1a000c62:	00c4      	lsls	r4, r0, #3
1a000c64:	f004 0418 	and.w	r4, r4, #24
	uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
1a000c68:	0149      	lsls	r1, r1, #5
1a000c6a:	b2c9      	uxtb	r1, r1
1a000c6c:	f002 021f 	and.w	r2, r2, #31
1a000c70:	4311      	orrs	r1, r2
1a000c72:	40a1      	lsls	r1, r4
	LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a000c74:	0882      	lsrs	r2, r0, #2
1a000c76:	4f19      	ldr	r7, [pc, #100]	; (1a000cdc <enableGPIOIrq+0x7c>)
1a000c78:	f502 7260 	add.w	r2, r2, #896	; 0x380
1a000c7c:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
1a000c80:	26ff      	movs	r6, #255	; 0xff
1a000c82:	fa06 f404 	lsl.w	r4, r6, r4
1a000c86:	ea25 0404 	bic.w	r4, r5, r4
1a000c8a:	4321      	orrs	r1, r4
1a000c8c:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
    * Select irq channel to handle a GPIO interrupt, using its port and pin to specify it
    * From EduCiaa pin out spec: GPIO1[9] -> port 1 and pin 9
    */
   Chip_SCU_GPIOIntPinSel(irqChannel , port, pin);
   /* Clear actual configured interrupt status */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT, PININTCH(irqChannel));
1a000c90:	2201      	movs	r2, #1
1a000c92:	4082      	lsls	r2, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a000c94:	4912      	ldr	r1, [pc, #72]	; (1a000ce0 <enableGPIOIrq+0x80>)
1a000c96:	624a      	str	r2, [r1, #36]	; 0x24
	pPININT->ISEL &= ~pins;
1a000c98:	680c      	ldr	r4, [r1, #0]
1a000c9a:	ea24 0402 	bic.w	r4, r4, r2
1a000c9e:	600c      	str	r4, [r1, #0]
   /* Set edge interrupt mode */
   Chip_PININT_SetPinModeEdge(LPC_GPIO_PIN_INT, PININTCH(irqChannel));

   if ( edge == RAISING_EDGE) {
1a000ca0:	b12b      	cbz	r3, 1a000cae <enableGPIOIrq+0x4e>
      /* Enable high edge gpio interrupt */
      Chip_PININT_EnableIntHigh(LPC_GPIO_PIN_INT, PININTCH(irqChannel));
   } else if ( edge == FALLING_EDGE) {
1a000ca2:	2b01      	cmp	r3, #1
1a000ca4:	d017      	beq.n	1a000cd6 <enableGPIOIrq+0x76>
	pPININT->SIENR = pins;
1a000ca6:	4b0e      	ldr	r3, [pc, #56]	; (1a000ce0 <enableGPIOIrq+0x80>)
1a000ca8:	609a      	str	r2, [r3, #8]
	pPININT->SIENF = pins;
1a000caa:	615a      	str	r2, [r3, #20]
1a000cac:	e001      	b.n	1a000cb2 <enableGPIOIrq+0x52>
	pPININT->SIENR = pins;
1a000cae:	4b0c      	ldr	r3, [pc, #48]	; (1a000ce0 <enableGPIOIrq+0x80>)
1a000cb0:	609a      	str	r2, [r3, #8]
      Chip_PININT_EnableIntHigh(LPC_GPIO_PIN_INT, PININTCH(irqChannel));
      Chip_PININT_EnableIntLow(LPC_GPIO_PIN_INT, PININTCH(irqChannel));
   }

   /* Clear pending irq channel interrupts */
   NVIC_ClearPendingIRQ(PIN_INT0_IRQn + irqChannel);
1a000cb2:	3020      	adds	r0, #32
1a000cb4:	b2c0      	uxtb	r0, r0
1a000cb6:	b243      	sxtb	r3, r0
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000cb8:	f000 001f 	and.w	r0, r0, #31
1a000cbc:	095b      	lsrs	r3, r3, #5
1a000cbe:	2201      	movs	r2, #1
1a000cc0:	fa02 f000 	lsl.w	r0, r2, r0
1a000cc4:	4a07      	ldr	r2, [pc, #28]	; (1a000ce4 <enableGPIOIrq+0x84>)
1a000cc6:	f103 0160 	add.w	r1, r3, #96	; 0x60
1a000cca:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a000cce:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
   /* Enable irqChannel interrupt */
   NVIC_EnableIRQ(PIN_INT0_IRQn + irqChannel);
}
1a000cd2:	bcf0      	pop	{r4, r5, r6, r7}
1a000cd4:	4770      	bx	lr
	pPININT->SIENF = pins;
1a000cd6:	4b02      	ldr	r3, [pc, #8]	; (1a000ce0 <enableGPIOIrq+0x80>)
1a000cd8:	615a      	str	r2, [r3, #20]
1a000cda:	e7ea      	b.n	1a000cb2 <enableGPIOIrq+0x52>
1a000cdc:	40086000 	.word	0x40086000
1a000ce0:	40087000 	.word	0x40087000
1a000ce4:	e000e100 	.word	0xe000e100

1a000ce8 <disableGPIOIrq>:

static void disableGPIOIrq(uint8_t irqChannel)
{
   /* Clear pending irq channel interrupts */
   NVIC_ClearPendingIRQ(PIN_INT0_IRQn + irqChannel);
1a000ce8:	3020      	adds	r0, #32
1a000cea:	b2c0      	uxtb	r0, r0
1a000cec:	b243      	sxtb	r3, r0
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a000cee:	f000 001f 	and.w	r0, r0, #31
1a000cf2:	095b      	lsrs	r3, r3, #5
1a000cf4:	2201      	movs	r2, #1
1a000cf6:	fa02 f000 	lsl.w	r0, r2, r0
1a000cfa:	4a04      	ldr	r2, [pc, #16]	; (1a000d0c <disableGPIOIrq+0x24>)
1a000cfc:	f103 0160 	add.w	r1, r3, #96	; 0x60
1a000d00:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1a000d04:	3320      	adds	r3, #32
1a000d06:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
   /* Disable irqChannel interrupt */
   NVIC_DisableIRQ(PIN_INT0_IRQn + irqChannel);
}
1a000d0a:	4770      	bx	lr
1a000d0c:	e000e100 	.word	0xe000e100

1a000d10 <clearInterrupt>:

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a000d10:	2301      	movs	r3, #1
1a000d12:	fa03 f000 	lsl.w	r0, r3, r0
	pPININT->IST = pins;
1a000d16:	4b01      	ldr	r3, [pc, #4]	; (1a000d1c <clearInterrupt+0xc>)
1a000d18:	6258      	str	r0, [r3, #36]	; 0x24
}
1a000d1a:	4770      	bx	lr
1a000d1c:	40087000 	.word	0x40087000

1a000d20 <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a000d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a000d22:	4b12      	ldr	r3, [pc, #72]	; (1a000d6c <serveInterrupt+0x4c>)
1a000d24:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a000d26:	4b12      	ldr	r3, [pc, #72]	; (1a000d70 <serveInterrupt+0x50>)
1a000d28:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a000d2a:	2301      	movs	r3, #1
1a000d2c:	4083      	lsls	r3, r0
1a000d2e:	420b      	tst	r3, r1
1a000d30:	d111      	bne.n	1a000d56 <serveInterrupt+0x36>
	return pTMR->TC;
1a000d32:	4910      	ldr	r1, [pc, #64]	; (1a000d74 <serveInterrupt+0x54>)
1a000d34:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000d36:	4d10      	ldr	r5, [pc, #64]	; (1a000d78 <serveInterrupt+0x58>)
1a000d38:	0051      	lsls	r1, r2, #1
1a000d3a:	188f      	adds	r7, r1, r2
1a000d3c:	00fc      	lsls	r4, r7, #3
1a000d3e:	4627      	mov	r7, r4
1a000d40:	442c      	add	r4, r5
1a000d42:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a000d44:	6864      	ldr	r4, [r4, #4]
1a000d46:	1b36      	subs	r6, r6, r4
1a000d48:	443d      	add	r5, r7
1a000d4a:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a000d4c:	4a08      	ldr	r2, [pc, #32]	; (1a000d70 <serveInterrupt+0x50>)
1a000d4e:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a000d50:	f7ff ffde 	bl	1a000d10 <clearInterrupt>
}
1a000d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a000d56:	4907      	ldr	r1, [pc, #28]	; (1a000d74 <serveInterrupt+0x54>)
1a000d58:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a000d5a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a000d5e:	00d1      	lsls	r1, r2, #3
1a000d60:	4a05      	ldr	r2, [pc, #20]	; (1a000d78 <serveInterrupt+0x58>)
1a000d62:	440a      	add	r2, r1
1a000d64:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a000d66:	4a02      	ldr	r2, [pc, #8]	; (1a000d70 <serveInterrupt+0x50>)
1a000d68:	61d3      	str	r3, [r2, #28]
1a000d6a:	e7f1      	b.n	1a000d50 <serveInterrupt+0x30>
1a000d6c:	1a003088 	.word	0x1a003088
1a000d70:	40087000 	.word	0x40087000
1a000d74:	40084000 	.word	0x40084000
1a000d78:	10000044 	.word	0x10000044

1a000d7c <triggerExpired>:
/*
 * When trigger time expires (TIMER0 reachs TIMECOMPAREMATCH1),
 * ULTRASONIC_SENSOR_TRIGGER_GPIO is off
 */
static void triggerExpired()
{
1a000d7c:	b508      	push	{r3, lr}
   gpioWrite(ULTRASONIC_SENSOR_TRIGGER_GPIO,OFF);
1a000d7e:	2100      	movs	r1, #0
1a000d80:	2020      	movs	r0, #32
1a000d82:	f7ff ff0d 	bl	1a000ba0 <gpioWrite>
}
1a000d86:	bd08      	pop	{r3, pc}

1a000d88 <timerExpired>:
{
1a000d88:	b508      	push	{r3, lr}
   gpioWrite(ULTRASONIC_SENSOR_TRIGGER_GPIO,ON);
1a000d8a:	2101      	movs	r1, #1
1a000d8c:	2020      	movs	r0, #32
1a000d8e:	f7ff ff07 	bl	1a000ba0 <gpioWrite>
}
1a000d92:	bd08      	pop	{r3, pc}

1a000d94 <ultrasonicSensorInit>:
 * @param   aSensor:   sensor number (0 to 2)
 * @param   aConfig:   enable or disable sensor
 * @return   nothing
 */
void ultrasonicSensorInit(ultrasonicSensorMap_t aSensor, ultrasonicSensorInit_t aConfig)
{
1a000d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000d98:	4604      	mov	r4, r0
   static uint8_t firstTime = 1;

   if ( aConfig == ULTRASONIC_SENSOR_ENABLE ) {
1a000d9a:	460f      	mov	r7, r1
1a000d9c:	2900      	cmp	r1, #0
1a000d9e:	d13c      	bne.n	1a000e1a <ultrasonicSensorInit+0x86>

      /* If first time, trigger GPIO is set as output */
      if ( firstTime ) {
1a000da0:	4b22      	ldr	r3, [pc, #136]	; (1a000e2c <ultrasonicSensorInit+0x98>)
1a000da2:	781b      	ldrb	r3, [r3, #0]
1a000da4:	b9f3      	cbnz	r3, 1a000de4 <ultrasonicSensorInit+0x50>
         gpioInit(ULTRASONIC_SENSOR_TRIGGER_GPIO, GPIO_OUTPUT);
         initGPIOIrqs();
      }

      /* Enable sensor echo GPIO pin as INPUT */
      gpioInit(ultrasonicSensors[aSensor].echoGpio, GPIO_INPUT);
1a000da6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 1a000e30 <ultrasonicSensorInit+0x9c>
1a000daa:	0066      	lsls	r6, r4, #1
1a000dac:	1933      	adds	r3, r6, r4
1a000dae:	00dd      	lsls	r5, r3, #3
1a000db0:	4445      	add	r5, r8
1a000db2:	2100      	movs	r1, #0
1a000db4:	7c28      	ldrb	r0, [r5, #16]
1a000db6:	f7ff fe29 	bl	1a000a0c <gpioInit>

      /* IRQ Enable to capture sensor echo pulse edges */
      enableGPIOIrq(ultrasonicSensors[aSensor].irqConfig.irqChannel,
                    ultrasonicSensors[aSensor].irqConfig.gpioInit.port,
1a000dba:	f995 1013 	ldrsb.w	r1, [r5, #19]
                    ultrasonicSensors[aSensor].irqConfig.gpioInit.pin,
1a000dbe:	f995 2014 	ldrsb.w	r2, [r5, #20]
      enableGPIOIrq(ultrasonicSensors[aSensor].irqConfig.irqChannel,
1a000dc2:	2302      	movs	r3, #2
1a000dc4:	b2d2      	uxtb	r2, r2
1a000dc6:	b2c9      	uxtb	r1, r1
1a000dc8:	7ca8      	ldrb	r0, [r5, #18]
1a000dca:	f7ff ff49 	bl	1a000c60 <enableGPIOIrq>
                    BOTH_EDGES);

      /* If first time, TIMER0 is set to cycle sensor trigger ever SENSOR_SAMPLING_RATE */
      if ( firstTime ) {
1a000dce:	4b17      	ldr	r3, [pc, #92]	; (1a000e2c <ultrasonicSensorInit+0x98>)
1a000dd0:	781b      	ldrb	r3, [r3, #0]
1a000dd2:	b963      	cbnz	r3, 1a000dee <ultrasonicSensorInit+0x5a>

   } else {
      disableGPIOIrq(ultrasonicSensors[aSensor].irqConfig.irqChannel);
   }

   ultrasonicSensors[aSensor].enabled = aConfig;
1a000dd4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
1a000dd8:	00e2      	lsls	r2, r4, #3
1a000dda:	4b15      	ldr	r3, [pc, #84]	; (1a000e30 <ultrasonicSensorInit+0x9c>)
1a000ddc:	4413      	add	r3, r2
1a000dde:	745f      	strb	r7, [r3, #17]

}
1a000de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         gpioInit(ULTRASONIC_SENSOR_TRIGGER_GPIO, GPIO_OUTPUT);
1a000de4:	2101      	movs	r1, #1
1a000de6:	2020      	movs	r0, #32
1a000de8:	f7ff fe10 	bl	1a000a0c <gpioInit>
1a000dec:	e7db      	b.n	1a000da6 <ultrasonicSensorInit+0x12>
         Timer_Init(TIMER0,Timer_microsecondsToTicks(SENSOR_SAMPLING_RATE),timerExpired);
1a000dee:	f64e 2060 	movw	r0, #60000	; 0xea60
1a000df2:	f7ff fbed 	bl	1a0005d0 <Timer_microsecondsToTicks>
1a000df6:	4a0f      	ldr	r2, [pc, #60]	; (1a000e34 <ultrasonicSensorInit+0xa0>)
1a000df8:	4601      	mov	r1, r0
1a000dfa:	2000      	movs	r0, #0
1a000dfc:	f7ff fb60 	bl	1a0004c0 <Timer_Init>
         Timer_EnableCompareMatch(TIMER0,TIMERCOMPAREMATCH1, Timer_microsecondsToTicks(SENSOR_TRIGGER_PULSE_WIDTH), triggerExpired);
1a000e00:	200a      	movs	r0, #10
1a000e02:	f7ff fbe5 	bl	1a0005d0 <Timer_microsecondsToTicks>
1a000e06:	4b0c      	ldr	r3, [pc, #48]	; (1a000e38 <ultrasonicSensorInit+0xa4>)
1a000e08:	4602      	mov	r2, r0
1a000e0a:	2101      	movs	r1, #1
1a000e0c:	2000      	movs	r0, #0
1a000e0e:	f7ff fbe3 	bl	1a0005d8 <Timer_EnableCompareMatch>
         firstTime = 0;
1a000e12:	4b06      	ldr	r3, [pc, #24]	; (1a000e2c <ultrasonicSensorInit+0x98>)
1a000e14:	2200      	movs	r2, #0
1a000e16:	701a      	strb	r2, [r3, #0]
1a000e18:	e7dc      	b.n	1a000dd4 <ultrasonicSensorInit+0x40>
      disableGPIOIrq(ultrasonicSensors[aSensor].irqConfig.irqChannel);
1a000e1a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a000e1e:	00da      	lsls	r2, r3, #3
1a000e20:	4b03      	ldr	r3, [pc, #12]	; (1a000e30 <ultrasonicSensorInit+0x9c>)
1a000e22:	4413      	add	r3, r2
1a000e24:	7c98      	ldrb	r0, [r3, #18]
1a000e26:	f7ff ff5f 	bl	1a000ce8 <disableGPIOIrq>
1a000e2a:	e7d3      	b.n	1a000dd4 <ultrasonicSensorInit+0x40>
1a000e2c:	10000040 	.word	0x10000040
1a000e30:	10000044 	.word	0x10000044
1a000e34:	1a000d89 	.word	0x1a000d89
1a000e38:	1a000d7d 	.word	0x1a000d7d

1a000e3c <ultrasonicSensorGetDistance>:
float ultrasonicSensorGetDistance(ultrasonicSensorMap_t aSensor, unitMap_t anUnit)
{
   float result;

   /* Convert pulse width in timer ticks to microseconds */
   result = (float)((ultrasonicSensors[aSensor].lastEchoWidth/TICKS_TO_US_FACTOR));
1a000e3c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a000e40:	00c2      	lsls	r2, r0, #3
1a000e42:	4b0b      	ldr	r3, [pc, #44]	; (1a000e70 <ultrasonicSensorGetDistance+0x34>)
1a000e44:	4413      	add	r3, r2
1a000e46:	68db      	ldr	r3, [r3, #12]
1a000e48:	4a0a      	ldr	r2, [pc, #40]	; (1a000e74 <ultrasonicSensorGetDistance+0x38>)
1a000e4a:	fba2 2303 	umull	r2, r3, r2, r3
1a000e4e:	09db      	lsrs	r3, r3, #7
1a000e50:	ee07 3a90 	vmov	s15, r3
1a000e54:	eef8 7a67 	vcvt.f32.u32	s15, s15

   /* If CM requested */
   if ( anUnit == CM )
1a000e58:	b121      	cbz	r1, 1a000e64 <ultrasonicSensorGetDistance+0x28>
      /* Convert time in microseconds to distance in centimeters (from formula distance = pulse width time in us * velocity (340 m/s) / 2 )*/
      result = result / US_TO_CMS_FACTOR;
   else
      /* Convert time in microseconds to distance in inchs (from formula distance = pulse width time in us * velocity (340 m/s) / 2 )*/
      result = result / US_TO_INCHS_FACTOR;
1a000e5a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 1a000e78 <ultrasonicSensorGetDistance+0x3c>
1a000e5e:	ee87 0a87 	vdiv.f32	s0, s15, s14

   return(result);
}
1a000e62:	4770      	bx	lr
      result = result / US_TO_CMS_FACTOR;
1a000e64:	ed9f 7a05 	vldr	s14, [pc, #20]	; 1a000e7c <ultrasonicSensorGetDistance+0x40>
1a000e68:	ee87 0a87 	vdiv.f32	s0, s15, s14
1a000e6c:	4770      	bx	lr
1a000e6e:	bf00      	nop
1a000e70:	10000044 	.word	0x10000044
1a000e74:	a0a0a0a1 	.word	0xa0a0a0a1
1a000e78:	43140000 	.word	0x43140000
1a000e7c:	42680000 	.word	0x42680000

1a000e80 <GPIO0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
void GPIO0_IRQHandler(void)
{
1a000e80:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a000e82:	2000      	movs	r0, #0
1a000e84:	f7ff ff4c 	bl	1a000d20 <serveInterrupt>
}
1a000e88:	bd08      	pop	{r3, pc}

1a000e8a <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a000e8a:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a000e8c:	2001      	movs	r0, #1
1a000e8e:	f7ff ff47 	bl	1a000d20 <serveInterrupt>
}
1a000e92:	bd08      	pop	{r3, pc}

1a000e94 <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a000e94:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a000e96:	2002      	movs	r0, #2
1a000e98:	f7ff ff42 	bl	1a000d20 <serveInterrupt>
}
1a000e9c:	bd08      	pop	{r3, pc}
1a000e9e:	Address 0x1a000e9e is out of bounds.


1a000ea0 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a000ea0:	4b04      	ldr	r3, [pc, #16]	; (1a000eb4 <cyclesCounterInit+0x14>)
1a000ea2:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   *DWT_CTRL  |= 1;
1a000ea4:	4b04      	ldr	r3, [pc, #16]	; (1a000eb8 <cyclesCounterInit+0x18>)
1a000ea6:	681a      	ldr	r2, [r3, #0]
1a000ea8:	6813      	ldr	r3, [r2, #0]
1a000eaa:	f043 0301 	orr.w	r3, r3, #1
1a000eae:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a000eb0:	2001      	movs	r0, #1
1a000eb2:	4770      	bx	lr
1a000eb4:	1000008c 	.word	0x1000008c
1a000eb8:	10000090 	.word	0x10000090

1a000ebc <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000ebc:	2300      	movs	r3, #0
1a000ebe:	2b25      	cmp	r3, #37	; 0x25
1a000ec0:	d812      	bhi.n	1a000ee8 <Board_SetupMuxing+0x2c>
    {0,  1, (SCU_MODE_HIGHSPEEDSLEW_EN | SCU_MODE_INACT | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC6)}, /* TXEN */
};


void Board_SetupMuxing(void)
{
1a000ec2:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000ec4:	4a09      	ldr	r2, [pc, #36]	; (1a000eec <Board_SetupMuxing+0x30>)
1a000ec6:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000eca:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000ece:	784a      	ldrb	r2, [r1, #1]
1a000ed0:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000ed2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000ed6:	4906      	ldr	r1, [pc, #24]	; (1a000ef0 <Board_SetupMuxing+0x34>)
1a000ed8:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000edc:	3301      	adds	r3, #1
1a000ede:	2b25      	cmp	r3, #37	; 0x25
1a000ee0:	d9f0      	bls.n	1a000ec4 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000ee2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000ee6:	4770      	bx	lr
1a000ee8:	4770      	bx	lr
1a000eea:	bf00      	nop
1a000eec:	1a003098 	.word	0x1a003098
1a000ef0:	40086000 	.word	0x40086000

1a000ef4 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000ef4:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000ef6:	4a17      	ldr	r2, [pc, #92]	; (1a000f54 <Board_SetupClocking+0x60>)
1a000ef8:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000efc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000f00:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000f04:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000f08:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000f0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000f10:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000f14:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000f18:	2201      	movs	r2, #1
1a000f1a:	490f      	ldr	r1, [pc, #60]	; (1a000f58 <Board_SetupClocking+0x64>)
1a000f1c:	2006      	movs	r0, #6
1a000f1e:	f000 fa97 	bl	1a001450 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000f22:	2400      	movs	r4, #0
1a000f24:	e00a      	b.n	1a000f3c <Board_SetupClocking+0x48>
    {
        const struct CLK_BASE_STATES *c = &InitClkStates[i];
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a000f26:	480d      	ldr	r0, [pc, #52]	; (1a000f5c <Board_SetupClocking+0x68>)
1a000f28:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000f2c:	78cb      	ldrb	r3, [r1, #3]
1a000f2e:	788a      	ldrb	r2, [r1, #2]
1a000f30:	7849      	ldrb	r1, [r1, #1]
1a000f32:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000f36:	f000 fd59 	bl	1a0019ec <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000f3a:	3401      	adds	r4, #1
1a000f3c:	2c02      	cmp	r4, #2
1a000f3e:	d9f2      	bls.n	1a000f26 <Board_SetupClocking+0x32>
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000f40:	4b04      	ldr	r3, [pc, #16]	; (1a000f54 <Board_SetupClocking+0x60>)
1a000f42:	685a      	ldr	r2, [r3, #4]
1a000f44:	f022 020c 	bic.w	r2, r2, #12
1a000f48:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000f4a:	685a      	ldr	r2, [r3, #4]
1a000f4c:	f042 0203 	orr.w	r2, r2, #3
1a000f50:	605a      	str	r2, [r3, #4]
}
1a000f52:	bd10      	pop	{r4, pc}
1a000f54:	40043000 	.word	0x40043000
1a000f58:	0c28cb00 	.word	0x0c28cb00
1a000f5c:	1a00308c 	.word	0x1a00308c

1a000f60 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000f60:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a000f62:	f7ff ffab 	bl	1a000ebc <Board_SetupMuxing>
    Board_SetupClocking();
1a000f66:	f7ff ffc5 	bl	1a000ef4 <Board_SetupClocking>
}
1a000f6a:	bd08      	pop	{r3, pc}

1a000f6c <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000f6c:	b508      	push	{r3, lr}
   unsigned int *pSCB_VTOR = (unsigned int *) 0xE000ED08;

   extern void *g_pfnVectors;

   *pSCB_VTOR = (unsigned int) &g_pfnVectors;
1a000f6e:	4a04      	ldr	r2, [pc, #16]	; (1a000f80 <SystemInit+0x14>)
1a000f70:	4b04      	ldr	r3, [pc, #16]	; (1a000f84 <SystemInit+0x18>)
1a000f72:	601a      	str	r2, [r3, #0]

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000f74:	f000 f9b6 	bl	1a0012e4 <fpuInit>
#endif

   /* Board specific SystemInit */
   Board_SystemInit();
1a000f78:	f7ff fff2 	bl	1a000f60 <Board_SystemInit>
}
1a000f7c:	bd08      	pop	{r3, pc}
1a000f7e:	bf00      	nop
1a000f80:	1a000000 	.word	0x1a000000
1a000f84:	e000ed08 	.word	0xe000ed08

1a000f88 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000f88:	2309      	movs	r3, #9
1a000f8a:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000f8c:	f04f 30ff 	mov.w	r0, #4294967295
1a000f90:	4770      	bx	lr

1a000f92 <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000f92:	2358      	movs	r3, #88	; 0x58
1a000f94:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000f96:	f04f 30ff 	mov.w	r0, #4294967295
1a000f9a:	4770      	bx	lr

1a000f9c <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000f9c:	2902      	cmp	r1, #2
1a000f9e:	d801      	bhi.n	1a000fa4 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a000fa0:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a000fa2:	4770      	bx	lr
       SET_ERR(EBADF);
1a000fa4:	2309      	movs	r3, #9
1a000fa6:	6003      	str	r3, [r0, #0]
       return -1;
1a000fa8:	f04f 30ff 	mov.w	r0, #4294967295
1a000fac:	4770      	bx	lr

1a000fae <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a000fae:	2358      	movs	r3, #88	; 0x58
1a000fb0:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000fb2:	f04f 30ff 	mov.w	r0, #4294967295
1a000fb6:	4770      	bx	lr

1a000fb8 <_read_r>:
   UNUSED(m);
   SET_ERR(EBADF);
   return -1;
}

_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t i = 0;
  char c = 0;
  switch (fd) {
1a000fba:	2902      	cmp	r1, #2
1a000fbc:	d81c      	bhi.n	1a000ff8 <_read_r+0x40>
1a000fbe:	461d      	mov	r5, r3
1a000fc0:	4617      	mov	r7, r2
1a000fc2:	4606      	mov	r6, r0
  size_t i = 0;
1a000fc4:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000fc6:	42ac      	cmp	r4, r5
1a000fc8:	d211      	bcs.n	1a000fee <_read_r+0x36>
         c = (char)Board_UARTGetChar();
1a000fca:	f000 f903 	bl	1a0011d4 <Board_UARTGetChar>
1a000fce:	b2c0      	uxtb	r0, r0
         if( c != 255 ){
1a000fd0:	28ff      	cmp	r0, #255	; 0xff
1a000fd2:	d0f8      	beq.n	1a000fc6 <_read_r+0xe>
            if( c != '\r' && c != '\n' ){
1a000fd4:	280d      	cmp	r0, #13
1a000fd6:	d004      	beq.n	1a000fe2 <_read_r+0x2a>
1a000fd8:	280a      	cmp	r0, #10
1a000fda:	d002      	beq.n	1a000fe2 <_read_r+0x2a>
               ((char*) b)[i] = c;
1a000fdc:	5538      	strb	r0, [r7, r4]
               i++;
1a000fde:	3401      	adds	r4, #1
1a000fe0:	e7f1      	b.n	1a000fc6 <_read_r+0xe>
            }else{
               ((char*) b)[i] = c;
1a000fe2:	5538      	strb	r0, [r7, r4]
               i++;
1a000fe4:	3401      	adds	r4, #1
               c = (char)Board_UARTGetChar(); // read anotherone to prevent \r\n
1a000fe6:	f000 f8f5 	bl	1a0011d4 <Board_UARTGetChar>
               return i;
1a000fea:	4620      	mov	r0, r4
1a000fec:	e003      	b.n	1a000ff6 <_read_r+0x3e>
            }
         }
      }
      SET_ERR(ENODEV);
1a000fee:	2313      	movs	r3, #19
1a000ff0:	6033      	str	r3, [r6, #0]
      return -1;
1a000ff2:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a000ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_ERR(ENODEV);
1a000ff8:	2313      	movs	r3, #19
1a000ffa:	6003      	str	r3, [r0, #0]
      return -1;
1a000ffc:	f04f 30ff 	mov.w	r0, #4294967295
1a001000:	e7f9      	b.n	1a000ff6 <_read_r+0x3e>
1a001002:	Address 0x1a001002 is out of bounds.


1a001004 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a001004:	4b05      	ldr	r3, [pc, #20]	; (1a00101c <_sbrk_r+0x18>)
1a001006:	681b      	ldr	r3, [r3, #0]
1a001008:	b123      	cbz	r3, 1a001014 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a00100a:	4b04      	ldr	r3, [pc, #16]	; (1a00101c <_sbrk_r+0x18>)
1a00100c:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a00100e:	4401      	add	r1, r0
1a001010:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a001012:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a001014:	4b01      	ldr	r3, [pc, #4]	; (1a00101c <_sbrk_r+0x18>)
1a001016:	4a02      	ldr	r2, [pc, #8]	; (1a001020 <_sbrk_r+0x1c>)
1a001018:	601a      	str	r2, [r3, #0]
1a00101a:	e7f6      	b.n	1a00100a <_sbrk_r+0x6>
1a00101c:	10000150 	.word	0x10000150
1a001020:	10000194 	.word	0x10000194

1a001024 <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a001024:	2902      	cmp	r1, #2
1a001026:	d80c      	bhi.n	1a001042 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a001028:	b570      	push	{r4, r5, r6, lr}
1a00102a:	461d      	mov	r5, r3
1a00102c:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a00102e:	2400      	movs	r4, #0
1a001030:	e003      	b.n	1a00103a <_write_r+0x16>
           Board_UARTPutChar(((char*) b)[i]);
1a001032:	5d30      	ldrb	r0, [r6, r4]
1a001034:	f000 f8c4 	bl	1a0011c0 <Board_UARTPutChar>
       for (i = 0; i < n; i++)
1a001038:	3401      	adds	r4, #1
1a00103a:	42ac      	cmp	r4, r5
1a00103c:	d3f9      	bcc.n	1a001032 <_write_r+0xe>
       return n;
1a00103e:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a001040:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a001042:	2313      	movs	r3, #19
1a001044:	6003      	str	r3, [r0, #0]
       return -1;
1a001046:	f04f 30ff 	mov.w	r0, #4294967295
}
1a00104a:	4770      	bx	lr

1a00104c <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00104c:	2200      	movs	r2, #0
1a00104e:	2a05      	cmp	r2, #5
1a001050:	d819      	bhi.n	1a001086 <Board_LED_Init+0x3a>
{
1a001052:	b470      	push	{r4, r5, r6}
        const struct gpio_t *io = &GpioLeds[i];
        Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a001054:	490c      	ldr	r1, [pc, #48]	; (1a001088 <Board_LED_Init+0x3c>)
1a001056:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00105a:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00105e:	784c      	ldrb	r4, [r1, #1]
	pGPIO->DIR[port] |= 1UL << pin;
1a001060:	4b0a      	ldr	r3, [pc, #40]	; (1a00108c <Board_LED_Init+0x40>)
1a001062:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a001066:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00106a:	2001      	movs	r0, #1
1a00106c:	40a0      	lsls	r0, r4
1a00106e:	4301      	orrs	r1, r0
1a001070:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a001074:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a001078:	2100      	movs	r1, #0
1a00107a:	5519      	strb	r1, [r3, r4]
    for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a00107c:	3201      	adds	r2, #1
1a00107e:	2a05      	cmp	r2, #5
1a001080:	d9e8      	bls.n	1a001054 <Board_LED_Init+0x8>
        Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
    }
}
1a001082:	bc70      	pop	{r4, r5, r6}
1a001084:	4770      	bx	lr
1a001086:	4770      	bx	lr
1a001088:	1a00313c 	.word	0x1a00313c
1a00108c:	400f4000 	.word	0x400f4000

1a001090 <Board_TEC_Init>:


static void Board_TEC_Init()
{
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001090:	2300      	movs	r3, #0
1a001092:	2b03      	cmp	r3, #3
1a001094:	d816      	bhi.n	1a0010c4 <Board_TEC_Init+0x34>
{
1a001096:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioButtons[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001098:	490b      	ldr	r1, [pc, #44]	; (1a0010c8 <Board_TEC_Init+0x38>)
1a00109a:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00109e:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0010a2:	784d      	ldrb	r5, [r1, #1]
	pGPIO->DIR[port] &= ~(1UL << pin);
1a0010a4:	4c09      	ldr	r4, [pc, #36]	; (1a0010cc <Board_TEC_Init+0x3c>)
1a0010a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0010aa:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0010ae:	2001      	movs	r0, #1
1a0010b0:	40a8      	lsls	r0, r5
1a0010b2:	ea21 0100 	bic.w	r1, r1, r0
1a0010b6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0010ba:	3301      	adds	r3, #1
1a0010bc:	2b03      	cmp	r3, #3
1a0010be:	d9eb      	bls.n	1a001098 <Board_TEC_Init+0x8>
    }
}
1a0010c0:	bc30      	pop	{r4, r5}
1a0010c2:	4770      	bx	lr
1a0010c4:	4770      	bx	lr
1a0010c6:	bf00      	nop
1a0010c8:	1a003134 	.word	0x1a003134
1a0010cc:	400f4000 	.word	0x400f4000

1a0010d0 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0010d0:	2300      	movs	r3, #0
1a0010d2:	2b08      	cmp	r3, #8
1a0010d4:	d816      	bhi.n	1a001104 <Board_GPIO_Init+0x34>
{
1a0010d6:	b430      	push	{r4, r5}
        const struct gpio_t *io = &GpioPorts[i];
        Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a0010d8:	490b      	ldr	r1, [pc, #44]	; (1a001108 <Board_GPIO_Init+0x38>)
1a0010da:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0010de:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0010e2:	784d      	ldrb	r5, [r1, #1]
1a0010e4:	4c09      	ldr	r4, [pc, #36]	; (1a00110c <Board_GPIO_Init+0x3c>)
1a0010e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0010ea:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0010ee:	2001      	movs	r0, #1
1a0010f0:	40a8      	lsls	r0, r5
1a0010f2:	ea21 0100 	bic.w	r1, r1, r0
1a0010f6:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a0010fa:	3301      	adds	r3, #1
1a0010fc:	2b08      	cmp	r3, #8
1a0010fe:	d9eb      	bls.n	1a0010d8 <Board_GPIO_Init+0x8>
    }
}
1a001100:	bc30      	pop	{r4, r5}
1a001102:	4770      	bx	lr
1a001104:	4770      	bx	lr
1a001106:	bf00      	nop
1a001108:	1a003148 	.word	0x1a003148
1a00110c:	400f4000 	.word	0x400f4000

1a001110 <Board_SPI_Init>:
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
}


static void Board_SPI_Init()
{
1a001110:	b510      	push	{r4, lr}
    Chip_SSP_Init(LPC_SSP1);
1a001112:	4c0b      	ldr	r4, [pc, #44]	; (1a001140 <Board_SPI_Init+0x30>)
1a001114:	4620      	mov	r0, r4
1a001116:	f000 f8c7 	bl	1a0012a8 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00111a:	6863      	ldr	r3, [r4, #4]
1a00111c:	f023 0304 	bic.w	r3, r3, #4
1a001120:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001122:	6823      	ldr	r3, [r4, #0]
1a001124:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001128:	f043 0307 	orr.w	r3, r3, #7
1a00112c:	6023      	str	r3, [r4, #0]
    Chip_SSP_Set_Mode(LPC_SSP1, BOARD_SPI_MODE);
    Chip_SSP_SetFormat(LPC_SSP1, BOARD_SPI_BITS, BOARD_SPI_FORMAT,
                       BOARD_SPI_POLARITY);
    Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a00112e:	4905      	ldr	r1, [pc, #20]	; (1a001144 <Board_SPI_Init+0x34>)
1a001130:	4620      	mov	r0, r4
1a001132:	f000 f89a 	bl	1a00126a <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a001136:	6863      	ldr	r3, [r4, #4]
1a001138:	f043 0302 	orr.w	r3, r3, #2
1a00113c:	6063      	str	r3, [r4, #4]
    Chip_SSP_Enable(LPC_SSP1);
}
1a00113e:	bd10      	pop	{r4, pc}
1a001140:	400c5000 	.word	0x400c5000
1a001144:	000186a0 	.word	0x000186a0

1a001148 <Board_I2C_Init>:
{
1a001148:	b508      	push	{r3, lr}
    Chip_I2C_Init(I2C0);
1a00114a:	2000      	movs	r0, #0
1a00114c:	f000 fde0 	bl	1a001d10 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a001150:	4b04      	ldr	r3, [pc, #16]	; (1a001164 <Board_I2C_Init+0x1c>)
1a001152:	f640 0208 	movw	r2, #2056	; 0x808
1a001156:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
    Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a00115a:	4903      	ldr	r1, [pc, #12]	; (1a001168 <Board_I2C_Init+0x20>)
1a00115c:	2000      	movs	r0, #0
1a00115e:	f000 fde9 	bl	1a001d34 <Chip_I2C_SetClockRate>
}
1a001162:	bd08      	pop	{r3, pc}
1a001164:	40086000 	.word	0x40086000
1a001168:	000f4240 	.word	0x000f4240

1a00116c <Board_ADC_Init>:


static void Board_ADC_Init()
{
1a00116c:	b510      	push	{r4, lr}
1a00116e:	b082      	sub	sp, #8
    ADC_CLOCK_SETUP_T cs;

    Chip_ADC_Init(LPC_ADC0, &cs);
1a001170:	4c08      	ldr	r4, [pc, #32]	; (1a001194 <Board_ADC_Init+0x28>)
1a001172:	4669      	mov	r1, sp
1a001174:	4620      	mov	r0, r4
1a001176:	f000 f92b 	bl	1a0013d0 <Chip_ADC_Init>
    Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a00117a:	4a07      	ldr	r2, [pc, #28]	; (1a001198 <Board_ADC_Init+0x2c>)
1a00117c:	4669      	mov	r1, sp
1a00117e:	4620      	mov	r0, r4
1a001180:	f000 f946 	bl	1a001410 <Chip_ADC_SetSampleRate>
    Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a001184:	2200      	movs	r2, #0
1a001186:	4669      	mov	r1, sp
1a001188:	4620      	mov	r0, r4
1a00118a:	f000 f95a 	bl	1a001442 <Chip_ADC_SetResolution>
}
1a00118e:	b002      	add	sp, #8
1a001190:	bd10      	pop	{r4, pc}
1a001192:	bf00      	nop
1a001194:	400e3000 	.word	0x400e3000
1a001198:	00061a80 	.word	0x00061a80

1a00119c <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a00119c:	b510      	push	{r4, lr}
    Chip_UART_Init(DEBUG_UART);
1a00119e:	4c07      	ldr	r4, [pc, #28]	; (1a0011bc <Board_Debug_Init+0x20>)
1a0011a0:	4620      	mov	r0, r4
1a0011a2:	f000 fce7 	bl	1a001b74 <Chip_UART_Init>
    Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a0011a6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0011aa:	4620      	mov	r0, r4
1a0011ac:	f000 fd2c 	bl	1a001c08 <Chip_UART_SetBaudFDR>
	pUART->LCR = config;
1a0011b0:	2303      	movs	r3, #3
1a0011b2:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0011b4:	2301      	movs	r3, #1
1a0011b6:	65e3      	str	r3, [r4, #92]	; 0x5c
    Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
    Chip_UART_TXEnable(DEBUG_UART);
}
1a0011b8:	bd10      	pop	{r4, pc}
1a0011ba:	bf00      	nop
1a0011bc:	400c1000 	.word	0x400c1000

1a0011c0 <Board_UARTPutChar>:
	return pUART->LSR;
1a0011c0:	4b03      	ldr	r3, [pc, #12]	; (1a0011d0 <Board_UARTPutChar+0x10>)
1a0011c2:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
    while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a0011c4:	f013 0f20 	tst.w	r3, #32
1a0011c8:	d0fa      	beq.n	1a0011c0 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a0011ca:	4b01      	ldr	r3, [pc, #4]	; (1a0011d0 <Board_UARTPutChar+0x10>)
1a0011cc:	6018      	str	r0, [r3, #0]
    Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a0011ce:	4770      	bx	lr
1a0011d0:	400c1000 	.word	0x400c1000

1a0011d4 <Board_UARTGetChar>:
	return pUART->LSR;
1a0011d4:	4b05      	ldr	r3, [pc, #20]	; (1a0011ec <Board_UARTGetChar+0x18>)
1a0011d6:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
    if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a0011d8:	f013 0f01 	tst.w	r3, #1
1a0011dc:	d003      	beq.n	1a0011e6 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0011de:	4b03      	ldr	r3, [pc, #12]	; (1a0011ec <Board_UARTGetChar+0x18>)
1a0011e0:	6818      	ldr	r0, [r3, #0]
       return (int) Chip_UART_ReadByte(DEBUG_UART);
1a0011e2:	b2c0      	uxtb	r0, r0
1a0011e4:	4770      	bx	lr
    }
    return EOF;
1a0011e6:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0011ea:	4770      	bx	lr
1a0011ec:	400c1000 	.word	0x400c1000

1a0011f0 <Board_Init>:
    Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a0011f0:	b508      	push	{r3, lr}
   DEBUGINIT();
1a0011f2:	f7ff ffd3 	bl	1a00119c <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a0011f6:	480b      	ldr	r0, [pc, #44]	; (1a001224 <Board_Init+0x34>)
1a0011f8:	f000 f872 	bl	1a0012e0 <Chip_GPIO_Init>

   Board_LED_Init();
1a0011fc:	f7ff ff26 	bl	1a00104c <Board_LED_Init>
   Board_TEC_Init();
1a001200:	f7ff ff46 	bl	1a001090 <Board_TEC_Init>
   Board_SPI_Init();
1a001204:	f7ff ff84 	bl	1a001110 <Board_SPI_Init>
   Board_GPIO_Init();
1a001208:	f7ff ff62 	bl	1a0010d0 <Board_GPIO_Init>
   Board_I2C_Init();
1a00120c:	f7ff ff9c 	bl	1a001148 <Board_I2C_Init>
   Board_ADC_Init();
1a001210:	f7ff ffac 	bl	1a00116c <Board_ADC_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
	LPC_CREG->CREG6 |= 0x4;
1a001214:	4a04      	ldr	r2, [pc, #16]	; (1a001228 <Board_Init+0x38>)
1a001216:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a00121a:	f043 0304 	orr.w	r3, r3, #4
1a00121e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

   Chip_ENET_RMIIEnable(LPC_ETHERNET);
}
1a001222:	bd08      	pop	{r3, pc}
1a001224:	400f4000 	.word	0x400f4000
1a001228:	40043000 	.word	0x40043000

1a00122c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00122c:	4b03      	ldr	r3, [pc, #12]	; (1a00123c <Chip_SSP_GetClockIndex+0x10>)
1a00122e:	4298      	cmp	r0, r3
1a001230:	d001      	beq.n	1a001236 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a001232:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a001234:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a001236:	20a5      	movs	r0, #165	; 0xa5
1a001238:	4770      	bx	lr
1a00123a:	bf00      	nop
1a00123c:	400c5000 	.word	0x400c5000

1a001240 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a001240:	4b04      	ldr	r3, [pc, #16]	; (1a001254 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a001242:	4298      	cmp	r0, r3
1a001244:	d002      	beq.n	1a00124c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a001246:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00124a:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a00124c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a001250:	4770      	bx	lr
1a001252:	bf00      	nop
1a001254:	400c5000 	.word	0x400c5000

1a001258 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a001258:	6803      	ldr	r3, [r0, #0]
1a00125a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00125e:	0209      	lsls	r1, r1, #8
1a001260:	b289      	uxth	r1, r1
1a001262:	4319      	orrs	r1, r3
1a001264:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a001266:	6102      	str	r2, [r0, #16]
}
1a001268:	4770      	bx	lr

1a00126a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00126a:	b570      	push	{r4, r5, r6, lr}
1a00126c:	4606      	mov	r6, r0
1a00126e:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001270:	f7ff ffe6 	bl	1a001240 <Chip_SSP_GetPeriphClockIndex>
1a001274:	f000 fc38 	bl	1a001ae8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001278:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00127a:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a00127e:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a001280:	e000      	b.n	1a001284 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a001282:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a001284:	42ab      	cmp	r3, r5
1a001286:	d90b      	bls.n	1a0012a0 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001288:	1c4c      	adds	r4, r1, #1
1a00128a:	fb02 f304 	mul.w	r3, r2, r4
1a00128e:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a001292:	429d      	cmp	r5, r3
1a001294:	d2f6      	bcs.n	1a001284 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001296:	2cff      	cmp	r4, #255	; 0xff
1a001298:	d9f3      	bls.n	1a001282 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a00129a:	3202      	adds	r2, #2
				cr0_div = 0;
1a00129c:	2100      	movs	r1, #0
1a00129e:	e7f1      	b.n	1a001284 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a0012a0:	4630      	mov	r0, r6
1a0012a2:	f7ff ffd9 	bl	1a001258 <Chip_SSP_SetClockRate>
}
1a0012a6:	bd70      	pop	{r4, r5, r6, pc}

1a0012a8 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a0012a8:	b510      	push	{r4, lr}
1a0012aa:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a0012ac:	f7ff ffbe 	bl	1a00122c <Chip_SSP_GetClockIndex>
1a0012b0:	f000 fc00 	bl	1a001ab4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0012b4:	4620      	mov	r0, r4
1a0012b6:	f7ff ffc3 	bl	1a001240 <Chip_SSP_GetPeriphClockIndex>
1a0012ba:	f000 fbfb 	bl	1a001ab4 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0012be:	6863      	ldr	r3, [r4, #4]
1a0012c0:	f023 0304 	bic.w	r3, r3, #4
1a0012c4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0012c6:	6823      	ldr	r3, [r4, #0]
1a0012c8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0012cc:	f043 0307 	orr.w	r3, r3, #7
1a0012d0:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0012d2:	4902      	ldr	r1, [pc, #8]	; (1a0012dc <Chip_SSP_Init+0x34>)
1a0012d4:	4620      	mov	r0, r4
1a0012d6:	f7ff ffc8 	bl	1a00126a <Chip_SSP_SetBitRate>
}
1a0012da:	bd10      	pop	{r4, pc}
1a0012dc:	000186a0 	.word	0x000186a0

1a0012e0 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0012e0:	4770      	bx	lr
1a0012e2:	Address 0x1a0012e2 is out of bounds.


1a0012e4 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a0012e4:	b084      	sub	sp, #16
	volatile uint32_t Cpacr;
	volatile uint32_t Mvfr0;
	volatile uint32_t Mvfr1;
	char vfpPresent = 0;

	Mvfr0 = *regMvfr0;
1a0012e6:	4b0f      	ldr	r3, [pc, #60]	; (1a001324 <fpuInit+0x40>)
1a0012e8:	681b      	ldr	r3, [r3, #0]
1a0012ea:	9302      	str	r3, [sp, #8]
	Mvfr1 = *regMvfr1;
1a0012ec:	4b0e      	ldr	r3, [pc, #56]	; (1a001328 <fpuInit+0x44>)
1a0012ee:	681b      	ldr	r3, [r3, #0]
1a0012f0:	9301      	str	r3, [sp, #4]

	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0012f2:	9a02      	ldr	r2, [sp, #8]
1a0012f4:	4b0d      	ldr	r3, [pc, #52]	; (1a00132c <fpuInit+0x48>)
1a0012f6:	429a      	cmp	r2, r3
1a0012f8:	d00c      	beq.n	1a001314 <fpuInit+0x30>
1a0012fa:	2300      	movs	r3, #0

	if (vfpPresent) {
1a0012fc:	b143      	cbz	r3, 1a001310 <fpuInit+0x2c>
		Cpacr = *regCpacr;
1a0012fe:	4a0c      	ldr	r2, [pc, #48]	; (1a001330 <fpuInit+0x4c>)
1a001300:	6813      	ldr	r3, [r2, #0]
1a001302:	9303      	str	r3, [sp, #12]
		Cpacr |= (0xF << 20);
1a001304:	9b03      	ldr	r3, [sp, #12]
1a001306:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00130a:	9303      	str	r3, [sp, #12]
		*regCpacr = Cpacr;	// enable CP10 and CP11 for full access
1a00130c:	9b03      	ldr	r3, [sp, #12]
1a00130e:	6013      	str	r3, [r2, #0]
	}
#endif /* __FPU_PRESENT != 0 */
}
1a001310:	b004      	add	sp, #16
1a001312:	4770      	bx	lr
	vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001314:	9a01      	ldr	r2, [sp, #4]
1a001316:	4b07      	ldr	r3, [pc, #28]	; (1a001334 <fpuInit+0x50>)
1a001318:	429a      	cmp	r2, r3
1a00131a:	d001      	beq.n	1a001320 <fpuInit+0x3c>
1a00131c:	2300      	movs	r3, #0
1a00131e:	e7ed      	b.n	1a0012fc <fpuInit+0x18>
1a001320:	2301      	movs	r3, #1
1a001322:	e7eb      	b.n	1a0012fc <fpuInit+0x18>
1a001324:	e000ef40 	.word	0xe000ef40
1a001328:	e000ef44 	.word	0xe000ef44
1a00132c:	10110021 	.word	0x10110021
1a001330:	e000ed88 	.word	0xe000ed88
1a001334:	11000011 	.word	0x11000011

1a001338 <Chip_TIMER_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_TIMER_GetClockIndex(LPC_TIMER_T *pTMR)
{
	CHIP_CCU_CLK_T clkTMR;

	if (pTMR == LPC_TIMER3) {
1a001338:	4b09      	ldr	r3, [pc, #36]	; (1a001360 <Chip_TIMER_GetClockIndex+0x28>)
1a00133a:	4298      	cmp	r0, r3
1a00133c:	d00b      	beq.n	1a001356 <Chip_TIMER_GetClockIndex+0x1e>
		clkTMR = CLK_MX_TIMER3;
	}
    else if (pTMR == LPC_TIMER2) {
1a00133e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
1a001342:	4298      	cmp	r0, r3
1a001344:	d009      	beq.n	1a00135a <Chip_TIMER_GetClockIndex+0x22>
		clkTMR = CLK_MX_TIMER2;
	}
    else if (pTMR == LPC_TIMER1) {
1a001346:	f5a3 3378 	sub.w	r3, r3, #253952	; 0x3e000
1a00134a:	4298      	cmp	r0, r3
1a00134c:	d001      	beq.n	1a001352 <Chip_TIMER_GetClockIndex+0x1a>
		clkTMR = CLK_MX_TIMER1;
	}
	else {
		clkTMR = CLK_MX_TIMER0;
1a00134e:	2084      	movs	r0, #132	; 0x84
	}

	return clkTMR;
}
1a001350:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER1;
1a001352:	2085      	movs	r0, #133	; 0x85
1a001354:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER3;
1a001356:	20a4      	movs	r0, #164	; 0xa4
1a001358:	4770      	bx	lr
		clkTMR = CLK_MX_TIMER2;
1a00135a:	20a3      	movs	r0, #163	; 0xa3
1a00135c:	4770      	bx	lr
1a00135e:	bf00      	nop
1a001360:	400c4000 	.word	0x400c4000

1a001364 <Chip_TIMER_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize a timer */
void Chip_TIMER_Init(LPC_TIMER_T *pTMR)
{
1a001364:	b508      	push	{r3, lr}
	Chip_Clock_Enable(Chip_TIMER_GetClockIndex(pTMR));
1a001366:	f7ff ffe7 	bl	1a001338 <Chip_TIMER_GetClockIndex>
1a00136a:	f000 fba3 	bl	1a001ab4 <Chip_Clock_Enable>
}
1a00136e:	bd08      	pop	{r3, pc}

1a001370 <Chip_TIMER_Reset>:
void Chip_TIMER_Reset(LPC_TIMER_T *pTMR)
{
	uint32_t reg;

	/* Disable timer, set terminal count to non-0 */
	reg = pTMR->TCR;
1a001370:	6842      	ldr	r2, [r0, #4]
	pTMR->TCR = 0;
1a001372:	2300      	movs	r3, #0
1a001374:	6043      	str	r3, [r0, #4]
	pTMR->TC = 1;
1a001376:	2301      	movs	r3, #1
1a001378:	6083      	str	r3, [r0, #8]

	/* Reset timer counter */
	pTMR->TCR = TIMER_RESET;
1a00137a:	2302      	movs	r3, #2
1a00137c:	6043      	str	r3, [r0, #4]

	/* Wait for terminal count to clear */
	while (pTMR->TC != 0) {}
1a00137e:	6883      	ldr	r3, [r0, #8]
1a001380:	2b00      	cmp	r3, #0
1a001382:	d1fc      	bne.n	1a00137e <Chip_TIMER_Reset+0xe>

	/* Restore timer state */
	pTMR->TCR = reg;
1a001384:	6042      	str	r2, [r0, #4]
}
1a001386:	4770      	bx	lr

1a001388 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a001388:	4b03      	ldr	r3, [pc, #12]	; (1a001398 <Chip_ADC_GetClockIndex+0x10>)
1a00138a:	4298      	cmp	r0, r3
1a00138c:	d001      	beq.n	1a001392 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00138e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a001390:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a001392:	2004      	movs	r0, #4
1a001394:	4770      	bx	lr
1a001396:	bf00      	nop
1a001398:	400e4000 	.word	0x400e4000

1a00139c <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a00139c:	b570      	push	{r4, r5, r6, lr}
1a00139e:	460d      	mov	r5, r1
1a0013a0:	4614      	mov	r4, r2
1a0013a2:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0013a4:	f7ff fff0 	bl	1a001388 <Chip_ADC_GetClockIndex>
1a0013a8:	f000 fb9e 	bl	1a001ae8 <Chip_Clock_GetRate>
	if (burstMode) {
1a0013ac:	b965      	cbnz	r5, 1a0013c8 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a0013ae:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0013b2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0013b6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0013ba:	0064      	lsls	r4, r4, #1
1a0013bc:	fbb0 f0f4 	udiv	r0, r0, r4
1a0013c0:	b2c0      	uxtb	r0, r0
1a0013c2:	3801      	subs	r0, #1
	return div;
}
1a0013c4:	b2c0      	uxtb	r0, r0
1a0013c6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0013c8:	fb04 f406 	mul.w	r4, r4, r6
1a0013cc:	e7f3      	b.n	1a0013b6 <getClkDiv+0x1a>
1a0013ce:	Address 0x1a0013ce is out of bounds.


1a0013d0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0013d0:	b538      	push	{r3, r4, r5, lr}
1a0013d2:	4605      	mov	r5, r0
1a0013d4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0013d6:	f7ff ffd7 	bl	1a001388 <Chip_ADC_GetClockIndex>
1a0013da:	2301      	movs	r3, #1
1a0013dc:	461a      	mov	r2, r3
1a0013de:	4619      	mov	r1, r3
1a0013e0:	f000 fb4a 	bl	1a001a78 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0013e4:	2100      	movs	r1, #0
1a0013e6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0013e8:	4a08      	ldr	r2, [pc, #32]	; (1a00140c <Chip_ADC_Init+0x3c>)
1a0013ea:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0013ec:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0013ee:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0013f0:	230b      	movs	r3, #11
1a0013f2:	4628      	mov	r0, r5
1a0013f4:	f7ff ffd2 	bl	1a00139c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0013f8:	0200      	lsls	r0, r0, #8
1a0013fa:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0013fe:	7920      	ldrb	r0, [r4, #4]
1a001400:	0440      	lsls	r0, r0, #17
1a001402:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001406:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a001408:	6028      	str	r0, [r5, #0]
}
1a00140a:	bd38      	pop	{r3, r4, r5, pc}
1a00140c:	00061a80 	.word	0x00061a80

1a001410 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001410:	b570      	push	{r4, r5, r6, lr}
1a001412:	4605      	mov	r5, r0
1a001414:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001416:	6804      	ldr	r4, [r0, #0]
1a001418:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00141c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001420:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001422:	790b      	ldrb	r3, [r1, #4]
1a001424:	f1c3 030b 	rsb	r3, r3, #11
1a001428:	b2db      	uxtb	r3, r3
1a00142a:	7949      	ldrb	r1, [r1, #5]
1a00142c:	f7ff ffb6 	bl	1a00139c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001430:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001434:	7930      	ldrb	r0, [r6, #4]
1a001436:	0440      	lsls	r0, r0, #17
1a001438:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00143c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00143e:	6028      	str	r0, [r5, #0]
}
1a001440:	bd70      	pop	{r4, r5, r6, pc}

1a001442 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001442:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001444:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001446:	680a      	ldr	r2, [r1, #0]
1a001448:	f7ff ffe2 	bl	1a001410 <Chip_ADC_SetSampleRate>
}
1a00144c:	bd08      	pop	{r3, pc}
1a00144e:	Address 0x1a00144e is out of bounds.


1a001450 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001450:	b570      	push	{r4, r5, r6, lr}
1a001452:	b08a      	sub	sp, #40	; 0x28
1a001454:	4605      	mov	r5, r0
1a001456:	460e      	mov	r6, r1
1a001458:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 10000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a00145a:	f242 7310 	movw	r3, #10000	; 0x2710
1a00145e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001460:	2806      	cmp	r0, #6
1a001462:	d018      	beq.n	1a001496 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001464:	2300      	movs	r3, #0
1a001466:	2201      	movs	r2, #1
1a001468:	4629      	mov	r1, r5
1a00146a:	2004      	movs	r0, #4
1a00146c:	f000 fabe 	bl	1a0019ec <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001470:	4a49      	ldr	r2, [pc, #292]	; (1a001598 <Chip_SetupCoreClock+0x148>)
1a001472:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001474:	f043 0301 	orr.w	r3, r3, #1
1a001478:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a00147a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00147e:	a901      	add	r1, sp, #4
1a001480:	4630      	mov	r0, r6
1a001482:	f000 fa2b 	bl	1a0018dc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001486:	4b45      	ldr	r3, [pc, #276]	; (1a00159c <Chip_SetupCoreClock+0x14c>)
1a001488:	429e      	cmp	r6, r3
1a00148a:	d916      	bls.n	1a0014ba <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a00148c:	9b01      	ldr	r3, [sp, #4]
1a00148e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001492:	d003      	beq.n	1a00149c <Chip_SetupCoreClock+0x4c>
1a001494:	e7fe      	b.n	1a001494 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001496:	f000 f983 	bl	1a0017a0 <Chip_Clock_EnableCrystal>
1a00149a:	e7e3      	b.n	1a001464 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a00149c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0014a0:	d005      	beq.n	1a0014ae <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a0014a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0014a6:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0014a8:	2500      	movs	r5, #0
			direct = 1;
1a0014aa:	2601      	movs	r6, #1
1a0014ac:	e007      	b.n	1a0014be <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0014ae:	9b04      	ldr	r3, [sp, #16]
1a0014b0:	3301      	adds	r3, #1
1a0014b2:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0014b4:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0014b6:	2600      	movs	r6, #0
1a0014b8:	e001      	b.n	1a0014be <Chip_SetupCoreClock+0x6e>
1a0014ba:	2500      	movs	r5, #0
1a0014bc:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0014be:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0014c2:	9b01      	ldr	r3, [sp, #4]
1a0014c4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0014c8:	9a05      	ldr	r2, [sp, #20]
1a0014ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0014ce:	9a03      	ldr	r2, [sp, #12]
1a0014d0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0014d4:	9a04      	ldr	r2, [sp, #16]
1a0014d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0014da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0014de:	4a2e      	ldr	r2, [pc, #184]	; (1a001598 <Chip_SetupCoreClock+0x148>)
1a0014e0:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0014e2:	4b2d      	ldr	r3, [pc, #180]	; (1a001598 <Chip_SetupCoreClock+0x148>)
1a0014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0014e6:	f013 0f01 	tst.w	r3, #1
1a0014ea:	d0fa      	beq.n	1a0014e2 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0014ec:	2300      	movs	r3, #0
1a0014ee:	2201      	movs	r2, #1
1a0014f0:	2109      	movs	r1, #9
1a0014f2:	2004      	movs	r0, #4
1a0014f4:	f000 fa7a 	bl	1a0019ec <Chip_Clock_SetBaseClock>

	if (direct) {
1a0014f8:	b1fe      	cbz	r6, 1a00153a <Chip_SetupCoreClock+0xea>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0014fa:	f242 7310 	movw	r3, #10000	; 0x2710
1a0014fe:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001500:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001502:	1e5a      	subs	r2, r3, #1
1a001504:	9209      	str	r2, [sp, #36]	; 0x24
1a001506:	2b00      	cmp	r3, #0
1a001508:	d1fa      	bne.n	1a001500 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a00150a:	9b01      	ldr	r3, [sp, #4]
1a00150c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001510:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001512:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001516:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00151a:	9a05      	ldr	r2, [sp, #20]
1a00151c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001520:	9a03      	ldr	r2, [sp, #12]
1a001522:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001526:	9a04      	ldr	r2, [sp, #16]
1a001528:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00152c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001530:	4a19      	ldr	r2, [pc, #100]	; (1a001598 <Chip_SetupCoreClock+0x148>)
1a001532:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001534:	b36c      	cbz	r4, 1a001592 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001536:	2400      	movs	r4, #0
1a001538:	e029      	b.n	1a00158e <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a00153a:	2d00      	cmp	r5, #0
1a00153c:	d0fa      	beq.n	1a001534 <Chip_SetupCoreClock+0xe4>
		delay = 10000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00153e:	f242 7310 	movw	r3, #10000	; 0x2710
1a001542:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001544:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001546:	1e5a      	subs	r2, r3, #1
1a001548:	9209      	str	r2, [sp, #36]	; 0x24
1a00154a:	2b00      	cmp	r3, #0
1a00154c:	d1fa      	bne.n	1a001544 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00154e:	9b04      	ldr	r3, [sp, #16]
1a001550:	1e5a      	subs	r2, r3, #1
1a001552:	9204      	str	r2, [sp, #16]
1a001554:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001558:	9b01      	ldr	r3, [sp, #4]
1a00155a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00155e:	9905      	ldr	r1, [sp, #20]
1a001560:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001564:	9903      	ldr	r1, [sp, #12]
1a001566:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a00156a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00156e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001572:	4a09      	ldr	r2, [pc, #36]	; (1a001598 <Chip_SetupCoreClock+0x148>)
1a001574:	6453      	str	r3, [r2, #68]	; 0x44
1a001576:	e7dd      	b.n	1a001534 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001578:	4809      	ldr	r0, [pc, #36]	; (1a0015a0 <Chip_SetupCoreClock+0x150>)
1a00157a:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00157e:	78cb      	ldrb	r3, [r1, #3]
1a001580:	788a      	ldrb	r2, [r1, #2]
1a001582:	7849      	ldrb	r1, [r1, #1]
1a001584:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001588:	f000 fa30 	bl	1a0019ec <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00158c:	3401      	adds	r4, #1
1a00158e:	2c11      	cmp	r4, #17
1a001590:	d9f2      	bls.n	1a001578 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001592:	b00a      	add	sp, #40	; 0x28
1a001594:	bd70      	pop	{r4, r5, r6, pc}
1a001596:	bf00      	nop
1a001598:	40050000 	.word	0x40050000
1a00159c:	068e7780 	.word	0x068e7780
1a0015a0:	1a003160 	.word	0x1a003160

1a0015a4 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0015a4:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a0015a6:	680b      	ldr	r3, [r1, #0]
1a0015a8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0015ac:	d002      	beq.n	1a0015b4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a0015ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0015b2:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a0015b4:	4607      	mov	r7, r0
1a0015b6:	2501      	movs	r5, #1
1a0015b8:	e03b      	b.n	1a001632 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0015ba:	694b      	ldr	r3, [r1, #20]
1a0015bc:	fb03 f302 	mul.w	r3, r3, r2
1a0015c0:	fbb3 f3f5 	udiv	r3, r3, r5
1a0015c4:	e014      	b.n	1a0015f0 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0015c6:	461c      	mov	r4, r3
1a0015c8:	e020      	b.n	1a00160c <pll_calc_divs+0x68>
		return -val;
1a0015ca:	f1cc 0c00 	rsb	ip, ip, #0
1a0015ce:	e020      	b.n	1a001612 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a0015d0:	3201      	adds	r2, #1
1a0015d2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0015d6:	dc26      	bgt.n	1a001626 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a0015d8:	680c      	ldr	r4, [r1, #0]
1a0015da:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0015de:	d0ec      	beq.n	1a0015ba <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0015e0:	1c73      	adds	r3, r6, #1
1a0015e2:	fa02 fc03 	lsl.w	ip, r2, r3
1a0015e6:	694b      	ldr	r3, [r1, #20]
1a0015e8:	fb03 f30c 	mul.w	r3, r3, ip
1a0015ec:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0015f0:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a001640 <pll_calc_divs+0x9c>
1a0015f4:	4563      	cmp	r3, ip
1a0015f6:	d9eb      	bls.n	1a0015d0 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0015f8:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a001644 <pll_calc_divs+0xa0>
1a0015fc:	4563      	cmp	r3, ip
1a0015fe:	d812      	bhi.n	1a001626 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a001600:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001604:	d1df      	bne.n	1a0015c6 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a001606:	1c74      	adds	r4, r6, #1
1a001608:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a00160c:	ebb0 0c04 	subs.w	ip, r0, r4
1a001610:	d4db      	bmi.n	1a0015ca <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a001612:	4567      	cmp	r7, ip
1a001614:	d9dc      	bls.n	1a0015d0 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a001616:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a001618:	1c77      	adds	r7, r6, #1
1a00161a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a00161c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a00161e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a001620:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a001622:	4667      	mov	r7, ip
1a001624:	e7d4      	b.n	1a0015d0 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a001626:	3601      	adds	r6, #1
1a001628:	2e03      	cmp	r6, #3
1a00162a:	dc01      	bgt.n	1a001630 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a00162c:	2201      	movs	r2, #1
1a00162e:	e7d0      	b.n	1a0015d2 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a001630:	3501      	adds	r5, #1
1a001632:	2d04      	cmp	r5, #4
1a001634:	dc01      	bgt.n	1a00163a <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a001636:	2600      	movs	r6, #0
1a001638:	e7f6      	b.n	1a001628 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a00163a:	bcf0      	pop	{r4, r5, r6, r7}
1a00163c:	4770      	bx	lr
1a00163e:	bf00      	nop
1a001640:	094c5eff 	.word	0x094c5eff
1a001644:	1312d000 	.word	0x1312d000

1a001648 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001648:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00164a:	b099      	sub	sp, #100	; 0x64
1a00164c:	4605      	mov	r5, r0
1a00164e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001650:	225c      	movs	r2, #92	; 0x5c
1a001652:	2100      	movs	r1, #0
1a001654:	a801      	add	r0, sp, #4
1a001656:	f000 fd71 	bl	1a00213c <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00165a:	2380      	movs	r3, #128	; 0x80
1a00165c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a00165e:	6963      	ldr	r3, [r4, #20]
1a001660:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a001662:	7923      	ldrb	r3, [r4, #4]
1a001664:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a001668:	4669      	mov	r1, sp
1a00166a:	4628      	mov	r0, r5
1a00166c:	f7ff ff9a 	bl	1a0015a4 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001670:	9b06      	ldr	r3, [sp, #24]
1a001672:	42ab      	cmp	r3, r5
1a001674:	d027      	beq.n	1a0016c6 <pll_get_frac+0x7e>
	if (val < 0)
1a001676:	1aeb      	subs	r3, r5, r3
1a001678:	d42e      	bmi.n	1a0016d8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00167a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a00167c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00167e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001682:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a001684:	6963      	ldr	r3, [r4, #20]
1a001686:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001688:	7923      	ldrb	r3, [r4, #4]
1a00168a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00168e:	a910      	add	r1, sp, #64	; 0x40
1a001690:	4628      	mov	r0, r5
1a001692:	f7ff ff87 	bl	1a0015a4 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a001696:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001698:	42ab      	cmp	r3, r5
1a00169a:	d01f      	beq.n	1a0016dc <pll_get_frac+0x94>
	if (val < 0)
1a00169c:	1aeb      	subs	r3, r5, r3
1a00169e:	d425      	bmi.n	1a0016ec <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a0016a0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a0016a2:	4b2b      	ldr	r3, [pc, #172]	; (1a001750 <pll_get_frac+0x108>)
1a0016a4:	429d      	cmp	r5, r3
1a0016a6:	d923      	bls.n	1a0016f0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a0016a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a0016aa:	1aed      	subs	r5, r5, r3
1a0016ac:	d433      	bmi.n	1a001716 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a0016ae:	42ae      	cmp	r6, r5
1a0016b0:	dc3b      	bgt.n	1a00172a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a0016b2:	42be      	cmp	r6, r7
1a0016b4:	dc31      	bgt.n	1a00171a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a0016b6:	466d      	mov	r5, sp
1a0016b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0016ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0016bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0016c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0016c4:	e006      	b.n	1a0016d4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0016c6:	466d      	mov	r5, sp
1a0016c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0016ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0016cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0016d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0016d4:	b019      	add	sp, #100	; 0x64
1a0016d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0016d8:	425b      	negs	r3, r3
1a0016da:	e7ce      	b.n	1a00167a <pll_get_frac+0x32>
		*ppll = pll[2];
1a0016dc:	ad10      	add	r5, sp, #64	; 0x40
1a0016de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0016e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0016e2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0016e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0016ea:	e7f3      	b.n	1a0016d4 <pll_get_frac+0x8c>
		return -val;
1a0016ec:	425b      	negs	r3, r3
1a0016ee:	e7d7      	b.n	1a0016a0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0016f0:	2340      	movs	r3, #64	; 0x40
1a0016f2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0016f4:	6963      	ldr	r3, [r4, #20]
1a0016f6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0016f8:	a908      	add	r1, sp, #32
1a0016fa:	4628      	mov	r0, r5
1a0016fc:	f7ff ff52 	bl	1a0015a4 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001700:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001702:	42ab      	cmp	r3, r5
1a001704:	d1d0      	bne.n	1a0016a8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a001706:	ad08      	add	r5, sp, #32
1a001708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00170a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00170c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001710:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a001714:	e7de      	b.n	1a0016d4 <pll_get_frac+0x8c>
		return -val;
1a001716:	426d      	negs	r5, r5
1a001718:	e7c9      	b.n	1a0016ae <pll_get_frac+0x66>
			*ppll = pll[2];
1a00171a:	ad10      	add	r5, sp, #64	; 0x40
1a00171c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00171e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001720:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001724:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001728:	e7d4      	b.n	1a0016d4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00172a:	42af      	cmp	r7, r5
1a00172c:	db07      	blt.n	1a00173e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00172e:	ad08      	add	r5, sp, #32
1a001730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001734:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001738:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00173c:	e7ca      	b.n	1a0016d4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00173e:	ad10      	add	r5, sp, #64	; 0x40
1a001740:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001744:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001748:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00174c:	e7c2      	b.n	1a0016d4 <pll_get_frac+0x8c>
1a00174e:	bf00      	nop
1a001750:	068e7780 	.word	0x068e7780

1a001754 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001754:	b430      	push	{r4, r5}
1a001756:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a001758:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00175a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00175c:	e000      	b.n	1a001760 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00175e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001760:	281c      	cmp	r0, #28
1a001762:	d118      	bne.n	1a001796 <Chip_Clock_FindBaseClock+0x42>
1a001764:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001768:	0051      	lsls	r1, r2, #1
1a00176a:	4a0c      	ldr	r2, [pc, #48]	; (1a00179c <Chip_Clock_FindBaseClock+0x48>)
1a00176c:	440a      	add	r2, r1
1a00176e:	7914      	ldrb	r4, [r2, #4]
1a001770:	4284      	cmp	r4, r0
1a001772:	d010      	beq.n	1a001796 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001774:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001778:	004a      	lsls	r2, r1, #1
1a00177a:	4908      	ldr	r1, [pc, #32]	; (1a00179c <Chip_Clock_FindBaseClock+0x48>)
1a00177c:	5a8a      	ldrh	r2, [r1, r2]
1a00177e:	42aa      	cmp	r2, r5
1a001780:	d8ed      	bhi.n	1a00175e <Chip_Clock_FindBaseClock+0xa>
1a001782:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001786:	0051      	lsls	r1, r2, #1
1a001788:	4a04      	ldr	r2, [pc, #16]	; (1a00179c <Chip_Clock_FindBaseClock+0x48>)
1a00178a:	440a      	add	r2, r1
1a00178c:	8852      	ldrh	r2, [r2, #2]
1a00178e:	42aa      	cmp	r2, r5
1a001790:	d3e5      	bcc.n	1a00175e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a001792:	4620      	mov	r0, r4
1a001794:	e7e4      	b.n	1a001760 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a001796:	bc30      	pop	{r4, r5}
1a001798:	4770      	bx	lr
1a00179a:	bf00      	nop
1a00179c:	1a0031b4 	.word	0x1a0031b4

1a0017a0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a0017a0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a0017a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a0017a6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a0017a8:	4a0d      	ldr	r2, [pc, #52]	; (1a0017e0 <Chip_Clock_EnableCrystal+0x40>)
1a0017aa:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a0017ac:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a0017b0:	6992      	ldr	r2, [r2, #24]
1a0017b2:	428a      	cmp	r2, r1
1a0017b4:	d001      	beq.n	1a0017ba <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0017b6:	4a0a      	ldr	r2, [pc, #40]	; (1a0017e0 <Chip_Clock_EnableCrystal+0x40>)
1a0017b8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a0017ba:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a0017be:	4a09      	ldr	r2, [pc, #36]	; (1a0017e4 <Chip_Clock_EnableCrystal+0x44>)
1a0017c0:	6811      	ldr	r1, [r2, #0]
1a0017c2:	4a09      	ldr	r2, [pc, #36]	; (1a0017e8 <Chip_Clock_EnableCrystal+0x48>)
1a0017c4:	4291      	cmp	r1, r2
1a0017c6:	d901      	bls.n	1a0017cc <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0017c8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0017cc:	4a04      	ldr	r2, [pc, #16]	; (1a0017e0 <Chip_Clock_EnableCrystal+0x40>)
1a0017ce:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0017d0:	9b01      	ldr	r3, [sp, #4]
1a0017d2:	1e5a      	subs	r2, r3, #1
1a0017d4:	9201      	str	r2, [sp, #4]
1a0017d6:	2b00      	cmp	r3, #0
1a0017d8:	d1fa      	bne.n	1a0017d0 <Chip_Clock_EnableCrystal+0x30>
}
1a0017da:	b002      	add	sp, #8
1a0017dc:	4770      	bx	lr
1a0017de:	bf00      	nop
1a0017e0:	40050000 	.word	0x40050000
1a0017e4:	1a00315c 	.word	0x1a00315c
1a0017e8:	01312cff 	.word	0x01312cff

1a0017ec <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0017ec:	3012      	adds	r0, #18
1a0017ee:	4b05      	ldr	r3, [pc, #20]	; (1a001804 <Chip_Clock_GetDividerSource+0x18>)
1a0017f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0017f4:	f010 0f01 	tst.w	r0, #1
1a0017f8:	d102      	bne.n	1a001800 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0017fa:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0017fe:	4770      	bx	lr
		return CLKINPUT_PD;
1a001800:	2011      	movs	r0, #17
}
1a001802:	4770      	bx	lr
1a001804:	40050000 	.word	0x40050000

1a001808 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001808:	f100 0212 	add.w	r2, r0, #18
1a00180c:	4b03      	ldr	r3, [pc, #12]	; (1a00181c <Chip_Clock_GetDividerDivisor+0x14>)
1a00180e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001812:	4b03      	ldr	r3, [pc, #12]	; (1a001820 <Chip_Clock_GetDividerDivisor+0x18>)
1a001814:	5c18      	ldrb	r0, [r3, r0]
}
1a001816:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a00181a:	4770      	bx	lr
1a00181c:	40050000 	.word	0x40050000
1a001820:	1a0031ac 	.word	0x1a0031ac

1a001824 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001824:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a001826:	2810      	cmp	r0, #16
1a001828:	d80a      	bhi.n	1a001840 <Chip_Clock_GetClockInputHz+0x1c>
1a00182a:	e8df f000 	tbb	[pc, r0]
1a00182e:	0b42      	.short	0x0b42
1a001830:	091f160d 	.word	0x091f160d
1a001834:	2b282522 	.word	0x2b282522
1a001838:	322e0909 	.word	0x322e0909
1a00183c:	3a36      	.short	0x3a36
1a00183e:	3e          	.byte	0x3e
1a00183f:	00          	.byte	0x00
	uint32_t rate = 0;
1a001840:	2000      	movs	r0, #0
1a001842:	e038      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001844:	481e      	ldr	r0, [pc, #120]	; (1a0018c0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001846:	e036      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001848:	4b1e      	ldr	r3, [pc, #120]	; (1a0018c4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00184a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00184e:	f003 0307 	and.w	r3, r3, #7
1a001852:	2b04      	cmp	r3, #4
1a001854:	d130      	bne.n	1a0018b8 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a001856:	2000      	movs	r0, #0
1a001858:	e02d      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00185a:	4b1a      	ldr	r3, [pc, #104]	; (1a0018c4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00185c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001860:	f003 0307 	and.w	r3, r3, #7
1a001864:	2b04      	cmp	r3, #4
1a001866:	d029      	beq.n	1a0018bc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001868:	4817      	ldr	r0, [pc, #92]	; (1a0018c8 <Chip_Clock_GetClockInputHz+0xa4>)
1a00186a:	e024      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a00186c:	4b17      	ldr	r3, [pc, #92]	; (1a0018cc <Chip_Clock_GetClockInputHz+0xa8>)
1a00186e:	6818      	ldr	r0, [r3, #0]
		break;
1a001870:	e021      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001872:	4b17      	ldr	r3, [pc, #92]	; (1a0018d0 <Chip_Clock_GetClockInputHz+0xac>)
1a001874:	6818      	ldr	r0, [r3, #0]
		break;
1a001876:	e01e      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001878:	4b16      	ldr	r3, [pc, #88]	; (1a0018d4 <Chip_Clock_GetClockInputHz+0xb0>)
1a00187a:	6818      	ldr	r0, [r3, #0]
		break;
1a00187c:	e01b      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00187e:	4b15      	ldr	r3, [pc, #84]	; (1a0018d4 <Chip_Clock_GetClockInputHz+0xb0>)
1a001880:	6858      	ldr	r0, [r3, #4]
		break;
1a001882:	e018      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001884:	f000 f86a 	bl	1a00195c <Chip_Clock_GetMainPLLHz>
		break;
1a001888:	e015      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00188a:	2100      	movs	r1, #0
1a00188c:	f000 f89c 	bl	1a0019c8 <Chip_Clock_GetDivRate>
		break;
1a001890:	e011      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001892:	2101      	movs	r1, #1
1a001894:	f000 f898 	bl	1a0019c8 <Chip_Clock_GetDivRate>
		break;
1a001898:	e00d      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00189a:	2102      	movs	r1, #2
1a00189c:	f000 f894 	bl	1a0019c8 <Chip_Clock_GetDivRate>
		break;
1a0018a0:	e009      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a0018a2:	2103      	movs	r1, #3
1a0018a4:	f000 f890 	bl	1a0019c8 <Chip_Clock_GetDivRate>
		break;
1a0018a8:	e005      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a0018aa:	2104      	movs	r1, #4
1a0018ac:	f000 f88c 	bl	1a0019c8 <Chip_Clock_GetDivRate>
		break;
1a0018b0:	e001      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a0018b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a0018b6:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a0018b8:	4803      	ldr	r0, [pc, #12]	; (1a0018c8 <Chip_Clock_GetClockInputHz+0xa4>)
1a0018ba:	e7fc      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a0018bc:	4806      	ldr	r0, [pc, #24]	; (1a0018d8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a0018be:	e7fa      	b.n	1a0018b6 <Chip_Clock_GetClockInputHz+0x92>
1a0018c0:	00b71b00 	.word	0x00b71b00
1a0018c4:	40043000 	.word	0x40043000
1a0018c8:	017d7840 	.word	0x017d7840
1a0018cc:	1a003130 	.word	0x1a003130
1a0018d0:	1a00315c 	.word	0x1a00315c
1a0018d4:	10000154 	.word	0x10000154
1a0018d8:	02faf080 	.word	0x02faf080

1a0018dc <Chip_Clock_CalcMainPLLValue>:
{
1a0018dc:	b538      	push	{r3, r4, r5, lr}
1a0018de:	4605      	mov	r5, r0
1a0018e0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0018e2:	7908      	ldrb	r0, [r1, #4]
1a0018e4:	f7ff ff9e 	bl	1a001824 <Chip_Clock_GetClockInputHz>
1a0018e8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0018ea:	4b19      	ldr	r3, [pc, #100]	; (1a001950 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0018ec:	442b      	add	r3, r5
1a0018ee:	4a19      	ldr	r2, [pc, #100]	; (1a001954 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0018f0:	4293      	cmp	r3, r2
1a0018f2:	d821      	bhi.n	1a001938 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0018f4:	b318      	cbz	r0, 1a00193e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0018f6:	2380      	movs	r3, #128	; 0x80
1a0018f8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0018fa:	2300      	movs	r3, #0
1a0018fc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0018fe:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a001900:	fbb5 f3f0 	udiv	r3, r5, r0
1a001904:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a001906:	4a14      	ldr	r2, [pc, #80]	; (1a001958 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a001908:	4295      	cmp	r5, r2
1a00190a:	d903      	bls.n	1a001914 <Chip_Clock_CalcMainPLLValue+0x38>
1a00190c:	fb03 f000 	mul.w	r0, r3, r0
1a001910:	42a8      	cmp	r0, r5
1a001912:	d007      	beq.n	1a001924 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a001914:	4621      	mov	r1, r4
1a001916:	4628      	mov	r0, r5
1a001918:	f7ff fe96 	bl	1a001648 <pll_get_frac>
		if (!ppll->nsel) {
1a00191c:	68a3      	ldr	r3, [r4, #8]
1a00191e:	b18b      	cbz	r3, 1a001944 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a001920:	3b01      	subs	r3, #1
1a001922:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a001924:	6923      	ldr	r3, [r4, #16]
1a001926:	b183      	cbz	r3, 1a00194a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a001928:	68e2      	ldr	r2, [r4, #12]
1a00192a:	b10a      	cbz	r2, 1a001930 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a00192c:	3a01      	subs	r2, #1
1a00192e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a001930:	3b01      	subs	r3, #1
1a001932:	6123      	str	r3, [r4, #16]
	return 0;
1a001934:	2000      	movs	r0, #0
}
1a001936:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a001938:	f04f 30ff 	mov.w	r0, #4294967295
1a00193c:	e7fb      	b.n	1a001936 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00193e:	f04f 30ff 	mov.w	r0, #4294967295
1a001942:	e7f8      	b.n	1a001936 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a001944:	f04f 30ff 	mov.w	r0, #4294967295
1a001948:	e7f5      	b.n	1a001936 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a00194a:	f04f 30ff 	mov.w	r0, #4294967295
1a00194e:	e7f2      	b.n	1a001936 <Chip_Clock_CalcMainPLLValue+0x5a>
1a001950:	ff6b3a10 	.word	0xff6b3a10
1a001954:	0b940510 	.word	0x0b940510
1a001958:	094c5eff 	.word	0x094c5eff

1a00195c <Chip_Clock_GetMainPLLHz>:
{
1a00195c:	b530      	push	{r4, r5, lr}
1a00195e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001960:	4d17      	ldr	r5, [pc, #92]	; (1a0019c0 <Chip_Clock_GetMainPLLHz+0x64>)
1a001962:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001964:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001968:	f7ff ff5c 	bl	1a001824 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a00196c:	4b15      	ldr	r3, [pc, #84]	; (1a0019c4 <Chip_Clock_GetMainPLLHz+0x68>)
1a00196e:	681b      	ldr	r3, [r3, #0]
1a001970:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001972:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001974:	f013 0f01 	tst.w	r3, #1
1a001978:	d01f      	beq.n	1a0019ba <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a00197a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00197e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a001982:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a001986:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a00198a:	3301      	adds	r3, #1
	n = nsel + 1;
1a00198c:	3201      	adds	r2, #1
	p = ptab[psel];
1a00198e:	f10d 0c08 	add.w	ip, sp, #8
1a001992:	4461      	add	r1, ip
1a001994:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001998:	f014 0f80 	tst.w	r4, #128	; 0x80
1a00199c:	d108      	bne.n	1a0019b0 <Chip_Clock_GetMainPLLHz+0x54>
1a00199e:	b93d      	cbnz	r5, 1a0019b0 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a0019a0:	0049      	lsls	r1, r1, #1
1a0019a2:	fbb3 f3f1 	udiv	r3, r3, r1
1a0019a6:	fbb0 f0f2 	udiv	r0, r0, r2
1a0019aa:	fb00 f003 	mul.w	r0, r0, r3
1a0019ae:	e005      	b.n	1a0019bc <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a0019b0:	fbb0 f0f2 	udiv	r0, r0, r2
1a0019b4:	fb03 f000 	mul.w	r0, r3, r0
1a0019b8:	e000      	b.n	1a0019bc <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a0019ba:	2000      	movs	r0, #0
}
1a0019bc:	b003      	add	sp, #12
1a0019be:	bd30      	pop	{r4, r5, pc}
1a0019c0:	40050000 	.word	0x40050000
1a0019c4:	1a0031a8 	.word	0x1a0031a8

1a0019c8 <Chip_Clock_GetDivRate>:
{
1a0019c8:	b538      	push	{r3, r4, r5, lr}
1a0019ca:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a0019cc:	4608      	mov	r0, r1
1a0019ce:	f7ff ff0d 	bl	1a0017ec <Chip_Clock_GetDividerSource>
1a0019d2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0019d4:	4620      	mov	r0, r4
1a0019d6:	f7ff ff17 	bl	1a001808 <Chip_Clock_GetDividerDivisor>
1a0019da:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0019dc:	4628      	mov	r0, r5
1a0019de:	f7ff ff21 	bl	1a001824 <Chip_Clock_GetClockInputHz>
1a0019e2:	3401      	adds	r4, #1
}
1a0019e4:	fbb0 f0f4 	udiv	r0, r0, r4
1a0019e8:	bd38      	pop	{r3, r4, r5, pc}
1a0019ea:	Address 0x1a0019ea is out of bounds.


1a0019ec <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0019ec:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0019ee:	f100 0416 	add.w	r4, r0, #22
1a0019f2:	00a4      	lsls	r4, r4, #2
1a0019f4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0019f8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0019fc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a0019fe:	281b      	cmp	r0, #27
1a001a00:	d813      	bhi.n	1a001a2a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a001a02:	2911      	cmp	r1, #17
1a001a04:	d01a      	beq.n	1a001a3c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a001a06:	4d0e      	ldr	r5, [pc, #56]	; (1a001a40 <Chip_Clock_SetBaseClock+0x54>)
1a001a08:	4025      	ands	r5, r4

			if (autoblocken) {
1a001a0a:	b10a      	cbz	r2, 1a001a10 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a001a0c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a001a10:	b10b      	cbz	r3, 1a001a16 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a001a12:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a001a16:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a001a1a:	3016      	adds	r0, #22
1a001a1c:	0080      	lsls	r0, r0, #2
1a001a1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001a22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001a26:	6045      	str	r5, [r0, #4]
1a001a28:	e008      	b.n	1a001a3c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001a2a:	f044 0401 	orr.w	r4, r4, #1
1a001a2e:	3016      	adds	r0, #22
1a001a30:	0080      	lsls	r0, r0, #2
1a001a32:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001a36:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001a3a:	6044      	str	r4, [r0, #4]
	}
}
1a001a3c:	bc30      	pop	{r4, r5}
1a001a3e:	4770      	bx	lr
1a001a40:	e0fff7fe 	.word	0xe0fff7fe

1a001a44 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a001a44:	281b      	cmp	r0, #27
1a001a46:	d80c      	bhi.n	1a001a62 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a001a48:	3016      	adds	r0, #22
1a001a4a:	0080      	lsls	r0, r0, #2
1a001a4c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001a50:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001a54:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a001a56:	f010 0f01 	tst.w	r0, #1
1a001a5a:	d104      	bne.n	1a001a66 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001a5c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001a60:	4770      	bx	lr
		return CLKINPUT_PD;
1a001a62:	2011      	movs	r0, #17
1a001a64:	4770      	bx	lr
		return CLKINPUT_PD;
1a001a66:	2011      	movs	r0, #17
}
1a001a68:	4770      	bx	lr

1a001a6a <Chip_Clock_GetBaseClocktHz>:
{
1a001a6a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001a6c:	f7ff ffea 	bl	1a001a44 <Chip_Clock_GetBaseClock>
1a001a70:	f7ff fed8 	bl	1a001824 <Chip_Clock_GetClockInputHz>
}
1a001a74:	bd08      	pop	{r3, pc}
1a001a76:	Address 0x1a001a76 is out of bounds.


1a001a78 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a001a78:	b969      	cbnz	r1, 1a001a96 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a001a7a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001a7c:	b10a      	cbz	r2, 1a001a82 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001a7e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001a82:	2b02      	cmp	r3, #2
1a001a84:	d009      	beq.n	1a001a9a <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a001a86:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001a8a:	d209      	bcs.n	1a001aa0 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001a8c:	3020      	adds	r0, #32
1a001a8e:	4b07      	ldr	r3, [pc, #28]	; (1a001aac <Chip_Clock_EnableOpts+0x34>)
1a001a90:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a001a94:	4770      	bx	lr
		reg |= (1 << 1);
1a001a96:	2103      	movs	r1, #3
1a001a98:	e7f0      	b.n	1a001a7c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001a9a:	f041 0120 	orr.w	r1, r1, #32
1a001a9e:	e7f2      	b.n	1a001a86 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001aa0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001aa4:	4b02      	ldr	r3, [pc, #8]	; (1a001ab0 <Chip_Clock_EnableOpts+0x38>)
1a001aa6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001aaa:	4770      	bx	lr
1a001aac:	40051000 	.word	0x40051000
1a001ab0:	40052000 	.word	0x40052000

1a001ab4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a001ab4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001ab8:	d208      	bcs.n	1a001acc <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a001aba:	4a09      	ldr	r2, [pc, #36]	; (1a001ae0 <Chip_Clock_Enable+0x2c>)
1a001abc:	3020      	adds	r0, #32
1a001abe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001ac2:	f043 0301 	orr.w	r3, r3, #1
1a001ac6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001aca:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a001acc:	4a05      	ldr	r2, [pc, #20]	; (1a001ae4 <Chip_Clock_Enable+0x30>)
1a001ace:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001ad2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a001ad6:	f043 0301 	orr.w	r3, r3, #1
1a001ada:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a001ade:	4770      	bx	lr
1a001ae0:	40051000 	.word	0x40051000
1a001ae4:	40052000 	.word	0x40052000

1a001ae8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001ae8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001aea:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001aee:	d309      	bcc.n	1a001b04 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001af0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001af4:	4a0d      	ldr	r2, [pc, #52]	; (1a001b2c <Chip_Clock_GetRate+0x44>)
1a001af6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001afa:	f014 0f01 	tst.w	r4, #1
1a001afe:	d107      	bne.n	1a001b10 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001b00:	2000      	movs	r0, #0
	}

	return rate;
}
1a001b02:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a001b04:	f100 0320 	add.w	r3, r0, #32
1a001b08:	4a09      	ldr	r2, [pc, #36]	; (1a001b30 <Chip_Clock_GetRate+0x48>)
1a001b0a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001b0e:	e7f4      	b.n	1a001afa <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001b10:	f7ff fe20 	bl	1a001754 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a001b14:	f7ff ffa9 	bl	1a001a6a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001b18:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001b1c:	d103      	bne.n	1a001b26 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001b1e:	2301      	movs	r3, #1
		rate = rate / div;
1a001b20:	fbb0 f0f3 	udiv	r0, r0, r3
1a001b24:	e7ed      	b.n	1a001b02 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a001b26:	2302      	movs	r3, #2
1a001b28:	e7fa      	b.n	1a001b20 <Chip_Clock_GetRate+0x38>
1a001b2a:	bf00      	nop
1a001b2c:	40052000 	.word	0x40052000
1a001b30:	40051000 	.word	0x40051000

1a001b34 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001b34:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a001b36:	2069      	movs	r0, #105	; 0x69
1a001b38:	f7ff ffd6 	bl	1a001ae8 <Chip_Clock_GetRate>
1a001b3c:	4b01      	ldr	r3, [pc, #4]	; (1a001b44 <SystemCoreClockUpdate+0x10>)
1a001b3e:	6018      	str	r0, [r3, #0]
}
1a001b40:	bd08      	pop	{r3, pc}
1a001b42:	bf00      	nop
1a001b44:	10000190 	.word	0x10000190

1a001b48 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a001b48:	4b09      	ldr	r3, [pc, #36]	; (1a001b70 <Chip_UART_GetIndex+0x28>)
1a001b4a:	4298      	cmp	r0, r3
1a001b4c:	d009      	beq.n	1a001b62 <Chip_UART_GetIndex+0x1a>
1a001b4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a001b52:	4298      	cmp	r0, r3
1a001b54:	d007      	beq.n	1a001b66 <Chip_UART_GetIndex+0x1e>
1a001b56:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001b5a:	4298      	cmp	r0, r3
1a001b5c:	d005      	beq.n	1a001b6a <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a001b5e:	2000      	movs	r0, #0
1a001b60:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a001b62:	2002      	movs	r0, #2
1a001b64:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a001b66:	2003      	movs	r0, #3
1a001b68:	4770      	bx	lr
			return 1;
1a001b6a:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a001b6c:	4770      	bx	lr
1a001b6e:	bf00      	nop
1a001b70:	400c1000 	.word	0x400c1000

1a001b74 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a001b74:	b530      	push	{r4, r5, lr}
1a001b76:	b083      	sub	sp, #12
1a001b78:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a001b7a:	f7ff ffe5 	bl	1a001b48 <Chip_UART_GetIndex>
1a001b7e:	2301      	movs	r3, #1
1a001b80:	461a      	mov	r2, r3
1a001b82:	4619      	mov	r1, r3
1a001b84:	4d0e      	ldr	r5, [pc, #56]	; (1a001bc0 <Chip_UART_Init+0x4c>)
1a001b86:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001b8a:	f7ff ff75 	bl	1a001a78 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001b8e:	2307      	movs	r3, #7
1a001b90:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a001b92:	2300      	movs	r3, #0
1a001b94:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a001b96:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001b98:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001b9a:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001b9c:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001b9e:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001ba0:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001ba2:	4b08      	ldr	r3, [pc, #32]	; (1a001bc4 <Chip_UART_Init+0x50>)
1a001ba4:	429c      	cmp	r4, r3
1a001ba6:	d006      	beq.n	1a001bb6 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001ba8:	2303      	movs	r3, #3
1a001baa:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001bac:	2310      	movs	r3, #16
1a001bae:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001bb0:	9b01      	ldr	r3, [sp, #4]
}
1a001bb2:	b003      	add	sp, #12
1a001bb4:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a001bb6:	2300      	movs	r3, #0
1a001bb8:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001bba:	69a3      	ldr	r3, [r4, #24]
1a001bbc:	9301      	str	r3, [sp, #4]
1a001bbe:	e7f3      	b.n	1a001ba8 <Chip_UART_Init+0x34>
1a001bc0:	1a003228 	.word	0x1a003228
1a001bc4:	40082000 	.word	0x40082000

1a001bc8 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001bc8:	b538      	push	{r3, r4, r5, lr}
1a001bca:	4605      	mov	r5, r0
1a001bcc:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001bce:	f7ff ffbb 	bl	1a001b48 <Chip_UART_GetIndex>
1a001bd2:	4b0c      	ldr	r3, [pc, #48]	; (1a001c04 <Chip_UART_SetBaud+0x3c>)
1a001bd4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001bd8:	f7ff ff86 	bl	1a001ae8 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a001bdc:	0123      	lsls	r3, r4, #4
1a001bde:	fbb0 f3f3 	udiv	r3, r0, r3
1a001be2:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001be4:	68ea      	ldr	r2, [r5, #12]
1a001be6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001bea:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a001bec:	6029      	str	r1, [r5, #0]
1a001bee:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a001bf2:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001bf4:	68ea      	ldr	r2, [r5, #12]
1a001bf6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001bfa:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a001bfc:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a001c00:	0900      	lsrs	r0, r0, #4
1a001c02:	bd38      	pop	{r3, r4, r5, pc}
1a001c04:	1a003220 	.word	0x1a003220

1a001c08 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001c0c:	b083      	sub	sp, #12
1a001c0e:	4683      	mov	fp, r0
1a001c10:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001c12:	f7ff ff99 	bl	1a001b48 <Chip_UART_GetIndex>
1a001c16:	4b35      	ldr	r3, [pc, #212]	; (1a001cec <Chip_UART_SetBaudFDR+0xe4>)
1a001c18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001c1c:	f7ff ff64 	bl	1a001ae8 <Chip_Clock_GetRate>
1a001c20:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a001c22:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a001c26:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a001c28:	2300      	movs	r3, #0
1a001c2a:	9301      	str	r3, [sp, #4]
1a001c2c:	46a2      	mov	sl, r4
1a001c2e:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001c30:	e02a      	b.n	1a001c88 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a001c32:	4242      	negs	r2, r0
				div ++;
1a001c34:	1c4b      	adds	r3, r1, #1
1a001c36:	e017      	b.n	1a001c68 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a001c38:	b30a      	cbz	r2, 1a001c7e <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a001c3a:	4617      	mov	r7, r2
			sd = d;
1a001c3c:	9501      	str	r5, [sp, #4]
			sm = m;
1a001c3e:	46a2      	mov	sl, r4
			sdiv = div;
1a001c40:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a001c42:	3501      	adds	r5, #1
1a001c44:	42ac      	cmp	r4, r5
1a001c46:	d91e      	bls.n	1a001c86 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a001c48:	0933      	lsrs	r3, r6, #4
1a001c4a:	0730      	lsls	r0, r6, #28
1a001c4c:	fba4 0100 	umull	r0, r1, r4, r0
1a001c50:	fb04 1103 	mla	r1, r4, r3, r1
1a001c54:	1962      	adds	r2, r4, r5
1a001c56:	fb08 f202 	mul.w	r2, r8, r2
1a001c5a:	2300      	movs	r3, #0
1a001c5c:	f000 f8ca 	bl	1a001df4 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001c60:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001c62:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001c64:	2800      	cmp	r0, #0
1a001c66:	dbe4      	blt.n	1a001c32 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001c68:	4297      	cmp	r7, r2
1a001c6a:	d3ea      	bcc.n	1a001c42 <Chip_UART_SetBaudFDR+0x3a>
1a001c6c:	2b00      	cmp	r3, #0
1a001c6e:	d0e8      	beq.n	1a001c42 <Chip_UART_SetBaudFDR+0x3a>
1a001c70:	0c19      	lsrs	r1, r3, #16
1a001c72:	d1e6      	bne.n	1a001c42 <Chip_UART_SetBaudFDR+0x3a>
1a001c74:	2b02      	cmp	r3, #2
1a001c76:	d8df      	bhi.n	1a001c38 <Chip_UART_SetBaudFDR+0x30>
1a001c78:	2d00      	cmp	r5, #0
1a001c7a:	d0dd      	beq.n	1a001c38 <Chip_UART_SetBaudFDR+0x30>
1a001c7c:	e7e1      	b.n	1a001c42 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a001c7e:	4617      	mov	r7, r2
			sd = d;
1a001c80:	9501      	str	r5, [sp, #4]
			sm = m;
1a001c82:	46a2      	mov	sl, r4
			sdiv = div;
1a001c84:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001c86:	3401      	adds	r4, #1
1a001c88:	b11f      	cbz	r7, 1a001c92 <Chip_UART_SetBaudFDR+0x8a>
1a001c8a:	2c0f      	cmp	r4, #15
1a001c8c:	d801      	bhi.n	1a001c92 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a001c8e:	2500      	movs	r5, #0
1a001c90:	e7d8      	b.n	1a001c44 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001c92:	f1b9 0f00 	cmp.w	r9, #0
1a001c96:	d024      	beq.n	1a001ce2 <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001c98:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001ca0:	f8cb 300c 	str.w	r3, [fp, #12]
1a001ca4:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a001ca8:	f8cb 3000 	str.w	r3, [fp]
1a001cac:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a001cb0:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001cb4:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001cb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001cbc:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001cc0:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001cc4:	b2db      	uxtb	r3, r3
1a001cc6:	9901      	ldr	r1, [sp, #4]
1a001cc8:	f001 020f 	and.w	r2, r1, #15
1a001ccc:	4313      	orrs	r3, r2
1a001cce:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001cd2:	0933      	lsrs	r3, r6, #4
1a001cd4:	fb0a f303 	mul.w	r3, sl, r3
1a001cd8:	448a      	add	sl, r1
1a001cda:	fb09 f90a 	mul.w	r9, r9, sl
1a001cde:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001ce2:	4648      	mov	r0, r9
1a001ce4:	b003      	add	sp, #12
1a001ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001cea:	bf00      	nop
1a001cec:	1a003220 	.word	0x1a003220

1a001cf0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a001cf0:	2901      	cmp	r1, #1
1a001cf2:	d000      	beq.n	1a001cf6 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a001cf4:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a001cf6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001cfa:	0082      	lsls	r2, r0, #2
1a001cfc:	4b03      	ldr	r3, [pc, #12]	; (1a001d0c <Chip_I2C_EventHandler+0x1c>)
1a001cfe:	4413      	add	r3, r2
1a001d00:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a001d02:	7d13      	ldrb	r3, [r2, #20]
1a001d04:	b2db      	uxtb	r3, r3
1a001d06:	2b04      	cmp	r3, #4
1a001d08:	d0fb      	beq.n	1a001d02 <Chip_I2C_EventHandler+0x12>
1a001d0a:	e7f3      	b.n	1a001cf4 <Chip_I2C_EventHandler+0x4>
1a001d0c:	10000094 	.word	0x10000094

1a001d10 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a001d10:	b570      	push	{r4, r5, r6, lr}
1a001d12:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a001d14:	4e06      	ldr	r6, [pc, #24]	; (1a001d30 <Chip_I2C_Init+0x20>)
1a001d16:	00c4      	lsls	r4, r0, #3
1a001d18:	1a22      	subs	r2, r4, r0
1a001d1a:	0093      	lsls	r3, r2, #2
1a001d1c:	4433      	add	r3, r6
1a001d1e:	8898      	ldrh	r0, [r3, #4]
1a001d20:	f7ff fec8 	bl	1a001ab4 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a001d24:	1b64      	subs	r4, r4, r5
1a001d26:	00a3      	lsls	r3, r4, #2
1a001d28:	58f3      	ldr	r3, [r6, r3]
1a001d2a:	226c      	movs	r2, #108	; 0x6c
1a001d2c:	619a      	str	r2, [r3, #24]
}
1a001d2e:	bd70      	pop	{r4, r5, r6, pc}
1a001d30:	10000094 	.word	0x10000094

1a001d34 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a001d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001d38:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a001d3a:	4e0b      	ldr	r6, [pc, #44]	; (1a001d68 <Chip_I2C_SetClockRate+0x34>)
1a001d3c:	00c5      	lsls	r5, r0, #3
1a001d3e:	1a2b      	subs	r3, r5, r0
1a001d40:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001d44:	eb06 0308 	add.w	r3, r6, r8
1a001d48:	8898      	ldrh	r0, [r3, #4]
1a001d4a:	f7ff fecd 	bl	1a001ae8 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a001d4e:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a001d52:	f856 3008 	ldr.w	r3, [r6, r8]
1a001d56:	0842      	lsrs	r2, r0, #1
1a001d58:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001d5a:	f856 3008 	ldr.w	r3, [r6, r8]
1a001d5e:	691a      	ldr	r2, [r3, #16]
1a001d60:	1a80      	subs	r0, r0, r2
1a001d62:	6158      	str	r0, [r3, #20]
}
1a001d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001d68:	10000094 	.word	0x10000094

1a001d6c <ResetISR>:
void ResetISR(void) {
1a001d6c:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a001d6e:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a001d70:	4b18      	ldr	r3, [pc, #96]	; (1a001dd4 <ResetISR+0x68>)
1a001d72:	4a19      	ldr	r2, [pc, #100]	; (1a001dd8 <ResetISR+0x6c>)
1a001d74:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a001d76:	3304      	adds	r3, #4
1a001d78:	4a18      	ldr	r2, [pc, #96]	; (1a001ddc <ResetISR+0x70>)
1a001d7a:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001d7c:	2300      	movs	r3, #0
1a001d7e:	e005      	b.n	1a001d8c <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a001d80:	4a17      	ldr	r2, [pc, #92]	; (1a001de0 <ResetISR+0x74>)
1a001d82:	f04f 31ff 	mov.w	r1, #4294967295
1a001d86:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a001d8a:	3301      	adds	r3, #1
1a001d8c:	2b07      	cmp	r3, #7
1a001d8e:	d9f7      	bls.n	1a001d80 <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a001d90:	b662      	cpsie	i
    SystemInit();
1a001d92:	f7ff f8eb 	bl	1a000f6c <SystemInit>
    SectionTableAddr = &__data_section_table;
1a001d96:	4b13      	ldr	r3, [pc, #76]	; (1a001de4 <ResetISR+0x78>)
    while (SectionTableAddr < &__data_section_table_end) {
1a001d98:	e007      	b.n	1a001daa <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a001d9a:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001d9e:	689a      	ldr	r2, [r3, #8]
1a001da0:	6859      	ldr	r1, [r3, #4]
1a001da2:	6818      	ldr	r0, [r3, #0]
1a001da4:	f7fe f9f7 	bl	1a000196 <data_init>
        SectionLen = *SectionTableAddr++;
1a001da8:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a001daa:	4a0f      	ldr	r2, [pc, #60]	; (1a001de8 <ResetISR+0x7c>)
1a001dac:	4293      	cmp	r3, r2
1a001dae:	d3f4      	bcc.n	1a001d9a <ResetISR+0x2e>
1a001db0:	e006      	b.n	1a001dc0 <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a001db2:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001db4:	6859      	ldr	r1, [r3, #4]
1a001db6:	f854 0b08 	ldr.w	r0, [r4], #8
1a001dba:	f7fe f9fb 	bl	1a0001b4 <bss_init>
        SectionLen = *SectionTableAddr++;
1a001dbe:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001dc0:	4a0a      	ldr	r2, [pc, #40]	; (1a001dec <ResetISR+0x80>)
1a001dc2:	4293      	cmp	r3, r2
1a001dc4:	d3f5      	bcc.n	1a001db2 <ResetISR+0x46>
    __libc_init_array();
1a001dc6:	f000 f995 	bl	1a0020f4 <__libc_init_array>
    Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001dca:	f7ff fa11 	bl	1a0011f0 <Board_Init>
    main();
1a001dce:	f7fe fa97 	bl	1a000300 <main>
1a001dd2:	e7fe      	b.n	1a001dd2 <ResetISR+0x66>
1a001dd4:	40053100 	.word	0x40053100
1a001dd8:	10df1000 	.word	0x10df1000
1a001ddc:	01dff7ff 	.word	0x01dff7ff
1a001de0:	e000e280 	.word	0xe000e280
1a001de4:	1a000114 	.word	0x1a000114
1a001de8:	1a000150 	.word	0x1a000150
1a001dec:	1a000178 	.word	0x1a000178

1a001df0 <_init>:
void _init(void) {}
1a001df0:	4770      	bx	lr
1a001df2:	Address 0x1a001df2 is out of bounds.


1a001df4 <__aeabi_uldivmod>:
1a001df4:	b953      	cbnz	r3, 1a001e0c <__aeabi_uldivmod+0x18>
1a001df6:	b94a      	cbnz	r2, 1a001e0c <__aeabi_uldivmod+0x18>
1a001df8:	2900      	cmp	r1, #0
1a001dfa:	bf08      	it	eq
1a001dfc:	2800      	cmpeq	r0, #0
1a001dfe:	bf1c      	itt	ne
1a001e00:	f04f 31ff 	movne.w	r1, #4294967295
1a001e04:	f04f 30ff 	movne.w	r0, #4294967295
1a001e08:	f000 b972 	b.w	1a0020f0 <__aeabi_idiv0>
1a001e0c:	f1ad 0c08 	sub.w	ip, sp, #8
1a001e10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001e14:	f000 f806 	bl	1a001e24 <__udivmoddi4>
1a001e18:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001e20:	b004      	add	sp, #16
1a001e22:	4770      	bx	lr

1a001e24 <__udivmoddi4>:
1a001e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001e28:	9e08      	ldr	r6, [sp, #32]
1a001e2a:	4604      	mov	r4, r0
1a001e2c:	4688      	mov	r8, r1
1a001e2e:	2b00      	cmp	r3, #0
1a001e30:	d14b      	bne.n	1a001eca <__udivmoddi4+0xa6>
1a001e32:	428a      	cmp	r2, r1
1a001e34:	4615      	mov	r5, r2
1a001e36:	d967      	bls.n	1a001f08 <__udivmoddi4+0xe4>
1a001e38:	fab2 f282 	clz	r2, r2
1a001e3c:	b14a      	cbz	r2, 1a001e52 <__udivmoddi4+0x2e>
1a001e3e:	f1c2 0720 	rsb	r7, r2, #32
1a001e42:	fa01 f302 	lsl.w	r3, r1, r2
1a001e46:	fa20 f707 	lsr.w	r7, r0, r7
1a001e4a:	4095      	lsls	r5, r2
1a001e4c:	ea47 0803 	orr.w	r8, r7, r3
1a001e50:	4094      	lsls	r4, r2
1a001e52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001e56:	0c23      	lsrs	r3, r4, #16
1a001e58:	fbb8 f7fe 	udiv	r7, r8, lr
1a001e5c:	fa1f fc85 	uxth.w	ip, r5
1a001e60:	fb0e 8817 	mls	r8, lr, r7, r8
1a001e64:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a001e68:	fb07 f10c 	mul.w	r1, r7, ip
1a001e6c:	4299      	cmp	r1, r3
1a001e6e:	d909      	bls.n	1a001e84 <__udivmoddi4+0x60>
1a001e70:	18eb      	adds	r3, r5, r3
1a001e72:	f107 30ff 	add.w	r0, r7, #4294967295
1a001e76:	f080 811b 	bcs.w	1a0020b0 <__udivmoddi4+0x28c>
1a001e7a:	4299      	cmp	r1, r3
1a001e7c:	f240 8118 	bls.w	1a0020b0 <__udivmoddi4+0x28c>
1a001e80:	3f02      	subs	r7, #2
1a001e82:	442b      	add	r3, r5
1a001e84:	1a5b      	subs	r3, r3, r1
1a001e86:	b2a4      	uxth	r4, r4
1a001e88:	fbb3 f0fe 	udiv	r0, r3, lr
1a001e8c:	fb0e 3310 	mls	r3, lr, r0, r3
1a001e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001e94:	fb00 fc0c 	mul.w	ip, r0, ip
1a001e98:	45a4      	cmp	ip, r4
1a001e9a:	d909      	bls.n	1a001eb0 <__udivmoddi4+0x8c>
1a001e9c:	192c      	adds	r4, r5, r4
1a001e9e:	f100 33ff 	add.w	r3, r0, #4294967295
1a001ea2:	f080 8107 	bcs.w	1a0020b4 <__udivmoddi4+0x290>
1a001ea6:	45a4      	cmp	ip, r4
1a001ea8:	f240 8104 	bls.w	1a0020b4 <__udivmoddi4+0x290>
1a001eac:	3802      	subs	r0, #2
1a001eae:	442c      	add	r4, r5
1a001eb0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001eb4:	eba4 040c 	sub.w	r4, r4, ip
1a001eb8:	2700      	movs	r7, #0
1a001eba:	b11e      	cbz	r6, 1a001ec4 <__udivmoddi4+0xa0>
1a001ebc:	40d4      	lsrs	r4, r2
1a001ebe:	2300      	movs	r3, #0
1a001ec0:	e9c6 4300 	strd	r4, r3, [r6]
1a001ec4:	4639      	mov	r1, r7
1a001ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001eca:	428b      	cmp	r3, r1
1a001ecc:	d909      	bls.n	1a001ee2 <__udivmoddi4+0xbe>
1a001ece:	2e00      	cmp	r6, #0
1a001ed0:	f000 80eb 	beq.w	1a0020aa <__udivmoddi4+0x286>
1a001ed4:	2700      	movs	r7, #0
1a001ed6:	e9c6 0100 	strd	r0, r1, [r6]
1a001eda:	4638      	mov	r0, r7
1a001edc:	4639      	mov	r1, r7
1a001ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001ee2:	fab3 f783 	clz	r7, r3
1a001ee6:	2f00      	cmp	r7, #0
1a001ee8:	d147      	bne.n	1a001f7a <__udivmoddi4+0x156>
1a001eea:	428b      	cmp	r3, r1
1a001eec:	d302      	bcc.n	1a001ef4 <__udivmoddi4+0xd0>
1a001eee:	4282      	cmp	r2, r0
1a001ef0:	f200 80fa 	bhi.w	1a0020e8 <__udivmoddi4+0x2c4>
1a001ef4:	1a84      	subs	r4, r0, r2
1a001ef6:	eb61 0303 	sbc.w	r3, r1, r3
1a001efa:	2001      	movs	r0, #1
1a001efc:	4698      	mov	r8, r3
1a001efe:	2e00      	cmp	r6, #0
1a001f00:	d0e0      	beq.n	1a001ec4 <__udivmoddi4+0xa0>
1a001f02:	e9c6 4800 	strd	r4, r8, [r6]
1a001f06:	e7dd      	b.n	1a001ec4 <__udivmoddi4+0xa0>
1a001f08:	b902      	cbnz	r2, 1a001f0c <__udivmoddi4+0xe8>
1a001f0a:	deff      	udf	#255	; 0xff
1a001f0c:	fab2 f282 	clz	r2, r2
1a001f10:	2a00      	cmp	r2, #0
1a001f12:	f040 808f 	bne.w	1a002034 <__udivmoddi4+0x210>
1a001f16:	1b49      	subs	r1, r1, r5
1a001f18:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001f1c:	fa1f f885 	uxth.w	r8, r5
1a001f20:	2701      	movs	r7, #1
1a001f22:	fbb1 fcfe 	udiv	ip, r1, lr
1a001f26:	0c23      	lsrs	r3, r4, #16
1a001f28:	fb0e 111c 	mls	r1, lr, ip, r1
1a001f2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001f30:	fb08 f10c 	mul.w	r1, r8, ip
1a001f34:	4299      	cmp	r1, r3
1a001f36:	d907      	bls.n	1a001f48 <__udivmoddi4+0x124>
1a001f38:	18eb      	adds	r3, r5, r3
1a001f3a:	f10c 30ff 	add.w	r0, ip, #4294967295
1a001f3e:	d202      	bcs.n	1a001f46 <__udivmoddi4+0x122>
1a001f40:	4299      	cmp	r1, r3
1a001f42:	f200 80cd 	bhi.w	1a0020e0 <__udivmoddi4+0x2bc>
1a001f46:	4684      	mov	ip, r0
1a001f48:	1a59      	subs	r1, r3, r1
1a001f4a:	b2a3      	uxth	r3, r4
1a001f4c:	fbb1 f0fe 	udiv	r0, r1, lr
1a001f50:	fb0e 1410 	mls	r4, lr, r0, r1
1a001f54:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001f58:	fb08 f800 	mul.w	r8, r8, r0
1a001f5c:	45a0      	cmp	r8, r4
1a001f5e:	d907      	bls.n	1a001f70 <__udivmoddi4+0x14c>
1a001f60:	192c      	adds	r4, r5, r4
1a001f62:	f100 33ff 	add.w	r3, r0, #4294967295
1a001f66:	d202      	bcs.n	1a001f6e <__udivmoddi4+0x14a>
1a001f68:	45a0      	cmp	r8, r4
1a001f6a:	f200 80b6 	bhi.w	1a0020da <__udivmoddi4+0x2b6>
1a001f6e:	4618      	mov	r0, r3
1a001f70:	eba4 0408 	sub.w	r4, r4, r8
1a001f74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001f78:	e79f      	b.n	1a001eba <__udivmoddi4+0x96>
1a001f7a:	f1c7 0c20 	rsb	ip, r7, #32
1a001f7e:	40bb      	lsls	r3, r7
1a001f80:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001f84:	ea4e 0e03 	orr.w	lr, lr, r3
1a001f88:	fa01 f407 	lsl.w	r4, r1, r7
1a001f8c:	fa20 f50c 	lsr.w	r5, r0, ip
1a001f90:	fa21 f30c 	lsr.w	r3, r1, ip
1a001f94:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001f98:	4325      	orrs	r5, r4
1a001f9a:	fbb3 f9f8 	udiv	r9, r3, r8
1a001f9e:	0c2c      	lsrs	r4, r5, #16
1a001fa0:	fb08 3319 	mls	r3, r8, r9, r3
1a001fa4:	fa1f fa8e 	uxth.w	sl, lr
1a001fa8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001fac:	fb09 f40a 	mul.w	r4, r9, sl
1a001fb0:	429c      	cmp	r4, r3
1a001fb2:	fa02 f207 	lsl.w	r2, r2, r7
1a001fb6:	fa00 f107 	lsl.w	r1, r0, r7
1a001fba:	d90b      	bls.n	1a001fd4 <__udivmoddi4+0x1b0>
1a001fbc:	eb1e 0303 	adds.w	r3, lr, r3
1a001fc0:	f109 30ff 	add.w	r0, r9, #4294967295
1a001fc4:	f080 8087 	bcs.w	1a0020d6 <__udivmoddi4+0x2b2>
1a001fc8:	429c      	cmp	r4, r3
1a001fca:	f240 8084 	bls.w	1a0020d6 <__udivmoddi4+0x2b2>
1a001fce:	f1a9 0902 	sub.w	r9, r9, #2
1a001fd2:	4473      	add	r3, lr
1a001fd4:	1b1b      	subs	r3, r3, r4
1a001fd6:	b2ad      	uxth	r5, r5
1a001fd8:	fbb3 f0f8 	udiv	r0, r3, r8
1a001fdc:	fb08 3310 	mls	r3, r8, r0, r3
1a001fe0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001fe4:	fb00 fa0a 	mul.w	sl, r0, sl
1a001fe8:	45a2      	cmp	sl, r4
1a001fea:	d908      	bls.n	1a001ffe <__udivmoddi4+0x1da>
1a001fec:	eb1e 0404 	adds.w	r4, lr, r4
1a001ff0:	f100 33ff 	add.w	r3, r0, #4294967295
1a001ff4:	d26b      	bcs.n	1a0020ce <__udivmoddi4+0x2aa>
1a001ff6:	45a2      	cmp	sl, r4
1a001ff8:	d969      	bls.n	1a0020ce <__udivmoddi4+0x2aa>
1a001ffa:	3802      	subs	r0, #2
1a001ffc:	4474      	add	r4, lr
1a001ffe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a002002:	fba0 8902 	umull	r8, r9, r0, r2
1a002006:	eba4 040a 	sub.w	r4, r4, sl
1a00200a:	454c      	cmp	r4, r9
1a00200c:	46c2      	mov	sl, r8
1a00200e:	464b      	mov	r3, r9
1a002010:	d354      	bcc.n	1a0020bc <__udivmoddi4+0x298>
1a002012:	d051      	beq.n	1a0020b8 <__udivmoddi4+0x294>
1a002014:	2e00      	cmp	r6, #0
1a002016:	d069      	beq.n	1a0020ec <__udivmoddi4+0x2c8>
1a002018:	ebb1 050a 	subs.w	r5, r1, sl
1a00201c:	eb64 0403 	sbc.w	r4, r4, r3
1a002020:	fa04 fc0c 	lsl.w	ip, r4, ip
1a002024:	40fd      	lsrs	r5, r7
1a002026:	40fc      	lsrs	r4, r7
1a002028:	ea4c 0505 	orr.w	r5, ip, r5
1a00202c:	e9c6 5400 	strd	r5, r4, [r6]
1a002030:	2700      	movs	r7, #0
1a002032:	e747      	b.n	1a001ec4 <__udivmoddi4+0xa0>
1a002034:	f1c2 0320 	rsb	r3, r2, #32
1a002038:	fa20 f703 	lsr.w	r7, r0, r3
1a00203c:	4095      	lsls	r5, r2
1a00203e:	fa01 f002 	lsl.w	r0, r1, r2
1a002042:	fa21 f303 	lsr.w	r3, r1, r3
1a002046:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00204a:	4338      	orrs	r0, r7
1a00204c:	0c01      	lsrs	r1, r0, #16
1a00204e:	fbb3 f7fe 	udiv	r7, r3, lr
1a002052:	fa1f f885 	uxth.w	r8, r5
1a002056:	fb0e 3317 	mls	r3, lr, r7, r3
1a00205a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00205e:	fb07 f308 	mul.w	r3, r7, r8
1a002062:	428b      	cmp	r3, r1
1a002064:	fa04 f402 	lsl.w	r4, r4, r2
1a002068:	d907      	bls.n	1a00207a <__udivmoddi4+0x256>
1a00206a:	1869      	adds	r1, r5, r1
1a00206c:	f107 3cff 	add.w	ip, r7, #4294967295
1a002070:	d22f      	bcs.n	1a0020d2 <__udivmoddi4+0x2ae>
1a002072:	428b      	cmp	r3, r1
1a002074:	d92d      	bls.n	1a0020d2 <__udivmoddi4+0x2ae>
1a002076:	3f02      	subs	r7, #2
1a002078:	4429      	add	r1, r5
1a00207a:	1acb      	subs	r3, r1, r3
1a00207c:	b281      	uxth	r1, r0
1a00207e:	fbb3 f0fe 	udiv	r0, r3, lr
1a002082:	fb0e 3310 	mls	r3, lr, r0, r3
1a002086:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a00208a:	fb00 f308 	mul.w	r3, r0, r8
1a00208e:	428b      	cmp	r3, r1
1a002090:	d907      	bls.n	1a0020a2 <__udivmoddi4+0x27e>
1a002092:	1869      	adds	r1, r5, r1
1a002094:	f100 3cff 	add.w	ip, r0, #4294967295
1a002098:	d217      	bcs.n	1a0020ca <__udivmoddi4+0x2a6>
1a00209a:	428b      	cmp	r3, r1
1a00209c:	d915      	bls.n	1a0020ca <__udivmoddi4+0x2a6>
1a00209e:	3802      	subs	r0, #2
1a0020a0:	4429      	add	r1, r5
1a0020a2:	1ac9      	subs	r1, r1, r3
1a0020a4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0020a8:	e73b      	b.n	1a001f22 <__udivmoddi4+0xfe>
1a0020aa:	4637      	mov	r7, r6
1a0020ac:	4630      	mov	r0, r6
1a0020ae:	e709      	b.n	1a001ec4 <__udivmoddi4+0xa0>
1a0020b0:	4607      	mov	r7, r0
1a0020b2:	e6e7      	b.n	1a001e84 <__udivmoddi4+0x60>
1a0020b4:	4618      	mov	r0, r3
1a0020b6:	e6fb      	b.n	1a001eb0 <__udivmoddi4+0x8c>
1a0020b8:	4541      	cmp	r1, r8
1a0020ba:	d2ab      	bcs.n	1a002014 <__udivmoddi4+0x1f0>
1a0020bc:	ebb8 0a02 	subs.w	sl, r8, r2
1a0020c0:	eb69 020e 	sbc.w	r2, r9, lr
1a0020c4:	3801      	subs	r0, #1
1a0020c6:	4613      	mov	r3, r2
1a0020c8:	e7a4      	b.n	1a002014 <__udivmoddi4+0x1f0>
1a0020ca:	4660      	mov	r0, ip
1a0020cc:	e7e9      	b.n	1a0020a2 <__udivmoddi4+0x27e>
1a0020ce:	4618      	mov	r0, r3
1a0020d0:	e795      	b.n	1a001ffe <__udivmoddi4+0x1da>
1a0020d2:	4667      	mov	r7, ip
1a0020d4:	e7d1      	b.n	1a00207a <__udivmoddi4+0x256>
1a0020d6:	4681      	mov	r9, r0
1a0020d8:	e77c      	b.n	1a001fd4 <__udivmoddi4+0x1b0>
1a0020da:	3802      	subs	r0, #2
1a0020dc:	442c      	add	r4, r5
1a0020de:	e747      	b.n	1a001f70 <__udivmoddi4+0x14c>
1a0020e0:	f1ac 0c02 	sub.w	ip, ip, #2
1a0020e4:	442b      	add	r3, r5
1a0020e6:	e72f      	b.n	1a001f48 <__udivmoddi4+0x124>
1a0020e8:	4638      	mov	r0, r7
1a0020ea:	e708      	b.n	1a001efe <__udivmoddi4+0xda>
1a0020ec:	4637      	mov	r7, r6
1a0020ee:	e6e9      	b.n	1a001ec4 <__udivmoddi4+0xa0>

1a0020f0 <__aeabi_idiv0>:
1a0020f0:	4770      	bx	lr
1a0020f2:	bf00      	nop

1a0020f4 <__libc_init_array>:
1a0020f4:	b570      	push	{r4, r5, r6, lr}
1a0020f6:	4e0d      	ldr	r6, [pc, #52]	; (1a00212c <__libc_init_array+0x38>)
1a0020f8:	4c0d      	ldr	r4, [pc, #52]	; (1a002130 <__libc_init_array+0x3c>)
1a0020fa:	1ba4      	subs	r4, r4, r6
1a0020fc:	10a4      	asrs	r4, r4, #2
1a0020fe:	2500      	movs	r5, #0
1a002100:	42a5      	cmp	r5, r4
1a002102:	d109      	bne.n	1a002118 <__libc_init_array+0x24>
1a002104:	4e0b      	ldr	r6, [pc, #44]	; (1a002134 <__libc_init_array+0x40>)
1a002106:	4c0c      	ldr	r4, [pc, #48]	; (1a002138 <__libc_init_array+0x44>)
1a002108:	f7ff fe72 	bl	1a001df0 <_init>
1a00210c:	1ba4      	subs	r4, r4, r6
1a00210e:	10a4      	asrs	r4, r4, #2
1a002110:	2500      	movs	r5, #0
1a002112:	42a5      	cmp	r5, r4
1a002114:	d105      	bne.n	1a002122 <__libc_init_array+0x2e>
1a002116:	bd70      	pop	{r4, r5, r6, pc}
1a002118:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a00211c:	4798      	blx	r3
1a00211e:	3501      	adds	r5, #1
1a002120:	e7ee      	b.n	1a002100 <__libc_init_array+0xc>
1a002122:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a002126:	4798      	blx	r3
1a002128:	3501      	adds	r5, #1
1a00212a:	e7f2      	b.n	1a002112 <__libc_init_array+0x1e>
1a00212c:	1a0032c8 	.word	0x1a0032c8
1a002130:	1a0032c8 	.word	0x1a0032c8
1a002134:	1a0032c8 	.word	0x1a0032c8
1a002138:	1a0032c8 	.word	0x1a0032c8

1a00213c <memset>:
1a00213c:	4402      	add	r2, r0
1a00213e:	4603      	mov	r3, r0
1a002140:	4293      	cmp	r3, r2
1a002142:	d100      	bne.n	1a002146 <memset+0xa>
1a002144:	4770      	bx	lr
1a002146:	f803 1b01 	strb.w	r1, [r3], #1
1a00214a:	e7f9      	b.n	1a002140 <memset+0x4>

1a00214c <iprintf>:
1a00214c:	b40f      	push	{r0, r1, r2, r3}
1a00214e:	4b0a      	ldr	r3, [pc, #40]	; (1a002178 <iprintf+0x2c>)
1a002150:	b513      	push	{r0, r1, r4, lr}
1a002152:	681c      	ldr	r4, [r3, #0]
1a002154:	b124      	cbz	r4, 1a002160 <iprintf+0x14>
1a002156:	69a3      	ldr	r3, [r4, #24]
1a002158:	b913      	cbnz	r3, 1a002160 <iprintf+0x14>
1a00215a:	4620      	mov	r0, r4
1a00215c:	f000 f9be 	bl	1a0024dc <__sinit>
1a002160:	ab05      	add	r3, sp, #20
1a002162:	9a04      	ldr	r2, [sp, #16]
1a002164:	68a1      	ldr	r1, [r4, #8]
1a002166:	9301      	str	r3, [sp, #4]
1a002168:	4620      	mov	r0, r4
1a00216a:	f000 fb77 	bl	1a00285c <_vfiprintf_r>
1a00216e:	b002      	add	sp, #8
1a002170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002174:	b004      	add	sp, #16
1a002176:	4770      	bx	lr
1a002178:	100000cc 	.word	0x100000cc

1a00217c <__swbuf_r>:
1a00217c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00217e:	460e      	mov	r6, r1
1a002180:	4614      	mov	r4, r2
1a002182:	4605      	mov	r5, r0
1a002184:	b118      	cbz	r0, 1a00218e <__swbuf_r+0x12>
1a002186:	6983      	ldr	r3, [r0, #24]
1a002188:	b90b      	cbnz	r3, 1a00218e <__swbuf_r+0x12>
1a00218a:	f000 f9a7 	bl	1a0024dc <__sinit>
1a00218e:	4b21      	ldr	r3, [pc, #132]	; (1a002214 <__swbuf_r+0x98>)
1a002190:	429c      	cmp	r4, r3
1a002192:	d12a      	bne.n	1a0021ea <__swbuf_r+0x6e>
1a002194:	686c      	ldr	r4, [r5, #4]
1a002196:	69a3      	ldr	r3, [r4, #24]
1a002198:	60a3      	str	r3, [r4, #8]
1a00219a:	89a3      	ldrh	r3, [r4, #12]
1a00219c:	071a      	lsls	r2, r3, #28
1a00219e:	d52e      	bpl.n	1a0021fe <__swbuf_r+0x82>
1a0021a0:	6923      	ldr	r3, [r4, #16]
1a0021a2:	b363      	cbz	r3, 1a0021fe <__swbuf_r+0x82>
1a0021a4:	6923      	ldr	r3, [r4, #16]
1a0021a6:	6820      	ldr	r0, [r4, #0]
1a0021a8:	1ac0      	subs	r0, r0, r3
1a0021aa:	6963      	ldr	r3, [r4, #20]
1a0021ac:	b2f6      	uxtb	r6, r6
1a0021ae:	4283      	cmp	r3, r0
1a0021b0:	4637      	mov	r7, r6
1a0021b2:	dc04      	bgt.n	1a0021be <__swbuf_r+0x42>
1a0021b4:	4621      	mov	r1, r4
1a0021b6:	4628      	mov	r0, r5
1a0021b8:	f000 f926 	bl	1a002408 <_fflush_r>
1a0021bc:	bb28      	cbnz	r0, 1a00220a <__swbuf_r+0x8e>
1a0021be:	68a3      	ldr	r3, [r4, #8]
1a0021c0:	3b01      	subs	r3, #1
1a0021c2:	60a3      	str	r3, [r4, #8]
1a0021c4:	6823      	ldr	r3, [r4, #0]
1a0021c6:	1c5a      	adds	r2, r3, #1
1a0021c8:	6022      	str	r2, [r4, #0]
1a0021ca:	701e      	strb	r6, [r3, #0]
1a0021cc:	6963      	ldr	r3, [r4, #20]
1a0021ce:	3001      	adds	r0, #1
1a0021d0:	4283      	cmp	r3, r0
1a0021d2:	d004      	beq.n	1a0021de <__swbuf_r+0x62>
1a0021d4:	89a3      	ldrh	r3, [r4, #12]
1a0021d6:	07db      	lsls	r3, r3, #31
1a0021d8:	d519      	bpl.n	1a00220e <__swbuf_r+0x92>
1a0021da:	2e0a      	cmp	r6, #10
1a0021dc:	d117      	bne.n	1a00220e <__swbuf_r+0x92>
1a0021de:	4621      	mov	r1, r4
1a0021e0:	4628      	mov	r0, r5
1a0021e2:	f000 f911 	bl	1a002408 <_fflush_r>
1a0021e6:	b190      	cbz	r0, 1a00220e <__swbuf_r+0x92>
1a0021e8:	e00f      	b.n	1a00220a <__swbuf_r+0x8e>
1a0021ea:	4b0b      	ldr	r3, [pc, #44]	; (1a002218 <__swbuf_r+0x9c>)
1a0021ec:	429c      	cmp	r4, r3
1a0021ee:	d101      	bne.n	1a0021f4 <__swbuf_r+0x78>
1a0021f0:	68ac      	ldr	r4, [r5, #8]
1a0021f2:	e7d0      	b.n	1a002196 <__swbuf_r+0x1a>
1a0021f4:	4b09      	ldr	r3, [pc, #36]	; (1a00221c <__swbuf_r+0xa0>)
1a0021f6:	429c      	cmp	r4, r3
1a0021f8:	bf08      	it	eq
1a0021fa:	68ec      	ldreq	r4, [r5, #12]
1a0021fc:	e7cb      	b.n	1a002196 <__swbuf_r+0x1a>
1a0021fe:	4621      	mov	r1, r4
1a002200:	4628      	mov	r0, r5
1a002202:	f000 f80d 	bl	1a002220 <__swsetup_r>
1a002206:	2800      	cmp	r0, #0
1a002208:	d0cc      	beq.n	1a0021a4 <__swbuf_r+0x28>
1a00220a:	f04f 37ff 	mov.w	r7, #4294967295
1a00220e:	4638      	mov	r0, r7
1a002210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002212:	bf00      	nop
1a002214:	1a003250 	.word	0x1a003250
1a002218:	1a003270 	.word	0x1a003270
1a00221c:	1a003230 	.word	0x1a003230

1a002220 <__swsetup_r>:
1a002220:	4b32      	ldr	r3, [pc, #200]	; (1a0022ec <__swsetup_r+0xcc>)
1a002222:	b570      	push	{r4, r5, r6, lr}
1a002224:	681d      	ldr	r5, [r3, #0]
1a002226:	4606      	mov	r6, r0
1a002228:	460c      	mov	r4, r1
1a00222a:	b125      	cbz	r5, 1a002236 <__swsetup_r+0x16>
1a00222c:	69ab      	ldr	r3, [r5, #24]
1a00222e:	b913      	cbnz	r3, 1a002236 <__swsetup_r+0x16>
1a002230:	4628      	mov	r0, r5
1a002232:	f000 f953 	bl	1a0024dc <__sinit>
1a002236:	4b2e      	ldr	r3, [pc, #184]	; (1a0022f0 <__swsetup_r+0xd0>)
1a002238:	429c      	cmp	r4, r3
1a00223a:	d10f      	bne.n	1a00225c <__swsetup_r+0x3c>
1a00223c:	686c      	ldr	r4, [r5, #4]
1a00223e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002242:	b29a      	uxth	r2, r3
1a002244:	0715      	lsls	r5, r2, #28
1a002246:	d42c      	bmi.n	1a0022a2 <__swsetup_r+0x82>
1a002248:	06d0      	lsls	r0, r2, #27
1a00224a:	d411      	bmi.n	1a002270 <__swsetup_r+0x50>
1a00224c:	2209      	movs	r2, #9
1a00224e:	6032      	str	r2, [r6, #0]
1a002250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002254:	81a3      	strh	r3, [r4, #12]
1a002256:	f04f 30ff 	mov.w	r0, #4294967295
1a00225a:	e03e      	b.n	1a0022da <__swsetup_r+0xba>
1a00225c:	4b25      	ldr	r3, [pc, #148]	; (1a0022f4 <__swsetup_r+0xd4>)
1a00225e:	429c      	cmp	r4, r3
1a002260:	d101      	bne.n	1a002266 <__swsetup_r+0x46>
1a002262:	68ac      	ldr	r4, [r5, #8]
1a002264:	e7eb      	b.n	1a00223e <__swsetup_r+0x1e>
1a002266:	4b24      	ldr	r3, [pc, #144]	; (1a0022f8 <__swsetup_r+0xd8>)
1a002268:	429c      	cmp	r4, r3
1a00226a:	bf08      	it	eq
1a00226c:	68ec      	ldreq	r4, [r5, #12]
1a00226e:	e7e6      	b.n	1a00223e <__swsetup_r+0x1e>
1a002270:	0751      	lsls	r1, r2, #29
1a002272:	d512      	bpl.n	1a00229a <__swsetup_r+0x7a>
1a002274:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002276:	b141      	cbz	r1, 1a00228a <__swsetup_r+0x6a>
1a002278:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00227c:	4299      	cmp	r1, r3
1a00227e:	d002      	beq.n	1a002286 <__swsetup_r+0x66>
1a002280:	4630      	mov	r0, r6
1a002282:	f000 fa19 	bl	1a0026b8 <_free_r>
1a002286:	2300      	movs	r3, #0
1a002288:	6363      	str	r3, [r4, #52]	; 0x34
1a00228a:	89a3      	ldrh	r3, [r4, #12]
1a00228c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002290:	81a3      	strh	r3, [r4, #12]
1a002292:	2300      	movs	r3, #0
1a002294:	6063      	str	r3, [r4, #4]
1a002296:	6923      	ldr	r3, [r4, #16]
1a002298:	6023      	str	r3, [r4, #0]
1a00229a:	89a3      	ldrh	r3, [r4, #12]
1a00229c:	f043 0308 	orr.w	r3, r3, #8
1a0022a0:	81a3      	strh	r3, [r4, #12]
1a0022a2:	6923      	ldr	r3, [r4, #16]
1a0022a4:	b94b      	cbnz	r3, 1a0022ba <__swsetup_r+0x9a>
1a0022a6:	89a3      	ldrh	r3, [r4, #12]
1a0022a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0022ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0022b0:	d003      	beq.n	1a0022ba <__swsetup_r+0x9a>
1a0022b2:	4621      	mov	r1, r4
1a0022b4:	4630      	mov	r0, r6
1a0022b6:	f000 f9bf 	bl	1a002638 <__smakebuf_r>
1a0022ba:	89a2      	ldrh	r2, [r4, #12]
1a0022bc:	f012 0301 	ands.w	r3, r2, #1
1a0022c0:	d00c      	beq.n	1a0022dc <__swsetup_r+0xbc>
1a0022c2:	2300      	movs	r3, #0
1a0022c4:	60a3      	str	r3, [r4, #8]
1a0022c6:	6963      	ldr	r3, [r4, #20]
1a0022c8:	425b      	negs	r3, r3
1a0022ca:	61a3      	str	r3, [r4, #24]
1a0022cc:	6923      	ldr	r3, [r4, #16]
1a0022ce:	b953      	cbnz	r3, 1a0022e6 <__swsetup_r+0xc6>
1a0022d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0022d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0022d8:	d1ba      	bne.n	1a002250 <__swsetup_r+0x30>
1a0022da:	bd70      	pop	{r4, r5, r6, pc}
1a0022dc:	0792      	lsls	r2, r2, #30
1a0022de:	bf58      	it	pl
1a0022e0:	6963      	ldrpl	r3, [r4, #20]
1a0022e2:	60a3      	str	r3, [r4, #8]
1a0022e4:	e7f2      	b.n	1a0022cc <__swsetup_r+0xac>
1a0022e6:	2000      	movs	r0, #0
1a0022e8:	e7f7      	b.n	1a0022da <__swsetup_r+0xba>
1a0022ea:	bf00      	nop
1a0022ec:	100000cc 	.word	0x100000cc
1a0022f0:	1a003250 	.word	0x1a003250
1a0022f4:	1a003270 	.word	0x1a003270
1a0022f8:	1a003230 	.word	0x1a003230

1a0022fc <__sflush_r>:
1a0022fc:	898a      	ldrh	r2, [r1, #12]
1a0022fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002302:	4605      	mov	r5, r0
1a002304:	0710      	lsls	r0, r2, #28
1a002306:	460c      	mov	r4, r1
1a002308:	d458      	bmi.n	1a0023bc <__sflush_r+0xc0>
1a00230a:	684b      	ldr	r3, [r1, #4]
1a00230c:	2b00      	cmp	r3, #0
1a00230e:	dc05      	bgt.n	1a00231c <__sflush_r+0x20>
1a002310:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a002312:	2b00      	cmp	r3, #0
1a002314:	dc02      	bgt.n	1a00231c <__sflush_r+0x20>
1a002316:	2000      	movs	r0, #0
1a002318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00231c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00231e:	2e00      	cmp	r6, #0
1a002320:	d0f9      	beq.n	1a002316 <__sflush_r+0x1a>
1a002322:	2300      	movs	r3, #0
1a002324:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a002328:	682f      	ldr	r7, [r5, #0]
1a00232a:	6a21      	ldr	r1, [r4, #32]
1a00232c:	602b      	str	r3, [r5, #0]
1a00232e:	d032      	beq.n	1a002396 <__sflush_r+0x9a>
1a002330:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a002332:	89a3      	ldrh	r3, [r4, #12]
1a002334:	075a      	lsls	r2, r3, #29
1a002336:	d505      	bpl.n	1a002344 <__sflush_r+0x48>
1a002338:	6863      	ldr	r3, [r4, #4]
1a00233a:	1ac0      	subs	r0, r0, r3
1a00233c:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a00233e:	b10b      	cbz	r3, 1a002344 <__sflush_r+0x48>
1a002340:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002342:	1ac0      	subs	r0, r0, r3
1a002344:	2300      	movs	r3, #0
1a002346:	4602      	mov	r2, r0
1a002348:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00234a:	6a21      	ldr	r1, [r4, #32]
1a00234c:	4628      	mov	r0, r5
1a00234e:	47b0      	blx	r6
1a002350:	1c43      	adds	r3, r0, #1
1a002352:	89a3      	ldrh	r3, [r4, #12]
1a002354:	d106      	bne.n	1a002364 <__sflush_r+0x68>
1a002356:	6829      	ldr	r1, [r5, #0]
1a002358:	291d      	cmp	r1, #29
1a00235a:	d848      	bhi.n	1a0023ee <__sflush_r+0xf2>
1a00235c:	4a29      	ldr	r2, [pc, #164]	; (1a002404 <__sflush_r+0x108>)
1a00235e:	40ca      	lsrs	r2, r1
1a002360:	07d6      	lsls	r6, r2, #31
1a002362:	d544      	bpl.n	1a0023ee <__sflush_r+0xf2>
1a002364:	2200      	movs	r2, #0
1a002366:	6062      	str	r2, [r4, #4]
1a002368:	04d9      	lsls	r1, r3, #19
1a00236a:	6922      	ldr	r2, [r4, #16]
1a00236c:	6022      	str	r2, [r4, #0]
1a00236e:	d504      	bpl.n	1a00237a <__sflush_r+0x7e>
1a002370:	1c42      	adds	r2, r0, #1
1a002372:	d101      	bne.n	1a002378 <__sflush_r+0x7c>
1a002374:	682b      	ldr	r3, [r5, #0]
1a002376:	b903      	cbnz	r3, 1a00237a <__sflush_r+0x7e>
1a002378:	6560      	str	r0, [r4, #84]	; 0x54
1a00237a:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00237c:	602f      	str	r7, [r5, #0]
1a00237e:	2900      	cmp	r1, #0
1a002380:	d0c9      	beq.n	1a002316 <__sflush_r+0x1a>
1a002382:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002386:	4299      	cmp	r1, r3
1a002388:	d002      	beq.n	1a002390 <__sflush_r+0x94>
1a00238a:	4628      	mov	r0, r5
1a00238c:	f000 f994 	bl	1a0026b8 <_free_r>
1a002390:	2000      	movs	r0, #0
1a002392:	6360      	str	r0, [r4, #52]	; 0x34
1a002394:	e7c0      	b.n	1a002318 <__sflush_r+0x1c>
1a002396:	2301      	movs	r3, #1
1a002398:	4628      	mov	r0, r5
1a00239a:	47b0      	blx	r6
1a00239c:	1c41      	adds	r1, r0, #1
1a00239e:	d1c8      	bne.n	1a002332 <__sflush_r+0x36>
1a0023a0:	682b      	ldr	r3, [r5, #0]
1a0023a2:	2b00      	cmp	r3, #0
1a0023a4:	d0c5      	beq.n	1a002332 <__sflush_r+0x36>
1a0023a6:	2b1d      	cmp	r3, #29
1a0023a8:	d001      	beq.n	1a0023ae <__sflush_r+0xb2>
1a0023aa:	2b16      	cmp	r3, #22
1a0023ac:	d101      	bne.n	1a0023b2 <__sflush_r+0xb6>
1a0023ae:	602f      	str	r7, [r5, #0]
1a0023b0:	e7b1      	b.n	1a002316 <__sflush_r+0x1a>
1a0023b2:	89a3      	ldrh	r3, [r4, #12]
1a0023b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0023b8:	81a3      	strh	r3, [r4, #12]
1a0023ba:	e7ad      	b.n	1a002318 <__sflush_r+0x1c>
1a0023bc:	690f      	ldr	r7, [r1, #16]
1a0023be:	2f00      	cmp	r7, #0
1a0023c0:	d0a9      	beq.n	1a002316 <__sflush_r+0x1a>
1a0023c2:	0793      	lsls	r3, r2, #30
1a0023c4:	680e      	ldr	r6, [r1, #0]
1a0023c6:	bf08      	it	eq
1a0023c8:	694b      	ldreq	r3, [r1, #20]
1a0023ca:	600f      	str	r7, [r1, #0]
1a0023cc:	bf18      	it	ne
1a0023ce:	2300      	movne	r3, #0
1a0023d0:	eba6 0807 	sub.w	r8, r6, r7
1a0023d4:	608b      	str	r3, [r1, #8]
1a0023d6:	f1b8 0f00 	cmp.w	r8, #0
1a0023da:	dd9c      	ble.n	1a002316 <__sflush_r+0x1a>
1a0023dc:	4643      	mov	r3, r8
1a0023de:	463a      	mov	r2, r7
1a0023e0:	6a21      	ldr	r1, [r4, #32]
1a0023e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a0023e4:	4628      	mov	r0, r5
1a0023e6:	47b0      	blx	r6
1a0023e8:	2800      	cmp	r0, #0
1a0023ea:	dc06      	bgt.n	1a0023fa <__sflush_r+0xfe>
1a0023ec:	89a3      	ldrh	r3, [r4, #12]
1a0023ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0023f2:	81a3      	strh	r3, [r4, #12]
1a0023f4:	f04f 30ff 	mov.w	r0, #4294967295
1a0023f8:	e78e      	b.n	1a002318 <__sflush_r+0x1c>
1a0023fa:	4407      	add	r7, r0
1a0023fc:	eba8 0800 	sub.w	r8, r8, r0
1a002400:	e7e9      	b.n	1a0023d6 <__sflush_r+0xda>
1a002402:	bf00      	nop
1a002404:	20400001 	.word	0x20400001

1a002408 <_fflush_r>:
1a002408:	b538      	push	{r3, r4, r5, lr}
1a00240a:	690b      	ldr	r3, [r1, #16]
1a00240c:	4605      	mov	r5, r0
1a00240e:	460c      	mov	r4, r1
1a002410:	b1db      	cbz	r3, 1a00244a <_fflush_r+0x42>
1a002412:	b118      	cbz	r0, 1a00241c <_fflush_r+0x14>
1a002414:	6983      	ldr	r3, [r0, #24]
1a002416:	b90b      	cbnz	r3, 1a00241c <_fflush_r+0x14>
1a002418:	f000 f860 	bl	1a0024dc <__sinit>
1a00241c:	4b0c      	ldr	r3, [pc, #48]	; (1a002450 <_fflush_r+0x48>)
1a00241e:	429c      	cmp	r4, r3
1a002420:	d109      	bne.n	1a002436 <_fflush_r+0x2e>
1a002422:	686c      	ldr	r4, [r5, #4]
1a002424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002428:	b17b      	cbz	r3, 1a00244a <_fflush_r+0x42>
1a00242a:	4621      	mov	r1, r4
1a00242c:	4628      	mov	r0, r5
1a00242e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002432:	f7ff bf63 	b.w	1a0022fc <__sflush_r>
1a002436:	4b07      	ldr	r3, [pc, #28]	; (1a002454 <_fflush_r+0x4c>)
1a002438:	429c      	cmp	r4, r3
1a00243a:	d101      	bne.n	1a002440 <_fflush_r+0x38>
1a00243c:	68ac      	ldr	r4, [r5, #8]
1a00243e:	e7f1      	b.n	1a002424 <_fflush_r+0x1c>
1a002440:	4b05      	ldr	r3, [pc, #20]	; (1a002458 <_fflush_r+0x50>)
1a002442:	429c      	cmp	r4, r3
1a002444:	bf08      	it	eq
1a002446:	68ec      	ldreq	r4, [r5, #12]
1a002448:	e7ec      	b.n	1a002424 <_fflush_r+0x1c>
1a00244a:	2000      	movs	r0, #0
1a00244c:	bd38      	pop	{r3, r4, r5, pc}
1a00244e:	bf00      	nop
1a002450:	1a003250 	.word	0x1a003250
1a002454:	1a003270 	.word	0x1a003270
1a002458:	1a003230 	.word	0x1a003230

1a00245c <std>:
1a00245c:	2300      	movs	r3, #0
1a00245e:	b510      	push	{r4, lr}
1a002460:	4604      	mov	r4, r0
1a002462:	e9c0 3300 	strd	r3, r3, [r0]
1a002466:	6083      	str	r3, [r0, #8]
1a002468:	8181      	strh	r1, [r0, #12]
1a00246a:	6643      	str	r3, [r0, #100]	; 0x64
1a00246c:	81c2      	strh	r2, [r0, #14]
1a00246e:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a002472:	6183      	str	r3, [r0, #24]
1a002474:	4619      	mov	r1, r3
1a002476:	2208      	movs	r2, #8
1a002478:	305c      	adds	r0, #92	; 0x5c
1a00247a:	f7ff fe5f 	bl	1a00213c <memset>
1a00247e:	4b05      	ldr	r3, [pc, #20]	; (1a002494 <std+0x38>)
1a002480:	6263      	str	r3, [r4, #36]	; 0x24
1a002482:	4b05      	ldr	r3, [pc, #20]	; (1a002498 <std+0x3c>)
1a002484:	62a3      	str	r3, [r4, #40]	; 0x28
1a002486:	4b05      	ldr	r3, [pc, #20]	; (1a00249c <std+0x40>)
1a002488:	62e3      	str	r3, [r4, #44]	; 0x2c
1a00248a:	4b05      	ldr	r3, [pc, #20]	; (1a0024a0 <std+0x44>)
1a00248c:	6224      	str	r4, [r4, #32]
1a00248e:	6323      	str	r3, [r4, #48]	; 0x30
1a002490:	bd10      	pop	{r4, pc}
1a002492:	bf00      	nop
1a002494:	1a002d95 	.word	0x1a002d95
1a002498:	1a002db7 	.word	0x1a002db7
1a00249c:	1a002def 	.word	0x1a002def
1a0024a0:	1a002e13 	.word	0x1a002e13

1a0024a4 <_cleanup_r>:
1a0024a4:	4901      	ldr	r1, [pc, #4]	; (1a0024ac <_cleanup_r+0x8>)
1a0024a6:	f000 b885 	b.w	1a0025b4 <_fwalk_reent>
1a0024aa:	bf00      	nop
1a0024ac:	1a002409 	.word	0x1a002409

1a0024b0 <__sfmoreglue>:
1a0024b0:	b570      	push	{r4, r5, r6, lr}
1a0024b2:	1e4a      	subs	r2, r1, #1
1a0024b4:	2568      	movs	r5, #104	; 0x68
1a0024b6:	4355      	muls	r5, r2
1a0024b8:	460e      	mov	r6, r1
1a0024ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0024be:	f000 f949 	bl	1a002754 <_malloc_r>
1a0024c2:	4604      	mov	r4, r0
1a0024c4:	b140      	cbz	r0, 1a0024d8 <__sfmoreglue+0x28>
1a0024c6:	2100      	movs	r1, #0
1a0024c8:	e9c0 1600 	strd	r1, r6, [r0]
1a0024cc:	300c      	adds	r0, #12
1a0024ce:	60a0      	str	r0, [r4, #8]
1a0024d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0024d4:	f7ff fe32 	bl	1a00213c <memset>
1a0024d8:	4620      	mov	r0, r4
1a0024da:	bd70      	pop	{r4, r5, r6, pc}

1a0024dc <__sinit>:
1a0024dc:	6983      	ldr	r3, [r0, #24]
1a0024de:	b510      	push	{r4, lr}
1a0024e0:	4604      	mov	r4, r0
1a0024e2:	bb33      	cbnz	r3, 1a002532 <__sinit+0x56>
1a0024e4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a0024e8:	6503      	str	r3, [r0, #80]	; 0x50
1a0024ea:	4b12      	ldr	r3, [pc, #72]	; (1a002534 <__sinit+0x58>)
1a0024ec:	4a12      	ldr	r2, [pc, #72]	; (1a002538 <__sinit+0x5c>)
1a0024ee:	681b      	ldr	r3, [r3, #0]
1a0024f0:	6282      	str	r2, [r0, #40]	; 0x28
1a0024f2:	4298      	cmp	r0, r3
1a0024f4:	bf04      	itt	eq
1a0024f6:	2301      	moveq	r3, #1
1a0024f8:	6183      	streq	r3, [r0, #24]
1a0024fa:	f000 f81f 	bl	1a00253c <__sfp>
1a0024fe:	6060      	str	r0, [r4, #4]
1a002500:	4620      	mov	r0, r4
1a002502:	f000 f81b 	bl	1a00253c <__sfp>
1a002506:	60a0      	str	r0, [r4, #8]
1a002508:	4620      	mov	r0, r4
1a00250a:	f000 f817 	bl	1a00253c <__sfp>
1a00250e:	2200      	movs	r2, #0
1a002510:	60e0      	str	r0, [r4, #12]
1a002512:	2104      	movs	r1, #4
1a002514:	6860      	ldr	r0, [r4, #4]
1a002516:	f7ff ffa1 	bl	1a00245c <std>
1a00251a:	2201      	movs	r2, #1
1a00251c:	2109      	movs	r1, #9
1a00251e:	68a0      	ldr	r0, [r4, #8]
1a002520:	f7ff ff9c 	bl	1a00245c <std>
1a002524:	2202      	movs	r2, #2
1a002526:	2112      	movs	r1, #18
1a002528:	68e0      	ldr	r0, [r4, #12]
1a00252a:	f7ff ff97 	bl	1a00245c <std>
1a00252e:	2301      	movs	r3, #1
1a002530:	61a3      	str	r3, [r4, #24]
1a002532:	bd10      	pop	{r4, pc}
1a002534:	1a003290 	.word	0x1a003290
1a002538:	1a0024a5 	.word	0x1a0024a5

1a00253c <__sfp>:
1a00253c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00253e:	4b1b      	ldr	r3, [pc, #108]	; (1a0025ac <__sfp+0x70>)
1a002540:	681e      	ldr	r6, [r3, #0]
1a002542:	69b3      	ldr	r3, [r6, #24]
1a002544:	4607      	mov	r7, r0
1a002546:	b913      	cbnz	r3, 1a00254e <__sfp+0x12>
1a002548:	4630      	mov	r0, r6
1a00254a:	f7ff ffc7 	bl	1a0024dc <__sinit>
1a00254e:	3648      	adds	r6, #72	; 0x48
1a002550:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a002554:	3b01      	subs	r3, #1
1a002556:	d503      	bpl.n	1a002560 <__sfp+0x24>
1a002558:	6833      	ldr	r3, [r6, #0]
1a00255a:	b133      	cbz	r3, 1a00256a <__sfp+0x2e>
1a00255c:	6836      	ldr	r6, [r6, #0]
1a00255e:	e7f7      	b.n	1a002550 <__sfp+0x14>
1a002560:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a002564:	b16d      	cbz	r5, 1a002582 <__sfp+0x46>
1a002566:	3468      	adds	r4, #104	; 0x68
1a002568:	e7f4      	b.n	1a002554 <__sfp+0x18>
1a00256a:	2104      	movs	r1, #4
1a00256c:	4638      	mov	r0, r7
1a00256e:	f7ff ff9f 	bl	1a0024b0 <__sfmoreglue>
1a002572:	6030      	str	r0, [r6, #0]
1a002574:	2800      	cmp	r0, #0
1a002576:	d1f1      	bne.n	1a00255c <__sfp+0x20>
1a002578:	230c      	movs	r3, #12
1a00257a:	603b      	str	r3, [r7, #0]
1a00257c:	4604      	mov	r4, r0
1a00257e:	4620      	mov	r0, r4
1a002580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002582:	4b0b      	ldr	r3, [pc, #44]	; (1a0025b0 <__sfp+0x74>)
1a002584:	6665      	str	r5, [r4, #100]	; 0x64
1a002586:	e9c4 5500 	strd	r5, r5, [r4]
1a00258a:	60a5      	str	r5, [r4, #8]
1a00258c:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a002590:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a002594:	2208      	movs	r2, #8
1a002596:	4629      	mov	r1, r5
1a002598:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a00259c:	f7ff fdce 	bl	1a00213c <memset>
1a0025a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a0025a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a0025a8:	e7e9      	b.n	1a00257e <__sfp+0x42>
1a0025aa:	bf00      	nop
1a0025ac:	1a003290 	.word	0x1a003290
1a0025b0:	ffff0001 	.word	0xffff0001

1a0025b4 <_fwalk_reent>:
1a0025b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0025b8:	4680      	mov	r8, r0
1a0025ba:	4689      	mov	r9, r1
1a0025bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a0025c0:	2600      	movs	r6, #0
1a0025c2:	b914      	cbnz	r4, 1a0025ca <_fwalk_reent+0x16>
1a0025c4:	4630      	mov	r0, r6
1a0025c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a0025ca:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a0025ce:	3f01      	subs	r7, #1
1a0025d0:	d501      	bpl.n	1a0025d6 <_fwalk_reent+0x22>
1a0025d2:	6824      	ldr	r4, [r4, #0]
1a0025d4:	e7f5      	b.n	1a0025c2 <_fwalk_reent+0xe>
1a0025d6:	89ab      	ldrh	r3, [r5, #12]
1a0025d8:	2b01      	cmp	r3, #1
1a0025da:	d907      	bls.n	1a0025ec <_fwalk_reent+0x38>
1a0025dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a0025e0:	3301      	adds	r3, #1
1a0025e2:	d003      	beq.n	1a0025ec <_fwalk_reent+0x38>
1a0025e4:	4629      	mov	r1, r5
1a0025e6:	4640      	mov	r0, r8
1a0025e8:	47c8      	blx	r9
1a0025ea:	4306      	orrs	r6, r0
1a0025ec:	3568      	adds	r5, #104	; 0x68
1a0025ee:	e7ee      	b.n	1a0025ce <_fwalk_reent+0x1a>

1a0025f0 <__swhatbuf_r>:
1a0025f0:	b570      	push	{r4, r5, r6, lr}
1a0025f2:	460e      	mov	r6, r1
1a0025f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0025f8:	2900      	cmp	r1, #0
1a0025fa:	b096      	sub	sp, #88	; 0x58
1a0025fc:	4614      	mov	r4, r2
1a0025fe:	461d      	mov	r5, r3
1a002600:	da07      	bge.n	1a002612 <__swhatbuf_r+0x22>
1a002602:	2300      	movs	r3, #0
1a002604:	602b      	str	r3, [r5, #0]
1a002606:	89b3      	ldrh	r3, [r6, #12]
1a002608:	061a      	lsls	r2, r3, #24
1a00260a:	d410      	bmi.n	1a00262e <__swhatbuf_r+0x3e>
1a00260c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002610:	e00e      	b.n	1a002630 <__swhatbuf_r+0x40>
1a002612:	466a      	mov	r2, sp
1a002614:	f7fe fcbd 	bl	1a000f92 <_fstat_r>
1a002618:	2800      	cmp	r0, #0
1a00261a:	dbf2      	blt.n	1a002602 <__swhatbuf_r+0x12>
1a00261c:	9a01      	ldr	r2, [sp, #4]
1a00261e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002622:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002626:	425a      	negs	r2, r3
1a002628:	415a      	adcs	r2, r3
1a00262a:	602a      	str	r2, [r5, #0]
1a00262c:	e7ee      	b.n	1a00260c <__swhatbuf_r+0x1c>
1a00262e:	2340      	movs	r3, #64	; 0x40
1a002630:	2000      	movs	r0, #0
1a002632:	6023      	str	r3, [r4, #0]
1a002634:	b016      	add	sp, #88	; 0x58
1a002636:	bd70      	pop	{r4, r5, r6, pc}

1a002638 <__smakebuf_r>:
1a002638:	898b      	ldrh	r3, [r1, #12]
1a00263a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a00263c:	079d      	lsls	r5, r3, #30
1a00263e:	4606      	mov	r6, r0
1a002640:	460c      	mov	r4, r1
1a002642:	d507      	bpl.n	1a002654 <__smakebuf_r+0x1c>
1a002644:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a002648:	6023      	str	r3, [r4, #0]
1a00264a:	6123      	str	r3, [r4, #16]
1a00264c:	2301      	movs	r3, #1
1a00264e:	6163      	str	r3, [r4, #20]
1a002650:	b002      	add	sp, #8
1a002652:	bd70      	pop	{r4, r5, r6, pc}
1a002654:	ab01      	add	r3, sp, #4
1a002656:	466a      	mov	r2, sp
1a002658:	f7ff ffca 	bl	1a0025f0 <__swhatbuf_r>
1a00265c:	9900      	ldr	r1, [sp, #0]
1a00265e:	4605      	mov	r5, r0
1a002660:	4630      	mov	r0, r6
1a002662:	f000 f877 	bl	1a002754 <_malloc_r>
1a002666:	b948      	cbnz	r0, 1a00267c <__smakebuf_r+0x44>
1a002668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00266c:	059a      	lsls	r2, r3, #22
1a00266e:	d4ef      	bmi.n	1a002650 <__smakebuf_r+0x18>
1a002670:	f023 0303 	bic.w	r3, r3, #3
1a002674:	f043 0302 	orr.w	r3, r3, #2
1a002678:	81a3      	strh	r3, [r4, #12]
1a00267a:	e7e3      	b.n	1a002644 <__smakebuf_r+0xc>
1a00267c:	4b0d      	ldr	r3, [pc, #52]	; (1a0026b4 <__smakebuf_r+0x7c>)
1a00267e:	62b3      	str	r3, [r6, #40]	; 0x28
1a002680:	89a3      	ldrh	r3, [r4, #12]
1a002682:	6020      	str	r0, [r4, #0]
1a002684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002688:	81a3      	strh	r3, [r4, #12]
1a00268a:	9b00      	ldr	r3, [sp, #0]
1a00268c:	6163      	str	r3, [r4, #20]
1a00268e:	9b01      	ldr	r3, [sp, #4]
1a002690:	6120      	str	r0, [r4, #16]
1a002692:	b15b      	cbz	r3, 1a0026ac <__smakebuf_r+0x74>
1a002694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002698:	4630      	mov	r0, r6
1a00269a:	f7fe fc7f 	bl	1a000f9c <_isatty_r>
1a00269e:	b128      	cbz	r0, 1a0026ac <__smakebuf_r+0x74>
1a0026a0:	89a3      	ldrh	r3, [r4, #12]
1a0026a2:	f023 0303 	bic.w	r3, r3, #3
1a0026a6:	f043 0301 	orr.w	r3, r3, #1
1a0026aa:	81a3      	strh	r3, [r4, #12]
1a0026ac:	89a3      	ldrh	r3, [r4, #12]
1a0026ae:	431d      	orrs	r5, r3
1a0026b0:	81a5      	strh	r5, [r4, #12]
1a0026b2:	e7cd      	b.n	1a002650 <__smakebuf_r+0x18>
1a0026b4:	1a0024a5 	.word	0x1a0024a5

1a0026b8 <_free_r>:
1a0026b8:	b538      	push	{r3, r4, r5, lr}
1a0026ba:	4605      	mov	r5, r0
1a0026bc:	2900      	cmp	r1, #0
1a0026be:	d045      	beq.n	1a00274c <_free_r+0x94>
1a0026c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0026c4:	1f0c      	subs	r4, r1, #4
1a0026c6:	2b00      	cmp	r3, #0
1a0026c8:	bfb8      	it	lt
1a0026ca:	18e4      	addlt	r4, r4, r3
1a0026cc:	f000 fbf8 	bl	1a002ec0 <__malloc_lock>
1a0026d0:	4a1f      	ldr	r2, [pc, #124]	; (1a002750 <_free_r+0x98>)
1a0026d2:	6813      	ldr	r3, [r2, #0]
1a0026d4:	4610      	mov	r0, r2
1a0026d6:	b933      	cbnz	r3, 1a0026e6 <_free_r+0x2e>
1a0026d8:	6063      	str	r3, [r4, #4]
1a0026da:	6014      	str	r4, [r2, #0]
1a0026dc:	4628      	mov	r0, r5
1a0026de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0026e2:	f000 bbee 	b.w	1a002ec2 <__malloc_unlock>
1a0026e6:	42a3      	cmp	r3, r4
1a0026e8:	d90c      	bls.n	1a002704 <_free_r+0x4c>
1a0026ea:	6821      	ldr	r1, [r4, #0]
1a0026ec:	1862      	adds	r2, r4, r1
1a0026ee:	4293      	cmp	r3, r2
1a0026f0:	bf04      	itt	eq
1a0026f2:	681a      	ldreq	r2, [r3, #0]
1a0026f4:	685b      	ldreq	r3, [r3, #4]
1a0026f6:	6063      	str	r3, [r4, #4]
1a0026f8:	bf04      	itt	eq
1a0026fa:	1852      	addeq	r2, r2, r1
1a0026fc:	6022      	streq	r2, [r4, #0]
1a0026fe:	6004      	str	r4, [r0, #0]
1a002700:	e7ec      	b.n	1a0026dc <_free_r+0x24>
1a002702:	4613      	mov	r3, r2
1a002704:	685a      	ldr	r2, [r3, #4]
1a002706:	b10a      	cbz	r2, 1a00270c <_free_r+0x54>
1a002708:	42a2      	cmp	r2, r4
1a00270a:	d9fa      	bls.n	1a002702 <_free_r+0x4a>
1a00270c:	6819      	ldr	r1, [r3, #0]
1a00270e:	1858      	adds	r0, r3, r1
1a002710:	42a0      	cmp	r0, r4
1a002712:	d10b      	bne.n	1a00272c <_free_r+0x74>
1a002714:	6820      	ldr	r0, [r4, #0]
1a002716:	4401      	add	r1, r0
1a002718:	1858      	adds	r0, r3, r1
1a00271a:	4282      	cmp	r2, r0
1a00271c:	6019      	str	r1, [r3, #0]
1a00271e:	d1dd      	bne.n	1a0026dc <_free_r+0x24>
1a002720:	6810      	ldr	r0, [r2, #0]
1a002722:	6852      	ldr	r2, [r2, #4]
1a002724:	605a      	str	r2, [r3, #4]
1a002726:	4401      	add	r1, r0
1a002728:	6019      	str	r1, [r3, #0]
1a00272a:	e7d7      	b.n	1a0026dc <_free_r+0x24>
1a00272c:	d902      	bls.n	1a002734 <_free_r+0x7c>
1a00272e:	230c      	movs	r3, #12
1a002730:	602b      	str	r3, [r5, #0]
1a002732:	e7d3      	b.n	1a0026dc <_free_r+0x24>
1a002734:	6820      	ldr	r0, [r4, #0]
1a002736:	1821      	adds	r1, r4, r0
1a002738:	428a      	cmp	r2, r1
1a00273a:	bf04      	itt	eq
1a00273c:	6811      	ldreq	r1, [r2, #0]
1a00273e:	6852      	ldreq	r2, [r2, #4]
1a002740:	6062      	str	r2, [r4, #4]
1a002742:	bf04      	itt	eq
1a002744:	1809      	addeq	r1, r1, r0
1a002746:	6021      	streq	r1, [r4, #0]
1a002748:	605c      	str	r4, [r3, #4]
1a00274a:	e7c7      	b.n	1a0026dc <_free_r+0x24>
1a00274c:	bd38      	pop	{r3, r4, r5, pc}
1a00274e:	bf00      	nop
1a002750:	1000015c 	.word	0x1000015c

1a002754 <_malloc_r>:
1a002754:	b570      	push	{r4, r5, r6, lr}
1a002756:	1ccd      	adds	r5, r1, #3
1a002758:	f025 0503 	bic.w	r5, r5, #3
1a00275c:	3508      	adds	r5, #8
1a00275e:	2d0c      	cmp	r5, #12
1a002760:	bf38      	it	cc
1a002762:	250c      	movcc	r5, #12
1a002764:	2d00      	cmp	r5, #0
1a002766:	4606      	mov	r6, r0
1a002768:	db01      	blt.n	1a00276e <_malloc_r+0x1a>
1a00276a:	42a9      	cmp	r1, r5
1a00276c:	d903      	bls.n	1a002776 <_malloc_r+0x22>
1a00276e:	230c      	movs	r3, #12
1a002770:	6033      	str	r3, [r6, #0]
1a002772:	2000      	movs	r0, #0
1a002774:	bd70      	pop	{r4, r5, r6, pc}
1a002776:	f000 fba3 	bl	1a002ec0 <__malloc_lock>
1a00277a:	4a21      	ldr	r2, [pc, #132]	; (1a002800 <_malloc_r+0xac>)
1a00277c:	6814      	ldr	r4, [r2, #0]
1a00277e:	4621      	mov	r1, r4
1a002780:	b991      	cbnz	r1, 1a0027a8 <_malloc_r+0x54>
1a002782:	4c20      	ldr	r4, [pc, #128]	; (1a002804 <_malloc_r+0xb0>)
1a002784:	6823      	ldr	r3, [r4, #0]
1a002786:	b91b      	cbnz	r3, 1a002790 <_malloc_r+0x3c>
1a002788:	4630      	mov	r0, r6
1a00278a:	f7fe fc3b 	bl	1a001004 <_sbrk_r>
1a00278e:	6020      	str	r0, [r4, #0]
1a002790:	4629      	mov	r1, r5
1a002792:	4630      	mov	r0, r6
1a002794:	f7fe fc36 	bl	1a001004 <_sbrk_r>
1a002798:	1c43      	adds	r3, r0, #1
1a00279a:	d124      	bne.n	1a0027e6 <_malloc_r+0x92>
1a00279c:	230c      	movs	r3, #12
1a00279e:	6033      	str	r3, [r6, #0]
1a0027a0:	4630      	mov	r0, r6
1a0027a2:	f000 fb8e 	bl	1a002ec2 <__malloc_unlock>
1a0027a6:	e7e4      	b.n	1a002772 <_malloc_r+0x1e>
1a0027a8:	680b      	ldr	r3, [r1, #0]
1a0027aa:	1b5b      	subs	r3, r3, r5
1a0027ac:	d418      	bmi.n	1a0027e0 <_malloc_r+0x8c>
1a0027ae:	2b0b      	cmp	r3, #11
1a0027b0:	d90f      	bls.n	1a0027d2 <_malloc_r+0x7e>
1a0027b2:	600b      	str	r3, [r1, #0]
1a0027b4:	50cd      	str	r5, [r1, r3]
1a0027b6:	18cc      	adds	r4, r1, r3
1a0027b8:	4630      	mov	r0, r6
1a0027ba:	f000 fb82 	bl	1a002ec2 <__malloc_unlock>
1a0027be:	f104 000b 	add.w	r0, r4, #11
1a0027c2:	1d23      	adds	r3, r4, #4
1a0027c4:	f020 0007 	bic.w	r0, r0, #7
1a0027c8:	1ac3      	subs	r3, r0, r3
1a0027ca:	d0d3      	beq.n	1a002774 <_malloc_r+0x20>
1a0027cc:	425a      	negs	r2, r3
1a0027ce:	50e2      	str	r2, [r4, r3]
1a0027d0:	e7d0      	b.n	1a002774 <_malloc_r+0x20>
1a0027d2:	428c      	cmp	r4, r1
1a0027d4:	684b      	ldr	r3, [r1, #4]
1a0027d6:	bf16      	itet	ne
1a0027d8:	6063      	strne	r3, [r4, #4]
1a0027da:	6013      	streq	r3, [r2, #0]
1a0027dc:	460c      	movne	r4, r1
1a0027de:	e7eb      	b.n	1a0027b8 <_malloc_r+0x64>
1a0027e0:	460c      	mov	r4, r1
1a0027e2:	6849      	ldr	r1, [r1, #4]
1a0027e4:	e7cc      	b.n	1a002780 <_malloc_r+0x2c>
1a0027e6:	1cc4      	adds	r4, r0, #3
1a0027e8:	f024 0403 	bic.w	r4, r4, #3
1a0027ec:	42a0      	cmp	r0, r4
1a0027ee:	d005      	beq.n	1a0027fc <_malloc_r+0xa8>
1a0027f0:	1a21      	subs	r1, r4, r0
1a0027f2:	4630      	mov	r0, r6
1a0027f4:	f7fe fc06 	bl	1a001004 <_sbrk_r>
1a0027f8:	3001      	adds	r0, #1
1a0027fa:	d0cf      	beq.n	1a00279c <_malloc_r+0x48>
1a0027fc:	6025      	str	r5, [r4, #0]
1a0027fe:	e7db      	b.n	1a0027b8 <_malloc_r+0x64>
1a002800:	1000015c 	.word	0x1000015c
1a002804:	10000160 	.word	0x10000160

1a002808 <__sfputc_r>:
1a002808:	6893      	ldr	r3, [r2, #8]
1a00280a:	3b01      	subs	r3, #1
1a00280c:	2b00      	cmp	r3, #0
1a00280e:	b410      	push	{r4}
1a002810:	6093      	str	r3, [r2, #8]
1a002812:	da08      	bge.n	1a002826 <__sfputc_r+0x1e>
1a002814:	6994      	ldr	r4, [r2, #24]
1a002816:	42a3      	cmp	r3, r4
1a002818:	db01      	blt.n	1a00281e <__sfputc_r+0x16>
1a00281a:	290a      	cmp	r1, #10
1a00281c:	d103      	bne.n	1a002826 <__sfputc_r+0x1e>
1a00281e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002822:	f7ff bcab 	b.w	1a00217c <__swbuf_r>
1a002826:	6813      	ldr	r3, [r2, #0]
1a002828:	1c58      	adds	r0, r3, #1
1a00282a:	6010      	str	r0, [r2, #0]
1a00282c:	7019      	strb	r1, [r3, #0]
1a00282e:	4608      	mov	r0, r1
1a002830:	f85d 4b04 	ldr.w	r4, [sp], #4
1a002834:	4770      	bx	lr

1a002836 <__sfputs_r>:
1a002836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002838:	4606      	mov	r6, r0
1a00283a:	460f      	mov	r7, r1
1a00283c:	4614      	mov	r4, r2
1a00283e:	18d5      	adds	r5, r2, r3
1a002840:	42ac      	cmp	r4, r5
1a002842:	d101      	bne.n	1a002848 <__sfputs_r+0x12>
1a002844:	2000      	movs	r0, #0
1a002846:	e007      	b.n	1a002858 <__sfputs_r+0x22>
1a002848:	463a      	mov	r2, r7
1a00284a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a00284e:	4630      	mov	r0, r6
1a002850:	f7ff ffda 	bl	1a002808 <__sfputc_r>
1a002854:	1c43      	adds	r3, r0, #1
1a002856:	d1f3      	bne.n	1a002840 <__sfputs_r+0xa>
1a002858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00285a:	Address 0x1a00285a is out of bounds.


1a00285c <_vfiprintf_r>:
1a00285c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002860:	b09d      	sub	sp, #116	; 0x74
1a002862:	460c      	mov	r4, r1
1a002864:	4617      	mov	r7, r2
1a002866:	9303      	str	r3, [sp, #12]
1a002868:	4606      	mov	r6, r0
1a00286a:	b118      	cbz	r0, 1a002874 <_vfiprintf_r+0x18>
1a00286c:	6983      	ldr	r3, [r0, #24]
1a00286e:	b90b      	cbnz	r3, 1a002874 <_vfiprintf_r+0x18>
1a002870:	f7ff fe34 	bl	1a0024dc <__sinit>
1a002874:	4b7b      	ldr	r3, [pc, #492]	; (1a002a64 <_vfiprintf_r+0x208>)
1a002876:	429c      	cmp	r4, r3
1a002878:	d157      	bne.n	1a00292a <_vfiprintf_r+0xce>
1a00287a:	6874      	ldr	r4, [r6, #4]
1a00287c:	89a3      	ldrh	r3, [r4, #12]
1a00287e:	0718      	lsls	r0, r3, #28
1a002880:	d55d      	bpl.n	1a00293e <_vfiprintf_r+0xe2>
1a002882:	6923      	ldr	r3, [r4, #16]
1a002884:	2b00      	cmp	r3, #0
1a002886:	d05a      	beq.n	1a00293e <_vfiprintf_r+0xe2>
1a002888:	2300      	movs	r3, #0
1a00288a:	9309      	str	r3, [sp, #36]	; 0x24
1a00288c:	2320      	movs	r3, #32
1a00288e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a002892:	2330      	movs	r3, #48	; 0x30
1a002894:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a002898:	f04f 0b01 	mov.w	fp, #1
1a00289c:	46b8      	mov	r8, r7
1a00289e:	4645      	mov	r5, r8
1a0028a0:	f815 3b01 	ldrb.w	r3, [r5], #1
1a0028a4:	b10b      	cbz	r3, 1a0028aa <_vfiprintf_r+0x4e>
1a0028a6:	2b25      	cmp	r3, #37	; 0x25
1a0028a8:	d154      	bne.n	1a002954 <_vfiprintf_r+0xf8>
1a0028aa:	ebb8 0a07 	subs.w	sl, r8, r7
1a0028ae:	d00b      	beq.n	1a0028c8 <_vfiprintf_r+0x6c>
1a0028b0:	4653      	mov	r3, sl
1a0028b2:	463a      	mov	r2, r7
1a0028b4:	4621      	mov	r1, r4
1a0028b6:	4630      	mov	r0, r6
1a0028b8:	f7ff ffbd 	bl	1a002836 <__sfputs_r>
1a0028bc:	3001      	adds	r0, #1
1a0028be:	f000 80c2 	beq.w	1a002a46 <_vfiprintf_r+0x1ea>
1a0028c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0028c4:	4453      	add	r3, sl
1a0028c6:	9309      	str	r3, [sp, #36]	; 0x24
1a0028c8:	f898 3000 	ldrb.w	r3, [r8]
1a0028cc:	2b00      	cmp	r3, #0
1a0028ce:	f000 80ba 	beq.w	1a002a46 <_vfiprintf_r+0x1ea>
1a0028d2:	2300      	movs	r3, #0
1a0028d4:	f04f 32ff 	mov.w	r2, #4294967295
1a0028d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a0028dc:	9304      	str	r3, [sp, #16]
1a0028de:	9307      	str	r3, [sp, #28]
1a0028e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a0028e4:	931a      	str	r3, [sp, #104]	; 0x68
1a0028e6:	46a8      	mov	r8, r5
1a0028e8:	2205      	movs	r2, #5
1a0028ea:	f818 1b01 	ldrb.w	r1, [r8], #1
1a0028ee:	485e      	ldr	r0, [pc, #376]	; (1a002a68 <_vfiprintf_r+0x20c>)
1a0028f0:	f000 fa96 	bl	1a002e20 <memchr>
1a0028f4:	9b04      	ldr	r3, [sp, #16]
1a0028f6:	bb78      	cbnz	r0, 1a002958 <_vfiprintf_r+0xfc>
1a0028f8:	06d9      	lsls	r1, r3, #27
1a0028fa:	bf44      	itt	mi
1a0028fc:	2220      	movmi	r2, #32
1a0028fe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a002902:	071a      	lsls	r2, r3, #28
1a002904:	bf44      	itt	mi
1a002906:	222b      	movmi	r2, #43	; 0x2b
1a002908:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00290c:	782a      	ldrb	r2, [r5, #0]
1a00290e:	2a2a      	cmp	r2, #42	; 0x2a
1a002910:	d02a      	beq.n	1a002968 <_vfiprintf_r+0x10c>
1a002912:	9a07      	ldr	r2, [sp, #28]
1a002914:	46a8      	mov	r8, r5
1a002916:	2000      	movs	r0, #0
1a002918:	250a      	movs	r5, #10
1a00291a:	4641      	mov	r1, r8
1a00291c:	f811 3b01 	ldrb.w	r3, [r1], #1
1a002920:	3b30      	subs	r3, #48	; 0x30
1a002922:	2b09      	cmp	r3, #9
1a002924:	d969      	bls.n	1a0029fa <_vfiprintf_r+0x19e>
1a002926:	b360      	cbz	r0, 1a002982 <_vfiprintf_r+0x126>
1a002928:	e024      	b.n	1a002974 <_vfiprintf_r+0x118>
1a00292a:	4b50      	ldr	r3, [pc, #320]	; (1a002a6c <_vfiprintf_r+0x210>)
1a00292c:	429c      	cmp	r4, r3
1a00292e:	d101      	bne.n	1a002934 <_vfiprintf_r+0xd8>
1a002930:	68b4      	ldr	r4, [r6, #8]
1a002932:	e7a3      	b.n	1a00287c <_vfiprintf_r+0x20>
1a002934:	4b4e      	ldr	r3, [pc, #312]	; (1a002a70 <_vfiprintf_r+0x214>)
1a002936:	429c      	cmp	r4, r3
1a002938:	bf08      	it	eq
1a00293a:	68f4      	ldreq	r4, [r6, #12]
1a00293c:	e79e      	b.n	1a00287c <_vfiprintf_r+0x20>
1a00293e:	4621      	mov	r1, r4
1a002940:	4630      	mov	r0, r6
1a002942:	f7ff fc6d 	bl	1a002220 <__swsetup_r>
1a002946:	2800      	cmp	r0, #0
1a002948:	d09e      	beq.n	1a002888 <_vfiprintf_r+0x2c>
1a00294a:	f04f 30ff 	mov.w	r0, #4294967295
1a00294e:	b01d      	add	sp, #116	; 0x74
1a002950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002954:	46a8      	mov	r8, r5
1a002956:	e7a2      	b.n	1a00289e <_vfiprintf_r+0x42>
1a002958:	4a43      	ldr	r2, [pc, #268]	; (1a002a68 <_vfiprintf_r+0x20c>)
1a00295a:	1a80      	subs	r0, r0, r2
1a00295c:	fa0b f000 	lsl.w	r0, fp, r0
1a002960:	4318      	orrs	r0, r3
1a002962:	9004      	str	r0, [sp, #16]
1a002964:	4645      	mov	r5, r8
1a002966:	e7be      	b.n	1a0028e6 <_vfiprintf_r+0x8a>
1a002968:	9a03      	ldr	r2, [sp, #12]
1a00296a:	1d11      	adds	r1, r2, #4
1a00296c:	6812      	ldr	r2, [r2, #0]
1a00296e:	9103      	str	r1, [sp, #12]
1a002970:	2a00      	cmp	r2, #0
1a002972:	db01      	blt.n	1a002978 <_vfiprintf_r+0x11c>
1a002974:	9207      	str	r2, [sp, #28]
1a002976:	e004      	b.n	1a002982 <_vfiprintf_r+0x126>
1a002978:	4252      	negs	r2, r2
1a00297a:	f043 0302 	orr.w	r3, r3, #2
1a00297e:	9207      	str	r2, [sp, #28]
1a002980:	9304      	str	r3, [sp, #16]
1a002982:	f898 3000 	ldrb.w	r3, [r8]
1a002986:	2b2e      	cmp	r3, #46	; 0x2e
1a002988:	d10e      	bne.n	1a0029a8 <_vfiprintf_r+0x14c>
1a00298a:	f898 3001 	ldrb.w	r3, [r8, #1]
1a00298e:	2b2a      	cmp	r3, #42	; 0x2a
1a002990:	d138      	bne.n	1a002a04 <_vfiprintf_r+0x1a8>
1a002992:	9b03      	ldr	r3, [sp, #12]
1a002994:	1d1a      	adds	r2, r3, #4
1a002996:	681b      	ldr	r3, [r3, #0]
1a002998:	9203      	str	r2, [sp, #12]
1a00299a:	2b00      	cmp	r3, #0
1a00299c:	bfb8      	it	lt
1a00299e:	f04f 33ff 	movlt.w	r3, #4294967295
1a0029a2:	f108 0802 	add.w	r8, r8, #2
1a0029a6:	9305      	str	r3, [sp, #20]
1a0029a8:	4d32      	ldr	r5, [pc, #200]	; (1a002a74 <_vfiprintf_r+0x218>)
1a0029aa:	f898 1000 	ldrb.w	r1, [r8]
1a0029ae:	2203      	movs	r2, #3
1a0029b0:	4628      	mov	r0, r5
1a0029b2:	f000 fa35 	bl	1a002e20 <memchr>
1a0029b6:	b140      	cbz	r0, 1a0029ca <_vfiprintf_r+0x16e>
1a0029b8:	2340      	movs	r3, #64	; 0x40
1a0029ba:	1b40      	subs	r0, r0, r5
1a0029bc:	fa03 f000 	lsl.w	r0, r3, r0
1a0029c0:	9b04      	ldr	r3, [sp, #16]
1a0029c2:	4303      	orrs	r3, r0
1a0029c4:	f108 0801 	add.w	r8, r8, #1
1a0029c8:	9304      	str	r3, [sp, #16]
1a0029ca:	f898 1000 	ldrb.w	r1, [r8]
1a0029ce:	482a      	ldr	r0, [pc, #168]	; (1a002a78 <_vfiprintf_r+0x21c>)
1a0029d0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a0029d4:	2206      	movs	r2, #6
1a0029d6:	f108 0701 	add.w	r7, r8, #1
1a0029da:	f000 fa21 	bl	1a002e20 <memchr>
1a0029de:	2800      	cmp	r0, #0
1a0029e0:	d037      	beq.n	1a002a52 <_vfiprintf_r+0x1f6>
1a0029e2:	4b26      	ldr	r3, [pc, #152]	; (1a002a7c <_vfiprintf_r+0x220>)
1a0029e4:	bb1b      	cbnz	r3, 1a002a2e <_vfiprintf_r+0x1d2>
1a0029e6:	9b03      	ldr	r3, [sp, #12]
1a0029e8:	3307      	adds	r3, #7
1a0029ea:	f023 0307 	bic.w	r3, r3, #7
1a0029ee:	3308      	adds	r3, #8
1a0029f0:	9303      	str	r3, [sp, #12]
1a0029f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0029f4:	444b      	add	r3, r9
1a0029f6:	9309      	str	r3, [sp, #36]	; 0x24
1a0029f8:	e750      	b.n	1a00289c <_vfiprintf_r+0x40>
1a0029fa:	fb05 3202 	mla	r2, r5, r2, r3
1a0029fe:	2001      	movs	r0, #1
1a002a00:	4688      	mov	r8, r1
1a002a02:	e78a      	b.n	1a00291a <_vfiprintf_r+0xbe>
1a002a04:	2300      	movs	r3, #0
1a002a06:	f108 0801 	add.w	r8, r8, #1
1a002a0a:	9305      	str	r3, [sp, #20]
1a002a0c:	4619      	mov	r1, r3
1a002a0e:	250a      	movs	r5, #10
1a002a10:	4640      	mov	r0, r8
1a002a12:	f810 2b01 	ldrb.w	r2, [r0], #1
1a002a16:	3a30      	subs	r2, #48	; 0x30
1a002a18:	2a09      	cmp	r2, #9
1a002a1a:	d903      	bls.n	1a002a24 <_vfiprintf_r+0x1c8>
1a002a1c:	2b00      	cmp	r3, #0
1a002a1e:	d0c3      	beq.n	1a0029a8 <_vfiprintf_r+0x14c>
1a002a20:	9105      	str	r1, [sp, #20]
1a002a22:	e7c1      	b.n	1a0029a8 <_vfiprintf_r+0x14c>
1a002a24:	fb05 2101 	mla	r1, r5, r1, r2
1a002a28:	2301      	movs	r3, #1
1a002a2a:	4680      	mov	r8, r0
1a002a2c:	e7f0      	b.n	1a002a10 <_vfiprintf_r+0x1b4>
1a002a2e:	ab03      	add	r3, sp, #12
1a002a30:	9300      	str	r3, [sp, #0]
1a002a32:	4622      	mov	r2, r4
1a002a34:	4b12      	ldr	r3, [pc, #72]	; (1a002a80 <_vfiprintf_r+0x224>)
1a002a36:	a904      	add	r1, sp, #16
1a002a38:	4630      	mov	r0, r6
1a002a3a:	f3af 8000 	nop.w
1a002a3e:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002a42:	4681      	mov	r9, r0
1a002a44:	d1d5      	bne.n	1a0029f2 <_vfiprintf_r+0x196>
1a002a46:	89a3      	ldrh	r3, [r4, #12]
1a002a48:	065b      	lsls	r3, r3, #25
1a002a4a:	f53f af7e 	bmi.w	1a00294a <_vfiprintf_r+0xee>
1a002a4e:	9809      	ldr	r0, [sp, #36]	; 0x24
1a002a50:	e77d      	b.n	1a00294e <_vfiprintf_r+0xf2>
1a002a52:	ab03      	add	r3, sp, #12
1a002a54:	9300      	str	r3, [sp, #0]
1a002a56:	4622      	mov	r2, r4
1a002a58:	4b09      	ldr	r3, [pc, #36]	; (1a002a80 <_vfiprintf_r+0x224>)
1a002a5a:	a904      	add	r1, sp, #16
1a002a5c:	4630      	mov	r0, r6
1a002a5e:	f000 f887 	bl	1a002b70 <_printf_i>
1a002a62:	e7ec      	b.n	1a002a3e <_vfiprintf_r+0x1e2>
1a002a64:	1a003250 	.word	0x1a003250
1a002a68:	1a003294 	.word	0x1a003294
1a002a6c:	1a003270 	.word	0x1a003270
1a002a70:	1a003230 	.word	0x1a003230
1a002a74:	1a00329a 	.word	0x1a00329a
1a002a78:	1a00329e 	.word	0x1a00329e
1a002a7c:	00000000 	.word	0x00000000
1a002a80:	1a002837 	.word	0x1a002837

1a002a84 <_printf_common>:
1a002a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002a88:	4691      	mov	r9, r2
1a002a8a:	461f      	mov	r7, r3
1a002a8c:	688a      	ldr	r2, [r1, #8]
1a002a8e:	690b      	ldr	r3, [r1, #16]
1a002a90:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a002a94:	4293      	cmp	r3, r2
1a002a96:	bfb8      	it	lt
1a002a98:	4613      	movlt	r3, r2
1a002a9a:	f8c9 3000 	str.w	r3, [r9]
1a002a9e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a002aa2:	4606      	mov	r6, r0
1a002aa4:	460c      	mov	r4, r1
1a002aa6:	b112      	cbz	r2, 1a002aae <_printf_common+0x2a>
1a002aa8:	3301      	adds	r3, #1
1a002aaa:	f8c9 3000 	str.w	r3, [r9]
1a002aae:	6823      	ldr	r3, [r4, #0]
1a002ab0:	0699      	lsls	r1, r3, #26
1a002ab2:	bf42      	ittt	mi
1a002ab4:	f8d9 3000 	ldrmi.w	r3, [r9]
1a002ab8:	3302      	addmi	r3, #2
1a002aba:	f8c9 3000 	strmi.w	r3, [r9]
1a002abe:	6825      	ldr	r5, [r4, #0]
1a002ac0:	f015 0506 	ands.w	r5, r5, #6
1a002ac4:	d107      	bne.n	1a002ad6 <_printf_common+0x52>
1a002ac6:	f104 0a19 	add.w	sl, r4, #25
1a002aca:	68e3      	ldr	r3, [r4, #12]
1a002acc:	f8d9 2000 	ldr.w	r2, [r9]
1a002ad0:	1a9b      	subs	r3, r3, r2
1a002ad2:	42ab      	cmp	r3, r5
1a002ad4:	dc28      	bgt.n	1a002b28 <_printf_common+0xa4>
1a002ad6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a002ada:	6822      	ldr	r2, [r4, #0]
1a002adc:	3300      	adds	r3, #0
1a002ade:	bf18      	it	ne
1a002ae0:	2301      	movne	r3, #1
1a002ae2:	0692      	lsls	r2, r2, #26
1a002ae4:	d42d      	bmi.n	1a002b42 <_printf_common+0xbe>
1a002ae6:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a002aea:	4639      	mov	r1, r7
1a002aec:	4630      	mov	r0, r6
1a002aee:	47c0      	blx	r8
1a002af0:	3001      	adds	r0, #1
1a002af2:	d020      	beq.n	1a002b36 <_printf_common+0xb2>
1a002af4:	6823      	ldr	r3, [r4, #0]
1a002af6:	68e5      	ldr	r5, [r4, #12]
1a002af8:	f8d9 2000 	ldr.w	r2, [r9]
1a002afc:	f003 0306 	and.w	r3, r3, #6
1a002b00:	2b04      	cmp	r3, #4
1a002b02:	bf08      	it	eq
1a002b04:	1aad      	subeq	r5, r5, r2
1a002b06:	68a3      	ldr	r3, [r4, #8]
1a002b08:	6922      	ldr	r2, [r4, #16]
1a002b0a:	bf0c      	ite	eq
1a002b0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a002b10:	2500      	movne	r5, #0
1a002b12:	4293      	cmp	r3, r2
1a002b14:	bfc4      	itt	gt
1a002b16:	1a9b      	subgt	r3, r3, r2
1a002b18:	18ed      	addgt	r5, r5, r3
1a002b1a:	f04f 0900 	mov.w	r9, #0
1a002b1e:	341a      	adds	r4, #26
1a002b20:	454d      	cmp	r5, r9
1a002b22:	d11a      	bne.n	1a002b5a <_printf_common+0xd6>
1a002b24:	2000      	movs	r0, #0
1a002b26:	e008      	b.n	1a002b3a <_printf_common+0xb6>
1a002b28:	2301      	movs	r3, #1
1a002b2a:	4652      	mov	r2, sl
1a002b2c:	4639      	mov	r1, r7
1a002b2e:	4630      	mov	r0, r6
1a002b30:	47c0      	blx	r8
1a002b32:	3001      	adds	r0, #1
1a002b34:	d103      	bne.n	1a002b3e <_printf_common+0xba>
1a002b36:	f04f 30ff 	mov.w	r0, #4294967295
1a002b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002b3e:	3501      	adds	r5, #1
1a002b40:	e7c3      	b.n	1a002aca <_printf_common+0x46>
1a002b42:	18e1      	adds	r1, r4, r3
1a002b44:	1c5a      	adds	r2, r3, #1
1a002b46:	2030      	movs	r0, #48	; 0x30
1a002b48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a002b4c:	4422      	add	r2, r4
1a002b4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a002b52:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a002b56:	3302      	adds	r3, #2
1a002b58:	e7c5      	b.n	1a002ae6 <_printf_common+0x62>
1a002b5a:	2301      	movs	r3, #1
1a002b5c:	4622      	mov	r2, r4
1a002b5e:	4639      	mov	r1, r7
1a002b60:	4630      	mov	r0, r6
1a002b62:	47c0      	blx	r8
1a002b64:	3001      	adds	r0, #1
1a002b66:	d0e6      	beq.n	1a002b36 <_printf_common+0xb2>
1a002b68:	f109 0901 	add.w	r9, r9, #1
1a002b6c:	e7d8      	b.n	1a002b20 <_printf_common+0x9c>
1a002b6e:	Address 0x1a002b6e is out of bounds.


1a002b70 <_printf_i>:
1a002b70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002b74:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a002b78:	460c      	mov	r4, r1
1a002b7a:	7e09      	ldrb	r1, [r1, #24]
1a002b7c:	b085      	sub	sp, #20
1a002b7e:	296e      	cmp	r1, #110	; 0x6e
1a002b80:	4617      	mov	r7, r2
1a002b82:	4606      	mov	r6, r0
1a002b84:	4698      	mov	r8, r3
1a002b86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a002b88:	f000 80b3 	beq.w	1a002cf2 <_printf_i+0x182>
1a002b8c:	d822      	bhi.n	1a002bd4 <_printf_i+0x64>
1a002b8e:	2963      	cmp	r1, #99	; 0x63
1a002b90:	d036      	beq.n	1a002c00 <_printf_i+0x90>
1a002b92:	d80a      	bhi.n	1a002baa <_printf_i+0x3a>
1a002b94:	2900      	cmp	r1, #0
1a002b96:	f000 80b9 	beq.w	1a002d0c <_printf_i+0x19c>
1a002b9a:	2958      	cmp	r1, #88	; 0x58
1a002b9c:	f000 8083 	beq.w	1a002ca6 <_printf_i+0x136>
1a002ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002ba4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a002ba8:	e032      	b.n	1a002c10 <_printf_i+0xa0>
1a002baa:	2964      	cmp	r1, #100	; 0x64
1a002bac:	d001      	beq.n	1a002bb2 <_printf_i+0x42>
1a002bae:	2969      	cmp	r1, #105	; 0x69
1a002bb0:	d1f6      	bne.n	1a002ba0 <_printf_i+0x30>
1a002bb2:	6820      	ldr	r0, [r4, #0]
1a002bb4:	6813      	ldr	r3, [r2, #0]
1a002bb6:	0605      	lsls	r5, r0, #24
1a002bb8:	f103 0104 	add.w	r1, r3, #4
1a002bbc:	d52a      	bpl.n	1a002c14 <_printf_i+0xa4>
1a002bbe:	681b      	ldr	r3, [r3, #0]
1a002bc0:	6011      	str	r1, [r2, #0]
1a002bc2:	2b00      	cmp	r3, #0
1a002bc4:	da03      	bge.n	1a002bce <_printf_i+0x5e>
1a002bc6:	222d      	movs	r2, #45	; 0x2d
1a002bc8:	425b      	negs	r3, r3
1a002bca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a002bce:	486f      	ldr	r0, [pc, #444]	; (1a002d8c <_printf_i+0x21c>)
1a002bd0:	220a      	movs	r2, #10
1a002bd2:	e039      	b.n	1a002c48 <_printf_i+0xd8>
1a002bd4:	2973      	cmp	r1, #115	; 0x73
1a002bd6:	f000 809d 	beq.w	1a002d14 <_printf_i+0x1a4>
1a002bda:	d808      	bhi.n	1a002bee <_printf_i+0x7e>
1a002bdc:	296f      	cmp	r1, #111	; 0x6f
1a002bde:	d020      	beq.n	1a002c22 <_printf_i+0xb2>
1a002be0:	2970      	cmp	r1, #112	; 0x70
1a002be2:	d1dd      	bne.n	1a002ba0 <_printf_i+0x30>
1a002be4:	6823      	ldr	r3, [r4, #0]
1a002be6:	f043 0320 	orr.w	r3, r3, #32
1a002bea:	6023      	str	r3, [r4, #0]
1a002bec:	e003      	b.n	1a002bf6 <_printf_i+0x86>
1a002bee:	2975      	cmp	r1, #117	; 0x75
1a002bf0:	d017      	beq.n	1a002c22 <_printf_i+0xb2>
1a002bf2:	2978      	cmp	r1, #120	; 0x78
1a002bf4:	d1d4      	bne.n	1a002ba0 <_printf_i+0x30>
1a002bf6:	2378      	movs	r3, #120	; 0x78
1a002bf8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a002bfc:	4864      	ldr	r0, [pc, #400]	; (1a002d90 <_printf_i+0x220>)
1a002bfe:	e055      	b.n	1a002cac <_printf_i+0x13c>
1a002c00:	6813      	ldr	r3, [r2, #0]
1a002c02:	1d19      	adds	r1, r3, #4
1a002c04:	681b      	ldr	r3, [r3, #0]
1a002c06:	6011      	str	r1, [r2, #0]
1a002c08:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002c0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002c10:	2301      	movs	r3, #1
1a002c12:	e08c      	b.n	1a002d2e <_printf_i+0x1be>
1a002c14:	681b      	ldr	r3, [r3, #0]
1a002c16:	6011      	str	r1, [r2, #0]
1a002c18:	f010 0f40 	tst.w	r0, #64	; 0x40
1a002c1c:	bf18      	it	ne
1a002c1e:	b21b      	sxthne	r3, r3
1a002c20:	e7cf      	b.n	1a002bc2 <_printf_i+0x52>
1a002c22:	6813      	ldr	r3, [r2, #0]
1a002c24:	6825      	ldr	r5, [r4, #0]
1a002c26:	1d18      	adds	r0, r3, #4
1a002c28:	6010      	str	r0, [r2, #0]
1a002c2a:	0628      	lsls	r0, r5, #24
1a002c2c:	d501      	bpl.n	1a002c32 <_printf_i+0xc2>
1a002c2e:	681b      	ldr	r3, [r3, #0]
1a002c30:	e002      	b.n	1a002c38 <_printf_i+0xc8>
1a002c32:	0668      	lsls	r0, r5, #25
1a002c34:	d5fb      	bpl.n	1a002c2e <_printf_i+0xbe>
1a002c36:	881b      	ldrh	r3, [r3, #0]
1a002c38:	4854      	ldr	r0, [pc, #336]	; (1a002d8c <_printf_i+0x21c>)
1a002c3a:	296f      	cmp	r1, #111	; 0x6f
1a002c3c:	bf14      	ite	ne
1a002c3e:	220a      	movne	r2, #10
1a002c40:	2208      	moveq	r2, #8
1a002c42:	2100      	movs	r1, #0
1a002c44:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a002c48:	6865      	ldr	r5, [r4, #4]
1a002c4a:	60a5      	str	r5, [r4, #8]
1a002c4c:	2d00      	cmp	r5, #0
1a002c4e:	f2c0 8095 	blt.w	1a002d7c <_printf_i+0x20c>
1a002c52:	6821      	ldr	r1, [r4, #0]
1a002c54:	f021 0104 	bic.w	r1, r1, #4
1a002c58:	6021      	str	r1, [r4, #0]
1a002c5a:	2b00      	cmp	r3, #0
1a002c5c:	d13d      	bne.n	1a002cda <_printf_i+0x16a>
1a002c5e:	2d00      	cmp	r5, #0
1a002c60:	f040 808e 	bne.w	1a002d80 <_printf_i+0x210>
1a002c64:	4665      	mov	r5, ip
1a002c66:	2a08      	cmp	r2, #8
1a002c68:	d10b      	bne.n	1a002c82 <_printf_i+0x112>
1a002c6a:	6823      	ldr	r3, [r4, #0]
1a002c6c:	07db      	lsls	r3, r3, #31
1a002c6e:	d508      	bpl.n	1a002c82 <_printf_i+0x112>
1a002c70:	6923      	ldr	r3, [r4, #16]
1a002c72:	6862      	ldr	r2, [r4, #4]
1a002c74:	429a      	cmp	r2, r3
1a002c76:	bfde      	ittt	le
1a002c78:	2330      	movle	r3, #48	; 0x30
1a002c7a:	f805 3c01 	strble.w	r3, [r5, #-1]
1a002c7e:	f105 35ff 	addle.w	r5, r5, #4294967295
1a002c82:	ebac 0305 	sub.w	r3, ip, r5
1a002c86:	6123      	str	r3, [r4, #16]
1a002c88:	f8cd 8000 	str.w	r8, [sp]
1a002c8c:	463b      	mov	r3, r7
1a002c8e:	aa03      	add	r2, sp, #12
1a002c90:	4621      	mov	r1, r4
1a002c92:	4630      	mov	r0, r6
1a002c94:	f7ff fef6 	bl	1a002a84 <_printf_common>
1a002c98:	3001      	adds	r0, #1
1a002c9a:	d14d      	bne.n	1a002d38 <_printf_i+0x1c8>
1a002c9c:	f04f 30ff 	mov.w	r0, #4294967295
1a002ca0:	b005      	add	sp, #20
1a002ca2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a002ca6:	4839      	ldr	r0, [pc, #228]	; (1a002d8c <_printf_i+0x21c>)
1a002ca8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a002cac:	6813      	ldr	r3, [r2, #0]
1a002cae:	6821      	ldr	r1, [r4, #0]
1a002cb0:	1d1d      	adds	r5, r3, #4
1a002cb2:	681b      	ldr	r3, [r3, #0]
1a002cb4:	6015      	str	r5, [r2, #0]
1a002cb6:	060a      	lsls	r2, r1, #24
1a002cb8:	d50b      	bpl.n	1a002cd2 <_printf_i+0x162>
1a002cba:	07ca      	lsls	r2, r1, #31
1a002cbc:	bf44      	itt	mi
1a002cbe:	f041 0120 	orrmi.w	r1, r1, #32
1a002cc2:	6021      	strmi	r1, [r4, #0]
1a002cc4:	b91b      	cbnz	r3, 1a002cce <_printf_i+0x15e>
1a002cc6:	6822      	ldr	r2, [r4, #0]
1a002cc8:	f022 0220 	bic.w	r2, r2, #32
1a002ccc:	6022      	str	r2, [r4, #0]
1a002cce:	2210      	movs	r2, #16
1a002cd0:	e7b7      	b.n	1a002c42 <_printf_i+0xd2>
1a002cd2:	064d      	lsls	r5, r1, #25
1a002cd4:	bf48      	it	mi
1a002cd6:	b29b      	uxthmi	r3, r3
1a002cd8:	e7ef      	b.n	1a002cba <_printf_i+0x14a>
1a002cda:	4665      	mov	r5, ip
1a002cdc:	fbb3 f1f2 	udiv	r1, r3, r2
1a002ce0:	fb02 3311 	mls	r3, r2, r1, r3
1a002ce4:	5cc3      	ldrb	r3, [r0, r3]
1a002ce6:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a002cea:	460b      	mov	r3, r1
1a002cec:	2900      	cmp	r1, #0
1a002cee:	d1f5      	bne.n	1a002cdc <_printf_i+0x16c>
1a002cf0:	e7b9      	b.n	1a002c66 <_printf_i+0xf6>
1a002cf2:	6813      	ldr	r3, [r2, #0]
1a002cf4:	6825      	ldr	r5, [r4, #0]
1a002cf6:	6961      	ldr	r1, [r4, #20]
1a002cf8:	1d18      	adds	r0, r3, #4
1a002cfa:	6010      	str	r0, [r2, #0]
1a002cfc:	0628      	lsls	r0, r5, #24
1a002cfe:	681b      	ldr	r3, [r3, #0]
1a002d00:	d501      	bpl.n	1a002d06 <_printf_i+0x196>
1a002d02:	6019      	str	r1, [r3, #0]
1a002d04:	e002      	b.n	1a002d0c <_printf_i+0x19c>
1a002d06:	066a      	lsls	r2, r5, #25
1a002d08:	d5fb      	bpl.n	1a002d02 <_printf_i+0x192>
1a002d0a:	8019      	strh	r1, [r3, #0]
1a002d0c:	2300      	movs	r3, #0
1a002d0e:	6123      	str	r3, [r4, #16]
1a002d10:	4665      	mov	r5, ip
1a002d12:	e7b9      	b.n	1a002c88 <_printf_i+0x118>
1a002d14:	6813      	ldr	r3, [r2, #0]
1a002d16:	1d19      	adds	r1, r3, #4
1a002d18:	6011      	str	r1, [r2, #0]
1a002d1a:	681d      	ldr	r5, [r3, #0]
1a002d1c:	6862      	ldr	r2, [r4, #4]
1a002d1e:	2100      	movs	r1, #0
1a002d20:	4628      	mov	r0, r5
1a002d22:	f000 f87d 	bl	1a002e20 <memchr>
1a002d26:	b108      	cbz	r0, 1a002d2c <_printf_i+0x1bc>
1a002d28:	1b40      	subs	r0, r0, r5
1a002d2a:	6060      	str	r0, [r4, #4]
1a002d2c:	6863      	ldr	r3, [r4, #4]
1a002d2e:	6123      	str	r3, [r4, #16]
1a002d30:	2300      	movs	r3, #0
1a002d32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a002d36:	e7a7      	b.n	1a002c88 <_printf_i+0x118>
1a002d38:	6923      	ldr	r3, [r4, #16]
1a002d3a:	462a      	mov	r2, r5
1a002d3c:	4639      	mov	r1, r7
1a002d3e:	4630      	mov	r0, r6
1a002d40:	47c0      	blx	r8
1a002d42:	3001      	adds	r0, #1
1a002d44:	d0aa      	beq.n	1a002c9c <_printf_i+0x12c>
1a002d46:	6823      	ldr	r3, [r4, #0]
1a002d48:	079b      	lsls	r3, r3, #30
1a002d4a:	d413      	bmi.n	1a002d74 <_printf_i+0x204>
1a002d4c:	68e0      	ldr	r0, [r4, #12]
1a002d4e:	9b03      	ldr	r3, [sp, #12]
1a002d50:	4298      	cmp	r0, r3
1a002d52:	bfb8      	it	lt
1a002d54:	4618      	movlt	r0, r3
1a002d56:	e7a3      	b.n	1a002ca0 <_printf_i+0x130>
1a002d58:	2301      	movs	r3, #1
1a002d5a:	464a      	mov	r2, r9
1a002d5c:	4639      	mov	r1, r7
1a002d5e:	4630      	mov	r0, r6
1a002d60:	47c0      	blx	r8
1a002d62:	3001      	adds	r0, #1
1a002d64:	d09a      	beq.n	1a002c9c <_printf_i+0x12c>
1a002d66:	3501      	adds	r5, #1
1a002d68:	68e3      	ldr	r3, [r4, #12]
1a002d6a:	9a03      	ldr	r2, [sp, #12]
1a002d6c:	1a9b      	subs	r3, r3, r2
1a002d6e:	42ab      	cmp	r3, r5
1a002d70:	dcf2      	bgt.n	1a002d58 <_printf_i+0x1e8>
1a002d72:	e7eb      	b.n	1a002d4c <_printf_i+0x1dc>
1a002d74:	2500      	movs	r5, #0
1a002d76:	f104 0919 	add.w	r9, r4, #25
1a002d7a:	e7f5      	b.n	1a002d68 <_printf_i+0x1f8>
1a002d7c:	2b00      	cmp	r3, #0
1a002d7e:	d1ac      	bne.n	1a002cda <_printf_i+0x16a>
1a002d80:	7803      	ldrb	r3, [r0, #0]
1a002d82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a002d86:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a002d8a:	e76c      	b.n	1a002c66 <_printf_i+0xf6>
1a002d8c:	1a0032a5 	.word	0x1a0032a5
1a002d90:	1a0032b6 	.word	0x1a0032b6

1a002d94 <__sread>:
1a002d94:	b510      	push	{r4, lr}
1a002d96:	460c      	mov	r4, r1
1a002d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002d9c:	f7fe f90c 	bl	1a000fb8 <_read_r>
1a002da0:	2800      	cmp	r0, #0
1a002da2:	bfab      	itete	ge
1a002da4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002da6:	89a3      	ldrhlt	r3, [r4, #12]
1a002da8:	181b      	addge	r3, r3, r0
1a002daa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002dae:	bfac      	ite	ge
1a002db0:	6563      	strge	r3, [r4, #84]	; 0x54
1a002db2:	81a3      	strhlt	r3, [r4, #12]
1a002db4:	bd10      	pop	{r4, pc}

1a002db6 <__swrite>:
1a002db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002dba:	461f      	mov	r7, r3
1a002dbc:	898b      	ldrh	r3, [r1, #12]
1a002dbe:	05db      	lsls	r3, r3, #23
1a002dc0:	4605      	mov	r5, r0
1a002dc2:	460c      	mov	r4, r1
1a002dc4:	4616      	mov	r6, r2
1a002dc6:	d505      	bpl.n	1a002dd4 <__swrite+0x1e>
1a002dc8:	2302      	movs	r3, #2
1a002dca:	2200      	movs	r2, #0
1a002dcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002dd0:	f7fe f8ed 	bl	1a000fae <_lseek_r>
1a002dd4:	89a3      	ldrh	r3, [r4, #12]
1a002dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002dde:	81a3      	strh	r3, [r4, #12]
1a002de0:	4632      	mov	r2, r6
1a002de2:	463b      	mov	r3, r7
1a002de4:	4628      	mov	r0, r5
1a002de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002dea:	f7fe b91b 	b.w	1a001024 <_write_r>

1a002dee <__sseek>:
1a002dee:	b510      	push	{r4, lr}
1a002df0:	460c      	mov	r4, r1
1a002df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002df6:	f7fe f8da 	bl	1a000fae <_lseek_r>
1a002dfa:	1c43      	adds	r3, r0, #1
1a002dfc:	89a3      	ldrh	r3, [r4, #12]
1a002dfe:	bf15      	itete	ne
1a002e00:	6560      	strne	r0, [r4, #84]	; 0x54
1a002e02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002e06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002e0a:	81a3      	strheq	r3, [r4, #12]
1a002e0c:	bf18      	it	ne
1a002e0e:	81a3      	strhne	r3, [r4, #12]
1a002e10:	bd10      	pop	{r4, pc}

1a002e12 <__sclose>:
1a002e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002e16:	f7fe b8b7 	b.w	1a000f88 <_close_r>
1a002e1a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a002e1e:	Address 0x1a002e1e is out of bounds.


1a002e20 <memchr>:
1a002e20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002e24:	2a10      	cmp	r2, #16
1a002e26:	db2b      	blt.n	1a002e80 <memchr+0x60>
1a002e28:	f010 0f07 	tst.w	r0, #7
1a002e2c:	d008      	beq.n	1a002e40 <memchr+0x20>
1a002e2e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002e32:	3a01      	subs	r2, #1
1a002e34:	428b      	cmp	r3, r1
1a002e36:	d02d      	beq.n	1a002e94 <memchr+0x74>
1a002e38:	f010 0f07 	tst.w	r0, #7
1a002e3c:	b342      	cbz	r2, 1a002e90 <memchr+0x70>
1a002e3e:	d1f6      	bne.n	1a002e2e <memchr+0xe>
1a002e40:	b4f0      	push	{r4, r5, r6, r7}
1a002e42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a002e46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a002e4a:	f022 0407 	bic.w	r4, r2, #7
1a002e4e:	f07f 0700 	mvns.w	r7, #0
1a002e52:	2300      	movs	r3, #0
1a002e54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a002e58:	3c08      	subs	r4, #8
1a002e5a:	ea85 0501 	eor.w	r5, r5, r1
1a002e5e:	ea86 0601 	eor.w	r6, r6, r1
1a002e62:	fa85 f547 	uadd8	r5, r5, r7
1a002e66:	faa3 f587 	sel	r5, r3, r7
1a002e6a:	fa86 f647 	uadd8	r6, r6, r7
1a002e6e:	faa5 f687 	sel	r6, r5, r7
1a002e72:	b98e      	cbnz	r6, 1a002e98 <memchr+0x78>
1a002e74:	d1ee      	bne.n	1a002e54 <memchr+0x34>
1a002e76:	bcf0      	pop	{r4, r5, r6, r7}
1a002e78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a002e7c:	f002 0207 	and.w	r2, r2, #7
1a002e80:	b132      	cbz	r2, 1a002e90 <memchr+0x70>
1a002e82:	f810 3b01 	ldrb.w	r3, [r0], #1
1a002e86:	3a01      	subs	r2, #1
1a002e88:	ea83 0301 	eor.w	r3, r3, r1
1a002e8c:	b113      	cbz	r3, 1a002e94 <memchr+0x74>
1a002e8e:	d1f8      	bne.n	1a002e82 <memchr+0x62>
1a002e90:	2000      	movs	r0, #0
1a002e92:	4770      	bx	lr
1a002e94:	3801      	subs	r0, #1
1a002e96:	4770      	bx	lr
1a002e98:	2d00      	cmp	r5, #0
1a002e9a:	bf06      	itte	eq
1a002e9c:	4635      	moveq	r5, r6
1a002e9e:	3803      	subeq	r0, #3
1a002ea0:	3807      	subne	r0, #7
1a002ea2:	f015 0f01 	tst.w	r5, #1
1a002ea6:	d107      	bne.n	1a002eb8 <memchr+0x98>
1a002ea8:	3001      	adds	r0, #1
1a002eaa:	f415 7f80 	tst.w	r5, #256	; 0x100
1a002eae:	bf02      	ittt	eq
1a002eb0:	3001      	addeq	r0, #1
1a002eb2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a002eb6:	3001      	addeq	r0, #1
1a002eb8:	bcf0      	pop	{r4, r5, r6, r7}
1a002eba:	3801      	subs	r0, #1
1a002ebc:	4770      	bx	lr
1a002ebe:	bf00      	nop

1a002ec0 <__malloc_lock>:
1a002ec0:	4770      	bx	lr

1a002ec2 <__malloc_unlock>:
1a002ec2:	4770      	bx	lr
1a002ec4:	74736944 	.word	0x74736944
1a002ec8:	65636e61 	.word	0x65636e61
1a002ecc:	6425203a 	.word	0x6425203a
1a002ed0:	226d6320 	.word	0x226d6320
1a002ed4:	000a0d2e 	.word	0x000a0d2e

1a002ed8 <timer_sd>:
1a002ed8:	40084000 00000020 0000000c 40085000     .@.@ ........P.@
1a002ee8:	00000021 0000000d 400c3000 00000022     !........0.@"...
1a002ef8:	0000000e 400c4000 00000023 0000000f     .....@.@#.......

1a002f08 <lpcUarts>:
1a002f08:	40081000 06020406 00180205 40081000     ...@...........@
1a002f18:	09070509 00180706 40082000 00000000     ......... .@....
1a002f28:	00190000 400c1000 07060107 001a0602     .......@........
1a002f38:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a002f48:	02020302 001b0204                       ........

1a002f50 <gpioPinsInit>:
1a002f50:	02000104 00050701 05010d03 04080100     ................
1a002f60:	02020002 02000304 00000403 04070002     ................
1a002f70:	030c0300 09050402 05040103 04030208     ................
1a002f80:	04020305 06040504 0802000c 03000b06     ................
1a002f90:	00090607 07060503 060f0504 03030004     ................
1a002fa0:	02000404 00050404 06040502 04060200     ................
1a002fb0:	0c050408 05040a04 0003010e 14010a00     ................
1a002fc0:	010f0000 0d000012 00001101 0010010c     ................
1a002fd0:	07070300 000f0300 01000001 00000000     ................
1a002fe0:	000a0600 08060603 06100504 04030005     ................
1a002ff0:	03000106 04090400 04010d05 010b0000     ................
1a003000:	0200000f 00000001 00010104 02010800     ................
1a003010:	01090000 09010006 05040002 04010200     ................
1a003020:	02020105 02020504 0e00000a 01000b02     ................
1a003030:	000c020b 00040c01 04000200 01020001     ................
1a003040:	02000204 00030402 03070302 070b0300     ................
1a003050:	0c030004 03000507 0006070d 01020e03     ................
1a003060:	04010504 06020006 02000504 00040405     ................
1a003070:	08040402 040c0504 0d050409 05040a04     ................
1a003080:	0005010e ffff0801                       ........

1a003088 <ultrasonicSensorsIrqMap>:
1a003088:	ff020100                                ....

1a00308c <InitClkStates>:
1a00308c:	00010308 00010307 01010f01              ............

1a003098 <pinmuxing>:
1a003098:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a0030a8:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a0030b8:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a0030c8:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0030d8:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0030e8:	00d50301 00d50401 00160107 00560207     ..............V.
1a0030f8:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a003108:	00570206 00f30f01 00f71001 00f31101     ..W.............
1a003118:	00b31201 00f01301 00b31401 00b60707     ................
1a003128:	00f20000 00b60100                       ........

1a003130 <ExtRateIn>:
1a003130:	00000000                                ....

1a003134 <GpioButtons>:
1a003134:	08000400 09010900                       ........

1a00313c <GpioLeds>:
1a00313c:	01050005 0e000205 0c010b01              ............

1a003148 <GpioPorts>:
1a003148:	03030003 0f050403 05031005 07030603     ................
1a003158:	ffff0802                                ....

1a00315c <OscRateIn>:
1a00315c:	00b71b00                                ....

1a003160 <InitClkStates>:
1a003160:	00010100 00010909 0001090a 01010701     ................
1a003170:	00010902 00010906 0101090c 0001090d     ................
1a003180:	0001090e 0001090f 00010910 00010911     ................
1a003190:	00010912 00010913 00011114 00011119     ................
1a0031a0:	0001111a 0001111b 08040201 0f0f0f03     ................
1a0031b0:	000000ff                                ....

1a0031b4 <periph_to_base>:
1a0031b4:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a0031c4:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a0031d4:	000100e0 01000100 01200003 00060120     .......... . ...
1a0031e4:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a0031f4:	01820013 00120182 01a201a2 01c20011     ................
1a003204:	001001c2 01e201e2 0202000f 000e0202     ................
1a003214:	02220222 0223000d 001c0223              "."...#.#...

1a003220 <UART_BClock>:
1a003220:	01a201c2 01620182                       ......b.

1a003228 <UART_PClock>:
1a003228:	00820081 00a200a1                       ........

1a003230 <__sf_fake_stderr>:
	...

1a003250 <__sf_fake_stdin>:
	...

1a003270 <__sf_fake_stdout>:
	...

1a003290 <_global_impure_ptr>:
1a003290:	100000d0 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a0032a0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a0032b0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a0032c0:	64636261 ff006665                       abcdef..
