Id       | InstClass          | OcExpr              | OcIx[0]  | OxIx[1]  | OcClass  | OcMap    | OcValue          | Lockable | Locked   | Mode     | Op0      | Op1      | Op2      | Op3      | Op4      | Op5      | Op6      | Op7      | Op8      | Op9      | Op10     | Op11
94       | AND                |                     | 0        | 0        | Base     | 00       | 0x20             | 1        | 0        | 32/64    | MEM0     | REG0     |          |          |          |          |          |          |          |          |          |
92       | AND                |                     | 1        | 1        | Base     | 00       | 0x20             | 1        | 1        | 32/64    | MEM0     | REG0     |          |          |          |          |          |          |          |          |          |
93       | AND                |                     | 2        | 2        | Base     | 00       | 0x20             | 0        | 0        | 32/64    | REG0     | REG1     |          |          |          |          |          |          |          |          |          |
0        | and                | 20 /r               |          |          |          |          | 0x20                 | AND r/m8, r8                                                     | MR         | Valid      | Valid      |            |                  | r/m8 AND r8.
0        | and                | REX + 20 /r         |          |          |          |          | 0x20                 | AND r/m8, r8                                                     | MR         | Valid      | Invalid    |            |                  | r/m64 AND r8 (sign-extended).

96       | AND                |                     | 3        | 0        | Base     | 00       | 0x21             | 1        | 0        | 32/64    | MEM0     | REG0     |          |          |          |          |          |          |          |          |          |
95       | AND                |                     | 4        | 1        | Base     | 00       | 0x21             | 1        | 1        | 32/64    | MEM0     | REG0     |          |          |          |          |          |          |          |          |          |
97       | AND                |                     | 5        | 2        | Base     | 00       | 0x21             | 0        | 0        | 32/64    | REG0     | REG1     |          |          |          |          |          |          |          |          |          |
0        | and                | 21 /r               |          |          |          |          | 0x21                 | AND r/m16, r16                                                   | MR         | Valid      | Valid      |            |                  | r/m16 AND r16.
0        | and                | 21 /r               |          |          |          |          | 0x21                 | AND r/m32, r32                                                   | MR         | Valid      | Valid      |            |                  | r/m32 AND r32.
0        | and                | REX.W + 21 /r       |          |          |          |          | 0x21                 | AND r/m64, r64                                                   | MR         | Valid      | Invalid    |            |                  | r/m64 AND r32.

99       | AND                |                     | 6        | 0        | Base     | 00       | 0x22             | 0        | 0        | 32/64    | REG0     | MEM0     |          |          |          |          |          |          |          |          |          |
98       | AND                |                     | 7        | 1        | Base     | 00       | 0x22             | 0        | 0        | 32/64    | REG0     | REG1     |          |          |          |          |          |          |          |          |          |
0        | and                | REX + 22 /r                                                     | 0x22                 | AND r8, r/m8                                                     | RM         | Valid      | Invalid    |            |                  | r/m64 AND r8 (sign-extended).
0        | and                | 22 /r                                                           | 0x22                 | AND r8, r/m8                                                     | RM         | Valid      | Valid      |            |                  | r8 AND r/m8.

101      | AND                | 8        | 0        | Base     | 00       | 0x23             | 0        | 0        | 32/64    | REG0     | MEM0     |          |          |          |          |          |          |          |          |          |
100      | AND                | 9        | 1        | Base     | 00       | 0x23             | 0        | 0        | 32/64    | REG0     | REG1     |          |          |          |          |          |          |          |          |          |
57       | and              | 23 /r                                | 0x23                 | AND r16, r/m16                                                   | RM         | Valid      | Valid      |            |                  | r16 AND r/m16.
58       | and              | 23 /r                                | 0x23                 | AND r32, r/m32                                                   | RM         | Valid      | Valid      |            |                  | r32 AND r/m32.
59       | and              | REX.W + 23 /r                        | 0x23                 | AND r64, r/m64                                                   | RM         | Valid      | Invalid    |            |                  | r64 AND r/m64.

102      | AND                | 10       | 0        | Base     | 00       | 0x24             | 0        | 0        | 32/64    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
60       | and              | 24 ib                                | 0x24                 | AND AL, imm8                                                     | I          | Valid      | Valid      |            |                  | AL AND imm8.

103      | AND                | 11       | 0        | Base     | 00       | 0x25             | 0        | 0        | 32/64    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
61       | and              | 25 iw                                | 0x25                 | AND AX, imm16                                                    | I          | Valid      | Valid      |            |                  | AX AND imm16.
62       | and              | 25 id                                | 0x25                 | AND EAX, imm32                                                   | I          | Valid      | Valid      |            |                  | EAX AND imm32.
63       | and              | REX.W + 25 id                        | 0x25                 | AND RAX, imm32                                                   | I          | Valid      | Invalid    |            |                  | RAX AND imm32 sign-extended to 64-bits.

105      | AND                | 12       | 0        | Base     | 00       | 0x80             | 0        | 0        | 32/64    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
104      | AND                | 13       | 1        | Base     | 00       | 0x80             | 1        | 0        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
106      | AND                | 14       | 2        | Base     | 00       | 0x80             | 1        | 1        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
64           | and              | REX + 80 /4 ib                       | 0x80                 | AND r/m8, imm8                                                   | MI         | Valid      | Invalid    |            |                  | r/m8 AND imm8.
65           | and              | 80 /4 ib                             | 0x80                 | AND r/m8, imm8                                                   | MI         | Valid      | Valid      |            |                  | r/m8 AND imm8.

107      | AND                | 15       | 0        | Base     | 00       | 0x81             | 0        | 0        | 32/64    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
108      | AND                | 16       | 1        | Base     | 00       | 0x81             | 1        | 0        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
109      | AND                | 17       | 2        | Base     | 00       | 0x81             | 1        | 1        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
66           | and              | 81 /4 iw                             | 0x81                 | AND r/m16, imm16                                                 | MI         | Valid      | Valid      |            |                  | r/m16 AND imm16.
67           | and              | 81 /4 id                             | 0x81                 | AND r/m32, imm32                                                 | MI         | Valid      | Valid      |            |                  | r/m32 AND imm32.
68           | and              | REX.W + 81 /4 id                     | 0x81                 | AND r/m64, imm32                                                 | MI         | Valid      | Invalid    |            |                  | r/m64 AND imm32 sign extended to 64-bits.

112      | AND                | 18       | 0        | Base     | 00       | 0x82             | 0        | 0        | 16/32    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
111      | AND                | 19       | 1        | Base     | 00       | 0x82             | 1        | 0        | 16/32    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
110      | AND                | 20       | 2        | Base     | 00       | 0x82             | 1        | 1        | 16/32    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |

114      | AND                | 21       | 0        | Base     | 00       | 0x83             | 0        | 0        | 32/64    | REG0     | IMM0     |          |          |          |          |          |          |          |          |          |
115      | AND                | 22       | 1        | Base     | 00       | 0x83             | 1        | 0        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
113      | AND                | 23       | 2        | Base     | 00       | 0x83             | 1        | 1        | 32/64    | MEM0     | IMM0     |          |          |          |          |          |          |          |          |          |
69           | and              | 83 /4 ib                             | 0x83                 | AND r/m16, imm8                                                  | MI         | Valid      | Valid      |            |                  | r/m16 AND imm8 (sign-extended).
70           | and              | 83 /4 ib                             | 0x83                 | AND r/m32, imm8                                                  | MI         | Valid      | Valid      |            |                  | r/m32 AND imm8 (sign-extended).
71           | and              | REX.W + 83 /4 ib                     | 0x83                 | AND r/m64, imm8                                                  | MI         | Valid      | Invalid    |            |                  | r/m64 AND imm8 (sign-extended).
