{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1429567230590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1429567230590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 15:00:30 2015 " "Processing started: Mon Apr 20 15:00:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1429567230590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1429567230590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1429567230590 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1429567236731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567236762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muladd.v 1 1 " "Found 1 design units, including 1 entities, in source file muladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulAdd " "Found entity 1: MulAdd" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MulAdd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429567236762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567236762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonPro.v(59) " "Verilog HDL information at MonPro.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429567236762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monpro.v 1 1 " "Found 1 design units, including 1 entities, in source file monpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonPro " "Found entity 1: MonPro" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429567236762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567236762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ModExp.v(49) " "Verilog HDL information at ModExp.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1429567236778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp " "Found entity 1: ModExp" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429567236778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567236778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModExp " "Elaborating entity \"ModExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1429567236830 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 ModExp.v(38) " "Verilog HDL warning at ModExp.v(38): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 r.txt(1) " "Verilog HDL assignment warning at r.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "r.txt" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/r.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 ModExp.v(39) " "Verilog HDL warning at ModExp.v(39): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 39 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 t.txt(1) " "Verilog HDL assignment warning at t.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "t.txt" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/t.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 ModExp.v(40) " "Verilog HDL warning at ModExp.v(40): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 40 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 d.txt(1) " "Verilog HDL assignment warning at d.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "d.txt" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/d.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567236846 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 ModExp.v(326) " "Verilog HDL assignment warning at ModExp.v(326): truncated value with size 128 to match size of target (32)" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567236893 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_in.data_a 0 ModExp.v(20) " "Net \"r_in.data_a\" at ModExp.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_in.waddr_a 0 ModExp.v(20) " "Net \"r_in.waddr_a\" at ModExp.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t_in.data_a 0 ModExp.v(21) " "Net \"t_in.data_a\" at ModExp.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t_in.waddr_a 0 ModExp.v(21) " "Net \"t_in.waddr_a\" at ModExp.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in.waddr_a 0 ModExp.v(22) " "Net \"d_in.waddr_a\" at ModExp.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_in.we_a 0 ModExp.v(20) " "Net \"r_in.we_a\" at ModExp.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "t_in.we_a 0 ModExp.v(21) " "Net \"t_in.we_a\" at ModExp.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in.data_a 0 ModExp.v(22) " "Net \"d_in.data_a\" at ModExp.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d_in.we_a 0 ModExp.v(22) " "Net \"d_in.we_a\" at ModExp.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567236924 "|ModExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonPro MonPro:MonPro0 " "Elaborating entity \"MonPro\" for hierarchy \"MonPro:MonPro0\"" {  } { { "ModExp.v" "MonPro0" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429567237111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 nprime0.txt(1) " "Verilog HDL assignment warning at nprime0.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "nprime0.txt" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/nprime0.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567237111 "|ModExp|MonPro:MonPro0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "32 0 127 MonPro.v(31) " "Verilog HDL warning at MonPro.v(31): number of words (32) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1429567237111 "|ModExp|MonPro:MonPro0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 n.txt(1) " "Verilog HDL assignment warning at n.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "n.txt" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/n.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1429567237111 "|ModExp|MonPro:MonPro0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.data_a 0 MonPro.v(19) " "Net \"n.data_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567238117 "|ModExp|MonPro:MonPro0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.waddr_a 0 MonPro.v(19) " "Net \"n.waddr_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567238118 "|ModExp|MonPro:MonPro0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "n.we_a 0 MonPro.v(19) " "Net \"n.we_a\" at MonPro.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "MonPro.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1429567238121 "|ModExp|MonPro:MonPro0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulAdd MonPro:MonPro0\|MulAdd:MulAdd0 " "Elaborating entity \"MulAdd\" for hierarchy \"MonPro:MonPro0\|MulAdd:MulAdd0\"" {  } { { "MonPro.v" "MulAdd0" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1429567263066 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "c_in_rtl_0 " "Inferred RAM node \"c_in_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1429567296888 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "d_in " "RAM logic \"d_in\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "d_in" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429567296888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "m_bar " "RAM logic \"m_bar\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "m_bar" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429567296888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MonPro:MonPro0\|n " "RAM logic \"MonPro:MonPro0\|n\" is uninferred due to asynchronous read logic" {  } { { "MonPro.v" "n" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MonPro.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429567296888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "t_in " "RAM logic \"t_in\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "t_in" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429567296888 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "c_bar " "RAM logic \"c_bar\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "c_bar" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1429567296888 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1429567296888 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram2_ModExp_acfd99c3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram2_ModExp_acfd99c3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1429567297044 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram0_ModExp_acfd99c3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram0_ModExp_acfd99c3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1429567297044 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram1_ModExp_acfd99c3.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram1_ModExp_acfd99c3.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1429567297060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1429567337058 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram0_MonPro_ac2307f1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/ms project/!Clean Folder/ModExp - Copy (2)/db/ModExp.ram0_MonPro_ac2307f1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1429567502514 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "c_in_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"c_in_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1429567525747 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1429567525747 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1429567525747 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MonPro:MonPro0\|MulAdd:MulAdd0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MonPro:MonPro0\|MulAdd:MulAdd0\|Mult0\"" {  } { { "MulAdd.v" "Mult0" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MulAdd.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1429567525763 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1429567525763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:c_in_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:c_in_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429567525888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:c_in_rtl_0 " "Instantiated megafunction \"altsyncram:c_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567525888 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429567525888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crg1 " "Found entity 1: altsyncram_crg1" {  } { { "db/altsyncram_crg1.tdf" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/altsyncram_crg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429567525982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567525982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MonPro:MonPro0\|MulAdd:MulAdd0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MonPro:MonPro0\|MulAdd:MulAdd0\|lpm_mult:Mult0\"" {  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MulAdd.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1429567526321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MonPro:MonPro0\|MulAdd:MulAdd0\|lpm_mult:Mult0 " "Instantiated megafunction \"MonPro:MonPro0\|MulAdd:MulAdd0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1429567526321 ""}  } { { "MulAdd.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/MulAdd.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1429567526321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1429567526408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1429567526408 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1429567535078 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1429567535453 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1429567535453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1429567539055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1429567539055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "stateModExp\[4\] GND " "Pin \"stateModExp\[4\]\" is stuck at GND" {  } { { "ModExp.v" "" { Text "E:/ms project/!Clean Folder/ModExp - Copy (2)/ModExp.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1429567569055 "|ModExp|stateModExp[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1429567569055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ms project/!Clean Folder/ModExp - Copy (2)/output_files/ModExp.map.smsg " "Generated suppressed messages file E:/ms project/!Clean Folder/ModExp - Copy (2)/output_files/ModExp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1429567639448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1429567642486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1429567642486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48069 " "Implemented 48069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1429567646483 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1429567646483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47952 " "Implemented 47952 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1429567646483 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1429567646483 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1429567646483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1429567646483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1283 " "Peak virtual memory: 1283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1429567646608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 15:07:26 2015 " "Processing ended: Mon Apr 20 15:07:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1429567646608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:56 " "Elapsed time: 00:06:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1429567646608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:54 " "Total CPU time (on all processors): 00:06:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1429567646608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1429567646608 ""}
