#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x125763810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12575c100 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12577a110_0 .net "active", 0 0, v0x125778670_0;  1 drivers
v0x12577a1a0_0 .var "clk", 0 0;
v0x12577a230_0 .var "clk_enable", 0 0;
v0x12577a2c0_0 .net "data_address", 31 0, L_0x12577fab0;  1 drivers
v0x12577a350_0 .net "data_read", 0 0, v0x125779130_0;  1 drivers
v0x12577a420_0 .var "data_readdata", 31 0;
v0x12577a4b0_0 .net "data_write", 0 0, v0x125779260_0;  1 drivers
v0x12577a560_0 .net "data_writedata", 31 0, v0x125779300_0;  1 drivers
v0x12577a610_0 .net "instr_address", 31 0, L_0x125780d00;  1 drivers
v0x12577a740_0 .var "instr_readdata", 31 0;
v0x12577a7d0_0 .net "register_v0", 31 0, L_0x12577f520;  1 drivers
v0x12577a8a0_0 .var "reset", 0 0;
S_0x1257634a0 .scope module, "dut" "mips_cpu_harvard" 3 70, 4 1 0, S_0x12575c100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12577ef10 .functor BUFZ 1, L_0x12577cb20, C4<0>, C4<0>, C4<0>;
L_0x12577f670 .functor BUFZ 32, L_0x12577f180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12577fab0 .functor BUFZ 32, v0x125772960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x125780330 .functor OR 1, L_0x12577ff90, L_0x125780250, C4<0>, C4<0>;
L_0x125780b20 .functor OR 1, L_0x1257808b0, L_0x1257806d0, C4<0>, C4<0>;
L_0x125780c10 .functor AND 1, L_0x125780590, L_0x125780b20, C4<1>, C4<1>;
L_0x125780d00 .functor BUFZ 32, v0x125775d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777450_0 .net/2u *"_ivl_20", 15 0, L_0x118068208;  1 drivers
v0x1257774e0_0 .net *"_ivl_23", 15 0, L_0x12577f720;  1 drivers
L_0x118068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x125777570_0 .net/2u *"_ivl_30", 31 0, L_0x118068298;  1 drivers
v0x125777600_0 .net *"_ivl_34", 31 0, L_0x12577fe40;  1 drivers
L_0x1180682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777690_0 .net *"_ivl_37", 25 0, L_0x1180682e0;  1 drivers
L_0x118068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x125777740_0 .net/2u *"_ivl_38", 31 0, L_0x118068328;  1 drivers
v0x1257777f0_0 .net *"_ivl_40", 0 0, L_0x12577ff90;  1 drivers
v0x125777890_0 .net *"_ivl_42", 31 0, L_0x125780070;  1 drivers
L_0x118068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777940_0 .net *"_ivl_45", 25 0, L_0x118068370;  1 drivers
L_0x1180683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x125777a50_0 .net/2u *"_ivl_46", 31 0, L_0x1180683b8;  1 drivers
v0x125777b00_0 .net *"_ivl_48", 0 0, L_0x125780250;  1 drivers
v0x125777ba0_0 .net *"_ivl_52", 31 0, L_0x125780420;  1 drivers
L_0x118068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777c50_0 .net *"_ivl_55", 25 0, L_0x118068400;  1 drivers
L_0x118068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777d00_0 .net/2u *"_ivl_56", 31 0, L_0x118068448;  1 drivers
v0x125777db0_0 .net *"_ivl_58", 0 0, L_0x125780590;  1 drivers
v0x125777e50_0 .net *"_ivl_60", 31 0, L_0x125780630;  1 drivers
L_0x118068490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125777f00_0 .net *"_ivl_63", 25 0, L_0x118068490;  1 drivers
L_0x1180684d8 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x125778090_0 .net/2u *"_ivl_64", 31 0, L_0x1180684d8;  1 drivers
v0x125778120_0 .net *"_ivl_66", 0 0, L_0x1257808b0;  1 drivers
v0x1257781c0_0 .net *"_ivl_68", 31 0, L_0x125780950;  1 drivers
v0x125778270_0 .net *"_ivl_7", 4 0, L_0x12577eb50;  1 drivers
L_0x118068520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125778320_0 .net *"_ivl_71", 25 0, L_0x118068520;  1 drivers
L_0x118068568 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x1257783d0_0 .net/2u *"_ivl_72", 31 0, L_0x118068568;  1 drivers
v0x125778480_0 .net *"_ivl_74", 0 0, L_0x1257806d0;  1 drivers
v0x125778520_0 .net *"_ivl_77", 0 0, L_0x125780b20;  1 drivers
v0x1257785c0_0 .net *"_ivl_9", 4 0, L_0x12577ebf0;  1 drivers
v0x125778670_0 .var "active", 0 0;
v0x125778710_0 .net "alu_control_out", 3 0, v0x125772db0_0;  1 drivers
v0x1257787f0_0 .net "alu_fcode", 5 0, L_0x12577f590;  1 drivers
v0x125778880_0 .net "alu_op", 1 0, L_0x12577e1c0;  1 drivers
v0x125778910_0 .net "alu_op1", 31 0, L_0x12577f670;  1 drivers
v0x1257789a0_0 .net "alu_op2", 31 0, L_0x12577f9b0;  1 drivers
v0x125778a30_0 .net "alu_out", 31 0, v0x125772960_0;  1 drivers
v0x125777fb0_0 .net "alu_src", 0 0, L_0x12577c450;  1 drivers
v0x125778cc0_0 .net "alu_z_flag", 0 0, L_0x12577fbe0;  1 drivers
v0x125778d50_0 .net "branch", 0 0, L_0x12577dbc0;  1 drivers
v0x125778e00_0 .net "clk", 0 0, v0x12577a1a0_0;  1 drivers
v0x125778ed0_0 .net "clk_enable", 0 0, v0x12577a230_0;  1 drivers
v0x125778f60_0 .net "curr_addr", 31 0, v0x125775d10_0;  1 drivers
v0x125779010_0 .net "curr_addr_p4", 31 0, L_0x12577fd00;  1 drivers
v0x1257790a0_0 .net "data_address", 31 0, L_0x12577fab0;  alias, 1 drivers
v0x125779130_0 .var "data_read", 0 0;
v0x1257791c0_0 .net "data_readdata", 31 0, v0x12577a420_0;  1 drivers
v0x125779260_0 .var "data_write", 0 0;
v0x125779300_0 .var "data_writedata", 31 0;
v0x1257793b0_0 .net "instr_address", 31 0, L_0x125780d00;  alias, 1 drivers
v0x125779460_0 .net "instr_opcode", 5 0, L_0x12577b7c0;  1 drivers
v0x125779520_0 .net "instr_readdata", 31 0, v0x12577a740_0;  1 drivers
v0x1257795c0_0 .net "j_type", 0 0, L_0x125780330;  1 drivers
v0x125779660_0 .net "jr_type", 0 0, L_0x125780c10;  1 drivers
v0x125779700_0 .net "mem_read", 0 0, L_0x12577d090;  1 drivers
v0x1257797b0_0 .net "mem_to_reg", 0 0, L_0x12577c6f0;  1 drivers
v0x125779860_0 .net "mem_write", 0 0, L_0x12577d630;  1 drivers
v0x125779910_0 .var "next_instr_addr", 31 0;
v0x1257799a0_0 .net "offset", 31 0, L_0x12577f910;  1 drivers
v0x125779a40_0 .net "reg_a_read_data", 31 0, L_0x12577f180;  1 drivers
v0x125779b00_0 .net "reg_a_read_index", 4 0, L_0x12577ea30;  1 drivers
v0x125779bb0_0 .net "reg_b_read_data", 31 0, L_0x12577f430;  1 drivers
v0x125779c60_0 .net "reg_b_read_index", 4 0, L_0x12577e530;  1 drivers
v0x125779d10_0 .net "reg_dst", 0 0, L_0x12577bfc0;  1 drivers
v0x125779dc0_0 .net "reg_write", 0 0, L_0x12577cb20;  1 drivers
v0x125779e70_0 .net "reg_write_data", 31 0, L_0x12577edb0;  1 drivers
v0x125779f20_0 .net "reg_write_enable", 0 0, L_0x12577ef10;  1 drivers
v0x125779fd0_0 .net "reg_write_index", 4 0, L_0x12577ec90;  1 drivers
v0x12577a080_0 .net "register_v0", 31 0, L_0x12577f520;  alias, 1 drivers
v0x125778ae0_0 .net "reset", 0 0, v0x12577a8a0_0;  1 drivers
E_0x12575e580/0 .event edge, v0x1257752b0_0, v0x125772a50_0, v0x125779010_0, v0x1257799a0_0;
E_0x12575e580/1 .event edge, v0x1257795c0_0, v0x125779520_0, v0x125779660_0, v0x125776850_0;
E_0x12575e580 .event/or E_0x12575e580/0, E_0x12575e580/1;
L_0x12577b7c0 .part v0x12577a740_0, 26, 6;
L_0x12577ea30 .part v0x12577a740_0, 21, 5;
L_0x12577e530 .part v0x12577a740_0, 16, 5;
L_0x12577eb50 .part v0x12577a740_0, 11, 5;
L_0x12577ebf0 .part v0x12577a740_0, 16, 5;
L_0x12577ec90 .functor MUXZ 5, L_0x12577ebf0, L_0x12577eb50, L_0x12577bfc0, C4<>;
L_0x12577edb0 .functor MUXZ 32, v0x125772960_0, v0x12577a420_0, L_0x12577c6f0, C4<>;
L_0x12577f590 .part v0x12577a740_0, 0, 6;
L_0x12577f720 .part v0x12577a740_0, 0, 16;
L_0x12577f910 .concat [ 16 16 0 0], L_0x12577f720, L_0x118068208;
L_0x12577f9b0 .functor MUXZ 32, L_0x12577f430, L_0x12577f910, L_0x12577c450, C4<>;
L_0x12577fd00 .arith/sum 32, v0x125775d10_0, L_0x118068298;
L_0x12577fe40 .concat [ 6 26 0 0], L_0x12577b7c0, L_0x1180682e0;
L_0x12577ff90 .cmp/eq 32, L_0x12577fe40, L_0x118068328;
L_0x125780070 .concat [ 6 26 0 0], L_0x12577b7c0, L_0x118068370;
L_0x125780250 .cmp/eq 32, L_0x125780070, L_0x1180683b8;
L_0x125780420 .concat [ 6 26 0 0], L_0x12577b7c0, L_0x118068400;
L_0x125780590 .cmp/eq 32, L_0x125780420, L_0x118068448;
L_0x125780630 .concat [ 6 26 0 0], L_0x12577f590, L_0x118068490;
L_0x1257808b0 .cmp/eq 32, L_0x125780630, L_0x1180684d8;
L_0x125780950 .concat [ 6 26 0 0], L_0x12577f590, L_0x118068520;
L_0x1257806d0 .cmp/eq 32, L_0x125780950, L_0x118068568;
S_0x1257603b0 .scope module, "cpu_alu" "alu" 4 106, 5 1 0, S_0x1257634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125710050_0 .net/2u *"_ivl_0", 31 0, L_0x118068250;  1 drivers
v0x125772740_0 .net "control", 3 0, v0x125772db0_0;  alias, 1 drivers
v0x1257727f0_0 .net "op1", 31 0, L_0x12577f670;  alias, 1 drivers
v0x1257728b0_0 .net "op2", 31 0, L_0x12577f9b0;  alias, 1 drivers
v0x125772960_0 .var "result", 31 0;
v0x125772a50_0 .net "z_flag", 0 0, L_0x12577fbe0;  alias, 1 drivers
E_0x12575bf40 .event edge, v0x1257728b0_0, v0x1257727f0_0, v0x125772740_0;
L_0x12577fbe0 .cmp/eq 32, v0x125772960_0, L_0x118068250;
S_0x125772b70 .scope module, "cpu_alu_control" "alu_control" 4 91, 6 1 0, S_0x1257634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x125772db0_0 .var "alu_control_out", 3 0;
v0x125772e70_0 .net "alu_fcode", 5 0, L_0x12577f590;  alias, 1 drivers
v0x125772f10_0 .net "alu_opcode", 1 0, L_0x12577e1c0;  alias, 1 drivers
E_0x125772d80 .event edge, v0x125772f10_0, v0x125772e70_0;
S_0x125773020 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x1257634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x12577bfc0 .functor AND 1, L_0x12577ba10, L_0x12577bee0, C4<1>, C4<1>;
L_0x12577c1d0 .functor AND 1, L_0x12577c0f0, L_0x12577bb30, C4<1>, C4<1>;
L_0x12577c280 .functor AND 1, L_0x12577c1d0, L_0x12577bc90, C4<1>, C4<1>;
L_0x12577c450 .functor AND 1, L_0x12577c280, L_0x12577c370, C4<1>, C4<1>;
L_0x12577c6f0 .functor AND 1, L_0x12577c580, L_0x12577bb30, C4<1>, C4<1>;
L_0x12577c7e0 .functor AND 1, L_0x12577ba10, L_0x12577bb30, C4<1>, C4<1>;
L_0x12577c8f0 .functor AND 1, L_0x12577c7e0, L_0x12577c850, C4<1>, C4<1>;
L_0x12577cb20 .functor AND 1, L_0x12577c8f0, L_0x12577ca20, C4<1>, C4<1>;
L_0x12577ccb0 .functor AND 1, L_0x12577cc10, L_0x12577bb30, C4<1>, C4<1>;
L_0x12577cf00 .functor AND 1, L_0x12577ccb0, L_0x12577cd70, C4<1>, C4<1>;
L_0x12577d090 .functor AND 1, L_0x12577cf00, L_0x12577cf70, C4<1>, C4<1>;
L_0x12577ce90 .functor AND 1, L_0x12577d1e0, L_0x12577d300, C4<1>, C4<1>;
L_0x12577d3e0 .functor AND 1, L_0x12577ce90, L_0x12577bc90, C4<1>, C4<1>;
L_0x12577d630 .functor AND 1, L_0x12577d3e0, L_0x12577d500, C4<1>, C4<1>;
L_0x12577c760 .functor AND 1, L_0x12577d6a0, L_0x12577d840, C4<1>, C4<1>;
L_0x12577d490 .functor AND 1, L_0x12577c760, L_0x12577da80, C4<1>, C4<1>;
L_0x12577dbc0 .functor AND 1, L_0x12577d490, L_0x12577bdd0, C4<1>, C4<1>;
L_0x12577de00 .functor AND 1, L_0x12577ba10, L_0x12577dcb0, C4<1>, C4<1>;
L_0x12577df10 .functor AND 1, L_0x12577de00, L_0x12577de70, C4<1>, C4<1>;
L_0x12577d5a0 .functor AND 1, L_0x12577df10, L_0x12577e060, C4<1>, C4<1>;
L_0x12577e100 .functor AND 1, L_0x12577e2a0, L_0x12577e410, C4<1>, C4<1>;
L_0x12577ce10 .functor AND 1, L_0x12577e100, L_0x12577dfc0, C4<1>, C4<1>;
L_0x12577e7c0 .functor AND 1, L_0x12577ce10, L_0x12577bdd0, C4<1>, C4<1>;
v0x125773320_0 .net *"_ivl_0", 31 0, L_0x12577b8e0;  1 drivers
v0x1257733d0_0 .net *"_ivl_102", 0 0, L_0x12577e2a0;  1 drivers
v0x125773470_0 .net *"_ivl_104", 0 0, L_0x12577e410;  1 drivers
v0x125773520_0 .net *"_ivl_106", 0 0, L_0x12577e100;  1 drivers
v0x1257735c0_0 .net *"_ivl_108", 0 0, L_0x12577dfc0;  1 drivers
v0x1257736a0_0 .net *"_ivl_110", 0 0, L_0x12577ce10;  1 drivers
v0x125773740_0 .net *"_ivl_112", 0 0, L_0x12577e7c0;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1257737e0_0 .net/2u *"_ivl_12", 5 0, L_0x1180680e8;  1 drivers
L_0x118068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x125773890_0 .net/2u *"_ivl_16", 5 0, L_0x118068130;  1 drivers
v0x1257739a0_0 .net *"_ivl_21", 0 0, L_0x12577bee0;  1 drivers
v0x125773a40_0 .net *"_ivl_25", 0 0, L_0x12577c0f0;  1 drivers
v0x125773ae0_0 .net *"_ivl_27", 0 0, L_0x12577c1d0;  1 drivers
v0x125773b80_0 .net *"_ivl_29", 0 0, L_0x12577c280;  1 drivers
L_0x118068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125773c20_0 .net *"_ivl_3", 25 0, L_0x118068010;  1 drivers
v0x125773cd0_0 .net *"_ivl_31", 0 0, L_0x12577c370;  1 drivers
v0x125773d70_0 .net *"_ivl_35", 0 0, L_0x12577c580;  1 drivers
v0x125773e10_0 .net *"_ivl_39", 0 0, L_0x12577c7e0;  1 drivers
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x125773fa0_0 .net/2u *"_ivl_4", 31 0, L_0x118068058;  1 drivers
v0x125774030_0 .net *"_ivl_41", 0 0, L_0x12577c850;  1 drivers
v0x1257740c0_0 .net *"_ivl_43", 0 0, L_0x12577c8f0;  1 drivers
v0x125774160_0 .net *"_ivl_45", 0 0, L_0x12577ca20;  1 drivers
v0x125774200_0 .net *"_ivl_49", 0 0, L_0x12577cc10;  1 drivers
v0x1257742a0_0 .net *"_ivl_51", 0 0, L_0x12577ccb0;  1 drivers
v0x125774340_0 .net *"_ivl_53", 0 0, L_0x12577cd70;  1 drivers
v0x1257743e0_0 .net *"_ivl_55", 0 0, L_0x12577cf00;  1 drivers
v0x125774480_0 .net *"_ivl_57", 0 0, L_0x12577cf70;  1 drivers
v0x125774520_0 .net *"_ivl_61", 0 0, L_0x12577d1e0;  1 drivers
v0x1257745c0_0 .net *"_ivl_63", 0 0, L_0x12577d300;  1 drivers
v0x125774660_0 .net *"_ivl_65", 0 0, L_0x12577ce90;  1 drivers
v0x125774700_0 .net *"_ivl_67", 0 0, L_0x12577d3e0;  1 drivers
v0x1257747a0_0 .net *"_ivl_69", 0 0, L_0x12577d500;  1 drivers
v0x125774840_0 .net *"_ivl_73", 0 0, L_0x12577d6a0;  1 drivers
v0x1257748e0_0 .net *"_ivl_75", 0 0, L_0x12577d840;  1 drivers
v0x125773eb0_0 .net *"_ivl_77", 0 0, L_0x12577c760;  1 drivers
v0x125774b70_0 .net *"_ivl_79", 0 0, L_0x12577da80;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x125774c00_0 .net/2u *"_ivl_8", 5 0, L_0x1180680a0;  1 drivers
v0x125774c90_0 .net *"_ivl_81", 0 0, L_0x12577d490;  1 drivers
v0x125774d20_0 .net *"_ivl_87", 0 0, L_0x12577dcb0;  1 drivers
v0x125774db0_0 .net *"_ivl_89", 0 0, L_0x12577de00;  1 drivers
v0x125774e50_0 .net *"_ivl_91", 0 0, L_0x12577de70;  1 drivers
v0x125774ef0_0 .net *"_ivl_93", 0 0, L_0x12577df10;  1 drivers
v0x125774f90_0 .net *"_ivl_95", 0 0, L_0x12577e060;  1 drivers
v0x125775030_0 .net *"_ivl_97", 0 0, L_0x12577d5a0;  1 drivers
v0x1257750d0_0 .net "alu_op", 1 0, L_0x12577e1c0;  alias, 1 drivers
v0x125775190_0 .net "alu_src", 0 0, L_0x12577c450;  alias, 1 drivers
v0x125775220_0 .net "beq", 0 0, L_0x12577bdd0;  1 drivers
v0x1257752b0_0 .net "branch", 0 0, L_0x12577dbc0;  alias, 1 drivers
v0x125775340_0 .net "instr_opcode", 5 0, L_0x12577b7c0;  alias, 1 drivers
v0x1257753d0_0 .var "jump", 0 0;
v0x125775460_0 .net "lw", 0 0, L_0x12577bb30;  1 drivers
v0x1257754f0_0 .net "mem_read", 0 0, L_0x12577d090;  alias, 1 drivers
v0x125775580_0 .net "mem_to_reg", 0 0, L_0x12577c6f0;  alias, 1 drivers
v0x125775610_0 .net "mem_write", 0 0, L_0x12577d630;  alias, 1 drivers
v0x1257756b0_0 .net "r_format", 0 0, L_0x12577ba10;  1 drivers
v0x125775750_0 .net "reg_dst", 0 0, L_0x12577bfc0;  alias, 1 drivers
v0x1257757f0_0 .net "reg_write", 0 0, L_0x12577cb20;  alias, 1 drivers
v0x125775890_0 .net "sw", 0 0, L_0x12577bc90;  1 drivers
L_0x12577b8e0 .concat [ 6 26 0 0], L_0x12577b7c0, L_0x118068010;
L_0x12577ba10 .cmp/eq 32, L_0x12577b8e0, L_0x118068058;
L_0x12577bb30 .cmp/eq 6, L_0x12577b7c0, L_0x1180680a0;
L_0x12577bc90 .cmp/eq 6, L_0x12577b7c0, L_0x1180680e8;
L_0x12577bdd0 .cmp/eq 6, L_0x12577b7c0, L_0x118068130;
L_0x12577bee0 .reduce/nor L_0x12577bb30;
L_0x12577c0f0 .reduce/nor L_0x12577ba10;
L_0x12577c370 .reduce/nor L_0x12577bdd0;
L_0x12577c580 .reduce/nor L_0x12577ba10;
L_0x12577c850 .reduce/nor L_0x12577bc90;
L_0x12577ca20 .reduce/nor L_0x12577bdd0;
L_0x12577cc10 .reduce/nor L_0x12577ba10;
L_0x12577cd70 .reduce/nor L_0x12577bc90;
L_0x12577cf70 .reduce/nor L_0x12577bdd0;
L_0x12577d1e0 .reduce/nor L_0x12577ba10;
L_0x12577d300 .reduce/nor L_0x12577bb30;
L_0x12577d500 .reduce/nor L_0x12577bdd0;
L_0x12577d6a0 .reduce/nor L_0x12577ba10;
L_0x12577d840 .reduce/nor L_0x12577bb30;
L_0x12577da80 .reduce/nor L_0x12577bc90;
L_0x12577dcb0 .reduce/nor L_0x12577bb30;
L_0x12577de70 .reduce/nor L_0x12577bc90;
L_0x12577e060 .reduce/nor L_0x12577bdd0;
L_0x12577e1c0 .concat8 [ 1 1 0 0], L_0x12577e7c0, L_0x12577d5a0;
L_0x12577e2a0 .reduce/nor L_0x12577ba10;
L_0x12577e410 .reduce/nor L_0x12577bb30;
L_0x12577dfc0 .reduce/nor L_0x12577bc90;
S_0x125775a20 .scope module, "cpu_pc" "pc" 4 140, 8 1 0, S_0x1257634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x125775c60_0 .net "clk", 0 0, v0x12577a1a0_0;  alias, 1 drivers
v0x125775d10_0 .var "curr_addr", 31 0;
v0x125775dc0_0 .net "next_addr", 31 0, v0x125779910_0;  1 drivers
v0x125775e80_0 .net "reset", 0 0, v0x12577a8a0_0;  alias, 1 drivers
E_0x125775c10 .event posedge, v0x125775c60_0;
S_0x125775f80 .scope module, "register" "regfile" 4 65, 9 1 0, S_0x1257634a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12577f180 .functor BUFZ 32, L_0x12577efc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12577f430 .functor BUFZ 32, L_0x12577f270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x125776c40_1 .array/port v0x125776c40, 1;
L_0x12577f520 .functor BUFZ 32, v0x125776c40_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1257762f0_0 .net *"_ivl_0", 31 0, L_0x12577efc0;  1 drivers
v0x125776390_0 .net *"_ivl_10", 6 0, L_0x12577f310;  1 drivers
L_0x1180681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125776430_0 .net *"_ivl_13", 1 0, L_0x1180681c0;  1 drivers
v0x1257764e0_0 .net *"_ivl_2", 6 0, L_0x12577f060;  1 drivers
L_0x118068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x125776590_0 .net *"_ivl_5", 1 0, L_0x118068178;  1 drivers
v0x125776680_0 .net *"_ivl_8", 31 0, L_0x12577f270;  1 drivers
v0x125776730_0 .net "r_clk", 0 0, v0x12577a1a0_0;  alias, 1 drivers
v0x1257767c0_0 .net "r_clk_enable", 0 0, v0x12577a230_0;  alias, 1 drivers
v0x125776850_0 .net "read_data1", 31 0, L_0x12577f180;  alias, 1 drivers
v0x125776980_0 .net "read_data2", 31 0, L_0x12577f430;  alias, 1 drivers
v0x125776a30_0 .net "read_reg1", 4 0, L_0x12577ea30;  alias, 1 drivers
v0x125776ae0_0 .net "read_reg2", 4 0, L_0x12577e530;  alias, 1 drivers
v0x125776b90_0 .net "register_v0", 31 0, L_0x12577f520;  alias, 1 drivers
v0x125776c40 .array "registers", 0 31, 31 0;
v0x125776fe0_0 .net "reset", 0 0, v0x12577a8a0_0;  alias, 1 drivers
v0x125777090_0 .net "write_control", 0 0, L_0x12577ef10;  alias, 1 drivers
v0x125777120_0 .net "write_data", 31 0, L_0x12577edb0;  alias, 1 drivers
v0x1257772b0_0 .net "write_reg", 4 0, L_0x12577ec90;  alias, 1 drivers
L_0x12577efc0 .array/port v0x125776c40, L_0x12577f060;
L_0x12577f060 .concat [ 5 2 0 0], L_0x12577ea30, L_0x118068178;
L_0x12577f270 .array/port v0x125776c40, L_0x12577f310;
L_0x12577f310 .concat [ 5 2 0 0], L_0x12577e530, L_0x1180681c0;
S_0x12574cf40 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x125780e90 .functor BUFZ 32, L_0x125780df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12577a960_0 .net *"_ivl_0", 31 0, L_0x125780df0;  1 drivers
o0x118032560 .functor BUFZ 1, C4<z>; HiZ drive
v0x12577a9f0_0 .net "clk", 0 0, o0x118032560;  0 drivers
o0x118032590 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12577aa90_0 .net "data_address", 31 0, o0x118032590;  0 drivers
o0x1180325c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12577ab30_0 .net "data_read", 0 0, o0x1180325c0;  0 drivers
v0x12577abd0_0 .net "data_readdata", 31 0, L_0x125780e90;  1 drivers
o0x118032620 .functor BUFZ 1, C4<z>; HiZ drive
v0x12577acc0_0 .net "data_write", 0 0, o0x118032620;  0 drivers
o0x118032650 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12577ad60_0 .net "data_writedata", 31 0, o0x118032650;  0 drivers
v0x12577ae10_0 .var/i "i", 31 0;
v0x12577aec0 .array "ram", 0 65535, 31 0;
E_0x12577a930 .event posedge, v0x12577a9f0_0;
L_0x125780df0 .array/port v0x12577aec0, o0x118032590;
S_0x125766f20 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x12573ffb0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x125781200 .functor BUFZ 32, L_0x125780f40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12577b2a0_0 .net *"_ivl_0", 31 0, L_0x125780f40;  1 drivers
v0x12577b360_0 .net *"_ivl_3", 29 0, L_0x125780fe0;  1 drivers
v0x12577b400_0 .net *"_ivl_4", 31 0, L_0x125781080;  1 drivers
L_0x1180685b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12577b4a0_0 .net *"_ivl_7", 1 0, L_0x1180685b0;  1 drivers
o0x1180328c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12577b550_0 .net "instr_address", 31 0, o0x1180328c0;  0 drivers
v0x12577b640_0 .net "instr_readdata", 31 0, L_0x125781200;  1 drivers
v0x12577b6f0 .array "memory1", 0 1073741823, 31 0;
L_0x125780f40 .array/port v0x12577b6f0, L_0x125781080;
L_0x125780fe0 .part o0x1180328c0, 0, 30;
L_0x125781080 .concat [ 30 2 0 0], L_0x125780fe0, L_0x1180685b0;
S_0x12577b050 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x125766f20;
 .timescale 0 0;
v0x12577b210_0 .var/i "i", 31 0;
    .scope S_0x125775f80;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x125776c40, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x125775f80;
T_1 ;
    %wait E_0x125775c10;
    %load/vec4 v0x125776fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1257767c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x125777090_0;
    %load/vec4 v0x1257772b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x125777120_0;
    %load/vec4 v0x1257772b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125776c40, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x125772b70;
T_2 ;
    %wait E_0x125772d80;
    %load/vec4 v0x125772f10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x125772f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x125772f10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x125772e70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x125772db0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1257603b0;
T_3 ;
    %wait E_0x12575bf40;
    %load/vec4 v0x125772740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %and;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %or;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %add;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %sub;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x1257727f0_0;
    %load/vec4 v0x1257728b0_0;
    %or;
    %inv;
    %assign/vec4 v0x125772960_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x125775a20;
T_4 ;
    %wait E_0x125775c10;
    %load/vec4 v0x125775e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x125775d10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x125775dc0_0;
    %assign/vec4 v0x125775d10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1257634a0;
T_5 ;
    %wait E_0x12575e580;
    %load/vec4 v0x125778d50_0;
    %load/vec4 v0x125778cc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x125779010_0;
    %load/vec4 v0x1257799a0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x125779910_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1257795c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x125779010_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x125779520_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x125779910_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x125779660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x125779a40_0;
    %store/vec4 v0x125779910_0, 0, 32;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12575c100;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12577a1a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12577a1a0_0;
    %inv;
    %store/vec4 v0x12577a1a0_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12575c100;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12577a8a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12577a8a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12577a8a0_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v0x12577a610_0;
    %cmpi/e 3217031168, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 54 "$fatal", 32'sb00000000000000000000000000000010, "wrong instr addr" {0 0 0};
T_7.1 ;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x12577a740_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x12577a420_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 8388616, 0, 32;
    %store/vec4 v0x12577a740_0, 0, 32;
    %delay 2, 0;
    %vpi_call/w 3 63 "$display", v0x12577a610_0 {0 0 0};
    %vpi_call/w 3 64 "$display", v0x12577a7d0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "succ" {0 0 0};
    %vpi_call/w 3 67 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x12574cf40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12577ae10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x12577ae10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x12577ae10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12577aec0, 0, 4;
    %load/vec4 v0x12577ae10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12577ae10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x12574cf40;
T_9 ;
    %wait E_0x12577a930;
    %load/vec4 v0x12577acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12577ad60_0;
    %ix/getv 3, v0x12577aa90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12577aec0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x125766f20;
T_10 ;
    %fork t_1, S_0x12577b050;
    %jmp t_0;
    .scope S_0x12577b050;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12577b210_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x12577b210_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x12577b210_0;
    %store/vec4a v0x12577b6f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12577b210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x12577b210_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12577b6f0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12577b6f0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12577b6f0, 4, 0;
    %end;
    .scope S_0x125766f20;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
