$date
	Wed May  9 15:36:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! Y $end
$var reg 2 % curr_state [1:0] $end
$var reg 2 & nxt_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
x#
x"
x!
$end
#50
0$
#100
b0 &
0"
0#
#150
b1 &
b0 %
0!
1#
#200
0#
#250
b1 %
1#
#270
b10 &
1"
#300
0#
#350
b0 &
b10 %
1!
1#
#360
b1 &
0"
#400
0#
#450
b1 %
0!
1#
#500
0#
#510
b10 &
1"
#550
b0 &
b10 %
1!
1#
#600
0#
#640
b1 &
0"
#650
b1 %
0!
1#
#700
0#
#750
1#
#800
0#
#830
b10 &
1"
#850
b0 &
b10 %
1!
1#
#900
0#
#950
b0 %
0!
1#
#1000
0#
#1050
1#
#1100
0#
#1150
1#
#1200
0#
#1250
1#
#1280
b1 &
0"
#1300
0#
#1350
b1 %
1#
#1360
b10 &
1"
#1400
0#
#1450
b0 &
b10 %
1!
1#
#1500
0#
