others => x"0000");
	
begin

	process(clk)
	begin
		if(rising_edge(clk) and write_en = '1') then
			mem_reg(to_integer(unsigned(Addr_in))) <= D_in;
		end if;
	end process;
	
	Mem_out <= mem_reg(to_integer(unsigned(Addr_in(7 downto 0))));
end behave;