vsim work.TB_ALU_
# vsim work.TB_ALU_ 
# Start time: 21:18:21 on May 16,2023
# Loading work.TB_ALU_
# Loading work.TB_ALU_SENDER
# Loading work.TB_ALU_RECEIVER
# Loading work.TB_ALU_CLKGEN
# Loading work.ALU
# Loading work.ALUCTRL
# Compile of CTRL.v was successful.
# Compile of ALU.v was successful.
# Compile of ALUCTRL.v was successful.
# Compile of tb_ALU.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB_ALU_
# Loading work.TB_ALU_SENDER
# Loading work.TB_ALU_RECEIVER
# Loading work.TB_ALU_CLKGEN
# Loading work.ALU
# Loading work.ALUCTRL
run
run -all
# 00000000 x
# 
# 99999999 x
# 
# 99999999 x
# 
# 8acf1357 x
# 
# 02244220 x
# 
# 97755779 x
# 
# 95511559 x
# 
# 43210000 x
# 
# 00000001 x
# 
# 00000000 x
# 
# 00000000 x
# 
# 00000001 x
# 
# 23456780 x
# 
# 01234567 x
# 
# 99999999 x
# 
# 8acf1357 x
# 
# 00000000 x
# 
# 00000000 x
# 
# ** Note: $stop    : F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v(43)
#    Time: 390 ns  Iteration: 1  Instance: /TB_ALU_/stimuli
# Break in Module TB_ALU_SENDER at F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v line 43
add wave -position insertpoint  \
sim:/TB_ALU_/stimuli/clk \
sim:/TB_ALU_/stimuli/rst_n \
sim:/TB_ALU_/stimuli/data1 \
sim:/TB_ALU_/stimuli/data2 \
sim:/TB_ALU_/stimuli/shamt \
sim:/TB_ALU_/stimuli/aluop \
sim:/TB_ALU_/stimuli/funct \
sim:/TB_ALU_/stimuli/data3 \
sim:/TB_ALU_/stimuli/nu \
sim:/TB_ALU_/stimuli/counter \
sim:/TB_ALU_/stimuli/message
restart
run -all
# 00000000 x
# 
# 99999999 x
# 
# 99999999 x
# 
# 8acf1357 x
# 
# 02244220 x
# 
# 97755779 x
# 
# 95511559 x
# 
# 43210000 x
# 
# 00000001 x
# 
# 00000000 x
# 
# 00000000 x
# 
# 00000001 x
# 
# 23456780 x
# 
# 01234567 x
# 
# 99999999 x
# 
# 8acf1357 x
# 
# 00000000 x
# 
# 00000000 x
# 
# ** Note: $stop    : F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v(43)
#    Time: 390 ns  Iteration: 1  Instance: /TB_ALU_/stimuli
# Break in Module TB_ALU_SENDER at F:/Users/whb/Documents/MyPrograms/Verilog/MIPS5/testbench/tb_ALU.v line 43
# End time: 21:20:46 on May 16,2023, Elapsed time: 0:02:25
# Errors: 0, Warnings: 1
