#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023ad69e6e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023ad69e6ff0 .scope module, "average_power_detector_tb" "average_power_detector_tb" 3 3;
 .timescale -9 -12;
P_0000023ad6aef1e0 .param/l "AVG_WINDOW_BITS" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000023ad6aef218 .param/l "CLK_PERIOD" 0 3 8, +C4<00000000000000000000000000001010>;
P_0000023ad6aef250 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
v0000023ad6b82740_0 .net "avg_power_out", 31 0, L_0000023ad6b82ba0;  1 drivers
v0000023ad6b82060_0 .net "avg_power_valid", 0 0, L_0000023ad6b183d0;  1 drivers
v0000023ad6b82560_0 .var "clk", 0 0;
v0000023ad6b82c40_0 .var "i", 31 0;
v0000023ad6b827e0_0 .var "rst_n", 0 0;
v0000023ad6b82880_0 .var "sample_in", 31 0;
v0000023ad6b82920_0 .var "sample_valid_in", 0 0;
S_0000023ad699b970 .scope module, "dut" "average_power_detector" 3 20, 4 9 0, S_0000023ad69e6ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "sample_in";
    .port_info 3 /INPUT 1 "sample_valid_in";
    .port_info 4 /OUTPUT 32 "avg_power_out";
    .port_info 5 /OUTPUT 1 "avg_power_valid";
P_0000023ad6adad00 .param/l "AVG_WINDOW_BITS" 0 4 11, +C4<00000000000000000000000000001010>;
P_0000023ad6adad38 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
L_0000023ad6b183d0 .functor BUFZ 1, v0000023ad69e7220_0, C4<0>, C4<0>, C4<0>;
v0000023ad6882ae0_0 .net/s *"_ivl_0", 63 0, L_0000023ad6b82380;  1 drivers
L_0000023ad6b83028 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0000023ad6882f00_0 .net *"_ivl_10", 9 0, L_0000023ad6b83028;  1 drivers
v0000023ad6908b60_0 .net/s *"_ivl_2", 63 0, L_0000023ad6b82100;  1 drivers
v0000023ad6933df0_0 .net *"_ivl_6", 73 0, L_0000023ad6b82a60;  1 drivers
v0000023ad69e84f0_0 .net *"_ivl_8", 63 0, L_0000023ad6b82d80;  1 drivers
v0000023ad686c1d0_0 .net "avg_power_out", 31 0, L_0000023ad6b82ba0;  alias, 1 drivers
v0000023ad686c270_0 .net "avg_power_valid", 0 0, L_0000023ad6b183d0;  alias, 1 drivers
v0000023ad69e7180_0 .net "clk", 0 0, v0000023ad6b82560_0;  1 drivers
v0000023ad69e7220_0 .var "output_valid_reg", 0 0;
v0000023ad6b82240_0 .net "rst_n", 0 0, v0000023ad6b827e0_0;  1 drivers
v0000023ad6b82600_0 .var "sample_count", 9 0;
v0000023ad6b826a0_0 .net "sample_in", 31 0, v0000023ad6b82880_0;  1 drivers
v0000023ad6b82f60_0 .net "sample_squared", 63 0, L_0000023ad6b829c0;  1 drivers
v0000023ad6b82e20_0 .net "sample_valid_in", 0 0, v0000023ad6b82920_0;  1 drivers
v0000023ad6b822e0_0 .var "sum_of_squares", 73 0;
E_0000023ad6af2a90/0 .event negedge, v0000023ad6b82240_0;
E_0000023ad6af2a90/1 .event posedge, v0000023ad69e7180_0;
E_0000023ad6af2a90 .event/or E_0000023ad6af2a90/0, E_0000023ad6af2a90/1;
L_0000023ad6b82380 .extend/s 64, v0000023ad6b82880_0;
L_0000023ad6b82100 .extend/s 64, v0000023ad6b82880_0;
L_0000023ad6b829c0 .arith/mult 64, L_0000023ad6b82380, L_0000023ad6b82100;
L_0000023ad6b82d80 .part v0000023ad6b822e0_0, 10, 64;
L_0000023ad6b82a60 .concat [ 64 10 0 0], L_0000023ad6b82d80, L_0000023ad6b83028;
L_0000023ad6b82ba0 .part L_0000023ad6b82a60, 0, 32;
    .scope S_0000023ad699b970;
T_0 ;
    %wait E_0000023ad6af2a90;
    %load/vec4 v0000023ad6b82240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 74;
    %assign/vec4 v0000023ad6b822e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023ad6b82600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ad69e7220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ad69e7220_0, 0;
    %load/vec4 v0000023ad6b82e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023ad6b82600_0;
    %pad/u 32;
    %cmpi/e 1023, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000023ad6b82f60_0;
    %pad/u 74;
    %assign/vec4 v0000023ad6b822e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023ad6b82600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023ad69e7220_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000023ad6b822e0_0;
    %load/vec4 v0000023ad6b82f60_0;
    %pad/u 74;
    %add;
    %assign/vec4 v0000023ad6b822e0_0, 0;
    %load/vec4 v0000023ad6b82600_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000023ad6b82600_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023ad69e6ff0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ad6b82560_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023ad6b82560_0;
    %inv;
    %store/vec4 v0000023ad6b82560_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0000023ad69e6ff0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ad6b827e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ad6b82880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ad6b82920_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ad6b827e0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 49 "$display", "Testing Average Power Detector..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ad6b82c40_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023ad6b82c40_0;
    %cmpi/u 2048, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000023ad6b82c40_0;
    %pushi/vec4 256, 0, 32;
    %mod;
    %store/vec4 v0000023ad6b82880_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023ad6b82920_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0000023ad6b82c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023ad6b82c40_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023ad6b82920_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 62 "$display", "Average Power Detector test completed" {0 0 0};
    %load/vec4 v0000023ad6b82060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call/w 3 66 "$display", "(OK) Average power calculation functional: 0x%h", v0000023ad6b82740_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "TEST PASSED" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call/w 3 69 "$display", "\342\232\240 No valid average power output" {0 0 0};
    %vpi_call/w 3 70 "$display", "TEST FAILED" {0 0 0};
T_2.3 ;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "verilog\average_power_detector_tb.v";
    "verilog\average_power_detector.v";
