--
-- Generated by VASY
--
ENTITY mux21 IS
PORT(
  a	: IN BIT;
  b	: IN BIT;
  s	: IN BIT;
  x	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END mux21;

ARCHITECTURE VBE OF mux21 IS

  SIGNAL rtldef_1	: BIT;
  SIGNAL rtldef_0	: BIT;
BEGIN

  rtldef_1 <= '1' WHEN (s = '0') ELSE
     '0';
  rtldef_0 <= '1' WHEN (s /= '0') ELSE
     '0';
  x <= ((rtldef_0 AND b) OR (rtldef_1 AND a));
END VBE;
