

================================================================
== Vitis HLS Report for 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out'
================================================================
* Date:           Tue Oct 28 18:17:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.345 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Push_conv2pix_out  |       16|       16|         5|          4|          4|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     906|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     184|    -|
|Register         |        -|     -|     121|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     121|    1090|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_305_p2         |         +|   0|  0|  13|           6|           4|
    |add_ln253_1_fu_501_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln253_2_fu_610_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln253_3_fu_718_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln253_4_fu_826_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln253_5_fu_934_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln253_6_fu_1042_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln253_7_fu_1150_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln253_fu_381_p2         |         +|   0|  0|  23|          16|          16|
    |and_ln253_1_fu_491_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln253_2_fu_600_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln253_3_fu_708_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln253_4_fu_816_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln253_5_fu_924_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln253_6_fu_1032_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln253_7_fu_1140_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln253_fu_371_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln253_10_fu_876_p2     |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_11_fu_912_p2     |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_12_fu_984_p2     |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_13_fu_1020_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_14_fu_1092_p2    |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_15_fu_1128_p2    |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_1_fu_359_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_2_fu_443_p2      |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_3_fu_479_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_4_fu_552_p2      |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_5_fu_588_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_6_fu_660_p2      |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_7_fu_696_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_8_fu_768_p2      |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln253_9_fu_804_p2      |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln253_fu_323_p2        |      icmp|   0|  0|  31|          24|           1|
    |or_ln249_1_fu_1200_p2       |        or|   0|  0|   5|           5|           2|
    |or_ln249_2_fu_1210_p2       |        or|   0|  0|   5|           5|           2|
    |or_ln249_3_fu_1220_p2       |        or|   0|  0|   5|           5|           3|
    |or_ln249_4_fu_1230_p2       |        or|   0|  0|   5|           5|           3|
    |or_ln249_5_fu_1240_p2       |        or|   0|  0|   5|           5|           3|
    |or_ln249_6_fu_1250_p2       |        or|   0|  0|   5|           5|           3|
    |or_ln249_fu_432_p2          |        or|   0|  0|   5|           5|           1|
    |or_ln253_10_fu_918_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln253_11_fu_962_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln253_12_fu_1026_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln253_13_fu_1070_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln253_14_fu_1134_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln253_15_fu_1178_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln253_1_fu_409_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_2_fu_485_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_3_fu_529_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_4_fu_594_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_5_fu_638_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_6_fu_702_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_7_fu_746_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_8_fu_810_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_9_fu_854_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln253_fu_365_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln253_10_fu_652_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_11_fu_760_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_12_fu_868_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_13_fu_976_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_14_fu_1084_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln253_15_fu_1192_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln253_1_fu_535_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_2_fu_644_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_3_fu_752_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_4_fu_860_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_5_fu_968_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_6_fu_1076_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_7_fu_1184_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln253_8_fu_423_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_9_fu_543_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln253_fu_415_p3      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_1_fu_523_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_2_fu_632_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_3_fu_740_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_4_fu_848_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_5_fu_956_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_6_fu_1064_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_7_fu_1172_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln253_fu_403_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 906|         458|         463|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_n2_1        |   9|          2|    6|         12|
    |n2_fu_86                     |   9|          2|    6|         12|
    |outpix_address0              |  26|          5|    5|         25|
    |outpix_address1              |  26|          5|    5|         25|
    |outpix_d0                    |  26|          5|   16|         80|
    |outpix_d1                    |  26|          5|   16|         80|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 184|         37|   59|        247|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |n2_1_reg_1267                |   6|   0|    6|          0|
    |n2_fu_86                     |   6|   0|    6|          0|
    |select_ln253_10_reg_1327     |  16|   0|   16|          0|
    |select_ln253_11_reg_1332     |  16|   0|   16|          0|
    |select_ln253_12_reg_1337     |  16|   0|   16|          0|
    |select_ln253_13_reg_1342     |  16|   0|   16|          0|
    |select_ln253_14_reg_1347     |  16|   0|   16|          0|
    |select_ln253_15_reg_1352     |  16|   0|   16|          0|
    |tmp_reg_1273                 |   1|   0|    1|          0|
    |trunc_ln249_reg_1317         |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 121|   0|  121|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  conv1conv2_from_windows8_Pipeline_Push_conv2pix_out|  return value|
|acc2_address0    |  out|    2|   ap_memory|                                                 acc2|         array|
|acc2_ce0         |  out|    1|   ap_memory|                                                 acc2|         array|
|acc2_q0          |   in|   24|   ap_memory|                                                 acc2|         array|
|outpix_address0  |  out|    5|   ap_memory|                                               outpix|         array|
|outpix_ce0       |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_we0       |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_d0        |  out|   16|   ap_memory|                                               outpix|         array|
|outpix_address1  |  out|    5|   ap_memory|                                               outpix|         array|
|outpix_ce1       |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_we1       |  out|    1|   ap_memory|                                               outpix|         array|
|outpix_d1        |  out|   16|   ap_memory|                                               outpix|         array|
|acc2_1_address0  |  out|    2|   ap_memory|                                               acc2_1|         array|
|acc2_1_ce0       |  out|    1|   ap_memory|                                               acc2_1|         array|
|acc2_1_q0        |   in|   24|   ap_memory|                                               acc2_1|         array|
|acc2_2_address0  |  out|    2|   ap_memory|                                               acc2_2|         array|
|acc2_2_ce0       |  out|    1|   ap_memory|                                               acc2_2|         array|
|acc2_2_q0        |   in|   24|   ap_memory|                                               acc2_2|         array|
|acc2_3_address0  |  out|    2|   ap_memory|                                               acc2_3|         array|
|acc2_3_ce0       |  out|    1|   ap_memory|                                               acc2_3|         array|
|acc2_3_q0        |   in|   24|   ap_memory|                                               acc2_3|         array|
|acc2_4_address0  |  out|    2|   ap_memory|                                               acc2_4|         array|
|acc2_4_ce0       |  out|    1|   ap_memory|                                               acc2_4|         array|
|acc2_4_q0        |   in|   24|   ap_memory|                                               acc2_4|         array|
|acc2_5_address0  |  out|    2|   ap_memory|                                               acc2_5|         array|
|acc2_5_ce0       |  out|    1|   ap_memory|                                               acc2_5|         array|
|acc2_5_q0        |   in|   24|   ap_memory|                                               acc2_5|         array|
|acc2_6_address0  |  out|    2|   ap_memory|                                               acc2_6|         array|
|acc2_6_ce0       |  out|    1|   ap_memory|                                               acc2_6|         array|
|acc2_6_q0        |   in|   24|   ap_memory|                                               acc2_6|         array|
|acc2_7_address0  |  out|    2|   ap_memory|                                               acc2_7|         array|
|acc2_7_ce0       |  out|    1|   ap_memory|                                               acc2_7|         array|
|acc2_7_q0        |   in|   24|   ap_memory|                                               acc2_7|         array|
+-----------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 8 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %n2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body75.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n2_1 = load i6 %n2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 11 'load' 'n2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n2_1, i32 5" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %tmp, void %for.body75.split.i_ifconv, void %for.inc86.i.exitStub" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 13 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %n2_1, i32 3, i32 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 14 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i2 %lshr_ln1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 15 'zext' 'zext_ln249_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%acc2_addr = getelementptr i24 %acc2, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 16 'getelementptr' 'acc2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 17 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%acc2_1_addr = getelementptr i24 %acc2_1, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 18 'getelementptr' 'acc2_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 19 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc2_2_addr = getelementptr i24 %acc2_2, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 20 'getelementptr' 'acc2_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 21 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%acc2_3_addr = getelementptr i24 %acc2_3, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 22 'getelementptr' 'acc2_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 23 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%acc2_4_addr = getelementptr i24 %acc2_4, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 24 'getelementptr' 'acc2_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 25 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%acc2_5_addr = getelementptr i24 %acc2_5, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 26 'getelementptr' 'acc2_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 27 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%acc2_6_addr = getelementptr i24 %acc2_6, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 28 'getelementptr' 'acc2_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 29 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%acc2_7_addr = getelementptr i24 %acc2_7, i64 0, i64 %zext_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 30 'getelementptr' 'acc2_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 31 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln249 = add i6 %n2_1, i6 8" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 32 'add' 'add_ln249' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln249 = store i6 %add_ln249, i6 %n2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 33 'store' 'store_ln249' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 206 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i6 %n2_1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 34 'zext' 'zext_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i6 %n2_1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 35 'trunc' 'trunc_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%t2 = load i2 %acc2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 36 'load' 't2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 37 [1/1] (0.93ns)   --->   "%icmp_ln253 = icmp_sgt  i24 %t2, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 37 'icmp' 'icmp_ln253' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 39 'bitselect' 'tmp_930' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 40 'bitselect' 'tmp_931' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i24 %t2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 41 'trunc' 'trunc_ln253' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln253_1 = icmp_ne  i6 %trunc_ln253, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 42 'icmp' 'icmp_ln253_1' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%or_ln253 = or i1 %tmp_930, i1 %icmp_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 43 'or' 'or_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%and_ln253 = and i1 %or_ln253, i1 %tmp_931" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 44 'and' 'and_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln253)   --->   "%zext_ln253 = zext i1 %and_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 45 'zext' 'zext_ln253' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253 = add i16 %trunc_ln, i16 %zext_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 46 'add' 'add_ln253' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 47 'bitselect' 'tmp_932' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 48 'bitselect' 'tmp_933' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%xor_ln253 = xor i1 %tmp_933, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 49 'xor' 'xor_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%or_ln253_1 = or i1 %tmp_932, i1 %xor_ln253" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 50 'or' 'or_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_8)   --->   "%select_ln253 = select i1 %or_ln253_1, i16 %add_ln253, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 51 'select' 'select_ln253' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_8 = select i1 %icmp_ln253, i16 %select_ln253, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 52 'select' 'select_ln253_8' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%outpix_addr = getelementptr i16 %outpix, i64 0, i64 %zext_ln249" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 53 'getelementptr' 'outpix_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_8, i5 %outpix_addr" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 54 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln249 = or i5 %trunc_ln249, i5 1" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 55 'or' 'or_ln249' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %or_ln249" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 56 'zext' 'zext_ln252' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.67ns)   --->   "%t2_1 = load i2 %acc2_1_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 57 'load' 't2_1' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/1] (0.93ns)   --->   "%icmp_ln253_2 = icmp_sgt  i24 %t2_1, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 58 'icmp' 'icmp_ln253_2' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%trunc_ln253_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_1, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 59 'partselect' 'trunc_ln253_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 60 'bitselect' 'tmp_934' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 61 'bitselect' 'tmp_935' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i24 %t2_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 62 'trunc' 'trunc_ln253_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln253_3 = icmp_ne  i6 %trunc_ln253_1, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 63 'icmp' 'icmp_ln253_3' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%or_ln253_2 = or i1 %tmp_934, i1 %icmp_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 64 'or' 'or_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%and_ln253_1 = and i1 %or_ln253_2, i1 %tmp_935" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 65 'and' 'and_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_1)   --->   "%zext_ln253_1 = zext i1 %and_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 66 'zext' 'zext_ln253_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_1 = add i16 %trunc_ln253_2, i16 %zext_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 67 'add' 'add_ln253_1' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_1, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 68 'bitselect' 'tmp_936' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_1, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 69 'bitselect' 'tmp_937' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%xor_ln253_1 = xor i1 %tmp_937, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 70 'xor' 'xor_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%or_ln253_3 = or i1 %tmp_936, i1 %xor_ln253_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 71 'or' 'or_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_9)   --->   "%select_ln253_1 = select i1 %or_ln253_3, i16 %add_ln253_1, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 72 'select' 'select_ln253_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_9 = select i1 %icmp_ln253_2, i16 %select_ln253_1, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 73 'select' 'select_ln253_9' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%outpix_addr_1 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 74 'getelementptr' 'outpix_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_9, i5 %outpix_addr_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 75 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%t2_2 = load i2 %acc2_2_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 76 'load' 't2_2' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/1] (0.93ns)   --->   "%icmp_ln253_4 = icmp_sgt  i24 %t2_2, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 77 'icmp' 'icmp_ln253_4' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%trunc_ln253_4 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_2, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 78 'partselect' 'trunc_ln253_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 79 'bitselect' 'tmp_938' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 80 'bitselect' 'tmp_939' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln253_3 = trunc i24 %t2_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 81 'trunc' 'trunc_ln253_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%icmp_ln253_5 = icmp_ne  i6 %trunc_ln253_3, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 82 'icmp' 'icmp_ln253_5' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%or_ln253_4 = or i1 %tmp_938, i1 %icmp_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 83 'or' 'or_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%and_ln253_2 = and i1 %or_ln253_4, i1 %tmp_939" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 84 'and' 'and_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_2)   --->   "%zext_ln253_2 = zext i1 %and_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 85 'zext' 'zext_ln253_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_2 = add i16 %trunc_ln253_4, i16 %zext_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 86 'add' 'add_ln253_2' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_2, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 87 'bitselect' 'tmp_940' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_2, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 88 'bitselect' 'tmp_941' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%xor_ln253_2 = xor i1 %tmp_941, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 89 'xor' 'xor_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%or_ln253_5 = or i1 %tmp_940, i1 %xor_ln253_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 90 'or' 'or_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_10)   --->   "%select_ln253_2 = select i1 %or_ln253_5, i16 %add_ln253_2, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 91 'select' 'select_ln253_2' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_10 = select i1 %icmp_ln253_4, i16 %select_ln253_2, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 92 'select' 'select_ln253_10' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (0.67ns)   --->   "%t2_3 = load i2 %acc2_3_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 93 'load' 't2_3' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 94 [1/1] (0.93ns)   --->   "%icmp_ln253_6 = icmp_sgt  i24 %t2_3, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 94 'icmp' 'icmp_ln253_6' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%trunc_ln253_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_3, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 95 'partselect' 'trunc_ln253_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 96 'bitselect' 'tmp_942' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 97 'bitselect' 'tmp_943' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln253_5 = trunc i24 %t2_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 98 'trunc' 'trunc_ln253_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%icmp_ln253_7 = icmp_ne  i6 %trunc_ln253_5, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 99 'icmp' 'icmp_ln253_7' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%or_ln253_6 = or i1 %tmp_942, i1 %icmp_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 100 'or' 'or_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%and_ln253_3 = and i1 %or_ln253_6, i1 %tmp_943" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 101 'and' 'and_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_3)   --->   "%zext_ln253_3 = zext i1 %and_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 102 'zext' 'zext_ln253_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_3 = add i16 %trunc_ln253_6, i16 %zext_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 103 'add' 'add_ln253_3' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_3, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 104 'bitselect' 'tmp_944' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_3, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 105 'bitselect' 'tmp_945' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%xor_ln253_3 = xor i1 %tmp_945, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 106 'xor' 'xor_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%or_ln253_7 = or i1 %tmp_944, i1 %xor_ln253_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 107 'or' 'or_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_11)   --->   "%select_ln253_3 = select i1 %or_ln253_7, i16 %add_ln253_3, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 108 'select' 'select_ln253_3' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_11 = select i1 %icmp_ln253_6, i16 %select_ln253_3, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 109 'select' 'select_ln253_11' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (0.67ns)   --->   "%t2_4 = load i2 %acc2_4_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 110 'load' 't2_4' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 111 [1/1] (0.93ns)   --->   "%icmp_ln253_8 = icmp_sgt  i24 %t2_4, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 111 'icmp' 'icmp_ln253_8' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%trunc_ln253_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_4, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 112 'partselect' 'trunc_ln253_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 113 'bitselect' 'tmp_946' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 114 'bitselect' 'tmp_947' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln253_7 = trunc i24 %t2_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 115 'trunc' 'trunc_ln253_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.78ns)   --->   "%icmp_ln253_9 = icmp_ne  i6 %trunc_ln253_7, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 116 'icmp' 'icmp_ln253_9' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%or_ln253_8 = or i1 %tmp_946, i1 %icmp_ln253_9" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 117 'or' 'or_ln253_8' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%and_ln253_4 = and i1 %or_ln253_8, i1 %tmp_947" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 118 'and' 'and_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_4)   --->   "%zext_ln253_4 = zext i1 %and_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 119 'zext' 'zext_ln253_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_4 = add i16 %trunc_ln253_8, i16 %zext_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 120 'add' 'add_ln253_4' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_4, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 121 'bitselect' 'tmp_948' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_4, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 122 'bitselect' 'tmp_949' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%xor_ln253_4 = xor i1 %tmp_949, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 123 'xor' 'xor_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%or_ln253_9 = or i1 %tmp_948, i1 %xor_ln253_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 124 'or' 'or_ln253_9' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_12)   --->   "%select_ln253_4 = select i1 %or_ln253_9, i16 %add_ln253_4, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 125 'select' 'select_ln253_4' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_12 = select i1 %icmp_ln253_8, i16 %select_ln253_4, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 126 'select' 'select_ln253_12' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/2] (0.67ns)   --->   "%t2_5 = load i2 %acc2_5_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 127 'load' 't2_5' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 128 [1/1] (0.93ns)   --->   "%icmp_ln253_10 = icmp_sgt  i24 %t2_5, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 128 'icmp' 'icmp_ln253_10' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%trunc_ln253_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_5, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 129 'partselect' 'trunc_ln253_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 130 'bitselect' 'tmp_950' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 131 'bitselect' 'tmp_951' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln253_9 = trunc i24 %t2_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 132 'trunc' 'trunc_ln253_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.78ns)   --->   "%icmp_ln253_11 = icmp_ne  i6 %trunc_ln253_9, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 133 'icmp' 'icmp_ln253_11' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%or_ln253_10 = or i1 %tmp_950, i1 %icmp_ln253_11" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 134 'or' 'or_ln253_10' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%and_ln253_5 = and i1 %or_ln253_10, i1 %tmp_951" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 135 'and' 'and_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_5)   --->   "%zext_ln253_5 = zext i1 %and_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 136 'zext' 'zext_ln253_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_5 = add i16 %trunc_ln253_s, i16 %zext_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 137 'add' 'add_ln253_5' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_5, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 138 'bitselect' 'tmp_952' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_5, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 139 'bitselect' 'tmp_953' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%xor_ln253_5 = xor i1 %tmp_953, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 140 'xor' 'xor_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%or_ln253_11 = or i1 %tmp_952, i1 %xor_ln253_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 141 'or' 'or_ln253_11' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_13)   --->   "%select_ln253_5 = select i1 %or_ln253_11, i16 %add_ln253_5, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 142 'select' 'select_ln253_5' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_13 = select i1 %icmp_ln253_10, i16 %select_ln253_5, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 143 'select' 'select_ln253_13' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (0.67ns)   --->   "%t2_6 = load i2 %acc2_6_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 144 'load' 't2_6' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 145 [1/1] (0.93ns)   --->   "%icmp_ln253_12 = icmp_sgt  i24 %t2_6, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 145 'icmp' 'icmp_ln253_12' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%trunc_ln253_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_6, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 146 'partselect' 'trunc_ln253_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 147 'bitselect' 'tmp_954' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 148 'bitselect' 'tmp_955' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln253_11 = trunc i24 %t2_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 149 'trunc' 'trunc_ln253_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln253_13 = icmp_ne  i6 %trunc_ln253_11, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 150 'icmp' 'icmp_ln253_13' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%or_ln253_12 = or i1 %tmp_954, i1 %icmp_ln253_13" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 151 'or' 'or_ln253_12' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%and_ln253_6 = and i1 %or_ln253_12, i1 %tmp_955" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 152 'and' 'and_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_6)   --->   "%zext_ln253_6 = zext i1 %and_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 153 'zext' 'zext_ln253_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_6 = add i16 %trunc_ln253_10, i16 %zext_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 154 'add' 'add_ln253_6' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_6, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 155 'bitselect' 'tmp_956' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_6, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 156 'bitselect' 'tmp_957' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%xor_ln253_6 = xor i1 %tmp_957, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 157 'xor' 'xor_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%or_ln253_13 = or i1 %tmp_956, i1 %xor_ln253_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 158 'or' 'or_ln253_13' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_14)   --->   "%select_ln253_6 = select i1 %or_ln253_13, i16 %add_ln253_6, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 159 'select' 'select_ln253_6' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_14 = select i1 %icmp_ln253_12, i16 %select_ln253_6, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 160 'select' 'select_ln253_14' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 161 [1/2] (0.67ns)   --->   "%t2_7 = load i2 %acc2_7_addr" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 161 'load' 't2_7' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_2 : Operation 162 [1/1] (0.93ns)   --->   "%icmp_ln253_14 = icmp_sgt  i24 %t2_7, i24 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 162 'icmp' 'icmp_ln253_14' <Predicate = (!tmp)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%trunc_ln253_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %t2_7, i32 7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 163 'partselect' 'trunc_ln253_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 164 'bitselect' 'tmp_958' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 165 'bitselect' 'tmp_959' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln253_13 = trunc i24 %t2_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 166 'trunc' 'trunc_ln253_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.78ns)   --->   "%icmp_ln253_15 = icmp_ne  i6 %trunc_ln253_13, i6 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 167 'icmp' 'icmp_ln253_15' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%or_ln253_14 = or i1 %tmp_958, i1 %icmp_ln253_15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 168 'or' 'or_ln253_14' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%and_ln253_7 = and i1 %or_ln253_14, i1 %tmp_959" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 169 'and' 'and_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln253_7)   --->   "%zext_ln253_7 = zext i1 %and_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 170 'zext' 'zext_ln253_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln253_7 = add i16 %trunc_ln253_12, i16 %zext_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 171 'add' 'add_ln253_7' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln253_7, i32 15" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 172 'bitselect' 'tmp_960' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %t2_7, i32 22" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 173 'bitselect' 'tmp_961' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%xor_ln253_7 = xor i1 %tmp_961, i1 1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 174 'xor' 'xor_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%or_ln253_15 = or i1 %tmp_960, i1 %xor_ln253_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 175 'or' 'or_ln253_15' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln253_15)   --->   "%select_ln253_7 = select i1 %or_ln253_15, i16 %add_ln253_7, i16 65535" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 176 'select' 'select_ln253_7' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln253_15 = select i1 %icmp_ln253_14, i16 %select_ln253_7, i16 0" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 177 'select' 'select_ln253_15' <Predicate = (!tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln249_1 = or i5 %trunc_ln249, i5 2" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 178 'or' 'or_ln249_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln252_1 = zext i5 %or_ln249_1" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 179 'zext' 'zext_ln252_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%outpix_addr_2 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_1" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 180 'getelementptr' 'outpix_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_10, i5 %outpix_addr_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 181 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln249_2 = or i5 %trunc_ln249, i5 3" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 182 'or' 'or_ln249_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i5 %or_ln249_2" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 183 'zext' 'zext_ln252_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%outpix_addr_3 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_2" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 184 'getelementptr' 'outpix_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_11, i5 %outpix_addr_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 185 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%or_ln249_3 = or i5 %trunc_ln249, i5 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 186 'or' 'or_ln249_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln252_3 = zext i5 %or_ln249_3" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 187 'zext' 'zext_ln252_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%outpix_addr_4 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_3" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 188 'getelementptr' 'outpix_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_12, i5 %outpix_addr_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 189 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln249_4 = or i5 %trunc_ln249, i5 5" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 190 'or' 'or_ln249_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln252_4 = zext i5 %or_ln249_4" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 191 'zext' 'zext_ln252_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%outpix_addr_5 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_4" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 192 'getelementptr' 'outpix_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_13, i5 %outpix_addr_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 193 'store' 'store_ln253' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_3" [src/srcnn.cpp:250->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 194 'specpipeline' 'specpipeline_ln250' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 196 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln249_5 = or i5 %trunc_ln249, i5 6" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 197 'or' 'or_ln249_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln252_5 = zext i5 %or_ln249_5" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 198 'zext' 'zext_ln252_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%outpix_addr_6 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_5" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 199 'getelementptr' 'outpix_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_14, i5 %outpix_addr_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 200 'store' 'store_ln253' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln249_6 = or i5 %trunc_ln249, i5 7" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 201 'or' 'or_ln249_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln252_6 = zext i5 %or_ln249_6" [src/srcnn.cpp:252->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 202 'zext' 'zext_ln252_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%outpix_addr_7 = getelementptr i16 %outpix, i64 0, i64 %zext_ln252_6" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 203 'getelementptr' 'outpix_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.67ns)   --->   "%store_ln253 = store i16 %select_ln253_15, i5 %outpix_addr_7" [src/srcnn.cpp:253->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 204 'store' 'store_ln253' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body75.i" [src/srcnn.cpp:249->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623]   --->   Operation 205 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outpix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ acc2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n2                      (alloca           ) [ 010000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
n2_1                    (load             ) [ 001000]
tmp                     (bitselect        ) [ 011110]
br_ln249                (br               ) [ 000000]
lshr_ln1                (partselect       ) [ 000000]
zext_ln249_1            (zext             ) [ 000000]
acc2_addr               (getelementptr    ) [ 001000]
acc2_1_addr             (getelementptr    ) [ 001000]
acc2_2_addr             (getelementptr    ) [ 001000]
acc2_3_addr             (getelementptr    ) [ 001000]
acc2_4_addr             (getelementptr    ) [ 001000]
acc2_5_addr             (getelementptr    ) [ 001000]
acc2_6_addr             (getelementptr    ) [ 001000]
acc2_7_addr             (getelementptr    ) [ 001000]
add_ln249               (add              ) [ 000000]
store_ln249             (store            ) [ 000000]
zext_ln249              (zext             ) [ 000000]
trunc_ln249             (trunc            ) [ 010111]
t2                      (load             ) [ 000000]
icmp_ln253              (icmp             ) [ 000000]
trunc_ln                (partselect       ) [ 000000]
tmp_930                 (bitselect        ) [ 000000]
tmp_931                 (bitselect        ) [ 000000]
trunc_ln253             (trunc            ) [ 000000]
icmp_ln253_1            (icmp             ) [ 000000]
or_ln253                (or               ) [ 000000]
and_ln253               (and              ) [ 000000]
zext_ln253              (zext             ) [ 000000]
add_ln253               (add              ) [ 000000]
tmp_932                 (bitselect        ) [ 000000]
tmp_933                 (bitselect        ) [ 000000]
xor_ln253               (xor              ) [ 000000]
or_ln253_1              (or               ) [ 000000]
select_ln253            (select           ) [ 000000]
select_ln253_8          (select           ) [ 000000]
outpix_addr             (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
or_ln249                (or               ) [ 000000]
zext_ln252              (zext             ) [ 000000]
t2_1                    (load             ) [ 000000]
icmp_ln253_2            (icmp             ) [ 000000]
trunc_ln253_2           (partselect       ) [ 000000]
tmp_934                 (bitselect        ) [ 000000]
tmp_935                 (bitselect        ) [ 000000]
trunc_ln253_1           (trunc            ) [ 000000]
icmp_ln253_3            (icmp             ) [ 000000]
or_ln253_2              (or               ) [ 000000]
and_ln253_1             (and              ) [ 000000]
zext_ln253_1            (zext             ) [ 000000]
add_ln253_1             (add              ) [ 000000]
tmp_936                 (bitselect        ) [ 000000]
tmp_937                 (bitselect        ) [ 000000]
xor_ln253_1             (xor              ) [ 000000]
or_ln253_3              (or               ) [ 000000]
select_ln253_1          (select           ) [ 000000]
select_ln253_9          (select           ) [ 000000]
outpix_addr_1           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
t2_2                    (load             ) [ 000000]
icmp_ln253_4            (icmp             ) [ 000000]
trunc_ln253_4           (partselect       ) [ 000000]
tmp_938                 (bitselect        ) [ 000000]
tmp_939                 (bitselect        ) [ 000000]
trunc_ln253_3           (trunc            ) [ 000000]
icmp_ln253_5            (icmp             ) [ 000000]
or_ln253_4              (or               ) [ 000000]
and_ln253_2             (and              ) [ 000000]
zext_ln253_2            (zext             ) [ 000000]
add_ln253_2             (add              ) [ 000000]
tmp_940                 (bitselect        ) [ 000000]
tmp_941                 (bitselect        ) [ 000000]
xor_ln253_2             (xor              ) [ 000000]
or_ln253_5              (or               ) [ 000000]
select_ln253_2          (select           ) [ 000000]
select_ln253_10         (select           ) [ 000100]
t2_3                    (load             ) [ 000000]
icmp_ln253_6            (icmp             ) [ 000000]
trunc_ln253_6           (partselect       ) [ 000000]
tmp_942                 (bitselect        ) [ 000000]
tmp_943                 (bitselect        ) [ 000000]
trunc_ln253_5           (trunc            ) [ 000000]
icmp_ln253_7            (icmp             ) [ 000000]
or_ln253_6              (or               ) [ 000000]
and_ln253_3             (and              ) [ 000000]
zext_ln253_3            (zext             ) [ 000000]
add_ln253_3             (add              ) [ 000000]
tmp_944                 (bitselect        ) [ 000000]
tmp_945                 (bitselect        ) [ 000000]
xor_ln253_3             (xor              ) [ 000000]
or_ln253_7              (or               ) [ 000000]
select_ln253_3          (select           ) [ 000000]
select_ln253_11         (select           ) [ 000100]
t2_4                    (load             ) [ 000000]
icmp_ln253_8            (icmp             ) [ 000000]
trunc_ln253_8           (partselect       ) [ 000000]
tmp_946                 (bitselect        ) [ 000000]
tmp_947                 (bitselect        ) [ 000000]
trunc_ln253_7           (trunc            ) [ 000000]
icmp_ln253_9            (icmp             ) [ 000000]
or_ln253_8              (or               ) [ 000000]
and_ln253_4             (and              ) [ 000000]
zext_ln253_4            (zext             ) [ 000000]
add_ln253_4             (add              ) [ 000000]
tmp_948                 (bitselect        ) [ 000000]
tmp_949                 (bitselect        ) [ 000000]
xor_ln253_4             (xor              ) [ 000000]
or_ln253_9              (or               ) [ 000000]
select_ln253_4          (select           ) [ 000000]
select_ln253_12         (select           ) [ 000110]
t2_5                    (load             ) [ 000000]
icmp_ln253_10           (icmp             ) [ 000000]
trunc_ln253_s           (partselect       ) [ 000000]
tmp_950                 (bitselect        ) [ 000000]
tmp_951                 (bitselect        ) [ 000000]
trunc_ln253_9           (trunc            ) [ 000000]
icmp_ln253_11           (icmp             ) [ 000000]
or_ln253_10             (or               ) [ 000000]
and_ln253_5             (and              ) [ 000000]
zext_ln253_5            (zext             ) [ 000000]
add_ln253_5             (add              ) [ 000000]
tmp_952                 (bitselect        ) [ 000000]
tmp_953                 (bitselect        ) [ 000000]
xor_ln253_5             (xor              ) [ 000000]
or_ln253_11             (or               ) [ 000000]
select_ln253_5          (select           ) [ 000000]
select_ln253_13         (select           ) [ 000110]
t2_6                    (load             ) [ 000000]
icmp_ln253_12           (icmp             ) [ 000000]
trunc_ln253_10          (partselect       ) [ 000000]
tmp_954                 (bitselect        ) [ 000000]
tmp_955                 (bitselect        ) [ 000000]
trunc_ln253_11          (trunc            ) [ 000000]
icmp_ln253_13           (icmp             ) [ 000000]
or_ln253_12             (or               ) [ 000000]
and_ln253_6             (and              ) [ 000000]
zext_ln253_6            (zext             ) [ 000000]
add_ln253_6             (add              ) [ 000000]
tmp_956                 (bitselect        ) [ 000000]
tmp_957                 (bitselect        ) [ 000000]
xor_ln253_6             (xor              ) [ 000000]
or_ln253_13             (or               ) [ 000000]
select_ln253_6          (select           ) [ 000000]
select_ln253_14         (select           ) [ 010111]
t2_7                    (load             ) [ 000000]
icmp_ln253_14           (icmp             ) [ 000000]
trunc_ln253_12          (partselect       ) [ 000000]
tmp_958                 (bitselect        ) [ 000000]
tmp_959                 (bitselect        ) [ 000000]
trunc_ln253_13          (trunc            ) [ 000000]
icmp_ln253_15           (icmp             ) [ 000000]
or_ln253_14             (or               ) [ 000000]
and_ln253_7             (and              ) [ 000000]
zext_ln253_7            (zext             ) [ 000000]
add_ln253_7             (add              ) [ 000000]
tmp_960                 (bitselect        ) [ 000000]
tmp_961                 (bitselect        ) [ 000000]
xor_ln253_7             (xor              ) [ 000000]
or_ln253_15             (or               ) [ 000000]
select_ln253_7          (select           ) [ 000000]
select_ln253_15         (select           ) [ 010111]
or_ln249_1              (or               ) [ 000000]
zext_ln252_1            (zext             ) [ 000000]
outpix_addr_2           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
or_ln249_2              (or               ) [ 000000]
zext_ln252_2            (zext             ) [ 000000]
outpix_addr_3           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
or_ln249_3              (or               ) [ 000000]
zext_ln252_3            (zext             ) [ 000000]
outpix_addr_4           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
or_ln249_4              (or               ) [ 000000]
zext_ln252_4            (zext             ) [ 000000]
outpix_addr_5           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
specpipeline_ln250      (specpipeline     ) [ 000000]
speclooptripcount_ln249 (speclooptripcount) [ 000000]
specloopname_ln249      (specloopname     ) [ 000000]
or_ln249_5              (or               ) [ 000000]
zext_ln252_5            (zext             ) [ 000000]
outpix_addr_6           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
or_ln249_6              (or               ) [ 000000]
zext_ln252_6            (zext             ) [ 000000]
outpix_addr_7           (getelementptr    ) [ 000000]
store_ln253             (store            ) [ 000000]
br_ln249                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outpix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outpix"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc2_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc2_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc2_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="acc2_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="acc2_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="acc2_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="n2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="acc2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="0"/>
<pin id="99" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="acc2_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="24" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_1_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="acc2_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_2_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="acc2_3_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_3_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="acc2_4_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_4_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_4/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="acc2_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="2" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_5_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_5/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="acc2_6_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="2" slack="0"/>
<pin id="172" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_6_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_6/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="acc2_7_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc2_7_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t2_7/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="outpix_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="5" slack="0"/>
<pin id="207" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="209" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/2 store_ln253/2 store_ln253/3 store_ln253/3 store_ln253/4 store_ln253/4 store_ln253/5 store_ln253/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="outpix_addr_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="outpix_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="outpix_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_3/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="outpix_addr_4_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="5" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_4/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="outpix_addr_5_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_5/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="outpix_addr_6_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_6/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="outpix_addr_7_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outpix_addr_7/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln0_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="n2_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n2_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="lshr_ln1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="0" index="1" bw="6" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="0" index="3" bw="4" slack="0"/>
<pin id="288" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln249_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln249_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln249_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln249_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln249_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="1"/>
<pin id="322" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln253_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="24" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="24" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_930_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="24" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_930/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_931_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="0"/>
<pin id="350" dir="0" index="2" bw="4" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_931/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln253_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="0"/>
<pin id="357" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln253_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_ln253_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="and_ln253_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln253_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln253_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_932_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="16" slack="0"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_932/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_933_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="24" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_933/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln253_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln253_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln253_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="16" slack="0"/>
<pin id="419" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln253_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="0" index="2" bw="16" slack="0"/>
<pin id="427" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_8/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln249_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln252_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln253_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="24" slack="0"/>
<pin id="445" dir="0" index="1" bw="24" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln253_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="24" slack="0"/>
<pin id="452" dir="0" index="2" bw="4" slack="0"/>
<pin id="453" dir="0" index="3" bw="6" slack="0"/>
<pin id="454" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_934_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="24" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_934/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_935_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="24" slack="0"/>
<pin id="470" dir="0" index="2" bw="4" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_935/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln253_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="0"/>
<pin id="477" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln253_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_3/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="or_ln253_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_2/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln253_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln253_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln253_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_936_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_936/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_937_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="24" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_937/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln253_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="or_ln253_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_3/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln253_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="0"/>
<pin id="538" dir="0" index="2" bw="16" slack="0"/>
<pin id="539" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln253_9_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="0" index="2" bw="16" slack="0"/>
<pin id="547" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_9/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln253_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="24" slack="0"/>
<pin id="554" dir="0" index="1" bw="24" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_4/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln253_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="24" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_4/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_938_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="24" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_938/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_939_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="24" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_939/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln253_3_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="24" slack="0"/>
<pin id="586" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_3/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln253_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_5/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln253_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_4/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="and_ln253_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_2/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln253_2_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_2/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln253_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_940_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="16" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_940/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_941_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="24" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_941/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="xor_ln253_2_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_2/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln253_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_5/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln253_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="16" slack="0"/>
<pin id="648" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_2/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="select_ln253_10_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_10/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln253_6_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="24" slack="0"/>
<pin id="662" dir="0" index="1" bw="24" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_6/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="trunc_ln253_6_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="0" index="1" bw="24" slack="0"/>
<pin id="669" dir="0" index="2" bw="4" slack="0"/>
<pin id="670" dir="0" index="3" bw="6" slack="0"/>
<pin id="671" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_6/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_942_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="24" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_942/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_943_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="24" slack="0"/>
<pin id="687" dir="0" index="2" bw="4" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_943/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln253_5_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="24" slack="0"/>
<pin id="694" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_5/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln253_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="6" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_7/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln253_6_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_6/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln253_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_3/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln253_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_3/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln253_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_3/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_944_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_944/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_945_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="24" slack="0"/>
<pin id="735" dir="0" index="2" bw="6" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_945/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln253_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_3/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln253_7_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_7/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="select_ln253_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="16" slack="0"/>
<pin id="755" dir="0" index="2" bw="16" slack="0"/>
<pin id="756" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_3/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="select_ln253_11_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="16" slack="0"/>
<pin id="763" dir="0" index="2" bw="16" slack="0"/>
<pin id="764" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_11/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln253_8_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="24" slack="0"/>
<pin id="770" dir="0" index="1" bw="24" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_8/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln253_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="24" slack="0"/>
<pin id="777" dir="0" index="2" bw="4" slack="0"/>
<pin id="778" dir="0" index="3" bw="6" slack="0"/>
<pin id="779" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_8/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_946_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="24" slack="0"/>
<pin id="787" dir="0" index="2" bw="4" slack="0"/>
<pin id="788" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_946/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_947_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="24" slack="0"/>
<pin id="795" dir="0" index="2" bw="4" slack="0"/>
<pin id="796" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_947/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln253_7_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="0"/>
<pin id="802" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_7/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln253_9_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="0" index="1" bw="6" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_9/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="or_ln253_8_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_8/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="and_ln253_4_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_4/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln253_4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_4/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln253_4_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_4/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_948_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="16" slack="0"/>
<pin id="835" dir="0" index="2" bw="5" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_948/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_949_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="24" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_949/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="xor_ln253_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="1" slack="0"/>
<pin id="851" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_4/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="or_ln253_9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_9/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="select_ln253_4_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="16" slack="0"/>
<pin id="863" dir="0" index="2" bw="16" slack="0"/>
<pin id="864" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_4/2 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln253_12_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="0" index="2" bw="16" slack="0"/>
<pin id="872" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_12/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="icmp_ln253_10_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="24" slack="0"/>
<pin id="878" dir="0" index="1" bw="24" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_10/2 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln253_s_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="0" index="1" bw="24" slack="0"/>
<pin id="885" dir="0" index="2" bw="4" slack="0"/>
<pin id="886" dir="0" index="3" bw="6" slack="0"/>
<pin id="887" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_s/2 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_950_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="24" slack="0"/>
<pin id="895" dir="0" index="2" bw="4" slack="0"/>
<pin id="896" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_950/2 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_951_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="24" slack="0"/>
<pin id="903" dir="0" index="2" bw="4" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_951/2 "/>
</bind>
</comp>

<comp id="908" class="1004" name="trunc_ln253_9_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="24" slack="0"/>
<pin id="910" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_9/2 "/>
</bind>
</comp>

<comp id="912" class="1004" name="icmp_ln253_11_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="6" slack="0"/>
<pin id="914" dir="0" index="1" bw="6" slack="0"/>
<pin id="915" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_11/2 "/>
</bind>
</comp>

<comp id="918" class="1004" name="or_ln253_10_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_10/2 "/>
</bind>
</comp>

<comp id="924" class="1004" name="and_ln253_5_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_5/2 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln253_5_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_5/2 "/>
</bind>
</comp>

<comp id="934" class="1004" name="add_ln253_5_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="0"/>
<pin id="936" dir="0" index="1" bw="1" slack="0"/>
<pin id="937" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_5/2 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_952_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="16" slack="0"/>
<pin id="943" dir="0" index="2" bw="5" slack="0"/>
<pin id="944" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_952/2 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_953_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="24" slack="0"/>
<pin id="951" dir="0" index="2" bw="6" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_953/2 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln253_5_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_5/2 "/>
</bind>
</comp>

<comp id="962" class="1004" name="or_ln253_11_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_11/2 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln253_5_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="16" slack="0"/>
<pin id="971" dir="0" index="2" bw="16" slack="0"/>
<pin id="972" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_5/2 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln253_13_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="16" slack="0"/>
<pin id="979" dir="0" index="2" bw="16" slack="0"/>
<pin id="980" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_13/2 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln253_12_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="24" slack="0"/>
<pin id="986" dir="0" index="1" bw="24" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_12/2 "/>
</bind>
</comp>

<comp id="990" class="1004" name="trunc_ln253_10_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="0"/>
<pin id="992" dir="0" index="1" bw="24" slack="0"/>
<pin id="993" dir="0" index="2" bw="4" slack="0"/>
<pin id="994" dir="0" index="3" bw="6" slack="0"/>
<pin id="995" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_10/2 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_954_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="24" slack="0"/>
<pin id="1003" dir="0" index="2" bw="4" slack="0"/>
<pin id="1004" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_954/2 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_955_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="24" slack="0"/>
<pin id="1011" dir="0" index="2" bw="4" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_955/2 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln253_11_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="24" slack="0"/>
<pin id="1018" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_11/2 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="icmp_ln253_13_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="6" slack="0"/>
<pin id="1022" dir="0" index="1" bw="6" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_13/2 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="or_ln253_12_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_12/2 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="and_ln253_6_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_6/2 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln253_6_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_6/2 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln253_6_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_6/2 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_956_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="16" slack="0"/>
<pin id="1051" dir="0" index="2" bw="5" slack="0"/>
<pin id="1052" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_956/2 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_957_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="24" slack="0"/>
<pin id="1059" dir="0" index="2" bw="6" slack="0"/>
<pin id="1060" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_957/2 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="xor_ln253_6_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_6/2 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="or_ln253_13_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="1" slack="0"/>
<pin id="1072" dir="0" index="1" bw="1" slack="0"/>
<pin id="1073" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_13/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="select_ln253_6_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="0"/>
<pin id="1079" dir="0" index="2" bw="16" slack="0"/>
<pin id="1080" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_6/2 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="select_ln253_14_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="16" slack="0"/>
<pin id="1087" dir="0" index="2" bw="16" slack="0"/>
<pin id="1088" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_14/2 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="icmp_ln253_14_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="24" slack="0"/>
<pin id="1094" dir="0" index="1" bw="24" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_14/2 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="trunc_ln253_12_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="0"/>
<pin id="1100" dir="0" index="1" bw="24" slack="0"/>
<pin id="1101" dir="0" index="2" bw="4" slack="0"/>
<pin id="1102" dir="0" index="3" bw="6" slack="0"/>
<pin id="1103" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln253_12/2 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_958_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="24" slack="0"/>
<pin id="1111" dir="0" index="2" bw="4" slack="0"/>
<pin id="1112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_958/2 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_959_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="0"/>
<pin id="1118" dir="0" index="1" bw="24" slack="0"/>
<pin id="1119" dir="0" index="2" bw="4" slack="0"/>
<pin id="1120" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_959/2 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="trunc_ln253_13_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="24" slack="0"/>
<pin id="1126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253_13/2 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="icmp_ln253_15_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="6" slack="0"/>
<pin id="1130" dir="0" index="1" bw="6" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_15/2 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="or_ln253_14_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_14/2 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="and_ln253_7_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln253_7/2 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln253_7_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253_7/2 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="add_ln253_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="0"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_7/2 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="tmp_960_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="1" slack="0"/>
<pin id="1158" dir="0" index="1" bw="16" slack="0"/>
<pin id="1159" dir="0" index="2" bw="5" slack="0"/>
<pin id="1160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_960/2 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_961_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="24" slack="0"/>
<pin id="1167" dir="0" index="2" bw="6" slack="0"/>
<pin id="1168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_961/2 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="xor_ln253_7_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln253_7/2 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="or_ln253_15_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253_15/2 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="select_ln253_7_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="0"/>
<pin id="1186" dir="0" index="1" bw="16" slack="0"/>
<pin id="1187" dir="0" index="2" bw="16" slack="0"/>
<pin id="1188" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_7/2 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="select_ln253_15_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="16" slack="0"/>
<pin id="1195" dir="0" index="2" bw="16" slack="0"/>
<pin id="1196" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253_15/2 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="or_ln249_1_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="0" index="1" bw="5" slack="0"/>
<pin id="1203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_1/3 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="zext_ln252_1_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="0"/>
<pin id="1207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_1/3 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="or_ln249_2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="5" slack="1"/>
<pin id="1212" dir="0" index="1" bw="5" slack="0"/>
<pin id="1213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_2/3 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="zext_ln252_2_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="0"/>
<pin id="1217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_2/3 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="or_ln249_3_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="5" slack="2"/>
<pin id="1222" dir="0" index="1" bw="5" slack="0"/>
<pin id="1223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_3/4 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln252_3_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="5" slack="0"/>
<pin id="1227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_3/4 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="or_ln249_4_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="5" slack="2"/>
<pin id="1232" dir="0" index="1" bw="5" slack="0"/>
<pin id="1233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_4/4 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="zext_ln252_4_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="5" slack="0"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_4/4 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="or_ln249_5_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="5" slack="3"/>
<pin id="1242" dir="0" index="1" bw="5" slack="0"/>
<pin id="1243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_5/5 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="zext_ln252_5_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="5" slack="0"/>
<pin id="1247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_5/5 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="or_ln249_6_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="5" slack="3"/>
<pin id="1252" dir="0" index="1" bw="5" slack="0"/>
<pin id="1253" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln249_6/5 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln252_6_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="5" slack="0"/>
<pin id="1257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252_6/5 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="n2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="6" slack="0"/>
<pin id="1262" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="n2_1_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="6" slack="1"/>
<pin id="1269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n2_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="tmp_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1277" class="1005" name="acc2_addr_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="2" slack="1"/>
<pin id="1279" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_addr "/>
</bind>
</comp>

<comp id="1282" class="1005" name="acc2_1_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="2" slack="1"/>
<pin id="1284" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_1_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="acc2_2_addr_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="2" slack="1"/>
<pin id="1289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_2_addr "/>
</bind>
</comp>

<comp id="1292" class="1005" name="acc2_3_addr_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="2" slack="1"/>
<pin id="1294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_3_addr "/>
</bind>
</comp>

<comp id="1297" class="1005" name="acc2_4_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="2" slack="1"/>
<pin id="1299" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_4_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="acc2_5_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="2" slack="1"/>
<pin id="1304" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_5_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="acc2_6_addr_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="2" slack="1"/>
<pin id="1309" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_6_addr "/>
</bind>
</comp>

<comp id="1312" class="1005" name="acc2_7_addr_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="2" slack="1"/>
<pin id="1314" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="acc2_7_addr "/>
</bind>
</comp>

<comp id="1317" class="1005" name="trunc_ln249_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="5" slack="1"/>
<pin id="1319" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln249 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="select_ln253_10_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="16" slack="1"/>
<pin id="1329" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253_10 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="select_ln253_11_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="1"/>
<pin id="1334" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253_11 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="select_ln253_12_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="16" slack="2"/>
<pin id="1339" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln253_12 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="select_ln253_13_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="16" slack="2"/>
<pin id="1344" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln253_13 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="select_ln253_14_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="16" slack="3"/>
<pin id="1349" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="select_ln253_14 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="select_ln253_15_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="16" slack="3"/>
<pin id="1354" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="select_ln253_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="194" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="243" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="271"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="283" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="300"><net_src comp="293" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="309"><net_src comp="272" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="327"><net_src comp="97" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="97" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="97" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="97" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="97" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="339" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="347" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="329" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="97" pin="3"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="407"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="52" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="387" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="381" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="323" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="56" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="431"><net_src comp="423" pin="3"/><net_sink comp="201" pin=4"/></net>

<net id="436"><net_src comp="320" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="447"><net_src comp="110" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="36" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="110" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="464"><net_src comp="44" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="110" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="44" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="110" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="110" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="20" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="459" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="467" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="449" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="44" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="110" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="52" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="507" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="501" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="54" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="443" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="535" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="201" pin=1"/></net>

<net id="556"><net_src comp="123" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="38" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="123" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="40" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="42" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="123" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="40" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="581"><net_src comp="44" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="123" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="46" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="123" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="20" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="568" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="576" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="558" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="48" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="50" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="44" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="123" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="42" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="52" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="616" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="610" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="54" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="657"><net_src comp="552" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="644" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="56" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="136" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="36" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="672"><net_src comp="38" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="136" pin="3"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="40" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="675"><net_src comp="42" pin="0"/><net_sink comp="666" pin=3"/></net>

<net id="681"><net_src comp="44" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="136" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="40" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="136" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="46" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="136" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="692" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="676" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="684" pin="3"/><net_sink comp="708" pin=1"/></net>

<net id="717"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="666" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="48" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="718" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="50" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="737"><net_src comp="44" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="136" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="42" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="732" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="52" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="724" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="746" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="718" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="54" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="765"><net_src comp="660" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="766"><net_src comp="752" pin="3"/><net_sink comp="760" pin=1"/></net>

<net id="767"><net_src comp="56" pin="0"/><net_sink comp="760" pin=2"/></net>

<net id="772"><net_src comp="149" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="36" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="38" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="149" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="40" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="42" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="789"><net_src comp="44" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="149" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="40" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="44" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="149" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="46" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="149" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="20" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="784" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="792" pin="3"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="774" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="48" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="826" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="50" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="44" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="149" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="42" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="852"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="52" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="832" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="826" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="54" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="768" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="860" pin="3"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="56" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="880"><net_src comp="162" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="36" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="888"><net_src comp="38" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="162" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="40" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="42" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="897"><net_src comp="44" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="162" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="899"><net_src comp="40" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="905"><net_src comp="44" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="162" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="46" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="162" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="20" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="892" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="912" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="900" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="938"><net_src comp="882" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="945"><net_src comp="48" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="946"><net_src comp="934" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="947"><net_src comp="50" pin="0"/><net_sink comp="940" pin=2"/></net>

<net id="953"><net_src comp="44" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="162" pin="3"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="42" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="948" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="52" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="966"><net_src comp="940" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="956" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="962" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="934" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="54" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="981"><net_src comp="876" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="968" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="56" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="175" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="36" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="38" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="997"><net_src comp="175" pin="3"/><net_sink comp="990" pin=1"/></net>

<net id="998"><net_src comp="40" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="999"><net_src comp="42" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1005"><net_src comp="44" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="175" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="40" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1013"><net_src comp="44" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="175" pin="3"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="46" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1019"><net_src comp="175" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="20" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="1000" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1008" pin="3"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1032" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="990" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="1038" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1053"><net_src comp="48" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1054"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1055"><net_src comp="50" pin="0"/><net_sink comp="1048" pin=2"/></net>

<net id="1061"><net_src comp="44" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="175" pin="3"/><net_sink comp="1056" pin=1"/></net>

<net id="1063"><net_src comp="42" pin="0"/><net_sink comp="1056" pin=2"/></net>

<net id="1068"><net_src comp="1056" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="52" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1048" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1081"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1082"><net_src comp="1042" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1083"><net_src comp="54" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1089"><net_src comp="984" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="1076" pin="3"/><net_sink comp="1084" pin=1"/></net>

<net id="1091"><net_src comp="56" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1096"><net_src comp="188" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="36" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1104"><net_src comp="38" pin="0"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="188" pin="3"/><net_sink comp="1098" pin=1"/></net>

<net id="1106"><net_src comp="40" pin="0"/><net_sink comp="1098" pin=2"/></net>

<net id="1107"><net_src comp="42" pin="0"/><net_sink comp="1098" pin=3"/></net>

<net id="1113"><net_src comp="44" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="188" pin="3"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="40" pin="0"/><net_sink comp="1108" pin=2"/></net>

<net id="1121"><net_src comp="44" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="188" pin="3"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="46" pin="0"/><net_sink comp="1116" pin=2"/></net>

<net id="1127"><net_src comp="188" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="20" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="1108" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1134" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1116" pin="3"/><net_sink comp="1140" pin=1"/></net>

<net id="1149"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1098" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="1146" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1161"><net_src comp="48" pin="0"/><net_sink comp="1156" pin=0"/></net>

<net id="1162"><net_src comp="1150" pin="2"/><net_sink comp="1156" pin=1"/></net>

<net id="1163"><net_src comp="50" pin="0"/><net_sink comp="1156" pin=2"/></net>

<net id="1169"><net_src comp="44" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="188" pin="3"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="42" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="1164" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="52" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="1156" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1189"><net_src comp="1178" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1150" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="54" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1197"><net_src comp="1092" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1198"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=1"/></net>

<net id="1199"><net_src comp="56" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1204"><net_src comp="60" pin="0"/><net_sink comp="1200" pin=1"/></net>

<net id="1208"><net_src comp="1200" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1214"><net_src comp="62" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1218"><net_src comp="1210" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1224"><net_src comp="64" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1228"><net_src comp="1220" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1234"><net_src comp="66" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1238"><net_src comp="1230" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1244"><net_src comp="82" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1248"><net_src comp="1240" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1254"><net_src comp="84" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1258"><net_src comp="1250" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1263"><net_src comp="86" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1270"><net_src comp="272" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1276"><net_src comp="275" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="90" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1285"><net_src comp="103" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="1290"><net_src comp="116" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1295"><net_src comp="129" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="1300"><net_src comp="142" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1305"><net_src comp="155" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="1310"><net_src comp="168" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="1315"><net_src comp="181" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="1320"><net_src comp="320" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1325"><net_src comp="1317" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1326"><net_src comp="1317" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1330"><net_src comp="652" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="1335"><net_src comp="760" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1340"><net_src comp="868" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="1345"><net_src comp="976" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1350"><net_src comp="1084" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="1355"><net_src comp="1192" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="201" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outpix | {2 3 4 5 }
 - Input state : 
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_1 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_2 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_3 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_4 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_5 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_6 | {1 2 }
	Port: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out : acc2_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n2_1 : 1
		tmp : 2
		br_ln249 : 3
		lshr_ln1 : 2
		zext_ln249_1 : 3
		acc2_addr : 4
		t2 : 5
		acc2_1_addr : 4
		t2_1 : 5
		acc2_2_addr : 4
		t2_2 : 5
		acc2_3_addr : 4
		t2_3 : 5
		acc2_4_addr : 4
		t2_4 : 5
		acc2_5_addr : 4
		t2_5 : 5
		acc2_6_addr : 4
		t2_6 : 5
		acc2_7_addr : 4
		t2_7 : 5
		add_ln249 : 2
		store_ln249 : 3
	State 2
		icmp_ln253 : 1
		trunc_ln : 1
		tmp_930 : 1
		tmp_931 : 1
		trunc_ln253 : 1
		icmp_ln253_1 : 2
		or_ln253 : 3
		and_ln253 : 3
		zext_ln253 : 3
		add_ln253 : 4
		tmp_932 : 5
		tmp_933 : 1
		xor_ln253 : 2
		or_ln253_1 : 6
		select_ln253 : 6
		select_ln253_8 : 7
		outpix_addr : 1
		store_ln253 : 8
		or_ln249 : 1
		zext_ln252 : 1
		icmp_ln253_2 : 1
		trunc_ln253_2 : 1
		tmp_934 : 1
		tmp_935 : 1
		trunc_ln253_1 : 1
		icmp_ln253_3 : 2
		or_ln253_2 : 3
		and_ln253_1 : 3
		zext_ln253_1 : 3
		add_ln253_1 : 4
		tmp_936 : 5
		tmp_937 : 1
		xor_ln253_1 : 2
		or_ln253_3 : 6
		select_ln253_1 : 6
		select_ln253_9 : 7
		outpix_addr_1 : 2
		store_ln253 : 8
		icmp_ln253_4 : 1
		trunc_ln253_4 : 1
		tmp_938 : 1
		tmp_939 : 1
		trunc_ln253_3 : 1
		icmp_ln253_5 : 2
		or_ln253_4 : 3
		and_ln253_2 : 3
		zext_ln253_2 : 3
		add_ln253_2 : 4
		tmp_940 : 5
		tmp_941 : 1
		xor_ln253_2 : 2
		or_ln253_5 : 6
		select_ln253_2 : 6
		select_ln253_10 : 7
		icmp_ln253_6 : 1
		trunc_ln253_6 : 1
		tmp_942 : 1
		tmp_943 : 1
		trunc_ln253_5 : 1
		icmp_ln253_7 : 2
		or_ln253_6 : 3
		and_ln253_3 : 3
		zext_ln253_3 : 3
		add_ln253_3 : 4
		tmp_944 : 5
		tmp_945 : 1
		xor_ln253_3 : 2
		or_ln253_7 : 6
		select_ln253_3 : 6
		select_ln253_11 : 7
		icmp_ln253_8 : 1
		trunc_ln253_8 : 1
		tmp_946 : 1
		tmp_947 : 1
		trunc_ln253_7 : 1
		icmp_ln253_9 : 2
		or_ln253_8 : 3
		and_ln253_4 : 3
		zext_ln253_4 : 3
		add_ln253_4 : 4
		tmp_948 : 5
		tmp_949 : 1
		xor_ln253_4 : 2
		or_ln253_9 : 6
		select_ln253_4 : 6
		select_ln253_12 : 7
		icmp_ln253_10 : 1
		trunc_ln253_s : 1
		tmp_950 : 1
		tmp_951 : 1
		trunc_ln253_9 : 1
		icmp_ln253_11 : 2
		or_ln253_10 : 3
		and_ln253_5 : 3
		zext_ln253_5 : 3
		add_ln253_5 : 4
		tmp_952 : 5
		tmp_953 : 1
		xor_ln253_5 : 2
		or_ln253_11 : 6
		select_ln253_5 : 6
		select_ln253_13 : 7
		icmp_ln253_12 : 1
		trunc_ln253_10 : 1
		tmp_954 : 1
		tmp_955 : 1
		trunc_ln253_11 : 1
		icmp_ln253_13 : 2
		or_ln253_12 : 3
		and_ln253_6 : 3
		zext_ln253_6 : 3
		add_ln253_6 : 4
		tmp_956 : 5
		tmp_957 : 1
		xor_ln253_6 : 2
		or_ln253_13 : 6
		select_ln253_6 : 6
		select_ln253_14 : 7
		icmp_ln253_14 : 1
		trunc_ln253_12 : 1
		tmp_958 : 1
		tmp_959 : 1
		trunc_ln253_13 : 1
		icmp_ln253_15 : 2
		or_ln253_14 : 3
		and_ln253_7 : 3
		zext_ln253_7 : 3
		add_ln253_7 : 4
		tmp_960 : 5
		tmp_961 : 1
		xor_ln253_7 : 2
		or_ln253_15 : 6
		select_ln253_7 : 6
		select_ln253_15 : 7
	State 3
		outpix_addr_2 : 1
		store_ln253 : 2
		outpix_addr_3 : 1
		store_ln253 : 2
	State 4
		outpix_addr_4 : 1
		store_ln253 : 2
		outpix_addr_5 : 1
		store_ln253 : 2
	State 5
		outpix_addr_6 : 1
		store_ln253 : 2
		outpix_addr_7 : 1
		store_ln253 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln253_fu_323    |    0    |    31   |
|          |   icmp_ln253_1_fu_359   |    0    |    13   |
|          |   icmp_ln253_2_fu_443   |    0    |    31   |
|          |   icmp_ln253_3_fu_479   |    0    |    13   |
|          |   icmp_ln253_4_fu_552   |    0    |    31   |
|          |   icmp_ln253_5_fu_588   |    0    |    13   |
|          |   icmp_ln253_6_fu_660   |    0    |    31   |
|   icmp   |   icmp_ln253_7_fu_696   |    0    |    13   |
|          |   icmp_ln253_8_fu_768   |    0    |    31   |
|          |   icmp_ln253_9_fu_804   |    0    |    13   |
|          |   icmp_ln253_10_fu_876  |    0    |    31   |
|          |   icmp_ln253_11_fu_912  |    0    |    13   |
|          |   icmp_ln253_12_fu_984  |    0    |    31   |
|          |  icmp_ln253_13_fu_1020  |    0    |    13   |
|          |  icmp_ln253_14_fu_1092  |    0    |    31   |
|          |  icmp_ln253_15_fu_1128  |    0    |    13   |
|----------|-------------------------|---------|---------|
|          |   select_ln253_fu_415   |    0    |    16   |
|          |  select_ln253_8_fu_423  |    0    |    16   |
|          |  select_ln253_1_fu_535  |    0    |    16   |
|          |  select_ln253_9_fu_543  |    0    |    16   |
|          |  select_ln253_2_fu_644  |    0    |    16   |
|          |  select_ln253_10_fu_652 |    0    |    16   |
|          |  select_ln253_3_fu_752  |    0    |    16   |
|  select  |  select_ln253_11_fu_760 |    0    |    16   |
|          |  select_ln253_4_fu_860  |    0    |    16   |
|          |  select_ln253_12_fu_868 |    0    |    16   |
|          |  select_ln253_5_fu_968  |    0    |    16   |
|          |  select_ln253_13_fu_976 |    0    |    16   |
|          |  select_ln253_6_fu_1076 |    0    |    16   |
|          | select_ln253_14_fu_1084 |    0    |    16   |
|          |  select_ln253_7_fu_1184 |    0    |    16   |
|          | select_ln253_15_fu_1192 |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |     add_ln249_fu_305    |    0    |    13   |
|          |     add_ln253_fu_381    |    0    |    23   |
|          |    add_ln253_1_fu_501   |    0    |    23   |
|          |    add_ln253_2_fu_610   |    0    |    23   |
|    add   |    add_ln253_3_fu_718   |    0    |    23   |
|          |    add_ln253_4_fu_826   |    0    |    23   |
|          |    add_ln253_5_fu_934   |    0    |    23   |
|          |   add_ln253_6_fu_1042   |    0    |    23   |
|          |   add_ln253_7_fu_1150   |    0    |    23   |
|----------|-------------------------|---------|---------|
|          |     or_ln253_fu_365     |    0    |    2    |
|          |    or_ln253_1_fu_409    |    0    |    2    |
|          |     or_ln249_fu_432     |    0    |    0    |
|          |    or_ln253_2_fu_485    |    0    |    2    |
|          |    or_ln253_3_fu_529    |    0    |    2    |
|          |    or_ln253_4_fu_594    |    0    |    2    |
|          |    or_ln253_5_fu_638    |    0    |    2    |
|          |    or_ln253_6_fu_702    |    0    |    2    |
|          |    or_ln253_7_fu_746    |    0    |    2    |
|          |    or_ln253_8_fu_810    |    0    |    2    |
|          |    or_ln253_9_fu_854    |    0    |    2    |
|    or    |    or_ln253_10_fu_918   |    0    |    2    |
|          |    or_ln253_11_fu_962   |    0    |    2    |
|          |   or_ln253_12_fu_1026   |    0    |    2    |
|          |   or_ln253_13_fu_1070   |    0    |    2    |
|          |   or_ln253_14_fu_1134   |    0    |    2    |
|          |   or_ln253_15_fu_1178   |    0    |    2    |
|          |    or_ln249_1_fu_1200   |    0    |    0    |
|          |    or_ln249_2_fu_1210   |    0    |    0    |
|          |    or_ln249_3_fu_1220   |    0    |    0    |
|          |    or_ln249_4_fu_1230   |    0    |    0    |
|          |    or_ln249_5_fu_1240   |    0    |    0    |
|          |    or_ln249_6_fu_1250   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     and_ln253_fu_371    |    0    |    2    |
|          |    and_ln253_1_fu_491   |    0    |    2    |
|          |    and_ln253_2_fu_600   |    0    |    2    |
|    and   |    and_ln253_3_fu_708   |    0    |    2    |
|          |    and_ln253_4_fu_816   |    0    |    2    |
|          |    and_ln253_5_fu_924   |    0    |    2    |
|          |   and_ln253_6_fu_1032   |    0    |    2    |
|          |   and_ln253_7_fu_1140   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     xor_ln253_fu_403    |    0    |    2    |
|          |    xor_ln253_1_fu_523   |    0    |    2    |
|          |    xor_ln253_2_fu_632   |    0    |    2    |
|    xor   |    xor_ln253_3_fu_740   |    0    |    2    |
|          |    xor_ln253_4_fu_848   |    0    |    2    |
|          |    xor_ln253_5_fu_956   |    0    |    2    |
|          |   xor_ln253_6_fu_1064   |    0    |    2    |
|          |   xor_ln253_7_fu_1172   |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_275       |    0    |    0    |
|          |      tmp_930_fu_339     |    0    |    0    |
|          |      tmp_931_fu_347     |    0    |    0    |
|          |      tmp_932_fu_387     |    0    |    0    |
|          |      tmp_933_fu_395     |    0    |    0    |
|          |      tmp_934_fu_459     |    0    |    0    |
|          |      tmp_935_fu_467     |    0    |    0    |
|          |      tmp_936_fu_507     |    0    |    0    |
|          |      tmp_937_fu_515     |    0    |    0    |
|          |      tmp_938_fu_568     |    0    |    0    |
|          |      tmp_939_fu_576     |    0    |    0    |
|          |      tmp_940_fu_616     |    0    |    0    |
|          |      tmp_941_fu_624     |    0    |    0    |
|          |      tmp_942_fu_676     |    0    |    0    |
|          |      tmp_943_fu_684     |    0    |    0    |
|          |      tmp_944_fu_724     |    0    |    0    |
| bitselect|      tmp_945_fu_732     |    0    |    0    |
|          |      tmp_946_fu_784     |    0    |    0    |
|          |      tmp_947_fu_792     |    0    |    0    |
|          |      tmp_948_fu_832     |    0    |    0    |
|          |      tmp_949_fu_840     |    0    |    0    |
|          |      tmp_950_fu_892     |    0    |    0    |
|          |      tmp_951_fu_900     |    0    |    0    |
|          |      tmp_952_fu_940     |    0    |    0    |
|          |      tmp_953_fu_948     |    0    |    0    |
|          |     tmp_954_fu_1000     |    0    |    0    |
|          |     tmp_955_fu_1008     |    0    |    0    |
|          |     tmp_956_fu_1048     |    0    |    0    |
|          |     tmp_957_fu_1056     |    0    |    0    |
|          |     tmp_958_fu_1108     |    0    |    0    |
|          |     tmp_959_fu_1116     |    0    |    0    |
|          |     tmp_960_fu_1156     |    0    |    0    |
|          |     tmp_961_fu_1164     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     lshr_ln1_fu_283     |    0    |    0    |
|          |     trunc_ln_fu_329     |    0    |    0    |
|          |   trunc_ln253_2_fu_449  |    0    |    0    |
|          |   trunc_ln253_4_fu_558  |    0    |    0    |
|partselect|   trunc_ln253_6_fu_666  |    0    |    0    |
|          |   trunc_ln253_8_fu_774  |    0    |    0    |
|          |   trunc_ln253_s_fu_882  |    0    |    0    |
|          |  trunc_ln253_10_fu_990  |    0    |    0    |
|          |  trunc_ln253_12_fu_1098 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln249_1_fu_293   |    0    |    0    |
|          |    zext_ln249_fu_316    |    0    |    0    |
|          |    zext_ln253_fu_377    |    0    |    0    |
|          |    zext_ln252_fu_438    |    0    |    0    |
|          |   zext_ln253_1_fu_497   |    0    |    0    |
|          |   zext_ln253_2_fu_606   |    0    |    0    |
|          |   zext_ln253_3_fu_714   |    0    |    0    |
|          |   zext_ln253_4_fu_822   |    0    |    0    |
|   zext   |   zext_ln253_5_fu_930   |    0    |    0    |
|          |   zext_ln253_6_fu_1038  |    0    |    0    |
|          |   zext_ln253_7_fu_1146  |    0    |    0    |
|          |   zext_ln252_1_fu_1205  |    0    |    0    |
|          |   zext_ln252_2_fu_1215  |    0    |    0    |
|          |   zext_ln252_3_fu_1225  |    0    |    0    |
|          |   zext_ln252_4_fu_1235  |    0    |    0    |
|          |   zext_ln252_5_fu_1245  |    0    |    0    |
|          |   zext_ln252_6_fu_1255  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln249_fu_320   |    0    |    0    |
|          |    trunc_ln253_fu_355   |    0    |    0    |
|          |   trunc_ln253_1_fu_475  |    0    |    0    |
|          |   trunc_ln253_3_fu_584  |    0    |    0    |
|   trunc  |   trunc_ln253_5_fu_692  |    0    |    0    |
|          |   trunc_ln253_7_fu_800  |    0    |    0    |
|          |   trunc_ln253_9_fu_908  |    0    |    0    |
|          |  trunc_ln253_11_fu_1016 |    0    |    0    |
|          |  trunc_ln253_13_fu_1124 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   869   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  acc2_1_addr_reg_1282  |    2   |
|  acc2_2_addr_reg_1287  |    2   |
|  acc2_3_addr_reg_1292  |    2   |
|  acc2_4_addr_reg_1297  |    2   |
|  acc2_5_addr_reg_1302  |    2   |
|  acc2_6_addr_reg_1307  |    2   |
|  acc2_7_addr_reg_1312  |    2   |
|   acc2_addr_reg_1277   |    2   |
|      n2_1_reg_1267     |    6   |
|       n2_reg_1260      |    6   |
|select_ln253_10_reg_1327|   16   |
|select_ln253_11_reg_1332|   16   |
|select_ln253_12_reg_1337|   16   |
|select_ln253_13_reg_1342|   16   |
|select_ln253_14_reg_1347|   16   |
|select_ln253_15_reg_1352|   16   |
|      tmp_reg_1273      |    1   |
|  trunc_ln249_reg_1317  |    5   |
+------------------------+--------+
|          Total         |   130  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_123 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_149 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_162 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_175 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_188 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_201 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_201 |  p1  |   4  |  16  |   64   ||    20   |
| grp_access_fu_201 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_201 |  p4  |   4  |   5  |   20   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  5.516  ||   152   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   869  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   152  |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   130  |  1021  |
+-----------+--------+--------+--------+
