

================================================================
== Vivado HLS Report for 'PoolLayer_1'
================================================================
* Date:           Tue Dec  4 09:54:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1452|  1452|  1452|  1452|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_Conv11_fu_149  |Conv11  |   89|   89|   89|   89|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    10|    10|         5|          -|          -|     2|    no    |
        | + Loop 1.1      |     2|     2|         1|          1|          1|     2|    yes   |
        |- Loop 2         |  1440|  1440|       120|          -|          -|    12|    no    |
        | + Loop 2.1      |    28|    28|         7|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |     4|     4|         2|          1|          1|     4|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     120|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     175|     389|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     146|
|Register         |        -|      -|      46|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     221|     655|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_Conv11_fu_149  |Conv11  |        0|      0|  175|  389|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      0|  175|  389|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |p_temp_val_V_U  |PoolLayer_1_p_temKfY  |        1|  0|   0|    49|   32|     1|         1568|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|    49|   32|     1|         1568|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_164_p2            |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_188_p2            |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_281_p2            |     +    |      0|  0|  13|           4|           2|
    |j_2_fu_262_p2            |     +    |      0|  0|  13|           4|           2|
    |j_fu_176_p2              |     +    |      0|  0|  10|           2|           1|
    |tmp_65_fu_252_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_62_fu_224_p2         |     -    |      0|  0|  15|           7|           7|
    |exitcond2_fu_170_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_158_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_182_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 120|          41|          34|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |i_0_i_reg_92             |   9|          2|    2|          4|
    |i_i_reg_126              |   9|          2|    4|          8|
    |i_reg_114                |   9|          2|    4|          8|
    |j_0_i_reg_103            |   9|          2|    2|          4|
    |j_i_reg_138              |   9|          2|    4|          8|
    |p_temp_val_V_address0    |  15|          3|    6|         18|
    |p_temp_val_V_ce0         |  15|          3|    1|          3|
    |p_temp_val_V_we0         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 146|         31|   26|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |grp_Conv11_fu_149_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_reg_92                    |  2|   0|    2|          0|
    |i_2_reg_291                     |  2|   0|    2|          0|
    |i_3_reg_307                     |  4|   0|    4|          0|
    |i_i_reg_126                     |  4|   0|    4|          0|
    |i_reg_114                       |  4|   0|    4|          0|
    |j_0_i_reg_103                   |  2|   0|    2|          0|
    |j_i_reg_138                     |  4|   0|    4|          0|
    |p_lshr_f7_i_cast_reg_330        |  2|   0|    2|          0|
    |p_lshr_f_i_cast_reg_316         |  2|   0|    2|          0|
    |tmp_62_reg_321                  |  7|   0|    7|          0|
    |tmp_81_reg_326                  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 46|   0|   46|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|input_val_V_address0             | out |   10|  ap_memory |       input_val_V      |     array    |
|input_val_V_ce0                  | out |    1|  ap_memory |       input_val_V      |     array    |
|input_val_V_q0                   |  in |   32|  ap_memory |       input_val_V      |     array    |
|poollayer_output_val_V_address0  | out |    8|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_ce0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_we0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_d0        | out |   32|  ap_memory | poollayer_output_val_V |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

