Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: ProjectMain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProjectMain.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProjectMain"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ProjectMain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" into library work
Parsing entity <VideoCon>.
Parsing architecture <Behavioral> of entity <videocon>.
Parsing VHDL file "C:\Users\Zachary\Desktop\LEDgrid\ProjectMain.vhd" into library work
Parsing entity <ProjectMain>.
Parsing architecture <Behavioral> of entity <projectmain>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ProjectMain> (architecture <Behavioral>) from library <work>.

Elaborating entity <VideoCon> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 55: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 101: clk2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 121: clk3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 129: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 130: colorin should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 139: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 140: colorin should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 149: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd" Line 150: colorin should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ProjectMain>.
    Related source file is "C:\Users\Zachary\Desktop\LEDgrid\ProjectMain.vhd".
WARNING:Xst:647 - Input <BTNin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN2in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <VAR2>.
    Found 32-bit register for signal <COUNT2>.
    Found 24-bit register for signal <COLOR>.
    Found 32-bit register for signal <NUM2>.
    Found 32-bit adder for signal <NUM2[31]_GND_5_o_add_1_OUT> created at line 147.
    Found 32-bit adder for signal <COUNT2[31]_GND_5_o_add_9_OUT> created at line 160.
    Found 32-bit subtractor for signal <COUNT2[31]_GND_5_o_sub_9_OUT<31:0>> created at line 158.
    Found 32-bit comparator greater for signal <GND_5_o_NUM2[31]_LessThan_1_o> created at line 146
    Found 32-bit comparator greater for signal <COUNT2[31]_GND_5_o_LessThan_3_o> created at line 150
    Found 32-bit comparator greater for signal <GND_5_o_COUNT2[31]_LessThan_5_o> created at line 153
    Found 5-bit comparator lessequal for signal <n0013> created at line 166
    Found 5-bit comparator lessequal for signal <n0015> created at line 166
    Found 5-bit comparator lessequal for signal <n0018> created at line 169
    Found 5-bit comparator lessequal for signal <n0020> created at line 169
    Found 5-bit comparator lessequal for signal <n0023> created at line 173
    Found 5-bit comparator lessequal for signal <n0025> created at line 173
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  89 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ProjectMain> synthesized.

Synthesizing Unit <VideoCon>.
    Related source file is "C:\Users\Zachary\Desktop\LEDgrid\VideoCon.vhd".
    Found 1-bit register for signal <CLK>.
    Found 1-bit register for signal <CLK2>.
    Found 1-bit register for signal <STEP_out>.
    Found 1-bit register for signal <CLK3>.
    Found 6-bit register for signal <XSEL_out>.
    Found 6-bit register for signal <COLOR_out>.
    Found 32-bit register for signal <COUNTER2>.
    Found 1-bit register for signal <REFRESH_out>.
    Found 32-bit register for signal <COUNTER1>.
    Found 5-bit register for signal <VCOUNT>.
    Found 4-bit register for signal <YCON_out>.
    Found 5-bit register for signal <YSEL_out>.
    Found 32-bit register for signal <COUNTER3>.
    Found 32-bit register for signal <COUNT>.
    Found 1-bit register for signal <GND_6_o_COUNT2[31]_equal_5_o>.
    Found 32-bit adder for signal <COUNT[31]_GND_6_o_add_1_OUT> created at line 47.
    Found 32-bit adder for signal <COUNTER1[31]_GND_6_o_add_20_OUT> created at line 103.
    Found 5-bit adder for signal <VCOUNT[4]_GND_6_o_add_23_OUT> created at line 106.
    Found 32-bit adder for signal <COUNTER3[31]_GND_6_o_add_38_OUT> created at line 123.
    Found 32-bit comparator greater for signal <GND_6_o_COUNT[31]_LessThan_1_o> created at line 46
    Found 32-bit comparator greater for signal <GND_6_o_COUNTER1[31]_LessThan_6_o> created at line 66
    Found 5-bit comparator lessequal for signal <n0011> created at line 68
    Found 32-bit comparator greater for signal <GND_6_o_COUNTER1[31]_LessThan_20_o> created at line 102
    Found 5-bit comparator lessequal for signal <VCOUNT[4]_PWR_6_o_LessThan_23_o> created at line 105
    Found 32-bit comparator greater for signal <GND_6_o_COUNTER3[31]_LessThan_38_o> created at line 122
    Found 9-bit comparator lessequal for signal <n0051> created at line 129
    Found 9-bit comparator lessequal for signal <n0056> created at line 139
    Found 9-bit comparator lessequal for signal <n0061> created at line 149
    WARNING:Xst:2404 -  FFs/Latches <COUNT2<31:1>> (without init value) have a constant value of 0 in block <VideoCon>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <VideoCon> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 4
 32-bit addsub                                         : 1
 5-bit adder                                           : 1
# Registers                                            : 19
 1-bit register                                        : 7
 24-bit register                                       : 1
 32-bit register                                       : 6
 4-bit register                                        : 1
 5-bit register                                        : 2
 6-bit register                                        : 2
# Comparators                                          : 18
 32-bit comparator greater                             : 7
 5-bit comparator lessequal                            : 8
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <YCON_out_0> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_0> 
INFO:Xst:2261 - The FF/Latch <YCON_out_1> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_1> 
INFO:Xst:2261 - The FF/Latch <YCON_out_2> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_2> 
INFO:Xst:2261 - The FF/Latch <YCON_out_3> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_3> 
INFO:Xst:2261 - The FF/Latch <CLK3> in Unit <VGA> is equivalent to the following FF/Latch, which will be removed : <STEP_out> 
WARNING:Xst:1293 - FF/Latch <COUNTER2_31> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_30> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_29> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_28> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_27> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_26> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_25> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_24> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_23> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_22> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_21> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_20> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_19> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_18> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_17> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_16> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_15> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_14> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_13> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_12> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_11> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_10> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_9> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_8> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_7> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_6> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_5> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_4> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_3> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_2> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_1> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ProjectMain>.
The following registers are absorbed into counter <COUNT2>: 1 register on signal <COUNT2>.
The following registers are absorbed into counter <NUM2>: 1 register on signal <NUM2>.
Unit <ProjectMain> synthesized (advanced).

Synthesizing (advanced) Unit <VideoCon>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <COUNTER1>: 1 register on signal <COUNTER1>.
The following registers are absorbed into counter <VCOUNT>: 1 register on signal <VCOUNT>.
The following registers are absorbed into counter <COUNTER3>: 1 register on signal <COUNTER3>.
Unit <VideoCon> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 32-bit up counter                                     : 4
 32-bit updown counter                                 : 1
 5-bit up counter                                      : 1
# Registers                                            : 84
 Flip-Flops                                            : 84
# Comparators                                          : 18
 32-bit comparator greater                             : 7
 5-bit comparator lessequal                            : 8
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 3
 24-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <COUNTER2_31> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_30> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_29> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_28> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_27> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_26> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_25> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_24> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_23> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_22> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_21> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_20> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_19> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_18> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_17> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_16> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_15> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_14> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_13> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_12> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_11> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_10> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_9> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_8> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_7> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_6> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_5> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_4> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_3> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_2> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_1> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <YSEL_out_0> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YCON_out_0> 
INFO:Xst:2261 - The FF/Latch <YSEL_out_1> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YCON_out_1> 
INFO:Xst:2261 - The FF/Latch <YSEL_out_2> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YCON_out_2> 
INFO:Xst:2261 - The FF/Latch <YSEL_out_3> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YCON_out_3> 
INFO:Xst:2261 - The FF/Latch <CLK3> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <STEP_out> 

Optimizing unit <ProjectMain> ...

Optimizing unit <VideoCon> ...
WARNING:Xst:1293 - FF/Latch <COUNT2_30> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_31> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_31> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_30> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_29> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_28> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_27> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_26> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_25> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_24> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_23> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_22> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_21> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_20> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_19> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_18> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_1> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_2> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_3> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_4> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_5> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_6> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_7> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_8> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_9> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_10> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_11> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_12> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_13> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_14> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_15> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_16> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <VGA/COUNT_17> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_23> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_24> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_25> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_26> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_27> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_28> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_29> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_30> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <NUM2_31> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_6> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_7> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_8> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_9> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_10> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_11> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_12> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_29> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_28> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_27> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_26> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_25> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_24> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_23> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_22> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_21> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_20> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_19> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_18> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_17> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_16> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_15> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_14> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT2_13> has a constant value of 0 in block <ProjectMain>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <COLOR_6> in Unit <ProjectMain> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOR_14> <COLOR_22> 
INFO:Xst:2261 - The FF/Latch <COLOR_7> in Unit <ProjectMain> is equivalent to the following 2 FFs/Latches, which will be removed : <COLOR_15> <COLOR_23> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProjectMain, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ProjectMain.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 523
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 86
#      LUT2                        : 79
#      LUT3                        : 7
#      LUT4                        : 31
#      LUT5                        : 50
#      LUT6                        : 26
#      MUXCY                       : 136
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 94
# FlipFlops/Latches                : 143
#      FD                          : 80
#      FDE                         : 12
#      FDR                         : 51
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 8
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             137  out of  18224     0%  
 Number of Slice LUTs:                  290  out of   9112     3%  
    Number used as Logic:               290  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    295
   Number with an unused Flip Flop:     158  out of    295    53%  
   Number with an unused LUT:             5  out of    295     1%  
   Number of fully used LUT-FF pairs:   132  out of    295    44%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  21  out of    232     9%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKin                              | BUFGP                  | 52    |
VGA/CLK                            | NONE(VGA/COLOR_out_5)  | 17    |
VGA/CLK2                           | BUFG                   | 42    |
VGA/CLK3                           | BUFG                   | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.062ns (Maximum Frequency: 246.181MHz)
   Minimum input arrival time before clock: 2.408ns
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKin'
  Clock period: 3.844ns (frequency: 260.145MHz)
  Total number of paths / destination ports: 1341 / 79
-------------------------------------------------------------------------
Delay:               3.844ns (Levels of Logic = 7)
  Source:            NUM2_7 (FF)
  Destination:       NUM2_0 (FF)
  Source Clock:      CLKin rising
  Destination Clock: CLKin rising

  Data Path: NUM2_7 to NUM2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  NUM2_7 (NUM2_7)
     LUT5:I0->O            1   0.203   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_lut<0> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<0> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<1> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<2> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<3> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<4> (Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O          30   0.258   1.263  Mcompar_GND_5_o_NUM2[31]_LessThan_1_o_cy<5> (GND_5_o_NUM2[31]_LessThan_1_o_inv)
     FDR:R                     0.430          NUM2_0
    ----------------------------------------
    Total                      3.844ns (1.586ns logic, 2.258ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/CLK'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            VGA/COUNT2 (FF)
  Destination:       VGA/COUNT2 (FF)
  Source Clock:      VGA/CLK rising
  Destination Clock: VGA/CLK rising

  Data Path: VGA/COUNT2 to VGA/COUNT2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  VGA/COUNT2 (VGA/COUNT2)
     INV:I->O              1   0.206   0.579  VGA/GND_6_o_INV_8_o1_INV_0 (VGA/GND_6_o_INV_8_o)
     FD:D                      0.102          VGA/COUNT2
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/CLK2'
  Clock period: 4.062ns (frequency: 246.181MHz)
  Total number of paths / destination ports: 3399 / 42
-------------------------------------------------------------------------
Delay:               4.062ns (Levels of Logic = 9)
  Source:            VGA/COUNTER1_2 (FF)
  Destination:       VGA/VCOUNT_1 (FF)
  Source Clock:      VGA/CLK2 rising
  Destination Clock: VGA/CLK2 rising

  Data Path: VGA/COUNTER1_2 to VGA/VCOUNT_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  VGA/COUNTER1_2 (VGA/COUNTER1_2)
     LUT5:I0->O            1   0.203   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_lut<0> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<0> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<1> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<2> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<3> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<4> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<5> (VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<5>)
     MUXCY:CI->O          42   0.213   1.538  VGA/Mcompar_GND_6_o_COUNTER1[31]_LessThan_20_o_cy<6> (VGA/GND_6_o_COUNTER1[31]_LessThan_20_o_inv)
     LUT5:I3->O            1   0.203   0.000  VGA/YSEL_out_4_rstpot (VGA/YSEL_out_4_rstpot)
     FD:D                      0.102          VGA/YSEL_out_4
    ----------------------------------------
    Total                      4.062ns (1.435ns logic, 2.627ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/CLK3'
  Clock period: 3.884ns (frequency: 257.471MHz)
  Total number of paths / destination ports: 2224 / 32
-------------------------------------------------------------------------
Delay:               3.884ns (Levels of Logic = 8)
  Source:            VGA/COUNTER3_6 (FF)
  Destination:       VGA/COUNTER3_31 (FF)
  Source Clock:      VGA/CLK3 rising
  Destination Clock: VGA/CLK3 rising

  Data Path: VGA/COUNTER3_6 to VGA/COUNTER3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  VGA/COUNTER3_6 (VGA/COUNTER3_6)
     LUT5:I0->O            1   0.203   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_lut<0> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<0> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<1> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<2> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<3> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<4> (VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<4>)
     MUXCY:CI->O          32   0.213   1.292  VGA/Mcompar_GND_6_o_COUNTER3[31]_LessThan_38_o_cy<5> (VGA/GND_6_o_COUNTER3[31]_LessThan_38_o_inv)
     LUT2:I1->O            1   0.205   0.000  VGA/COUNTER3_31_rstpot (VGA/COUNTER3_31_rstpot)
     FD:D                      0.102          VGA/COUNTER3_31
    ----------------------------------------
    Total                      3.884ns (1.418ns logic, 2.466ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKin'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.408ns (Levels of Logic = 2)
  Source:            SWin<0> (PAD)
  Destination:       COLOR_0 (FF)
  Destination Clock: CLKin rising

  Data Path: SWin<0> to COLOR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.879  SWin_0_IBUF (SWin_0_IBUF)
     LUT4:I1->O            1   0.205   0.000  Mmux_GND_5_o_SWin[7]_mux_23_OUT11 (GND_5_o_SWin[7]_mux_23_OUT<0>)
     FDR:D                     0.102          COLOR_0
    ----------------------------------------
    Total                      2.408ns (1.529ns logic, 0.879ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA/CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            VGA/COLOR_out_5 (FF)
  Destination:       COLOR_out<5> (PAD)
  Source Clock:      VGA/CLK rising

  Data Path: VGA/COLOR_out_5 to COLOR_out<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  VGA/COLOR_out_5 (VGA/COLOR_out_5)
     OBUF:I->O                 2.571          COLOR_out_5_OBUF (COLOR_out<5>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA/CLK2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            VGA/YSEL_out_3 (FF)
  Destination:       YCONTROL_out<3> (PAD)
  Source Clock:      VGA/CLK2 rising

  Data Path: VGA/YSEL_out_3 to YCONTROL_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  VGA/YSEL_out_3 (VGA/YSEL_out_3)
     OBUF:I->O                 2.571          YCONTROL_out_3_OBUF (YCONTROL_out<3>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKin          |    3.844|         |         |         |
VGA/CLK        |    4.797|         |         |         |
VGA/CLK2       |    3.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKin          |    5.527|         |         |         |
VGA/CLK        |    1.950|         |         |         |
VGA/CLK2       |    7.727|         |         |         |
VGA/CLK3       |    5.574|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/CLK2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VGA/CLK2       |    4.062|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/CLK3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VGA/CLK3       |    3.884|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.83 secs
 
--> 

Total memory usage is 233496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  140 (   0 filtered)
Number of infos    :   13 (   0 filtered)

