INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2458] undeclared symbol VID_pVDE, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v:122]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2458] undeclared symbol DDC_OUT_sda_i, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:41]
INFO: [VRFC 10-2458] undeclared symbol DDC_OUT_scl_i, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:42]
WARNING: [VRFC 10-2659] decimal constant 5000000000 is too large, should be smaller than 2147483648; using 705032704 instead [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:78]
WARNING: [VRFC 10-2659] decimal constant 5000000000 is too large, should be smaller than 2147483648; using 705032704 instead [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:86]
ERROR: [VRFC 10-2989] 'SerialClk' is not declared [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:87]
ERROR: [VRFC 10-2989] 'reset_n' is not declared [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:92]
ERROR: [VRFC 10-2989] 'reset_n' is not declared [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:93]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v:4]
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.gen/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
