<stg><name>lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_VITIS_LOOP_88_2</name>


<trans_list>

<trans id="348" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %outValue = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %outValue_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %outValue_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %outValue_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %outValue_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="432" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %boundary_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %boundary

]]></Node>
<StgValue><ssdm name="boundary_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %tmp_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %tmp_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %tmp_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_13

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:14 %tmp_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %tmp_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_11

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %store_ln58 = store i8 %tmp_7, i8 %outValue_4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %store_ln58 = store i8 %tmp_6, i8 %outValue_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %store_ln58 = store i8 %tmp_4, i8 %outValue_2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %store_ln58 = store i8 %tmp_2, i8 %outValue_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %store_ln58 = store i8 %tmp_1, i8 %outValue

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %store_ln88 = store i24 5, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln88 = br void %VITIS_LOOP_93_3

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3:0 %i_2 = load i24 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3:1 %outValue_1_load = load i8 %outValue_1

]]></Node>
<StgValue><ssdm name="outValue_1_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3:2 %outValue_2_load = load i8 %outValue_2

]]></Node>
<StgValue><ssdm name="outValue_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3:3 %outValue_3_load = load i8 %outValue_3

]]></Node>
<StgValue><ssdm name="outValue_3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3:4 %outValue_4_load = load i8 %outValue_4

]]></Node>
<StgValue><ssdm name="outValue_4_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3:5 %icmp_ln88 = icmp_ult  i24 %i_2, i24 %boundary_read

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_93_3:6 %br_ln88 = br i1 %icmp_ln88, void %for.inc198.loopexit.exitStub, void %VITIS_LOOP_93_3.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:0 %outValue_load_1 = load i8 %outValue

]]></Node>
<StgValue><ssdm name="outValue_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:6 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %outValue_load_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:7 %shl_ln105_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %outValue_1_load, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln105_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:8 %shl_ln105_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %outValue_2_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln105_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:9 %zext_ln105 = zext i8 %outValue_3_load

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:10 %xor_ln105 = xor i10 %shl_ln105_2, i10 %zext_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:11 %zext_ln105_1 = zext i10 %xor_ln105

]]></Node>
<StgValue><ssdm name="zext_ln105_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:12 %xor_ln105_1 = xor i11 %shl_ln105_1, i11 %zext_ln105_1

]]></Node>
<StgValue><ssdm name="xor_ln105_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:13 %zext_ln105_2 = zext i11 %xor_ln105_1

]]></Node>
<StgValue><ssdm name="zext_ln105_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:14 %hash = xor i12 %shl_ln, i12 %zext_ln105_2

]]></Node>
<StgValue><ssdm name="hash"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:15 %zext_ln109 = zext i12 %hash

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="432" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:16 %dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="dict_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="432" op_0_bw="12">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:17 %dictReadValue = load i12 %dict_addr

]]></Node>
<StgValue><ssdm name="dictReadValue"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:295 %i_3 = add i24 %i_2, i24 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:297 %store_ln0 = store i8 %outValue_4_load, i8 %outValue_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:298 %store_ln0 = store i8 %outValue_3_load, i8 %outValue_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:299 %store_ln0 = store i8 %outValue_2_load, i8 %outValue_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:300 %store_ln0 = store i8 %outValue_1_load, i8 %outValue

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:301 %store_ln88 = store i24 %i_3, i24 %i

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:4 %currIdx = add i24 %i_2, i24 16777211

]]></Node>
<StgValue><ssdm name="currIdx"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:5 %inStream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream

]]></Node>
<StgValue><ssdm name="inStream_read"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="432" op_0_bw="12">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:17 %dictReadValue = load i12 %dict_addr

]]></Node>
<StgValue><ssdm name="dictReadValue"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="360" op_0_bw="432">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:18 %trunc_ln110 = trunc i432 %dictReadValue

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:19 %sub_ln115 = sub i24 4, i24 %i_2

]]></Node>
<StgValue><ssdm name="sub_ln115"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="432" op_0_bw="432" op_1_bw="360" op_2_bw="24" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:20 %dictWriteValue = bitconcatenate i432 @_ssdm_op_BitConcatenate.i432.i360.i24.i8.i8.i8.i8.i8.i8, i360 %trunc_ln110, i24 %sub_ln115, i8 %inStream_read, i8 %outValue_4_load, i8 %outValue_3_load, i8 %outValue_2_load, i8 %outValue_1_load, i8 %outValue_load_1

]]></Node>
<StgValue><ssdm name="dictWriteValue"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="432" op_1_bw="12" op_2_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:21 %store_ln117 = store i432 %dictWriteValue, i12 %dict_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:22 %zext_ln128 = zext i24 %currIdx

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:23 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 48, i32 71

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:24 %compareIdx = xor i24 %tmp, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="432">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:25 %cand = trunc i432 %dictReadValue

]]></Node>
<StgValue><ssdm name="cand"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:26 %icmp_ln142 = icmp_eq  i8 %outValue_load_1, i8 %cand

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:27 %cand_1 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="cand_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:28 %icmp_ln142_1 = icmp_eq  i8 %outValue_1_load, i8 %cand_1

]]></Node>
<StgValue><ssdm name="icmp_ln142_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:29 %cand_2 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="cand_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:30 %icmp_ln142_2 = icmp_eq  i8 %outValue_2_load, i8 %cand_2

]]></Node>
<StgValue><ssdm name="icmp_ln142_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:31 %cand_3 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="cand_3"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:32 %icmp_ln142_3 = icmp_eq  i8 %outValue_3_load, i8 %cand_3

]]></Node>
<StgValue><ssdm name="icmp_ln142_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:33 %cand_4 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="cand_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:34 %icmp_ln142_4 = icmp_eq  i8 %outValue_4_load, i8 %cand_4

]]></Node>
<StgValue><ssdm name="icmp_ln142_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:35 %cand_5 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="cand_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:36 %icmp_ln142_5 = icmp_eq  i8 %inStream_read, i8 %cand_5

]]></Node>
<StgValue><ssdm name="icmp_ln142_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:37 %eq = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_5, i1 %icmp_ln142_4, i1 %icmp_ln142_3, i1 %icmp_ln142_2, i1 %icmp_ln142_1, i1 %icmp_ln142

]]></Node>
<StgValue><ssdm name="eq"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:38 %mm = xor i6 %eq, i6 63

]]></Node>
<StgValue><ssdm name="mm"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:39 %add_ln147 = add i6 %eq, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:40 %lowbit = and i6 %add_ln147, i6 %mm

]]></Node>
<StgValue><ssdm name="lowbit"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:41 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:42 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:43 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit, i32 5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:44 %tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:45 %select_ln152 = select i1 %tmp_8, i2 3, i2 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln152"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:46 %or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_11, i2 %select_ln152

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:47 %select_ln152_1 = select i1 %tmp_12, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:48 %len = or i3 %select_ln152_1, i3 %or_ln

]]></Node>
<StgValue><ssdm name="len"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:49 %icmp_ln154 = icmp_eq  i6 %eq, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:50 %len_1 = select i1 %icmp_ln154, i3 6, i3 %len

]]></Node>
<StgValue><ssdm name="len_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:51 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:52 %icmp_ln156 = icmp_ugt  i24 %currIdx, i24 %compareIdx

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:53 %zext_ln166 = zext i24 %compareIdx

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:54 %sub_ln156 = sub i25 %zext_ln128, i25 %zext_ln166

]]></Node>
<StgValue><ssdm name="sub_ln156"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:55 %tmp_16 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:56 %icmp_ln156_1 = icmp_slt  i9 %tmp_16, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:57 %and_ln156 = and i1 %icmp_ln156, i1 %icmp_ln156_1

]]></Node>
<StgValue><ssdm name="and_ln156"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:58 %and_ln156_1 = and i1 %and_ln156, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln156_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:59 %add_ln157 = add i25 %sub_ln156, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:60 %icmp_ln157 = icmp_sgt  i25 %add_ln157, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:61 %select_ln156 = select i1 %icmp_ln157, i3 %len_1, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:62 %len_18 = select i1 %and_ln156_1, i3 %select_ln156, i3 0

]]></Node>
<StgValue><ssdm name="len_18"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:63 %tmp_3 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 120, i32 143

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:64 %compareIdx_1 = xor i24 %tmp_3, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:65 %cand_6 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="cand_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:66 %icmp_ln142_6 = icmp_eq  i8 %outValue_load_1, i8 %cand_6

]]></Node>
<StgValue><ssdm name="icmp_ln142_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:67 %cand_7 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="cand_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:68 %icmp_ln142_7 = icmp_eq  i8 %outValue_1_load, i8 %cand_7

]]></Node>
<StgValue><ssdm name="icmp_ln142_7"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:69 %cand_8 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="cand_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:70 %icmp_ln142_8 = icmp_eq  i8 %outValue_2_load, i8 %cand_8

]]></Node>
<StgValue><ssdm name="icmp_ln142_8"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:71 %cand_9 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="cand_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:72 %icmp_ln142_9 = icmp_eq  i8 %outValue_3_load, i8 %cand_9

]]></Node>
<StgValue><ssdm name="icmp_ln142_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:73 %cand_10 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="cand_10"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:74 %icmp_ln142_10 = icmp_eq  i8 %outValue_4_load, i8 %cand_10

]]></Node>
<StgValue><ssdm name="icmp_ln142_10"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:75 %cand_11 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="cand_11"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:76 %icmp_ln142_11 = icmp_eq  i8 %inStream_read, i8 %cand_11

]]></Node>
<StgValue><ssdm name="icmp_ln142_11"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:77 %eq_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_11, i1 %icmp_ln142_10, i1 %icmp_ln142_9, i1 %icmp_ln142_8, i1 %icmp_ln142_7, i1 %icmp_ln142_6

]]></Node>
<StgValue><ssdm name="eq_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:78 %mm_1 = xor i6 %eq_1, i6 63

]]></Node>
<StgValue><ssdm name="mm_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:79 %add_ln147_1 = add i6 %eq_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:80 %lowbit_1 = and i6 %add_ln147_1, i6 %mm_1

]]></Node>
<StgValue><ssdm name="lowbit_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:81 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:82 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:83 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:84 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_1, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:85 %select_ln152_2 = select i1 %tmp_17, i2 3, i2 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln152_2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:86 %or_ln152_s = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_18, i2 %select_ln152_2

]]></Node>
<StgValue><ssdm name="or_ln152_s"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:87 %select_ln152_3 = select i1 %tmp_21, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_3"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:88 %len_3 = or i3 %select_ln152_3, i3 %or_ln152_s

]]></Node>
<StgValue><ssdm name="len_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:89 %icmp_ln154_1 = icmp_eq  i6 %eq_1, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:90 %len_4 = select i1 %icmp_ln154_1, i3 6, i3 %len_3

]]></Node>
<StgValue><ssdm name="len_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:91 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_4, i32 2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:92 %icmp_ln156_2 = icmp_ugt  i24 %currIdx, i24 %compareIdx_1

]]></Node>
<StgValue><ssdm name="icmp_ln156_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:93 %zext_ln166_1 = zext i24 %compareIdx_1

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:94 %sub_ln156_1 = sub i25 %zext_ln128, i25 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="sub_ln156_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:95 %tmp_23 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_1, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:96 %icmp_ln156_3 = icmp_slt  i9 %tmp_23, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_3"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:97 %and_ln156_2 = and i1 %icmp_ln156_2, i1 %icmp_ln156_3

]]></Node>
<StgValue><ssdm name="and_ln156_2"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:98 %and_ln156_3 = and i1 %and_ln156_2, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln156_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:99 %add_ln157_1 = add i25 %sub_ln156_1, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157_1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:100 %icmp_ln157_1 = icmp_sgt  i25 %add_ln157_1, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:101 %select_ln156_1 = select i1 %icmp_ln157_1, i3 %len_4, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:102 %len_19 = select i1 %and_ln156_3, i3 %select_ln156_1, i3 0

]]></Node>
<StgValue><ssdm name="len_19"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:103 %tmp_s = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 192, i32 215

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:104 %compareIdx_2 = xor i24 %tmp_s, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:105 %cand_12 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="cand_12"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:106 %icmp_ln142_12 = icmp_eq  i8 %outValue_load_1, i8 %cand_12

]]></Node>
<StgValue><ssdm name="icmp_ln142_12"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:107 %cand_13 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="cand_13"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:108 %icmp_ln142_13 = icmp_eq  i8 %outValue_1_load, i8 %cand_13

]]></Node>
<StgValue><ssdm name="icmp_ln142_13"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:109 %cand_14 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="cand_14"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:110 %icmp_ln142_14 = icmp_eq  i8 %outValue_2_load, i8 %cand_14

]]></Node>
<StgValue><ssdm name="icmp_ln142_14"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:111 %cand_15 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="cand_15"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:112 %icmp_ln142_15 = icmp_eq  i8 %outValue_3_load, i8 %cand_15

]]></Node>
<StgValue><ssdm name="icmp_ln142_15"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:113 %cand_16 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="cand_16"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:114 %icmp_ln142_16 = icmp_eq  i8 %outValue_4_load, i8 %cand_16

]]></Node>
<StgValue><ssdm name="icmp_ln142_16"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:115 %cand_17 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="cand_17"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:116 %icmp_ln142_17 = icmp_eq  i8 %inStream_read, i8 %cand_17

]]></Node>
<StgValue><ssdm name="icmp_ln142_17"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:132 %icmp_ln156_4 = icmp_ugt  i24 %currIdx, i24 %compareIdx_2

]]></Node>
<StgValue><ssdm name="icmp_ln156_4"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:143 %tmp_14 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 264, i32 287

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:144 %compareIdx_3 = xor i24 %tmp_14, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx_3"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:145 %cand_18 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="cand_18"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:146 %icmp_ln142_18 = icmp_eq  i8 %outValue_load_1, i8 %cand_18

]]></Node>
<StgValue><ssdm name="icmp_ln142_18"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:147 %cand_19 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="cand_19"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:148 %icmp_ln142_19 = icmp_eq  i8 %outValue_1_load, i8 %cand_19

]]></Node>
<StgValue><ssdm name="icmp_ln142_19"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:149 %cand_20 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="cand_20"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:150 %icmp_ln142_20 = icmp_eq  i8 %outValue_2_load, i8 %cand_20

]]></Node>
<StgValue><ssdm name="icmp_ln142_20"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:151 %cand_21 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="cand_21"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:152 %icmp_ln142_21 = icmp_eq  i8 %outValue_3_load, i8 %cand_21

]]></Node>
<StgValue><ssdm name="icmp_ln142_21"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:153 %cand_22 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="cand_22"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:154 %icmp_ln142_22 = icmp_eq  i8 %outValue_4_load, i8 %cand_22

]]></Node>
<StgValue><ssdm name="icmp_ln142_22"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:155 %cand_23 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="cand_23"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:156 %icmp_ln142_23 = icmp_eq  i8 %inStream_read, i8 %cand_23

]]></Node>
<StgValue><ssdm name="icmp_ln142_23"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:172 %icmp_ln156_6 = icmp_ugt  i24 %currIdx, i24 %compareIdx_3

]]></Node>
<StgValue><ssdm name="icmp_ln156_6"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:183 %tmp_19 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 336, i32 359

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:184 %compareIdx_4 = xor i24 %tmp_19, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx_4"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:185 %cand_24 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="cand_24"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:186 %icmp_ln142_24 = icmp_eq  i8 %outValue_load_1, i8 %cand_24

]]></Node>
<StgValue><ssdm name="icmp_ln142_24"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:187 %cand_25 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="cand_25"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:188 %icmp_ln142_25 = icmp_eq  i8 %outValue_1_load, i8 %cand_25

]]></Node>
<StgValue><ssdm name="icmp_ln142_25"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:189 %cand_26 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="cand_26"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:190 %icmp_ln142_26 = icmp_eq  i8 %outValue_2_load, i8 %cand_26

]]></Node>
<StgValue><ssdm name="icmp_ln142_26"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:191 %cand_27 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="cand_27"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:192 %icmp_ln142_27 = icmp_eq  i8 %outValue_3_load, i8 %cand_27

]]></Node>
<StgValue><ssdm name="icmp_ln142_27"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:193 %cand_28 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="cand_28"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:194 %icmp_ln142_28 = icmp_eq  i8 %outValue_4_load, i8 %cand_28

]]></Node>
<StgValue><ssdm name="icmp_ln142_28"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:195 %cand_29 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="cand_29"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:196 %icmp_ln142_29 = icmp_eq  i8 %inStream_read, i8 %cand_29

]]></Node>
<StgValue><ssdm name="icmp_ln142_29"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:197 %eq_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_29, i1 %icmp_ln142_28, i1 %icmp_ln142_27, i1 %icmp_ln142_26, i1 %icmp_ln142_25, i1 %icmp_ln142_24

]]></Node>
<StgValue><ssdm name="eq_4"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:198 %mm_4 = xor i6 %eq_4, i6 63

]]></Node>
<StgValue><ssdm name="mm_4"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:199 %add_ln147_4 = add i6 %eq_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147_4"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:200 %lowbit_4 = and i6 %add_ln147_4, i6 %mm_4

]]></Node>
<StgValue><ssdm name="lowbit_4"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:201 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 3

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:202 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 4

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:203 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:204 %tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_4, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:205 %select_ln152_8 = select i1 %tmp_37, i2 3, i2 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln152_8"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:206 %or_ln152_6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_38, i2 %select_ln152_8

]]></Node>
<StgValue><ssdm name="or_ln152_6"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:207 %select_ln152_9 = select i1 %tmp_39, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_9"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:208 %len_12 = or i3 %select_ln152_9, i3 %or_ln152_6

]]></Node>
<StgValue><ssdm name="len_12"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:209 %icmp_ln154_4 = icmp_eq  i6 %eq_4, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154_4"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:210 %len_13 = select i1 %icmp_ln154_4, i3 6, i3 %len_12

]]></Node>
<StgValue><ssdm name="len_13"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:211 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_13, i32 2

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:212 %icmp_ln156_8 = icmp_ugt  i24 %currIdx, i24 %compareIdx_4

]]></Node>
<StgValue><ssdm name="icmp_ln156_8"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:213 %zext_ln166_4 = zext i24 %compareIdx_4

]]></Node>
<StgValue><ssdm name="zext_ln166_4"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:214 %sub_ln156_4 = sub i25 %zext_ln128, i25 %zext_ln166_4

]]></Node>
<StgValue><ssdm name="sub_ln156_4"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:215 %tmp_41 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_4, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:216 %icmp_ln156_9 = icmp_slt  i9 %tmp_41, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_9"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:217 %and_ln156_8 = and i1 %icmp_ln156_8, i1 %icmp_ln156_9

]]></Node>
<StgValue><ssdm name="and_ln156_8"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:218 %and_ln156_9 = and i1 %and_ln156_8, i1 %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln156_9"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:219 %add_ln157_4 = add i25 %sub_ln156_4, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157_4"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:220 %icmp_ln157_4 = icmp_sgt  i25 %add_ln157_4, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:221 %select_ln156_4 = select i1 %icmp_ln157_4, i3 %len_13, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156_4"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:222 %len_22 = select i1 %and_ln156_9, i3 %select_ln156_4, i3 0

]]></Node>
<StgValue><ssdm name="len_22"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:223 %tmp_24 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 408, i32 431

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:224 %compareIdx_5 = xor i24 %tmp_24, i24 16777215

]]></Node>
<StgValue><ssdm name="compareIdx_5"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:225 %cand_30 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="cand_30"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:226 %icmp_ln142_30 = icmp_eq  i8 %outValue_load_1, i8 %cand_30

]]></Node>
<StgValue><ssdm name="icmp_ln142_30"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:227 %cand_31 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="cand_31"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:228 %icmp_ln142_31 = icmp_eq  i8 %outValue_1_load, i8 %cand_31

]]></Node>
<StgValue><ssdm name="icmp_ln142_31"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:229 %cand_32 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="cand_32"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:230 %icmp_ln142_32 = icmp_eq  i8 %outValue_2_load, i8 %cand_32

]]></Node>
<StgValue><ssdm name="icmp_ln142_32"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:231 %cand_33 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="cand_33"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:232 %icmp_ln142_33 = icmp_eq  i8 %outValue_3_load, i8 %cand_33

]]></Node>
<StgValue><ssdm name="icmp_ln142_33"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:233 %cand_34 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="cand_34"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:234 %icmp_ln142_34 = icmp_eq  i8 %outValue_4_load, i8 %cand_34

]]></Node>
<StgValue><ssdm name="icmp_ln142_34"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="432" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:235 %cand_35 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="cand_35"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:236 %icmp_ln142_35 = icmp_eq  i8 %inStream_read, i8 %cand_35

]]></Node>
<StgValue><ssdm name="icmp_ln142_35"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:237 %eq_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_35, i1 %icmp_ln142_34, i1 %icmp_ln142_33, i1 %icmp_ln142_32, i1 %icmp_ln142_31, i1 %icmp_ln142_30

]]></Node>
<StgValue><ssdm name="eq_5"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:238 %mm_5 = xor i6 %eq_5, i6 63

]]></Node>
<StgValue><ssdm name="mm_5"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:239 %add_ln147_5 = add i6 %eq_5, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147_5"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:240 %lowbit_5 = and i6 %add_ln147_5, i6 %mm_5

]]></Node>
<StgValue><ssdm name="lowbit_5"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:241 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 3

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:242 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 4

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:243 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_5, i32 5

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:244 %tmp_25 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_5, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:245 %select_ln152_10 = select i1 %tmp_42, i2 3, i2 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln152_10"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:246 %or_ln152_8 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_43, i2 %select_ln152_10

]]></Node>
<StgValue><ssdm name="or_ln152_8"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:247 %select_ln152_11 = select i1 %tmp_44, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_11"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:248 %len_15 = or i3 %select_ln152_11, i3 %or_ln152_8

]]></Node>
<StgValue><ssdm name="len_15"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:249 %icmp_ln154_5 = icmp_eq  i6 %eq_5, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154_5"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:250 %len_16 = select i1 %icmp_ln154_5, i3 6, i3 %len_15

]]></Node>
<StgValue><ssdm name="len_16"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:251 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_16, i32 2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:252 %icmp_ln156_10 = icmp_ugt  i24 %currIdx, i24 %compareIdx_5

]]></Node>
<StgValue><ssdm name="icmp_ln156_10"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:253 %zext_ln166_5 = zext i24 %compareIdx_5

]]></Node>
<StgValue><ssdm name="zext_ln166_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:254 %sub_ln156_5 = sub i25 %zext_ln128, i25 %zext_ln166_5

]]></Node>
<StgValue><ssdm name="sub_ln156_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:255 %tmp_46 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_5, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:256 %icmp_ln156_11 = icmp_slt  i9 %tmp_46, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_11"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:257 %and_ln156_10 = and i1 %icmp_ln156_10, i1 %icmp_ln156_11

]]></Node>
<StgValue><ssdm name="and_ln156_10"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:258 %and_ln156_11 = and i1 %and_ln156_10, i1 %tmp_45

]]></Node>
<StgValue><ssdm name="and_ln156_11"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:259 %add_ln157_5 = add i25 %sub_ln156_5, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157_5"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:260 %icmp_ln157_5 = icmp_sgt  i25 %add_ln157_5, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_5"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:261 %select_ln156_5 = select i1 %icmp_ln157_5, i3 %len_16, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156_5"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:262 %len_17 = select i1 %and_ln156_11, i3 %select_ln156_5, i3 0

]]></Node>
<StgValue><ssdm name="len_17"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:296 %store_ln97 = store i8 %inStream_read, i8 %outValue_4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc198.loopexit.exitStub:0 %outValue_load = load i8 %outValue

]]></Node>
<StgValue><ssdm name="outValue_load"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc198.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_4_out, i8 %outValue_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc198.loopexit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_3_out, i8 %outValue_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc198.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_2_out, i8 %outValue_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc198.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_1_out, i8 %outValue_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc198.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %outValue_out, i8 %outValue_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0">
<![CDATA[
for.inc198.loopexit.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:117 %eq_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_17, i1 %icmp_ln142_16, i1 %icmp_ln142_15, i1 %icmp_ln142_14, i1 %icmp_ln142_13, i1 %icmp_ln142_12

]]></Node>
<StgValue><ssdm name="eq_2"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:118 %mm_2 = xor i6 %eq_2, i6 63

]]></Node>
<StgValue><ssdm name="mm_2"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:119 %add_ln147_2 = add i6 %eq_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147_2"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:120 %lowbit_2 = and i6 %add_ln147_2, i6 %mm_2

]]></Node>
<StgValue><ssdm name="lowbit_2"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:121 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:122 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:123 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:124 %tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_2, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:125 %select_ln152_4 = select i1 %tmp_26, i2 3, i2 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln152_4"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:126 %or_ln152_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_27, i2 %select_ln152_4

]]></Node>
<StgValue><ssdm name="or_ln152_2"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:127 %select_ln152_5 = select i1 %tmp_28, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_5"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:128 %len_6 = or i3 %select_ln152_5, i3 %or_ln152_2

]]></Node>
<StgValue><ssdm name="len_6"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:129 %icmp_ln154_2 = icmp_eq  i6 %eq_2, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154_2"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:130 %len_7 = select i1 %icmp_ln154_2, i3 6, i3 %len_6

]]></Node>
<StgValue><ssdm name="len_7"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:131 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_7, i32 2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:133 %zext_ln166_2 = zext i24 %compareIdx_2

]]></Node>
<StgValue><ssdm name="zext_ln166_2"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:134 %sub_ln156_2 = sub i25 %zext_ln128, i25 %zext_ln166_2

]]></Node>
<StgValue><ssdm name="sub_ln156_2"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:135 %tmp_31 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_2, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:136 %icmp_ln156_5 = icmp_slt  i9 %tmp_31, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_5"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:137 %and_ln156_4 = and i1 %icmp_ln156_4, i1 %icmp_ln156_5

]]></Node>
<StgValue><ssdm name="and_ln156_4"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:138 %and_ln156_5 = and i1 %and_ln156_4, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln156_5"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:139 %add_ln157_2 = add i25 %sub_ln156_2, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157_2"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:140 %icmp_ln157_2 = icmp_sgt  i25 %add_ln157_2, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_2"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:141 %select_ln156_2 = select i1 %icmp_ln157_2, i3 %len_7, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156_2"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:142 %len_20 = select i1 %and_ln156_5, i3 %select_ln156_2, i3 0

]]></Node>
<StgValue><ssdm name="len_20"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:157 %eq_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %icmp_ln142_23, i1 %icmp_ln142_22, i1 %icmp_ln142_21, i1 %icmp_ln142_20, i1 %icmp_ln142_19, i1 %icmp_ln142_18

]]></Node>
<StgValue><ssdm name="eq_3"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:158 %mm_3 = xor i6 %eq_3, i6 63

]]></Node>
<StgValue><ssdm name="mm_3"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:159 %add_ln147_3 = add i6 %eq_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln147_3"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:160 %lowbit_3 = and i6 %add_ln147_3, i6 %mm_3

]]></Node>
<StgValue><ssdm name="lowbit_3"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:161 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:162 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:163 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %lowbit_3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:164 %tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %lowbit_3, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:165 %select_ln152_6 = select i1 %tmp_32, i2 3, i2 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln152_6"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:166 %or_ln152_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_33, i2 %select_ln152_6

]]></Node>
<StgValue><ssdm name="or_ln152_4"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:167 %select_ln152_7 = select i1 %tmp_34, i3 5, i3 0

]]></Node>
<StgValue><ssdm name="select_ln152_7"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:168 %len_9 = or i3 %select_ln152_7, i3 %or_ln152_4

]]></Node>
<StgValue><ssdm name="len_9"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:169 %icmp_ln154_3 = icmp_eq  i6 %eq_3, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln154_3"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:170 %len_10 = select i1 %icmp_ln154_3, i3 6, i3 %len_9

]]></Node>
<StgValue><ssdm name="len_10"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:171 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_10, i32 2

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:173 %zext_ln166_3 = zext i24 %compareIdx_3

]]></Node>
<StgValue><ssdm name="zext_ln166_3"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:174 %sub_ln156_3 = sub i25 %zext_ln128, i25 %zext_ln166_3

]]></Node>
<StgValue><ssdm name="sub_ln156_3"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:175 %tmp_36 = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %sub_ln156_3, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:176 %icmp_ln156_7 = icmp_slt  i9 %tmp_36, i9 1

]]></Node>
<StgValue><ssdm name="icmp_ln156_7"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:177 %and_ln156_6 = and i1 %icmp_ln156_6, i1 %icmp_ln156_7

]]></Node>
<StgValue><ssdm name="and_ln156_6"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:178 %and_ln156_7 = and i1 %and_ln156_6, i1 %tmp_35

]]></Node>
<StgValue><ssdm name="and_ln156_7"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:179 %add_ln157_3 = add i25 %sub_ln156_3, i25 33554431

]]></Node>
<StgValue><ssdm name="add_ln157_3"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:180 %icmp_ln157_3 = icmp_sgt  i25 %add_ln157_3, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln157_3"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:181 %select_ln156_3 = select i1 %icmp_ln157_3, i3 %len_10, i3 0

]]></Node>
<StgValue><ssdm name="select_ln156_3"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:182 %len_21 = select i1 %and_ln156_7, i3 %select_ln156_3, i3 0

]]></Node>
<StgValue><ssdm name="len_21"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:263 %icmp_ln172 = icmp_ne  i3 %len_18, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:264 %icmp_ln172_1 = icmp_ugt  i3 %len_19, i3 %len_18

]]></Node>
<StgValue><ssdm name="icmp_ln172_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:265 %match_len_1 = select i1 %icmp_ln172_1, i3 %len_19, i3 %len_18

]]></Node>
<StgValue><ssdm name="match_len_1"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:266 %icmp_ln172_2 = icmp_ugt  i3 %len_20, i3 %match_len_1

]]></Node>
<StgValue><ssdm name="icmp_ln172_2"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:267 %match_len_3 = select i1 %icmp_ln172_2, i3 %len_20, i3 %match_len_1

]]></Node>
<StgValue><ssdm name="match_len_3"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:268 %icmp_ln172_3 = icmp_ugt  i3 %len_21, i3 %match_len_3

]]></Node>
<StgValue><ssdm name="icmp_ln172_3"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:269 %match_len_4 = select i1 %icmp_ln172_3, i3 %len_21, i3 %match_len_3

]]></Node>
<StgValue><ssdm name="match_len_4"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:277 %trunc_ln172 = trunc i25 %sub_ln156_1

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:278 %trunc_ln172_1 = trunc i25 %sub_ln156

]]></Node>
<StgValue><ssdm name="trunc_ln172_1"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:279 %select_ln172_1 = select i1 %icmp_ln172_1, i16 %trunc_ln172, i16 %trunc_ln172_1

]]></Node>
<StgValue><ssdm name="select_ln172_1"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:280 %add_ln172 = add i16 %select_ln172_1, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln172"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:281 %or_ln172_2 = or i1 %icmp_ln172_1, i1 %icmp_ln172

]]></Node>
<StgValue><ssdm name="or_ln172_2"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:285 %trunc_ln172_4 = trunc i25 %sub_ln156_3

]]></Node>
<StgValue><ssdm name="trunc_ln172_4"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:286 %trunc_ln172_5 = trunc i25 %sub_ln156_2

]]></Node>
<StgValue><ssdm name="trunc_ln172_5"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:287 %select_ln172_3 = select i1 %icmp_ln172_3, i16 %trunc_ln172_4, i16 %trunc_ln172_5

]]></Node>
<StgValue><ssdm name="select_ln172_3"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:291 %select_ln172_5 = select i1 %or_ln172_2, i16 %add_ln172, i16 0

]]></Node>
<StgValue><ssdm name="select_ln172_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:1 %specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:2 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16777215, i64 8388607

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:3 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:270 %icmp_ln172_4 = icmp_ugt  i3 %len_22, i3 %match_len_4

]]></Node>
<StgValue><ssdm name="icmp_ln172_4"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:271 %match_len_6 = select i1 %icmp_ln172_4, i3 %len_22, i3 %match_len_4

]]></Node>
<StgValue><ssdm name="match_len_6"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:272 %icmp_ln172_5 = icmp_ugt  i3 %len_17, i3 %match_len_6

]]></Node>
<StgValue><ssdm name="icmp_ln172_5"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:273 %match_len_7 = select i1 %icmp_ln172_5, i3 %len_17, i3 %match_len_6

]]></Node>
<StgValue><ssdm name="match_len_7"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:274 %zext_ln172 = zext i3 %match_len_7

]]></Node>
<StgValue><ssdm name="zext_ln172"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:275 %or_ln172 = or i1 %icmp_ln172_5, i1 %icmp_ln172_4

]]></Node>
<StgValue><ssdm name="or_ln172"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:276 %or_ln172_1 = or i1 %icmp_ln172_3, i1 %icmp_ln172_2

]]></Node>
<StgValue><ssdm name="or_ln172_1"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:282 %trunc_ln172_2 = trunc i25 %sub_ln156_5

]]></Node>
<StgValue><ssdm name="trunc_ln172_2"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="25">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:283 %trunc_ln172_3 = trunc i25 %sub_ln156_4

]]></Node>
<StgValue><ssdm name="trunc_ln172_3"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:284 %select_ln172_2 = select i1 %icmp_ln172_5, i16 %trunc_ln172_2, i16 %trunc_ln172_3

]]></Node>
<StgValue><ssdm name="select_ln172_2"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:288 %select_ln172_4 = select i1 %or_ln172, i16 %select_ln172_2, i16 %select_ln172_3

]]></Node>
<StgValue><ssdm name="select_ln172_4"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:289 %add_ln172_1 = add i16 %select_ln172_4, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln172_1"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:290 %or_ln172_3 = or i1 %or_ln172, i1 %or_ln172_1

]]></Node>
<StgValue><ssdm name="or_ln172_3"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:292 %select_ln172_6 = select i1 %or_ln172_3, i16 %add_ln172_1, i16 %select_ln172_5

]]></Node>
<StgValue><ssdm name="select_ln172_6"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="8">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:293 %outValue_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %select_ln172_6, i8 %zext_ln172, i8 %outValue_load_1

]]></Node>
<StgValue><ssdm name="outValue_5"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:294 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %outValue_5

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_93_3.split_ifconv:302 %br_ln88 = br void %VITIS_LOOP_93_3

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
