library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity vga_mod_test is
  port (
	-- CLOCK 
	ADC_CLK_10:			in		std_logic;
	MAX10_CLK1_50:		in		std_logic;
	MAX10_CLK2_50:		in		std_logic;

	-- KEY 
	KEY:				in		std_logic_vector(1 downto 0);

	-- LED 
	LED:				out		std_logic_vector(7 downto 0) := x"ff";

	-- HDMI-TX
	HDMI_I2C_SCL		inout	std_logic;
	HDMI_I2C_SDA		inout	std_logic;
	HDMI_I2S			inout	std_logic_vector(3 downto 0);
	HDMI_LRCLK			inout	std_logic;
	HDMI_MCLK			inout	std_logic;
	HDMI_SCLK			inout	std_logic;
	HDMI_TX_CLK			out		std_logic;
	HDMI_TX_D			out		std_logic_vector(23 downto 0);
	HDMI_TX_DE			out		std_logic;
	HDMI_TX_HS			out		std_logic;
	HDMI_TX_INT			in		std_logic;
	HDMI_TX_VS			out		std_logic;

	-- SW 
	SW:					in		std_logic_vector(1 downto 0);

	-- BBB Conector 
	BBB_PWR_BUT: 		in		std_logic;
	BBB_SYS_RESET_n: 	in		std_logic;
	GPIO0_D: 			inout 	std_logic_vector(43 downto 0);
	GPIO1_D: 			inout 	std_logic_vector(22 downto 0)
  ) ;
end vga_mod_test;

architecture behavioral of vga_mod_test is

	component pll_pxlclk
		port
		(
			inclk0		: in	std_logic := '0';
			c0			: out	std_logic 
		);
	end component;
	
	component vga
		generic (
			h_total: 	integer := 2200;
			h_front: 	integer :=   88;
			h_sync: 	integer :=   44;
			h_back: 	integer :=  148;
			h_active: 	integer := 1920;

			v_total: 	integer := 1125;
			v_front: 	integer :=    4;
			v_sync: 	integer :=    5;
			v_back: 	integer :=   36;
			v_active: 	integer := 1080
		);

		port (
			clk:		in		std_logic;
			rst_n:		in		std_logic;
			vs:			out		std_logic;
			hs:			out		std_logic;
			r:			out		std_logic_vector(3 downto 0);
			g:			out		std_logic_vector(3 downto 0);
			b:			out		std_logic_vector(3 downto 0)
		);
	end component;

	signal pxl_clk:		std_logic;

begin
	
	-- 148.5 MHz for 1080p 60Hz
	-- 74.25 MHz for 1080p 30Hz
	pixel_pll: pll_pxlclk
		port map(
			inclk0 => MAX10_CLK1_50,
			c0 => pxl_clk
		);
	
	LED(1) <= pxl_clk;
	LED(0) <= KEY(0);
	
	vga1: vga
		-- 1080p 60Hz
		-- clk 148.5 MHz
--		generic map(
--			h_total 	=> 2200,
--			h_active 	=> 1920,
--			h_front 	=>   88,
--			h_sync 		=>   44,
--			h_back 		=>  148,
--			v_total 	=> 1125,
--			v_active 	=> 1080,
--			v_front 	=>    4,
--			v_sync 		=>    5,
--			v_back 		=>   36
--		)
		
		port map(
			clk => pxl_clk,
			rst_n => '1',
			vs => GPIO1_D(1),
			hs => GPIO1_D(0),
			r => GPIO1_D(13 downto 10),
			g => GPIO1_D(5 downto 2),
			b => GPIO1_D(9 downto 6)
		);
	
end behavioral ; -- behavioral
































