#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Oct 18 10:12:09 2022
# Process ID: 21224
# Current directory: D:/verilog/FNDController
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18236 D:\verilog\FNDController\FNDController.xpr
# Log file: D:/verilog/FNDController/vivado.log
# Journal file: D:/verilog/FNDController\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog/FNDController/FNDController.xpr
update_compile_order -fileset sources_1
close_project
open_project D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
regenerate_bd_layout
set_property location {1 143 203} [get_bd_cells axi_uartlite_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
endgroup
regenerate_bd_layout
set_property name led [get_bd_intf_ports gpio_rtl]
regenerate_bd_layout
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -fileset constrs_1 -norecurse D:/verilog/MY_Basys-3-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_bd_design {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property pfm_name {} [get_files -all {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/verilog/MicroBlaze_GPIO2/design_microblazegpio_wrapper.xsa
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {6 1717 115} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {5}] [get_bd_cells axi_gpio_1]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
endgroup
regenerate_bd_layout
set_property name button [get_bd_intf_ports gpio_rtl]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {8}] [get_bd_cells axi_gpio_1]
endgroup
set_property name btn [get_bd_intf_ports button]
set_property name button [get_bd_intf_ports btn]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
export_ip_user_files -of_objects [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xbar_0_synth_1 -jobs 4
wait_on_run design_1_xbar_0_synth_1
export_simulation -of_objects [get_files D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files -ipstatic_source_dir D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/modelsim} {questa=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/questa} {riviera=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/riviera} {activehdl=D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property pfm_name {} [get_files -all {D:/verilog/MicroBlaze_GPIO2/MicroBlaze_GPIO2.srcs/sources_1/bd/design_1/design_1.bd}]
write_hw_platform -fixed -include_bit -force -file D:/verilog/MicroBlaze_GPIO2/design_MicroBlaze_GPIO__wrapper.xsa
