============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Nov  1 19:41:38 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 34 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.177881s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (100.8%)

RUN-1004 : used memory is 225 MB, reserved memory is 205 MB, peak memory is 228 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 10009/98 useful/useless nets, 7888/4 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7892 instances
RUN-0007 : 2886 luts, 3108 seqs, 1215 mslices, 486 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 10013 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6870 nets have 2 pins
RUN-1001 : 2188 nets have [3 - 5] pins
RUN-1001 : 748 nets have [6 - 10] pins
RUN-1001 : 94 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     355     
RUN-1001 :   No   |  No   |  Yes  |    1755     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 204
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7889 instances, 2886 luts, 3108 seqs, 1701 slices, 264 macros(1701 instances: 1215 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2273 pins
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37744, tnet num: 10010, tinst num: 7889, tnode num: 47403, tedge num: 71311.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.353557s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (100.4%)

RUN-1004 : used memory is 326 MB, reserved memory is 308 MB, peak memory is 326 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.552638s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.54102e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7889.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.76892e+06, overlap = 99.25
PHY-3002 : Step(2): len = 1.45906e+06, overlap = 106.375
PHY-3002 : Step(3): len = 956323, overlap = 93.4375
PHY-3002 : Step(4): len = 772008, overlap = 142.938
PHY-3002 : Step(5): len = 639133, overlap = 152
PHY-3002 : Step(6): len = 565012, overlap = 158.781
PHY-3002 : Step(7): len = 502722, overlap = 175.406
PHY-3002 : Step(8): len = 457411, overlap = 185.5
PHY-3002 : Step(9): len = 404624, overlap = 192.031
PHY-3002 : Step(10): len = 363677, overlap = 184.375
PHY-3002 : Step(11): len = 336277, overlap = 192.031
PHY-3002 : Step(12): len = 312028, overlap = 209.781
PHY-3002 : Step(13): len = 291827, overlap = 222.594
PHY-3002 : Step(14): len = 272419, overlap = 233.094
PHY-3002 : Step(15): len = 250521, overlap = 251.969
PHY-3002 : Step(16): len = 238012, overlap = 271
PHY-3002 : Step(17): len = 224082, overlap = 276.875
PHY-3002 : Step(18): len = 215348, overlap = 291.969
PHY-3002 : Step(19): len = 203466, overlap = 317.406
PHY-3002 : Step(20): len = 193381, overlap = 328.5
PHY-3002 : Step(21): len = 192234, overlap = 329.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.04622e-06
PHY-3002 : Step(22): len = 200300, overlap = 313.375
PHY-3002 : Step(23): len = 204899, overlap = 298.656
PHY-3002 : Step(24): len = 218156, overlap = 262.344
PHY-3002 : Step(25): len = 229183, overlap = 218.219
PHY-3002 : Step(26): len = 213410, overlap = 202.469
PHY-3002 : Step(27): len = 214631, overlap = 198.875
PHY-3002 : Step(28): len = 212841, overlap = 203
PHY-3002 : Step(29): len = 215246, overlap = 199.312
PHY-3002 : Step(30): len = 213680, overlap = 190.062
PHY-3002 : Step(31): len = 204816, overlap = 180.25
PHY-3002 : Step(32): len = 204120, overlap = 174.188
PHY-3002 : Step(33): len = 199577, overlap = 166.375
PHY-3002 : Step(34): len = 198507, overlap = 167.75
PHY-3002 : Step(35): len = 193695, overlap = 166.312
PHY-3002 : Step(36): len = 189283, overlap = 164.906
PHY-3002 : Step(37): len = 187078, overlap = 155.188
PHY-3002 : Step(38): len = 185645, overlap = 152.031
PHY-3002 : Step(39): len = 179115, overlap = 146.844
PHY-3002 : Step(40): len = 178286, overlap = 145.844
PHY-3002 : Step(41): len = 174782, overlap = 141.281
PHY-3002 : Step(42): len = 172551, overlap = 137.469
PHY-3002 : Step(43): len = 170409, overlap = 130.719
PHY-3002 : Step(44): len = 166284, overlap = 128.594
PHY-3002 : Step(45): len = 166762, overlap = 131.531
PHY-3002 : Step(46): len = 165682, overlap = 140.781
PHY-3002 : Step(47): len = 161600, overlap = 152.25
PHY-3002 : Step(48): len = 160076, overlap = 158.406
PHY-3002 : Step(49): len = 157422, overlap = 157.719
PHY-3002 : Step(50): len = 157223, overlap = 161.312
PHY-3002 : Step(51): len = 154679, overlap = 165.812
PHY-3002 : Step(52): len = 154508, overlap = 166.25
PHY-3002 : Step(53): len = 153335, overlap = 164.688
PHY-3002 : Step(54): len = 150964, overlap = 162.5
PHY-3002 : Step(55): len = 149402, overlap = 161.344
PHY-3002 : Step(56): len = 147922, overlap = 166.375
PHY-3002 : Step(57): len = 146827, overlap = 162.375
PHY-3002 : Step(58): len = 146690, overlap = 163.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20924e-05
PHY-3002 : Step(59): len = 148624, overlap = 161.75
PHY-3002 : Step(60): len = 149118, overlap = 160.656
PHY-3002 : Step(61): len = 149502, overlap = 160.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.41849e-05
PHY-3002 : Step(62): len = 153636, overlap = 153.906
PHY-3002 : Step(63): len = 154393, overlap = 153.75
PHY-3002 : Step(64): len = 159672, overlap = 147.969
PHY-3002 : Step(65): len = 162976, overlap = 144.188
PHY-3002 : Step(66): len = 164936, overlap = 143.094
PHY-3002 : Step(67): len = 165091, overlap = 145
PHY-3002 : Step(68): len = 165447, overlap = 146.125
PHY-3002 : Step(69): len = 165572, overlap = 136.5
PHY-3002 : Step(70): len = 166169, overlap = 134.781
PHY-3002 : Step(71): len = 167819, overlap = 127.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.83697e-05
PHY-3002 : Step(72): len = 170712, overlap = 133.906
PHY-3002 : Step(73): len = 170910, overlap = 134.375
PHY-3002 : Step(74): len = 172239, overlap = 134.062
PHY-3002 : Step(75): len = 172316, overlap = 133.906
PHY-3002 : Step(76): len = 173353, overlap = 134.094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019730s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (237.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10013.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336176, over cnt = 1087(3%), over = 5691, worst = 44
PHY-1001 : End global iterations;  0.433380s wall, 0.609375s user + 0.265625s system = 0.875000s CPU (201.9%)

PHY-1001 : Congestion index: top1 = 77.16, top5 = 53.10, top10 = 42.41, top15 = 35.98.
PHY-3001 : End congestion estimation;  0.582513s wall, 0.765625s user + 0.265625s system = 1.031250s CPU (177.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.233781s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3031e-06
PHY-3002 : Step(77): len = 298378, overlap = 131.281
PHY-3002 : Step(78): len = 298378, overlap = 137.031
PHY-3002 : Step(79): len = 288068, overlap = 131.25
PHY-3002 : Step(80): len = 287945, overlap = 129.656
PHY-3002 : Step(81): len = 281219, overlap = 120.344
PHY-3002 : Step(82): len = 281645, overlap = 116.438
PHY-3002 : Step(83): len = 272523, overlap = 114.438
PHY-3002 : Step(84): len = 272976, overlap = 113.875
PHY-3002 : Step(85): len = 268645, overlap = 119.906
PHY-3002 : Step(86): len = 268337, overlap = 121.156
PHY-3002 : Step(87): len = 265790, overlap = 127.938
PHY-3002 : Step(88): len = 259871, overlap = 126.5
PHY-3002 : Step(89): len = 259978, overlap = 125.688
PHY-3002 : Step(90): len = 256073, overlap = 122.562
PHY-3002 : Step(91): len = 255838, overlap = 123.656
PHY-3002 : Step(92): len = 255192, overlap = 122.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.6062e-06
PHY-3002 : Step(93): len = 253170, overlap = 123.781
PHY-3002 : Step(94): len = 253118, overlap = 124.062
PHY-3002 : Step(95): len = 253118, overlap = 124.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72124e-05
PHY-3002 : Step(96): len = 256243, overlap = 112.562
PHY-3002 : Step(97): len = 257345, overlap = 109.625
PHY-3002 : Step(98): len = 269185, overlap = 91.25
PHY-3002 : Step(99): len = 267409, overlap = 93.9062
PHY-3002 : Step(100): len = 267370, overlap = 93.6875
PHY-3002 : Step(101): len = 267231, overlap = 93.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 462/10013.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 291848, over cnt = 1073(3%), over = 5469, worst = 29
PHY-1001 : End global iterations;  0.424509s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (173.0%)

PHY-1001 : Congestion index: top1 = 78.66, top5 = 54.52, top10 = 43.41, top15 = 36.61.
PHY-3001 : End congestion estimation;  0.571972s wall, 0.796875s user + 0.078125s system = 0.875000s CPU (153.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.246934s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.70439e-05
PHY-3002 : Step(102): len = 266814, overlap = 366.812
PHY-3002 : Step(103): len = 267456, overlap = 356.469
PHY-3002 : Step(104): len = 272629, overlap = 319.844
PHY-3002 : Step(105): len = 277749, overlap = 297.406
PHY-3002 : Step(106): len = 268252, overlap = 303.844
PHY-3002 : Step(107): len = 267405, overlap = 301.312
PHY-3002 : Step(108): len = 265270, overlap = 300.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21594e-05
PHY-3002 : Step(109): len = 277670, overlap = 234.938
PHY-3002 : Step(110): len = 281817, overlap = 221.906
PHY-3002 : Step(111): len = 288502, overlap = 188.562
PHY-3002 : Step(112): len = 291448, overlap = 184.781
PHY-3002 : Step(113): len = 290771, overlap = 172.688
PHY-3002 : Step(114): len = 290850, overlap = 158.562
PHY-3002 : Step(115): len = 291948, overlap = 147.719
PHY-3002 : Step(116): len = 288891, overlap = 144.812
PHY-3002 : Step(117): len = 288817, overlap = 141.062
PHY-3002 : Step(118): len = 287680, overlap = 140.5
PHY-3002 : Step(119): len = 285022, overlap = 145.25
PHY-3002 : Step(120): len = 284814, overlap = 143.125
PHY-3002 : Step(121): len = 283527, overlap = 143.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.43189e-05
PHY-3002 : Step(122): len = 286774, overlap = 136.625
PHY-3002 : Step(123): len = 287797, overlap = 134.094
PHY-3002 : Step(124): len = 288748, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000124625
PHY-3002 : Step(125): len = 299630, overlap = 107.969
PHY-3002 : Step(126): len = 304033, overlap = 100.562
PHY-3002 : Step(127): len = 316556, overlap = 86.4688
PHY-3002 : Step(128): len = 315623, overlap = 77.9688
PHY-3002 : Step(129): len = 315657, overlap = 77.375
PHY-3002 : Step(130): len = 314775, overlap = 72.5
PHY-3002 : Step(131): len = 315945, overlap = 67.0625
PHY-3002 : Step(132): len = 314842, overlap = 65.6875
PHY-3002 : Step(133): len = 315010, overlap = 65.7188
PHY-3002 : Step(134): len = 315161, overlap = 60.3125
PHY-3002 : Step(135): len = 312805, overlap = 62.5312
PHY-3002 : Step(136): len = 312068, overlap = 63.5938
PHY-3002 : Step(137): len = 308819, overlap = 60.2812
PHY-3002 : Step(138): len = 308318, overlap = 57.0938
PHY-3002 : Step(139): len = 308726, overlap = 54.7812
PHY-3002 : Step(140): len = 309845, overlap = 49.375
PHY-3002 : Step(141): len = 310642, overlap = 45.5
PHY-3002 : Step(142): len = 311403, overlap = 50.125
PHY-3002 : Step(143): len = 310334, overlap = 46.2188
PHY-3002 : Step(144): len = 310249, overlap = 46.3125
PHY-3002 : Step(145): len = 310156, overlap = 43.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000249251
PHY-3002 : Step(146): len = 314549, overlap = 37.4688
PHY-3002 : Step(147): len = 316644, overlap = 37.625
PHY-3002 : Step(148): len = 320986, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000462455
PHY-3002 : Step(149): len = 322757, overlap = 37.25
PHY-3002 : Step(150): len = 325166, overlap = 36.8438
PHY-3002 : Step(151): len = 329930, overlap = 34.5625
PHY-3002 : Step(152): len = 335597, overlap = 32.2188
PHY-3002 : Step(153): len = 338276, overlap = 30.7812
PHY-3002 : Step(154): len = 339712, overlap = 30.3438
PHY-3002 : Step(155): len = 340356, overlap = 29.2188
PHY-3002 : Step(156): len = 340691, overlap = 27.1562
PHY-3002 : Step(157): len = 341034, overlap = 27.25
PHY-3002 : Step(158): len = 341186, overlap = 25.625
PHY-3002 : Step(159): len = 341212, overlap = 25
PHY-3002 : Step(160): len = 341352, overlap = 23.5938
PHY-3002 : Step(161): len = 341479, overlap = 22.125
PHY-3002 : Step(162): len = 341063, overlap = 23.8125
PHY-3002 : Step(163): len = 340226, overlap = 25.7812
PHY-3002 : Step(164): len = 339796, overlap = 24.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000906648
PHY-3002 : Step(165): len = 341904, overlap = 24.5312
PHY-3002 : Step(166): len = 343407, overlap = 24.4688
PHY-3002 : Step(167): len = 345358, overlap = 24.0938
PHY-3002 : Step(168): len = 347445, overlap = 24.0625
PHY-3002 : Step(169): len = 350012, overlap = 21.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00165282
PHY-3002 : Step(170): len = 351201, overlap = 22.5625
PHY-3002 : Step(171): len = 353036, overlap = 21.2812
PHY-3002 : Step(172): len = 357633, overlap = 20.4375
PHY-3002 : Step(173): len = 362897, overlap = 18.7812
PHY-3002 : Step(174): len = 368115, overlap = 18.2812
PHY-3002 : Step(175): len = 371246, overlap = 17.4688
PHY-3002 : Step(176): len = 373042, overlap = 17.6875
PHY-3002 : Step(177): len = 374803, overlap = 20
PHY-3002 : Step(178): len = 375517, overlap = 19.5625
PHY-3002 : Step(179): len = 375952, overlap = 17.625
PHY-3002 : Step(180): len = 376284, overlap = 14.875
PHY-3002 : Step(181): len = 376602, overlap = 15.0312
PHY-3002 : Step(182): len = 376895, overlap = 15.3438
PHY-3002 : Step(183): len = 376731, overlap = 16.1562
PHY-3002 : Step(184): len = 376299, overlap = 16.6875
PHY-3002 : Step(185): len = 375923, overlap = 15.8125
PHY-3002 : Step(186): len = 375496, overlap = 18
PHY-3002 : Step(187): len = 375083, overlap = 19.0938
PHY-3002 : Step(188): len = 374913, overlap = 19.5938
PHY-3002 : Step(189): len = 374570, overlap = 19.3438
PHY-3002 : Step(190): len = 374024, overlap = 19.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00330563
PHY-3002 : Step(191): len = 375002, overlap = 19.0312
PHY-3002 : Step(192): len = 376063, overlap = 19.7812
PHY-3002 : Step(193): len = 376874, overlap = 18.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37744, tnet num: 10010, tinst num: 7889, tnode num: 47403, tedge num: 71311.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.420120s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (99.0%)

RUN-1004 : used memory is 368 MB, reserved memory is 352 MB, peak memory is 385 MB
OPT-1001 : Total overflow 219.25 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 82/10013.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 432504, over cnt = 1440(4%), over = 4791, worst = 21
PHY-1001 : End global iterations;  0.702310s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (175.8%)

PHY-1001 : Congestion index: top1 = 53.36, top5 = 41.89, top10 = 36.38, top15 = 33.12.
PHY-1001 : End incremental global routing;  0.842447s wall, 1.296875s user + 0.078125s system = 1.375000s CPU (163.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.259789s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.258265s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (141.6%)

OPT-1001 : Current memory(MB): used = 379, reserve = 363, peak = 385.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8274/10013.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 432504, over cnt = 1440(4%), over = 4791, worst = 21
PHY-1002 : len = 448248, over cnt = 930(2%), over = 2385, worst = 16
PHY-1002 : len = 461536, over cnt = 350(0%), over = 834, worst = 16
PHY-1002 : len = 467952, over cnt = 106(0%), over = 213, worst = 8
PHY-1002 : len = 469432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.613527s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (150.3%)

PHY-1001 : Congestion index: top1 = 47.41, top5 = 38.15, top10 = 33.83, top15 = 31.30.
OPT-1001 : End congestion update;  0.748413s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (139.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.191974s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.8%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.940535s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (132.9%)

OPT-1001 : Current memory(MB): used = 384, reserve = 368, peak = 385.
OPT-1001 : End physical optimization;  3.697269s wall, 4.359375s user + 0.171875s system = 4.531250s CPU (122.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2886 LUT to BLE ...
SYN-4008 : Packed 2886 LUT and 1649 SEQ to BLE.
SYN-4003 : Packing 1459 remaining SEQ's ...
SYN-4005 : Packed 630 SEQ with LUT/SLICE
SYN-4006 : 831 single LUT's are left
SYN-4006 : 829 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3715/7889 primitive instances ...
PHY-3001 : End packing;  0.420072s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4018 instances
RUN-1001 : 1910 mslices, 1911 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8454 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5269 nets have 2 pins
RUN-1001 : 2212 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 4015 instances, 3821 slices, 264 macros(1701 instances: 1215 mslices 486 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1278 pins
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 372748, Over = 77.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4576/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 447160, over cnt = 502(1%), over = 739, worst = 7
PHY-1002 : len = 448968, over cnt = 310(0%), over = 405, worst = 5
PHY-1002 : len = 451368, over cnt = 126(0%), over = 154, worst = 4
PHY-1002 : len = 452688, over cnt = 22(0%), over = 23, worst = 2
PHY-1002 : len = 452992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.691983s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (151.3%)

PHY-1001 : Congestion index: top1 = 44.74, top5 = 36.52, top10 = 32.41, top15 = 29.85.
PHY-3001 : End congestion estimation;  0.888127s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (140.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32463, tnet num: 8451, tinst num: 4015, tnode num: 39449, tedge num: 65330.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.512856s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.2%)

RUN-1004 : used memory is 389 MB, reserved memory is 374 MB, peak memory is 389 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.757549s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.63951e-05
PHY-3002 : Step(194): len = 353762, overlap = 72.75
PHY-3002 : Step(195): len = 345369, overlap = 83
PHY-3002 : Step(196): len = 333259, overlap = 76.5
PHY-3002 : Step(197): len = 327467, overlap = 87
PHY-3002 : Step(198): len = 323298, overlap = 93.75
PHY-3002 : Step(199): len = 319443, overlap = 90.5
PHY-3002 : Step(200): len = 318260, overlap = 93.25
PHY-3002 : Step(201): len = 317191, overlap = 94.75
PHY-3002 : Step(202): len = 315308, overlap = 100.25
PHY-3002 : Step(203): len = 314294, overlap = 96.5
PHY-3002 : Step(204): len = 313597, overlap = 94.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.27902e-05
PHY-3002 : Step(205): len = 319654, overlap = 84
PHY-3002 : Step(206): len = 322271, overlap = 81.75
PHY-3002 : Step(207): len = 328612, overlap = 74.5
PHY-3002 : Step(208): len = 330944, overlap = 70.75
PHY-3002 : Step(209): len = 332286, overlap = 63.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00014558
PHY-3002 : Step(210): len = 339176, overlap = 63.5
PHY-3002 : Step(211): len = 341600, overlap = 61.25
PHY-3002 : Step(212): len = 346791, overlap = 51.75
PHY-3002 : Step(213): len = 349287, overlap = 48.25
PHY-3002 : Step(214): len = 350068, overlap = 43.25
PHY-3002 : Step(215): len = 350121, overlap = 41.75
PHY-3002 : Step(216): len = 349971, overlap = 45.5
PHY-3002 : Step(217): len = 349501, overlap = 45.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000291161
PHY-3002 : Step(218): len = 356741, overlap = 44.25
PHY-3002 : Step(219): len = 360784, overlap = 42
PHY-3002 : Step(220): len = 364067, overlap = 37.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000582322
PHY-3002 : Step(221): len = 366475, overlap = 37.25
PHY-3002 : Step(222): len = 370058, overlap = 36.25
PHY-3002 : Step(223): len = 374332, overlap = 33.25
PHY-3002 : Step(224): len = 377982, overlap = 31.5
PHY-3002 : Step(225): len = 380895, overlap = 33.5
PHY-3002 : Step(226): len = 382034, overlap = 31.25
PHY-3002 : Step(227): len = 380614, overlap = 30.25
PHY-3002 : Step(228): len = 379155, overlap = 28.25
PHY-3002 : Step(229): len = 378667, overlap = 30
PHY-3002 : Step(230): len = 379045, overlap = 29.5
PHY-3002 : Step(231): len = 379229, overlap = 28
PHY-3002 : Step(232): len = 378921, overlap = 27.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00116464
PHY-3002 : Step(233): len = 381148, overlap = 28
PHY-3002 : Step(234): len = 383676, overlap = 28.25
PHY-3002 : Step(235): len = 385856, overlap = 28
PHY-3002 : Step(236): len = 387718, overlap = 28.25
PHY-3002 : Step(237): len = 388590, overlap = 26.5
PHY-3002 : Step(238): len = 388515, overlap = 26.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00223518
PHY-3002 : Step(239): len = 389762, overlap = 26
PHY-3002 : Step(240): len = 391353, overlap = 27
PHY-3002 : Step(241): len = 392137, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.185296s wall, 0.921875s user + 2.109375s system = 3.031250s CPU (255.7%)

PHY-3001 : Trial Legalized: Len = 409386
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 169/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 476304, over cnt = 645(1%), over = 1124, worst = 8
PHY-1002 : len = 479656, over cnt = 399(1%), over = 611, worst = 7
PHY-1002 : len = 483000, over cnt = 169(0%), over = 237, worst = 7
PHY-1002 : len = 484024, over cnt = 66(0%), over = 96, worst = 4
PHY-1002 : len = 484952, over cnt = 7(0%), over = 9, worst = 3
PHY-1001 : End global iterations;  1.393771s wall, 1.875000s user + 0.109375s system = 1.984375s CPU (142.4%)

PHY-1001 : Congestion index: top1 = 48.41, top5 = 37.59, top10 = 32.86, top15 = 30.03.
PHY-3001 : End congestion estimation;  1.593824s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.232611s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000106917
PHY-3002 : Step(242): len = 384661, overlap = 5
PHY-3002 : Step(243): len = 370452, overlap = 19
PHY-3002 : Step(244): len = 367073, overlap = 20
PHY-3002 : Step(245): len = 366678, overlap = 19.75
PHY-3002 : Step(246): len = 365613, overlap = 22
PHY-3002 : Step(247): len = 365024, overlap = 22.5
PHY-3002 : Step(248): len = 364705, overlap = 22.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010228s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 373241, Over = 0
PHY-3001 : Spreading special nets. 41 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031293s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.9%)

PHY-3001 : 49 instances has been re-located, deltaX = 8, deltaY = 27, maxDist = 1.
PHY-3001 : Final: Len = 373889, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32463, tnet num: 8451, tinst num: 4015, tnode num: 39449, tedge num: 65330.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.607850s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (100.1%)

RUN-1004 : used memory is 392 MB, reserved memory is 382 MB, peak memory is 402 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2646/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 444552, over cnt = 524(1%), over = 749, worst = 6
PHY-1002 : len = 446816, over cnt = 271(0%), over = 335, worst = 4
PHY-1002 : len = 449024, over cnt = 109(0%), over = 128, worst = 3
PHY-1002 : len = 449864, over cnt = 27(0%), over = 36, worst = 3
PHY-1002 : len = 450304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.280223s wall, 1.750000s user + 0.171875s system = 1.921875s CPU (150.1%)

PHY-1001 : Congestion index: top1 = 45.78, top5 = 36.21, top10 = 31.63, top15 = 28.99.
PHY-1001 : End incremental global routing;  1.466506s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (143.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.240474s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.863078s wall, 2.328125s user + 0.171875s system = 2.500000s CPU (134.2%)

OPT-1001 : Current memory(MB): used = 396, reserve = 383, peak = 402.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7290/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056687s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.7%)

PHY-1001 : Congestion index: top1 = 45.78, top5 = 36.21, top10 = 31.63, top15 = 28.99.
OPT-1001 : End congestion update;  0.205192s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.171431s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.3%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.376764s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 397, reserve = 383, peak = 402.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168351s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7290/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053722s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.3%)

PHY-1001 : Congestion index: top1 = 45.78, top5 = 36.21, top10 = 31.63, top15 = 28.99.
PHY-1001 : End incremental global routing;  0.205155s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.230136s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7290/8454.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 450304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055028s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.2%)

PHY-1001 : Congestion index: top1 = 45.78, top5 = 36.21, top10 = 31.63, top15 = 28.99.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168823s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 45.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.893860s wall, 5.343750s user + 0.187500s system = 5.531250s CPU (113.0%)

RUN-1003 : finish command "place" in  29.996208s wall, 57.312500s user + 14.093750s system = 71.406250s CPU (238.1%)

RUN-1004 : used memory is 362 MB, reserved memory is 347 MB, peak memory is 402 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  1.049223s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (163.8%)

RUN-1004 : used memory is 362 MB, reserved memory is 348 MB, peak memory is 415 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4018 instances
RUN-1001 : 1910 mslices, 1911 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8454 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5269 nets have 2 pins
RUN-1001 : 2212 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32463, tnet num: 8451, tinst num: 4015, tnode num: 39449, tedge num: 65330.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.494074s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (100.4%)

RUN-1004 : used memory is 380 MB, reserved memory is 364 MB, peak memory is 415 MB
PHY-1001 : 1910 mslices, 1911 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8451 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 433880, over cnt = 687(1%), over = 1133, worst = 8
PHY-1002 : len = 438432, over cnt = 371(1%), over = 502, worst = 7
PHY-1002 : len = 441464, over cnt = 135(0%), over = 169, worst = 5
PHY-1002 : len = 443288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.047388s wall, 1.578125s user + 0.093750s system = 1.671875s CPU (159.6%)

PHY-1001 : Congestion index: top1 = 44.81, top5 = 35.86, top10 = 31.39, top15 = 28.78.
PHY-1001 : End global routing;  1.210954s wall, 1.734375s user + 0.093750s system = 1.828125s CPU (151.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 417, reserve = 403, peak = 420.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 669, reserve = 658, peak = 669.
PHY-1001 : End build detailed router design. 4.078082s wall, 4.062500s user + 0.031250s system = 4.093750s CPU (100.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 109856, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.236940s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 704, reserve = 693, peak = 704.
PHY-1001 : End phase 1; 4.243439s wall, 4.218750s user + 0.000000s system = 4.218750s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 3440 net; 6.736244s wall, 6.734375s user + 0.000000s system = 6.734375s CPU (100.0%)

PHY-1022 : len = 842296, over cnt = 312(0%), over = 312, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 710, reserve = 699, peak = 710.
PHY-1001 : End initial routed; 15.941401s wall, 26.078125s user + 0.078125s system = 26.156250s CPU (164.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6909(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.914632s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 719, reserve = 708, peak = 719.
PHY-1001 : End phase 2; 17.856120s wall, 28.000000s user + 0.078125s system = 28.078125s CPU (157.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 842296, over cnt = 312(0%), over = 312, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.029785s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 840720, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.489501s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (140.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 840872, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.135818s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 840888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.068848s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (90.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6909(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.938788s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 93 feed throughs used by 43 nets
PHY-1001 : End commit to database; 0.929061s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (100.9%)

PHY-1001 : Current memory(MB): used = 761, reserve = 752, peak = 761.
PHY-1001 : End phase 3; 3.789400s wall, 3.968750s user + 0.031250s system = 4.000000s CPU (105.6%)

PHY-1003 : Routed, final wirelength = 840888
PHY-1001 : Current memory(MB): used = 763, reserve = 754, peak = 763.
PHY-1001 : End export database. 0.026707s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.0%)

PHY-1001 : End detail routing;  30.302207s wall, 40.562500s user + 0.140625s system = 40.703125s CPU (134.3%)

RUN-1003 : finish command "route" in  33.341090s wall, 44.109375s user + 0.265625s system = 44.375000s CPU (133.1%)

RUN-1004 : used memory is 761 MB, reserved memory is 752 MB, peak memory is 763 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6440   out of  19600   32.86%
#reg                     3117   out of  19600   15.90%
#le                      7269
  #lut only              4152   out of   7269   57.12%
  #reg only               829   out of   7269   11.40%
  #lut&reg               2288   out of   7269   31.48%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1517
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         185
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         44
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 24
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         21
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 18
#7        u_image_process/wrreq                                      GCLK               mslice             u_camera_reader/vsync_passed_reg_syn_9.f0    13
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/reg3_syn_42.f0               11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |7269   |4739    |1701    |3117    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |686    |472     |123     |398     |2       |0       |
|    command1                          |command                                    |49     |49      |0       |41      |0       |0       |
|    control1                          |control_interface                          |94     |62      |24      |45      |0       |0       |
|    data_path1                        |sdr_data_path                              |2      |2       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |71      |18      |101     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |71      |18      |101     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |123    |70      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |123    |70      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |22      |0       |33      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |153    |83      |64      |36      |0       |0       |
|  u_camera_init                       |camera_init                                |593    |571     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |177    |173     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |81     |43      |17      |47      |0       |0       |
|  u_image_process                     |image_process                              |5420   |3318    |1410    |2447    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |181    |129     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |168    |118     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |122     |45      |73      |2       |0       |
|      u_three_martix_3                |three_martix                               |158    |110     |45      |61      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Gesture_recognition             |Gesture_recognition                        |562    |337     |184     |108     |0       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1783   |1103    |410     |957     |0       |27      |
|      u_Divider_1                     |Divider                                    |160    |101     |32      |91      |0       |0       |
|      u_Divider_2                     |Divider                                    |115    |67      |32      |46      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |278    |127     |46      |180     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |180    |101     |46      |80      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |199    |98      |46      |98      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |166    |110     |45      |66      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |4      |4       |0       |4       |0       |0       |
|      u_three_martix                  |three_martix                               |162    |106     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |714    |416     |235     |277     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |485    |295     |190     |141     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |83     |53      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |83     |53      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |67     |37      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |229    |121     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |734    |439     |235     |258     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |510    |320     |190     |122     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |224    |119     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |414    |279     |85      |216     |0       |1       |
|      u_Divider_1                     |Divider                                    |189    |107     |32      |121     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |130    |44      |14      |105     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |368    |204     |92      |169     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |143    |95      |47      |45      |0       |0       |
|      u_three_martix_2                |three_martix                               |225    |109     |45      |124     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |152    |110     |36      |60      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |114    |90      |24      |28      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5200  
    #2          2       1204  
    #3          3       597   
    #4          4       363   
    #5        5-10      786   
    #6        11-50     116   
    #7       51-100      14   
    #8       101-500     5    
    #9        >500       1    
  Average     2.64            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.199186s wall, 1.953125s user + 0.031250s system = 1.984375s CPU (165.5%)

RUN-1004 : used memory is 756 MB, reserved memory is 747 MB, peak memory is 810 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4015
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8454, pip num: 73483
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 93
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3112 valid insts, and 220773 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.293670s wall, 79.859375s user + 0.546875s system = 80.406250s CPU (1277.6%)

RUN-1004 : used memory is 727 MB, reserved memory is 719 MB, peak memory is 909 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221101_194138.log"
