INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 17:32:40 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.74 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.93 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.12 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 29.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 40.39 sec.
Command ap_source done; error code: 1; 43.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 17:43:15 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.82 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.2 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 30.18 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 30.25 sec.
Command ap_source done; error code: 1; 33.46 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 17:56:10 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.21 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 29.91 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 31.91 sec.
Command ap_source done; error code: 1; 35.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:04:18 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.27 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 29.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 38.44 sec.
Command ap_source done; error code: 1; 41.71 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:23:09 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.69 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.86 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.06 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.62 sec.
Command ap_source done; error code: 1; 4.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:24:21 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.8 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.2 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.47 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.4 sec.
Command ap_source done; error code: 1; 5.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:27:52 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.88 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.71 sec.
Command ap_source done; error code: 1; 4.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:28:51 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.82 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.98 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.21 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.64 sec.
Command ap_source done; error code: 1; 4.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:32:35 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.79 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.96 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.16 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 58.37 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 68.82 sec.
Command ap_source done; error code: 1; 71.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:34:46 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.75 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.92 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.13 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 116.71 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 127 sec.
Command ap_source done; error code: 1; 130.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:39:07 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.79 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.97 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.17 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 115.4 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 125.36 sec.
Command ap_source done; error code: 1; 128.53 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:41:39 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.78 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.95 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.18 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.56 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.98 sec.
Command ap_source done; error code: 1; 14.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:43:14 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.75 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.92 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.13 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.56 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 10.61 sec.
Command ap_source done; error code: 1; 13.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Mon May 23 18:46:54 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.92 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.1 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.31 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 115.08 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 125.65 sec.
Command ap_source done; error code: 1; 128.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 16:36:04 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.82 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.2 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 121.56 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 132.23 sec.
Command ap_source done; error code: 1; 135.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:06:40 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.92 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.09 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.31 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 121.29 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 132.21 sec.
Command ap_source done; error code: 1; 135.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:21:55 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     ap_source done; 0.11 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.95 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.11 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.32 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 117.05 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 128.44 sec.
Command ap_source done; error code: 1; 131.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:25:40 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.2 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 118.01 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 128.55 sec.
Command ap_source done; 131.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:31:47 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.27 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.59 sec.
Command ap_source done; error code: 1; 12.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:33:17 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.93 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.11 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.33 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 105.57 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 116.86 sec.
Command ap_source done; 120.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:38:51 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.92 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.09 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.32 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 103.85 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 115.15 sec.
Command ap_source done; 118.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:42:09 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.89 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.07 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.28 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 9.23 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 20.28 sec.
Command ap_source done; error code: 1; 23.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:44:23 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.22 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.94 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.98 sec.
Command ap_source done; 23.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:45:23 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.01 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.22 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.92 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.56 sec.
Command ap_source done; 22.78 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 17:48:54 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.93 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.12 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.33 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.95 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.95 sec.
Command ap_source done; 23.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:02:05 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.24 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.97 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.09 sec.
Command ap_source done; 23.33 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:03:17 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 6.98 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 17.72 sec.
Command ap_source done; 20.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:04:23 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.19 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 120.74 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 131.6 sec.
Command ap_source done; error code: 1; 134.8 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:11:04 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.92 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.09 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.29 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 118.74 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 129.78 sec.
Command ap_source done; error code: 1; 133.08 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:20:09 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.8 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.97 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.17 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 118.25 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 128.82 sec.
Command ap_source done; error code: 1; 132 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:25:40 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.8 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.97 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.21 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 119.01 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 129.67 sec.
Command ap_source done; 132.88 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:28:42 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.25 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 120.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 131.29 sec.
Command ap_source done; 134.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:31:35 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.84 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 117.91 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 129.08 sec.
Command ap_source done; error code: 1; 132.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:34:55 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.95 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.12 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.34 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 119.79 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 130.52 sec.
Command ap_source done; 133.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:39:13 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.21 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 117.12 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 128.16 sec.
Command ap_source done; error code: 1; 131.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:42:12 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.84 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.02 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.24 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 119.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 130.46 sec.
Command ap_source done; 133.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:47:15 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.9 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.07 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.28 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 119.07 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 130.03 sec.
Command ap_source done; 133.32 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:50:29 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.94 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.11 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.33 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 104.92 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 115.7 sec.
Command ap_source done; error code: 1; 119.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:53:47 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.2 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 107.84 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 118.23 sec.
Command ap_source done; 121.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:56:26 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.84 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.24 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 120.13 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 130.99 sec.
Command ap_source done; 134.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 18:59:18 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.28 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 14.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.15 sec.
Command ap_source done; 28.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:01:29 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.01 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.23 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 14.4 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.18 sec.
Command ap_source done; 28.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:02:57 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.98 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.17 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.4 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 14.79 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 25.89 sec.
Command ap_source done; 29.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:03:57 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.88 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.08 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.3 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 118.67 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 129.88 sec.
Command ap_source done; error code: 1; 133.18 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:06:53 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.79 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.98 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.19 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 105.48 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 116.35 sec.
Command ap_source done; error code: 1; 119.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:09:50 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.97 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.15 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.38 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 9.26 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 20.45 sec.
Command ap_source done; error code: 1; 23.83 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:10:43 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.02 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.23 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 119.02 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 129.81 sec.
Command ap_source done; error code: 1; 133.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:13:14 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.91 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.11 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.32 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 121.1 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 132.35 sec.
Command ap_source done; error code: 1; 135.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:22:43 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.24 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 72.29 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 83.32 sec.
Command ap_source done; 86.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:24:31 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.86 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 120.61 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 131.4 sec.
Command ap_source done; error code: 1; 134.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:33:28 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.87 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.05 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 121.13 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 131.9 sec.
Command ap_source done; error code: 1; 135.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:38:46 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.04 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.26 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 117.64 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 128.15 sec.
Command ap_source done; 131.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:41:43 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.9 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.07 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.28 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 118.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 129.35 sec.
Command ap_source done; 132.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:44:29 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.01 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.23 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 9.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 20.29 sec.
Command ap_source done; 23.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Tue May 24 19:45:21 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.03 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.25 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.9 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.46 sec.
Command ap_source done; 22.72 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Wed May 25 16:15:57 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.83 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.19 sec.
Execute   csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.97 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.31 sec.
Command ap_source done; 22.51 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Wed May 25 16:20:41 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.76 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.93 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.17 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute   csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.71 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.02 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FPGA/.settings/mutual_info.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FPGA/.settings/mutual_info.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted FPGA/.settings/mutual_info.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FPGA/.settings/mutual_info.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FPGA/.settings/mutual_info.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp
Command       clang done; 2.09 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.39 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp"  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc
Command       clang done; 6.09 sec.
INFO-FLOW: Done: GCC PP time: 15.6 seconds per iteration
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.54 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.diag.yml /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.err.log 
Command       ap_eval done; 7.28 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:69:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:71:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:74:44
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:98:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:100:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:102:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:105:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:107:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:109:28
Execute       send_msg_by_id WARNING @200-471@%s%s 9 FPGA/.settings/mutual_info.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FPGA/.settings/mutual_info.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; error code: 1; 0.71 sec.
Command       tidy_31 done; error code: 2; 0.71 sec.
Command     elaborate done; error code: 2; 36.95 sec.
Command   csynth_design done; error code: 2; 36.96 sec.
Command ap_source done; error code: 1; 59.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Wed May 25 16:22:53 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.74 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.92 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.14 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute   csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.89 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.42 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FPGA/.settings/mutual_info.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FPGA/.settings/mutual_info.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted FPGA/.settings/mutual_info.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FPGA/.settings/mutual_info.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FPGA/.settings/mutual_info.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp
Command       clang done; 2.06 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.31 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp"  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc
Command       clang done; 6.03 sec.
INFO-FLOW: Done: GCC PP time: 15.4 seconds per iteration
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.46 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.82 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.diag.yml /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.err.log 
Command       ap_eval done; 7.4 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:69:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:71:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:74:44
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:98:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:100:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:102:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:105:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:107:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:109:28
Execute       send_msg_by_id WARNING @200-471@%s%s 9 FPGA/.settings/mutual_info.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FPGA/.settings/mutual_info.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 11.85 sec.
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 5.45 sec.
Command       tidy_31 done; 18.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 32.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.76 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc
Command       clang done; 6.18 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.g.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.87 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1068.016 ; gain = 543.988 ; free physical = 27681 ; free virtual = 295279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 1068.016 ; gain = 543.988 ; free physical = 27680 ; free virtual = 295279
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.33 sec.
Execute         llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.86 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command         transform done; error code: 1; 0.83 sec.
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 3.04 sec.
Command     elaborate done; error code: 2; 75.78 sec.
Command   csynth_design done; error code: 2; 75.79 sec.
Command ap_source done; error code: 1; 98.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Wed May 25 16:46:59 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.81 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.98 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.19 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 10 -name default 
Execute   csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 4.09 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 14.66 sec.
Command ap_source done; error code: 1; 18.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/users/marco.venere/FPGA/FPGA/solution1 opened at Wed May 25 16:53:42 CEST 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /new_xilinx/software/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 2.8 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.99 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 3.19 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute   csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/testbench.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/entropy.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/histogram.h 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.cpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/mutual_info.hpp 
Execute     is_encrypted /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     is_xip /home/users/marco.venere/FPGA/FPGA/.settings/utils.hpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 8.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 19.72 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'FPGA/.settings/mutual_info.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling FPGA/.settings/mutual_info.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       is_encrypted FPGA/.settings/mutual_info.cpp 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "FPGA/.settings/mutual_info.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E FPGA/.settings/mutual_info.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp
Command       clang done; 2.09 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.41 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp"  -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/useless.bc
Command       clang done; 5.98 sec.
INFO-FLOW: Done: GCC PP time: 15.5 seconds per iteration
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.9 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 -directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.diag.yml /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-dataflow-lawyer.mutual_info.pp.0.cpp.err.log 
Command       ap_eval done; 7.5 sec.
Execute       source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /new_xilinx/software/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:69:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:71:33
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:74:44
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:98:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:100:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:102:31
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:105:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:107:28
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: FPGA/.settings/mutual_info.cpp:109:28
Execute       send_msg_by_id WARNING @200-471@%s%s 9 FPGA/.settings/mutual_info.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FPGA/.settings/mutual_info.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/tidy-3.1.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 11.25 sec.
Execute         ap_eval exec -ignorestderr /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.out.log 2> /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/xilinx-legacy-rewriter.mutual_info.pp.0.cpp.err.log 
Command         ap_eval done; 5.48 sec.
Command       tidy_31 done; 17.61 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 31.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 9.28 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot" -I "/new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc" 
INFO-FLOW: exec /new_xilinx/software/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /new_xilinx/software/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot -I /new_xilinx/software/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.bc
Command       clang done; 6.2 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/mutual_info.g.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.92 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1068.016 ; gain = 543.988 ; free physical = 22664 ; free virtual = 290588
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:28 ; elapsed = 00:01:35 . Memory (MB): peak = 1068.016 ; gain = 543.988 ; free physical = 22664 ; free virtual = 290588
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.33 sec.
Execute         llvm-ld /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/new_xilinx/software/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.85 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.0.bc -o /home/users/marco.venere/FPGA/FPGA/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function '-deadargelim' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command         transform done; error code: 1; 0.78 sec.
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 2.98 sec.
Command     elaborate done; error code: 2; 74.85 sec.
Command   csynth_design done; error code: 2; 74.86 sec.
Command ap_source done; error code: 1; 97.95 sec.
Execute cleanup_all 
