--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PmodACL_Demo.twx PmodACL_Demo.ncd -o PmodACL_Demo.twr
PmodACL_Demo.pcf -ucf ACLinterfaceNexys3.ucf

Design file:              PmodACL_Demo.ncd
Physical constraint file: PmodACL_Demo.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LV<0>       |    3.902(R)|      SLOW  |   -0.379(R)|      SLOW  |CLK_BUFGP         |   0.000|
LV<1>       |    4.042(R)|      SLOW  |   -0.593(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDI         |    1.859(R)|      SLOW  |   -1.205(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    7.604(R)|      SLOW  |   -0.069(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    6.694(R)|      SLOW  |   -0.371(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         6.314(R)|      SLOW  |         2.911(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         6.365(R)|      SLOW  |         2.962(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         6.316(R)|      SLOW  |         2.913(R)|      FAST  |CLK_BUFGP         |   0.000|
SCLK        |         8.492(R)|      SLOW  |         4.525(R)|      FAST  |CLK_BUFGP         |   0.000|
SDO         |         8.581(R)|      SLOW  |         4.588(R)|      FAST  |CLK_BUFGP         |   0.000|
SS          |         7.624(R)|      SLOW  |         4.013(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.720|         |         |         |
RST            |    6.544|    6.544|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RST            |         |         |   -0.188|   -0.188|
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 04 13:18:43 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



