\hypertarget{group__uart__parity}{}\doxysection{UART Parity}
\label{group__uart__parity}\index{UART Parity@{UART Parity}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__uart__parity_ga30a963ff1432e4cfbdd83e74045ef142}{EVEN\+\_\+\+PARITY}}~(0)
\item 
\#define \mbox{\hyperlink{group__uart__parity_ga898d7631f24dd6b1deebf808a2214ea2}{ODD\+\_\+\+PARITY}}~(1)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__uart__parity_ga30a963ff1432e4cfbdd83e74045ef142}\label{group__uart__parity_ga30a963ff1432e4cfbdd83e74045ef142}} 
\index{UART Parity@{UART Parity}!EVEN\_PARITY@{EVEN\_PARITY}}
\index{EVEN\_PARITY@{EVEN\_PARITY}!UART Parity@{UART Parity}}
\doxysubsubsection{\texorpdfstring{EVEN\_PARITY}{EVEN\_PARITY}}
{\footnotesize\ttfamily \#define EVEN\+\_\+\+PARITY~(0)}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

Even parity 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00338}{338}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{group__uart__parity_ga898d7631f24dd6b1deebf808a2214ea2}\label{group__uart__parity_ga898d7631f24dd6b1deebf808a2214ea2}} 
\index{UART Parity@{UART Parity}!ODD\_PARITY@{ODD\_PARITY}}
\index{ODD\_PARITY@{ODD\_PARITY}!UART Parity@{UART Parity}}
\doxysubsubsection{\texorpdfstring{ODD\_PARITY}{ODD\_PARITY}}
{\footnotesize\ttfamily \#define ODD\+\_\+\+PARITY~(1)}



{\ttfamily \#include $<$\mbox{\hyperlink{_u_a_r_t__interface_8h}{COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h}}$>$}

Odd parity 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00344}{344}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

