

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Aug 15 19:17:04 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MP113_DMA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.477 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        | + VITIS_LOOP_75_3  |        ?|        ?|         1|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 5 6 
6 --> 7 
7 --> 7 8 
8 --> 9 
9 --> 9 10 
10 --> 11 
11 --> 11 12 
12 --> 13 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [example.cpp:45]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %fifo_out, void @empty_2, i32 4294967295, i32 4294967295, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %fifo_out"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATUS"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATUS, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %COUNTER"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COUNTER, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 1" [example.cpp:55]   --->   Operation 30 'write' 'write_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %COUNTER, i32 0" [example.cpp:56]   --->   Operation 31 'write' 'write_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty_6" [example.cpp:58]   --->   Operation 32 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_72_2" [example.cpp:58]   --->   Operation 33 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 2" [example.cpp:62]   --->   Operation 34 'write' 'write_ln62' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 3" [example.cpp:71]   --->   Operation 35 'write' 'write_ln71' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.51>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [example.cpp:60]   --->   Operation 36 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [example.cpp:58]   --->   Operation 37 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V" [example.cpp:63]   --->   Operation 38 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i54 %empty" [example.cpp:63]   --->   Operation 39 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i54 %empty" [example.cpp:63]   --->   Operation 40 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%latest_data_array = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 24, i32 31" [example.cpp:66]   --->   Operation 41 'partselect' 'latest_data_array' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%latest_data_array_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 16, i32 23" [example.cpp:67]   --->   Operation 42 'partselect' 'latest_data_array_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%latest_data_array_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data, i32 8, i32 15" [example.cpp:68]   --->   Operation 43 'partselect' 'latest_data_array_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%latest_data_array_3 = trunc i32 %tmp_data" [example.cpp:69]   --->   Operation 44 'trunc' 'latest_data_array_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 45 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 46 'nbwritereq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp, void %while.body18.preheader, void %while.end" [example.cpp:75]   --->   Operation 47 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18" [example.cpp:75]   --->   Operation 48 'br' 'br_ln75' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.47>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 49 'specloopname' 'specloopname_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 50 'write' 'write_ln78' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 51 'nbwritereq' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_1, void %while.body18, void %while.end.loopexit" [example.cpp:75]   --->   Operation 52 'br' 'br_ln75' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_3" [example.cpp:80]   --->   Operation 54 'write' 'write_ln80' <Predicate = (tmp_1) | (tmp)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 55 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 56 'nbwritereq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_2, void %while.body18.1.preheader, void %while.end.1" [example.cpp:75]   --->   Operation 57 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.1" [example.cpp:75]   --->   Operation 58 'br' 'br_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 59 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 60 'write' 'write_ln78' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 61 'nbwritereq' 'tmp_3' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_3, void %while.body18.1, void %while.end.1.loopexit" [example.cpp:75]   --->   Operation 62 'br' 'br_ln75' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.1"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!tmp_2 & tmp_3)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_2" [example.cpp:80]   --->   Operation 64 'write' 'write_ln80' <Predicate = (tmp_3) | (tmp_2)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 65 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 66 'nbwritereq' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_4, void %while.body18.2.preheader, void %while.end.2" [example.cpp:75]   --->   Operation 67 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.2" [example.cpp:75]   --->   Operation 68 'br' 'br_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.47>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 69 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 70 'write' 'write_ln78' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 71 'nbwritereq' 'tmp_5' <Predicate = (!tmp_4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_5, void %while.body18.2, void %while.end.2.loopexit" [example.cpp:75]   --->   Operation 72 'br' 'br_ln75' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.2"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!tmp_4 & tmp_5)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array_1" [example.cpp:80]   --->   Operation 74 'write' 'write_ln80' <Predicate = (tmp_5) | (tmp_4)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 4" [example.cpp:74]   --->   Operation 75 'write' 'write_ln74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_6 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 76 'nbwritereq' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_6, void %while.body18.3.preheader, void %while.end.3" [example.cpp:75]   --->   Operation 77 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln75 = br void %while.body18.3" [example.cpp:75]   --->   Operation 78 'br' 'br_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:75]   --->   Operation 79 'specloopname' 'specloopname_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 5" [example.cpp:78]   --->   Operation 80 'write' 'write_ln78' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i8P0A, i8 %fifo_out, i32 1" [example.cpp:75]   --->   Operation 81 'nbwritereq' 'tmp_7' <Predicate = (!tmp_6)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %tmp_7, void %while.body18.3, void %while.end.3.loopexit" [example.cpp:75]   --->   Operation 82 'br' 'br_ln75' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.end.3"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!tmp_6 & tmp_7)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (3.47ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %fifo_out, i8 %latest_data_array" [example.cpp:80]   --->   Operation 84 'write' 'write_ln80' <Predicate = (tmp_7) | (tmp_6)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 6" [example.cpp:86]   --->   Operation 85 'write' 'write_ln86' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %tmp_last, void %cleanup.cont, void %if.then" [example.cpp:87]   --->   Operation 86 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln58 = br void %VITIS_LOOP_72_2" [example.cpp:58]   --->   Operation 87 'br' 'br_ln58' <Predicate = (!tmp_last)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %STATUS, i32 7" [example.cpp:89]   --->   Operation 88 'write' 'write_ln89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [example.cpp:93]   --->   Operation 89 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.518ns
The critical path consists of the following:
	axis read operation ('empty', example.cpp:63) on port 'A_V_data_V' (example.cpp:63) [35]  (0.518 ns)

 <State 5>: 3.477ns
The critical path consists of the following:
	fifo request operation ('tmp_1', example.cpp:75) on port 'fifo_out' (example.cpp:75) [51]  (0.000 ns)
	fifo write operation ('write_ln80', example.cpp:80) on port 'fifo_out' (example.cpp:80) [56]  (3.477 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.477ns
The critical path consists of the following:
	fifo write operation ('write_ln80', example.cpp:80) on port 'fifo_out' (example.cpp:80) [70]  (3.477 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 3.477ns
The critical path consists of the following:
	fifo write operation ('write_ln80', example.cpp:80) on port 'fifo_out' (example.cpp:80) [84]  (3.477 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 3.477ns
The critical path consists of the following:
	fifo request operation ('tmp_7', example.cpp:75) on port 'fifo_out' (example.cpp:75) [93]  (0.000 ns)
	fifo write operation ('write_ln80', example.cpp:80) on port 'fifo_out' (example.cpp:80) [98]  (3.477 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
