Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Jun  2 14:09:26 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.616        0.000                      0                 1548        0.052        0.000                      0                 1548        4.500        0.000                       0                   515  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.616        0.000                      0                 1034        0.052        0.000                      0                 1034        4.500        0.000                       0                   515  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.929        0.000                      0                  514        0.102        0.000                      0                  514  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.647ns  (logic 3.211ns (41.984%)  route 4.437ns (58.016%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 f  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          0.859     6.016    FS_Module/out[0]
    SLICE_X32Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.140 r  FS_Module/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.578     9.718    ready_OBUF
    D14                  OBUF (Prop_obuf_I_O)         2.631    12.348 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    12.348    ready
    D14                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[53]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 3.205ns (44.008%)  route 4.077ns (55.992%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.619     4.695    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X45Y106        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDCE (Prop_fdce_C_Q)         0.419     5.114 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[53]/Q
                         net (fo=1, routed)           4.077     9.191    final_result_ieee_OBUF[53]
    E5                   OBUF (Prop_obuf_I_O)         2.786    11.977 r  final_result_ieee_OBUF[53]_inst/O
                         net (fo=0)                   0.000    11.977    final_result_ieee[53]
    E5                                                                r  final_result_ieee[53] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[51]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 3.208ns (44.195%)  route 4.051ns (55.805%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.617     4.693    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X47Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.419     5.112 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[51]/Q
                         net (fo=1, routed)           4.051     9.163    final_result_ieee_OBUF[51]
    D7                   OBUF (Prop_obuf_I_O)         2.789    11.953 r  final_result_ieee_OBUF[51]_inst/O
                         net (fo=0)                   0.000    11.953    final_result_ieee[51]
    D7                                                                r  final_result_ieee[51] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[56]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 3.101ns (43.053%)  route 4.101ns (56.947%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.618     4.694    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X47Y106        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y106        FDCE (Prop_fdce_C_Q)         0.456     5.150 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[56]/Q
                         net (fo=1, routed)           4.101     9.251    final_result_ieee_OBUF[56]
    D8                   OBUF (Prop_obuf_I_O)         2.645    11.896 r  final_result_ieee_OBUF[56]_inst/O
                         net (fo=0)                   0.000    11.896    final_result_ieee[56]
    D8                                                                r  final_result_ieee[56] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[58]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 3.095ns (43.172%)  route 4.075ns (56.828%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.622     4.698    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.456     5.154 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[58]/Q
                         net (fo=1, routed)           4.075     9.229    final_result_ieee_OBUF[58]
    A6                   OBUF (Prop_obuf_I_O)         2.639    11.868 r  final_result_ieee_OBUF[58]_inst/O
                         net (fo=0)                   0.000    11.868    final_result_ieee[58]
    A6                                                                r  final_result_ieee[58] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[50]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 3.094ns (43.124%)  route 4.080ns (56.876%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.617     4.693    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X47Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.456     5.149 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[50]/Q
                         net (fo=1, routed)           4.080     9.229    final_result_ieee_OBUF[50]
    C4                   OBUF (Prop_obuf_I_O)         2.638    11.867 r  final_result_ieee_OBUF[50]_inst/O
                         net (fo=0)                   0.000    11.867    final_result_ieee[50]
    C4                                                                r  final_result_ieee[50] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[61]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 3.220ns (45.122%)  route 3.916ns (54.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.622     4.698    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.419     5.117 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[61]/Q
                         net (fo=1, routed)           3.916     9.034    final_result_ieee_OBUF[61]
    C5                   OBUF (Prop_obuf_I_O)         2.801    11.835 r  final_result_ieee_OBUF[61]_inst/O
                         net (fo=0)                   0.000    11.835    final_result_ieee[61]
    C5                                                                r  final_result_ieee[61] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[62]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 3.087ns (43.272%)  route 4.047ns (56.728%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.622     4.698    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.456     5.154 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[62]/Q
                         net (fo=1, routed)           4.047     9.201    final_result_ieee_OBUF[62]
    C6                   OBUF (Prop_obuf_I_O)         2.631    11.832 r  final_result_ieee_OBUF[62]_inst/O
                         net (fo=0)                   0.000    11.832    final_result_ieee[62]
    C6                                                                r  final_result_ieee[62] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[55]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 3.238ns (45.444%)  route 3.888ns (54.556%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.617     4.693    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X47Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDCE (Prop_fdce_C_Q)         0.419     5.112 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[55]/Q
                         net (fo=1, routed)           3.888     9.000    final_result_ieee_OBUF[55]
    C7                   OBUF (Prop_obuf_I_O)         2.819    11.819 r  final_result_ieee_OBUF[55]_inst/O
                         net (fo=0)                   0.000    11.819    final_result_ieee[55]
    C7                                                                r  final_result_ieee[55] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 final_result_ieee_Module/Final_Result_IEEE/Q_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee[59]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 3.230ns (45.379%)  route 3.888ns (54.621%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -3.000ns
  Clock Path Skew:        -4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.622     4.698    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X40Y107        FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y107        FDCE (Prop_fdce_C_Q)         0.419     5.117 r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[59]/Q
                         net (fo=1, routed)           3.888     9.005    final_result_ieee_OBUF[59]
    B6                   OBUF (Prop_obuf_I_O)         2.811    11.817 r  final_result_ieee_OBUF[59]_inst/O
                         net (fo=0)                   0.000    11.817    final_result_ieee[59]
    B6                                                                r  final_result_ieee[59] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                 3.000    12.965    
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  1.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Data_Y[7]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/YRegister/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.865ns (28.398%)  route 2.182ns (71.602%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    V11                                               0.000     2.000 r  Data_Y[7] (IN)
                         net (fo=0)                   0.000     2.000    Data_Y[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.865     2.865 r  Data_Y_IBUF[7]_inst/O
                         net (fo=1, routed)           2.182     5.047    Oper_Start_in_module/YRegister/Data_Y[63][7]
    SLICE_X34Y88         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.637     4.714    Oper_Start_in_module/YRegister/clk_IBUF_BUFG
    SLICE_X34Y88         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[7]/C
                         clock pessimism              0.000     4.714    
                         clock uncertainty            0.035     4.749    
    SLICE_X34Y88         FDCE (Hold_fdce_C_D)         0.246     4.995    Oper_Start_in_module/YRegister/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.995    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Data_Y[17]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/YRegister/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.844ns (27.802%)  route 2.192ns (72.198%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    V16                                               0.000     2.000 r  Data_Y[17] (IN)
                         net (fo=0)                   0.000     2.000    Data_Y[17]
    V16                  IBUF (Prop_ibuf_I_O)         0.844     2.844 r  Data_Y_IBUF[17]_inst/O
                         net (fo=1, routed)           2.192     5.036    Oper_Start_in_module/YRegister/Data_Y[63][17]
    SLICE_X30Y89         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.639     4.716    Oper_Start_in_module/YRegister/clk_IBUF_BUFG
    SLICE_X30Y89         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[17]/C
                         clock pessimism              0.000     4.716    
                         clock uncertainty            0.035     4.751    
    SLICE_X30Y89         FDCE (Hold_fdce_C_D)         0.232     4.983    Oper_Start_in_module/YRegister/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.983    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.252ns (59.352%)  route 0.173ns (40.648%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.571     1.430    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  Oper_Start_in_module/MRegister/Q_reg[44]/Q
                         net (fo=1, routed)           0.173     1.744    Add_Subt_Sgf_module/Sgf_AS/Q_reg[51][44]
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  Add_Subt_Sgf_module/Sgf_AS/Q[47]_i_7/O
                         net (fo=1, routed)           0.000     1.789    Add_Subt_Sgf_module/Sgf_AS/Q[47]_i_7_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.855 r  Add_Subt_Sgf_module/Sgf_AS/Q_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[63][46]
    SLICE_X37Y101        FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.836     1.942    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y101        FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[46]/C
                         clock pessimism             -0.246     1.695    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.800    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Data_X[49]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.787ns (26.121%)  route 2.225ns (73.879%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.713ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    K6                                                0.000     2.000 r  Data_X[49] (IN)
                         net (fo=0)                   0.000     2.000    Data_X[49]
    K6                   IBUF (Prop_ibuf_I_O)         0.787     2.787 r  Data_X_IBUF[49]_inst/O
                         net (fo=1, routed)           2.225     5.012    Oper_Start_in_module/XRegister/Data_X[63][49]
    SLICE_X43Y99         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.636     4.713    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[49]/C
                         clock pessimism              0.000     4.713    
                         clock uncertainty            0.035     4.748    
    SLICE_X43Y99         FDCE (Hold_fdce_C_D)         0.192     4.940    Oper_Start_in_module/XRegister/Q_reg[49]
  -------------------------------------------------------------------
                         required time                         -4.940    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.285ns (62.283%)  route 0.173ns (37.717%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.571     1.430    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X36Y97         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  Oper_Start_in_module/MRegister/Q_reg[44]/Q
                         net (fo=1, routed)           0.173     1.744    Add_Subt_Sgf_module/Sgf_AS/Q_reg[51][44]
    SLICE_X37Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  Add_Subt_Sgf_module/Sgf_AS/Q[47]_i_7/O
                         net (fo=1, routed)           0.000     1.789    Add_Subt_Sgf_module/Sgf_AS/Q[47]_i_7_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.888 r  Add_Subt_Sgf_module/Sgf_AS/Q_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[63][47]
    SLICE_X37Y101        FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.836     1.942    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y101        FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[47]/C
                         clock pessimism             -0.246     1.695    
    SLICE_X37Y101        FDCE (Hold_fdce_C_D)         0.105     1.800    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Exp_Operation_Module/exp_result/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.154%)  route 0.200ns (43.846%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.571     1.430    Leading_Zero_Detector_Module/Output_Reg/clk_IBUF_BUFG
    SLICE_X35Y99         FDCE                                         r  Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.571 r  Leading_Zero_Detector_Module/Output_Reg/Q_reg[0]/Q
                         net (fo=52, routed)          0.200     1.771    Exp_Operation_Module/exp_add_subt/Q_reg[0]_3[0]
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  Exp_Operation_Module/exp_add_subt/Q[3]_i_10/O
                         net (fo=1, routed)           0.000     1.816    Exp_Operation_Module/exp_add_subt/Q[3]_i_10_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  Exp_Operation_Module/exp_add_subt/Q_reg[3]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.886    Exp_Operation_Module/exp_result/Q_reg[0]_3[0]
    SLICE_X39Y100        FDCE                                         r  Exp_Operation_Module/exp_result/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.835     1.941    Exp_Operation_Module/exp_result/clk_IBUF_BUFG
    SLICE_X39Y100        FDCE                                         r  Exp_Operation_Module/exp_result/Q_reg[0]/C
                         clock pessimism             -0.246     1.694    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.102     1.796    Exp_Operation_Module/exp_result/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Data_X[38]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.820ns (26.600%)  route 2.262ns (73.400%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    L6                                                0.000     2.000 r  Data_X[38] (IN)
                         net (fo=0)                   0.000     2.000    Data_X[38]
    L6                   IBUF (Prop_ibuf_I_O)         0.820     2.820 r  Data_X_IBUF[38]_inst/O
                         net (fo=1, routed)           2.262     5.081    Oper_Start_in_module/XRegister/Data_X[63][38]
    SLICE_X42Y89         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.633     4.710    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X42Y89         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[38]/C
                         clock pessimism              0.000     4.710    
                         clock uncertainty            0.035     4.745    
    SLICE_X42Y89         FDCE (Hold_fdce_C_D)         0.246     4.991    Oper_Start_in_module/XRegister/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         -4.991    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Data_Y[13]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/YRegister/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.848ns (27.491%)  route 2.237ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    V17                                               0.000     2.000 r  Data_Y[13] (IN)
                         net (fo=0)                   0.000     2.000    Data_Y[13]
    V17                  IBUF (Prop_ibuf_I_O)         0.848     2.848 r  Data_Y_IBUF[13]_inst/O
                         net (fo=1, routed)           2.237     5.086    Oper_Start_in_module/YRegister/Data_Y[63][13]
    SLICE_X30Y89         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.639     4.716    Oper_Start_in_module/YRegister/clk_IBUF_BUFG
    SLICE_X30Y89         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[13]/C
                         clock pessimism              0.000     4.716    
                         clock uncertainty            0.035     4.751    
    SLICE_X30Y89         FDCE (Hold_fdce_C_D)         0.243     4.994    Oper_Start_in_module/YRegister/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.994    
                         arrival time                           5.086    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Data_X[41]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.828ns (26.861%)  route 2.255ns (73.139%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    M2                                                0.000     2.000 r  Data_X[41] (IN)
                         net (fo=0)                   0.000     2.000    Data_X[41]
    M2                   IBUF (Prop_ibuf_I_O)         0.828     2.828 r  Data_X_IBUF[41]_inst/O
                         net (fo=1, routed)           2.255     5.084    Oper_Start_in_module/XRegister/Data_X[63][41]
    SLICE_X42Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.634     4.711    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X42Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[41]/C
                         clock pessimism              0.000     4.711    
                         clock uncertainty            0.035     4.746    
    SLICE_X42Y91         FDCE (Hold_fdce_C_D)         0.243     4.989    Oper_Start_in_module/XRegister/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         -4.989    
                         arrival time                           5.084    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Data_X[45]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.819ns (26.908%)  route 2.224ns (73.092%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    L3                                                0.000     2.000 r  Data_X[45] (IN)
                         net (fo=0)                   0.000     2.000    Data_X[45]
    L3                   IBUF (Prop_ibuf_I_O)         0.819     2.819 r  Data_X_IBUF[45]_inst/O
                         net (fo=1, routed)           2.224     5.043    Oper_Start_in_module/XRegister/Data_X[63][45]
    SLICE_X41Y95         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.639     4.716    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X41Y95         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[45]/C
                         clock pessimism              0.000     4.716    
                         clock uncertainty            0.035     4.751    
    SLICE_X41Y95         FDCE (Hold_fdce_C_D)         0.192     4.943    Oper_Start_in_module/XRegister/Q_reg[45]
  -------------------------------------------------------------------
                         required time                         -4.943    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y90    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y92    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y92    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y94    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y104   Oper_Start_in_module/XRegister/Q_reg[63]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y103   Sel_A/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y108   final_result_ieee_Module/Final_Result_IEEE/Q_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y108   final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y107   final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y107   final_result_ieee_Module/Final_Result_IEEE/Q_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y105   final_result_ieee_Module/Final_Result_IEEE/Q_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y105   final_result_ieee_Module/Final_Result_IEEE/Q_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y107   final_result_ieee_Module/Final_Result_IEEE/Q_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y107   final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y90    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y92    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y92    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y93    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y94    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y94    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y94    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[20]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.501%)  route 4.943ns (89.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.693    10.224    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y91         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517    14.350    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[20]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.153    Oper_Start_in_module/XRegister/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[35]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.501%)  route 4.943ns (89.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.693    10.224    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y91         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517    14.350    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[35]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.153    Oper_Start_in_module/XRegister/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[39]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.501%)  route 4.943ns (89.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.693    10.224    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y91         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517    14.350    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[39]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.153    Oper_Start_in_module/XRegister/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[40]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.523ns  (logic 0.580ns (10.501%)  route 4.943ns (89.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.693    10.224    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y91         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517    14.350    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[40]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X40Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.153    Oper_Start_in_module/XRegister/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.580ns (10.510%)  route 4.939ns (89.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.689    10.220    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X41Y91         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.517    14.350    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X41Y91         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[16]/C
                         clock pessimism              0.243    14.594    
                         clock uncertainty           -0.035    14.558    
    SLICE_X41Y91         FDCE (Recov_fdce_C_CLR)     -0.405    14.153    Oper_Start_in_module/XRegister/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.580ns (10.786%)  route 4.797ns (89.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.547    10.078    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y90         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.516    14.349    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[28]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.557    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    Oper_Start_in_module/XRegister/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[31]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.580ns (10.786%)  route 4.797ns (89.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.547    10.078    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y90         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.516    14.349    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[31]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.557    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    Oper_Start_in_module/XRegister/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[32]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.580ns (10.786%)  route 4.797ns (89.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.547    10.078    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y90         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.516    14.349    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[32]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.557    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    Oper_Start_in_module/XRegister/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[36]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 0.580ns (10.786%)  route 4.797ns (89.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.547    10.078    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X40Y90         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.516    14.349    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X40Y90         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[36]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.557    
    SLICE_X40Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    Oper_Start_in_module/XRegister/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -10.078    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/XRegister/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 0.580ns (10.795%)  route 4.793ns (89.205%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 14.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.701ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDCE (Prop_fdce_C_Q)         0.456     5.157 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=28, routed)          1.250     6.407    FS_Module/out[0]
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.124     6.531 f  FS_Module/Q[62]_i_1__0/O
                         net (fo=111, routed)         3.543    10.074    Oper_Start_in_module/XRegister/AR[0]
    SLICE_X41Y90         FDCE                                         f  Oper_Start_in_module/XRegister/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.742    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.516    14.349    Oper_Start_in_module/XRegister/clk_IBUF_BUFG
    SLICE_X41Y90         FDCE                                         r  Oper_Start_in_module/XRegister/Q_reg[10]/C
                         clock pessimism              0.243    14.593    
                         clock uncertainty           -0.035    14.557    
    SLICE_X41Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.152    Oper_Start_in_module/XRegister/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                  4.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.833ns (31.659%)  route 1.798ns (68.341%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    D17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.833     2.833 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.798     4.631    FS_Module/rst[0]
    SLICE_X32Y103        FDCE                                         f  FS_Module/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty            0.035     4.736    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.208     4.528    FS_Module/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.833ns (31.659%)  route 1.798ns (68.341%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    D17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.833     2.833 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.798     4.631    FS_Module/rst[0]
    SLICE_X32Y103        FDCE                                         f  FS_Module/FSM_sequential_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.625     4.701    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y103        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty            0.035     4.736    
    SLICE_X32Y103        FDCE (Remov_fdce_C_CLR)     -0.208     4.528    FS_Module/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.833ns (29.079%)  route 2.031ns (70.921%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    D17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.833     2.833 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.031     4.864    FS_Module/rst[0]
    SLICE_X32Y102        FDCE                                         f  FS_Module/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.626     4.702    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.000     4.702    
                         clock uncertainty            0.035     4.737    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.208     4.529    FS_Module/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.833ns (29.079%)  route 2.031ns (70.921%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    D17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    D17                  IBUF (Prop_ibuf_I_O)         0.833     2.833 f  rst_IBUF_inst/O
                         net (fo=4, routed)           2.031     4.864    FS_Module/rst[0]
    SLICE_X32Y102        FDCE                                         f  FS_Module/FSM_sequential_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.980    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.076 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         1.626     4.702    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
                         clock pessimism              0.000     4.702    
                         clock uncertainty            0.035     4.737    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.208     4.529    FS_Module/FSM_sequential_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.529    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[36]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.811%)  route 0.595ns (76.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.178     2.206    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X37Y99         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.842     1.948    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y99         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[36]/C
                         clock pessimism             -0.246     1.701    
    SLICE_X37Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[37]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.811%)  route 0.595ns (76.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.178     2.206    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X37Y99         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.842     1.948    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y99         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[37]/C
                         clock pessimism             -0.246     1.701    
    SLICE_X37Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[38]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.811%)  route 0.595ns (76.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.178     2.206    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X37Y99         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.842     1.948    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y99         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[38]/C
                         clock pessimism             -0.246     1.701    
    SLICE_X37Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[39]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.811%)  route 0.595ns (76.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.178     2.206    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X37Y99         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.842     1.948    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X37Y99         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[39]/C
                         clock pessimism             -0.246     1.701    
    SLICE_X37Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.698%)  route 0.671ns (78.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.254     2.283    Barrel_Shifter_module/Output_Reg/AR[1]
    SLICE_X41Y99         FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.841     1.947    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[19]/C
                         clock pessimism             -0.246     1.700    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    Barrel_Shifter_module/Output_Reg/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.186ns (21.698%)  route 0.671ns (78.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.834    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.860 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.566     1.425    FS_Module/clk_IBUF_BUFG
    SLICE_X32Y102        FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.417     1.983    FS_Module/out[1]
    SLICE_X34Y100        LUT4 (Prop_lut4_I3_O)        0.045     2.028 f  FS_Module/Q[0]_i_2__0/O
                         net (fo=111, routed)         0.254     2.283    Barrel_Shifter_module/Output_Reg/AR[1]
    SLICE_X41Y99         FDCE                                         f  Barrel_Shifter_module/Output_Reg/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.077    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.106 r  clk_IBUF_BUFG_inst/O
                         net (fo=514, routed)         0.841     1.947    Barrel_Shifter_module/Output_Reg/clk_IBUF_BUFG
    SLICE_X41Y99         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[25]/C
                         clock pessimism             -0.246     1.700    
    SLICE_X41Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    Barrel_Shifter_module/Output_Reg/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.674    





