Warning (10268): Verilog HDL information at vga_ctrl.v(67): always construct contains both blocking and non-blocking assignments File: D:/code-file/FPGA/vga_img/src/vga_ctrl.v Line: 67
Warning (10268): Verilog HDL information at vga_ctrl.v(87): always construct contains both blocking and non-blocking assignments File: D:/code-file/FPGA/vga_img/src/vga_ctrl.v Line: 87
