{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634864455263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634864455264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 22:00:55 2021 " "Processing started: Thu Oct 21 22:00:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634864455264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864455264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864455264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634864455778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634864455778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula13-arquitetura " "Found design unit 1: Aula13-arquitetura" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula13 " "Found entity 1: Aula13" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_PC-comportamento " "Found design unit 1: registradorGenerico_PC-comportamento" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/registradorGenerico_PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466511 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_PC " "Found entity 1: registradorGenerico_PC" {  } { { "registradorGenerico_PC.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/registradorGenerico_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466515 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAMMIPS.vhd " "Can't analyze file -- file RAMMIPS.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634864466526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466531 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466535 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634864466538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864466538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula13 " "Elaborating entity \"Aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634864466677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_PC registradorGenerico_PC:PC " "Elaborating entity \"registradorGenerico_PC\" for hierarchy \"registradorGenerico_PC:PC\"" {  } { { "Aula13.vhd" "PC" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864466715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "Aula13.vhd" "SOMADOR" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864466729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:MEMORIA_INTRUCAO " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:MEMORIA_INTRUCAO\"" {  } { { "Aula13.vhd" "MEMORIA_INTRUCAO" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864466735 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634864466740 "|Aula13|ROMMIPS:MEMORIA_INTRUCAO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BANCO_REGISTRADORES " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BANCO_REGISTRADORES\"" {  } { { "Aula13.vhd" "BANCO_REGISTRADORES" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864466741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "Aula13.vhd" "ULA" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864466750 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BANCO_REGISTRADORES\|registrador " "RAM logic \"bancoRegistradores:BANCO_REGISTRADORES\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634864467740 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:MEMORIA_INTRUCAO\|memROM " "RAM logic \"ROMMIPS:MEMORIA_INTRUCAO\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634864467740 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634864467740 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1634864467762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[0\] GND " "Pin \"REG_RS\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[2\] GND " "Pin \"REG_RS\[2\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[4\] GND " "Pin \"REG_RS\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[5\] GND " "Pin \"REG_RS\[5\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[6\] GND " "Pin \"REG_RS\[6\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[7\] GND " "Pin \"REG_RS\[7\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[8\] GND " "Pin \"REG_RS\[8\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[9\] GND " "Pin \"REG_RS\[9\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[10\] GND " "Pin \"REG_RS\[10\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[11\] GND " "Pin \"REG_RS\[11\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[12\] GND " "Pin \"REG_RS\[12\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[13\] GND " "Pin \"REG_RS\[13\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[14\] GND " "Pin \"REG_RS\[14\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[15\] GND " "Pin \"REG_RS\[15\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[16\] GND " "Pin \"REG_RS\[16\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[17\] GND " "Pin \"REG_RS\[17\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[18\] GND " "Pin \"REG_RS\[18\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[19\] GND " "Pin \"REG_RS\[19\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[20\] GND " "Pin \"REG_RS\[20\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[21\] GND " "Pin \"REG_RS\[21\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[22\] GND " "Pin \"REG_RS\[22\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[23\] GND " "Pin \"REG_RS\[23\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[24\] GND " "Pin \"REG_RS\[24\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[25\] GND " "Pin \"REG_RS\[25\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[26\] GND " "Pin \"REG_RS\[26\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[27\] GND " "Pin \"REG_RS\[27\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[28\] GND " "Pin \"REG_RS\[28\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[29\] GND " "Pin \"REG_RS\[29\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[30\] GND " "Pin \"REG_RS\[30\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RS\[31\] GND " "Pin \"REG_RS\[31\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RS[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[1\] GND " "Pin \"REG_RT\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[3\] GND " "Pin \"REG_RT\[3\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[4\] GND " "Pin \"REG_RT\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[5\] GND " "Pin \"REG_RT\[5\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[6\] GND " "Pin \"REG_RT\[6\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[7\] GND " "Pin \"REG_RT\[7\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[8\] GND " "Pin \"REG_RT\[8\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[9\] GND " "Pin \"REG_RT\[9\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[10\] GND " "Pin \"REG_RT\[10\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[11\] GND " "Pin \"REG_RT\[11\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[12\] GND " "Pin \"REG_RT\[12\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[13\] GND " "Pin \"REG_RT\[13\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[14\] GND " "Pin \"REG_RT\[14\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[15\] GND " "Pin \"REG_RT\[15\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[16\] GND " "Pin \"REG_RT\[16\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[17\] GND " "Pin \"REG_RT\[17\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[18\] GND " "Pin \"REG_RT\[18\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[19\] GND " "Pin \"REG_RT\[19\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[20\] GND " "Pin \"REG_RT\[20\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[21\] GND " "Pin \"REG_RT\[21\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[22\] GND " "Pin \"REG_RT\[22\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[23\] GND " "Pin \"REG_RT\[23\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[24\] GND " "Pin \"REG_RT\[24\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[25\] GND " "Pin \"REG_RT\[25\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[26\] GND " "Pin \"REG_RT\[26\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[27\] GND " "Pin \"REG_RT\[27\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[28\] GND " "Pin \"REG_RT\[28\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[29\] GND " "Pin \"REG_RT\[29\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[30\] GND " "Pin \"REG_RT\[30\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG_RT\[31\] GND " "Pin \"REG_RT\[31\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634864468300 "|Aula13|REG_RT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634864468300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634864468457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "952 " "952 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634864468878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634864469496 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634864469496 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ESCRITA_REG_RD " "No output dependent on input pin \"ESCRITA_REG_RD\"" {  } { { "Aula13.vhd" "" { Text "C:/Users/willi/Downloads/DesignComp-Projeto2/Aula13/Aula13.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634864469864 "|Aula13|ESCRITA_REG_RD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634864469864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634864469878 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634864469878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634864469878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634864469878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634864469907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 22:01:09 2021 " "Processing ended: Thu Oct 21 22:01:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634864469907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634864469907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634864469907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634864469907 ""}
