set ::env(PROJECT_NAME) cordic_atan_iq
set ::env(DESIGN_TOP) cordic_atan_iq
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/cordic_atan_iq/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/cordic_atan_iq/rtl/cordic_atan_iq.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
