Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Feb 19 16:26:15 2026
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_tick_generator/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.366        0.000                      0                  145        0.168        0.000                      0                  145        4.500        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.366        0.000                      0                  145        0.168        0.000                      0                  145        4.500        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 u_control_tower/r_ms10_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_ms10_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.516%)  route 3.644ns (81.484%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.623     5.144    u_control_tower/CLK
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.456     5.600 f  u_control_tower/r_ms10_counter_reg[9]/Q
                         net (fo=23, routed)          1.289     6.888    u_control_tower/r_ms10_counter[9]
    SLICE_X60Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  u_control_tower/r_ms10_counter[13]_i_13/O
                         net (fo=1, routed)           0.500     7.512    u_control_tower/r_ms10_counter[13]_i_13_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.636 r  u_control_tower/r_ms10_counter[13]_i_6/O
                         net (fo=14, routed)          1.208     8.845    u_control_tower/r_ms10_counter[13]_i_6_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.969 r  u_control_tower/r_ms10_counter[0]_i_1/O
                         net (fo=1, routed)           0.647     9.616    u_control_tower/p_1_in[0]
    SLICE_X62Y60         FDCE                                         r  u_control_tower/r_ms10_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.507    14.848    u_control_tower/CLK
    SLICE_X62Y60         FDCE                                         r  u_control_tower/r_ms10_counter_reg[0]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)       -0.103    14.982    u_control_tower/r_ms10_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_ms_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.980ns (23.801%)  route 3.138ns (76.199%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.639     5.160    u_tick_gen/CLK
    SLICE_X0Y2           FDCE                                         r  u_tick_gen/counter_ms_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.456     5.616 r  u_tick_gen/counter_ms_reg[11]/Q
                         net (fo=2, routed)           1.295     6.911    u_tick_gen/counter_ms[11]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.035 r  u_tick_gen/counter_ms[17]_i_6/O
                         net (fo=1, routed)           0.161     7.197    u_tick_gen/counter_ms[17]_i_6_n_0
    SLICE_X0Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.321 r  u_tick_gen/counter_ms[17]_i_5/O
                         net (fo=1, routed)           0.421     7.741    u_tick_gen/counter_ms[17]_i_5_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.124     7.865 f  u_tick_gen/counter_ms[17]_i_3/O
                         net (fo=20, routed)          0.849     8.714    u_tick_gen/counter_ms[17]_i_3_n_0
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.152     8.866 r  u_tick_gen/counter_ms[0]_i_1/O
                         net (fo=1, routed)           0.411     9.278    u_tick_gen/counter_ms[0]_i_1_n_0
    SLICE_X1Y2           FDCE                                         r  u_tick_gen/counter_ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.520    14.861    u_tick_gen/CLK
    SLICE_X1Y2           FDCE                                         r  u_tick_gen/counter_ms_reg[0]/C
                         clock pessimism              0.277    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X1Y2           FDCE (Setup_fdce_C_D)       -0.279    14.824    u_tick_gen/counter_ms_reg[0]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[10]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[13]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[13]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[14]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[14]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[15]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[15]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[16]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[16]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.726ns  (required time - arrival time)
  Source:                 u_tick_gen/counter_10ns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/counter_ms_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.952ns (23.820%)  route 3.045ns (76.180%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.636     5.157    u_tick_gen/CLK
    SLICE_X7Y0           FDCE                                         r  u_tick_gen/counter_10ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  u_tick_gen/counter_10ns_reg[2]/Q
                         net (fo=2, routed)           0.949     6.562    u_tick_gen/counter_10ns[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I1_O)        0.124     6.686 f  u_tick_gen/counter_10ns[17]_i_5/O
                         net (fo=1, routed)           0.403     7.089    u_tick_gen/counter_10ns[17]_i_5_n_0
    SLICE_X7Y0           LUT5 (Prop_lut5_I4_O)        0.124     7.213 f  u_tick_gen/counter_10ns[17]_i_4/O
                         net (fo=1, routed)           0.405     7.619    u_tick_gen/counter_10ns[17]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.124     7.743 r  u_tick_gen/counter_10ns[17]_i_2/O
                         net (fo=19, routed)          0.790     8.533    u_tick_gen/counter_10ns[17]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.124     8.657 r  u_tick_gen/counter_ms[17]_i_1/O
                         net (fo=18, routed)          0.497     9.154    u_tick_gen/counter_ms[17]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.519    14.860    u_tick_gen/CLK
    SLICE_X0Y3           FDCE                                         r  u_tick_gen/counter_ms_reg[17]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.205    14.880    u_tick_gen/counter_ms_reg[17]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.726    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_ms10_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.966ns (24.221%)  route 3.022ns (75.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.625     5.146    u_control_tower/CLK
    SLICE_X59Y55         FDCE                                         r  u_control_tower/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u_control_tower/r_counter_reg[8]/Q
                         net (fo=4, routed)           0.833     6.398    u_control_tower/r_counter[8]
    SLICE_X59Y56         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  u_control_tower/r_ms10_counter[13]_i_9/O
                         net (fo=1, routed)           0.645     7.342    u_control_tower/r_ms10_counter[13]_i_9_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  u_control_tower/r_ms10_counter[13]_i_4/O
                         net (fo=1, routed)           0.714     8.180    u_control_tower/r_ms10_counter[13]_i_4_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.304 r  u_control_tower/r_ms10_counter[13]_i_1/O
                         net (fo=14, routed)          0.830     9.134    u_control_tower/r_ms10_counter[13]_i_1_n_0
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    u_control_tower/CLK
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[11]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.865    u_control_tower/r_ms10_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_ms10_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.966ns (24.221%)  route 3.022ns (75.779%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.625     5.146    u_control_tower/CLK
    SLICE_X59Y55         FDCE                                         r  u_control_tower/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.419     5.565 f  u_control_tower/r_counter_reg[8]/Q
                         net (fo=4, routed)           0.833     6.398    u_control_tower/r_counter[8]
    SLICE_X59Y56         LUT4 (Prop_lut4_I1_O)        0.299     6.697 r  u_control_tower/r_ms10_counter[13]_i_9/O
                         net (fo=1, routed)           0.645     7.342    u_control_tower/r_ms10_counter[13]_i_9_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.466 r  u_control_tower/r_ms10_counter[13]_i_4/O
                         net (fo=1, routed)           0.714     8.180    u_control_tower/r_ms10_counter[13]_i_4_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.304 r  u_control_tower/r_ms10_counter[13]_i_1/O
                         net (fo=14, routed)          0.830     9.134    u_control_tower/r_ms10_counter[13]_i_1_n_0
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         1.506    14.847    u_control_tower/CLK
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[12]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y61         FDCE (Setup_fdce_C_CE)      -0.205    14.865    u_control_tower/r_ms10_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X63Y57         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=2, routed)           0.097     1.713    u_control_tower/r_prev_btnL
    SLICE_X62Y57         LUT5 (Prop_lut5_I1_O)        0.048     1.761 r  u_control_tower/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    u_control_tower/r_mode[0]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.990    u_control_tower/CLK
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.105     1.593    u_control_tower/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u_tick_gen/r_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_gen/r_led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.478    u_tick_gen/CLK
    SLICE_X2Y3           FDRE                                         r  u_tick_gen/r_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     1.642 r  u_tick_gen/r_led_reg/Q
                         net (fo=2, routed)           0.175     1.817    u_tick_gen/led_OBUF[0]
    SLICE_X2Y3           LUT3 (Prop_lut3_I2_O)        0.045     1.862 r  u_tick_gen/r_led_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_tick_gen/r_led_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  u_tick_gen/r_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.866     1.993    u_tick_gen/CLK
    SLICE_X2Y3           FDRE                                         r  u_tick_gen/r_led_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120     1.598    u_tick_gen/r_led_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick_generator/r_tick_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.210ns (49.695%)  route 0.213ns (50.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.447    u_tick_generator/tick_reg_0
    SLICE_X54Y55         FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164     1.611 f  u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.213     1.824    u_tick_generator/r_tick_counter[0]
    SLICE_X54Y55         LUT1 (Prop_lut1_I0_O)        0.046     1.870 r  u_tick_generator/r_tick_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_tick_generator/r_tick_counter_0[0]
    SLICE_X54Y55         FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.834     1.962    u_tick_generator/tick_reg_0
    SLICE_X54Y55         FDCE                                         r  u_tick_generator/r_tick_counter_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.133     1.580    u_tick_generator/r_tick_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.210ns (48.594%)  route 0.222ns (51.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X64Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.222     1.862    u_btn_debouncer/U_debouncer_btnL/btn_state_reg_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I2_O)        0.046     1.908 r  u_btn_debouncer/U_debouncer_btnL/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.908    u_btn_debouncer/U_debouncer_btnL/p_0_in[8]
    SLICE_X62Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.863     1.991    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X62Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.107     1.599    u_btn_debouncer/U_debouncer_btnL/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.475%)  route 0.222ns (51.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X64Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.222     1.862    u_btn_debouncer/U_debouncer_btnL/btn_state_reg_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.907 r  u_btn_debouncer/U_debouncer_btnL/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_btn_debouncer/U_debouncer_btnL/p_0_in[7]
    SLICE_X62Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.863     1.991    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X62Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.091     1.583    u_btn_debouncer/U_debouncer_btnL/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_control_tower/r_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_ms10_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.888%)  route 0.248ns (57.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_control_tower/r_mode_reg[0]/Q
                         net (fo=131, routed)         0.248     1.864    u_control_tower/led_OBUF[0]
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  u_control_tower/r_ms10_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    u_control_tower/p_1_in[1]
    SLICE_X63Y58         FDCE                                         r  u_control_tower/r_ms10_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.990    u_control_tower/CLK
    SLICE_X63Y58         FDCE                                         r  u_control_tower/r_ms10_counter_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X63Y58         FDCE (Hold_fdce_C_D)         0.091     1.582    u_control_tower/r_ms10_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_ms10_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.710%)  route 0.271ns (59.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=131, routed)         0.271     1.887    u_control_tower/led_OBUF[1]
    SLICE_X63Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.932 r  u_control_tower/r_ms10_counter[13]_i_2/O
                         net (fo=1, routed)           0.000     1.932    u_control_tower/p_1_in[13]
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.861     1.989    u_control_tower/CLK
    SLICE_X63Y61         FDCE                                         r  u_control_tower/r_ms10_counter_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.092     1.582    u_control_tower/r_ms10_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.219%)  route 0.286ns (57.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X64Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.286     1.926    u_btn_debouncer/U_debouncer_btnL/btn_state_reg_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.971 r  u_btn_debouncer/U_debouncer_btnL/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.971    u_btn_debouncer/U_debouncer_btnL/p_0_in[2]
    SLICE_X62Y52         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X62Y52         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107     1.600    u_btn_debouncer/U_debouncer_btnL/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.125%)  route 0.266ns (58.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.592     1.475    u_control_tower/CLK
    SLICE_X63Y57         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=2, routed)           0.097     1.713    u_control_tower/r_prev_btnL
    SLICE_X62Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.758 r  u_control_tower/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.169     1.928    u_control_tower/r_mode[1]_i_1_n_0
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.862     1.990    u_control_tower/CLK
    SLICE_X62Y57         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.066     1.554    u_control_tower/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debouncer/U_debouncer_btnL/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.669%)  route 0.293ns (58.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.593     1.476    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X64Y53         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_btn_debouncer/U_debouncer_btnL/btn_state_reg/Q
                         net (fo=24, routed)          0.293     1.933    u_btn_debouncer/U_debouncer_btnL/btn_state_reg_0
    SLICE_X62Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.978 r  u_btn_debouncer/U_debouncer_btnL/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.978    u_btn_debouncer/U_debouncer_btnL/p_0_in[4]
    SLICE_X62Y52         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=113, routed)         0.864     1.992    u_btn_debouncer/U_debouncer_btnL/CLK
    SLICE_X62Y52         FDCE                                         r  u_btn_debouncer/U_debouncer_btnL/count_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107     1.600    u_btn_debouncer/U_debouncer_btnL/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.378    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y52   u_btn_debouncer/U_debouncer_btnL/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   u_control_tower/r_mode_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   u_control_tower/r_ms10_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y61   u_control_tower/r_ms10_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   u_control_tower/r_ms10_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y59   u_control_tower/r_ms10_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y61   u_control_tower/r_ms10_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   u_control_tower/r_ms10_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   u_control_tower/r_ms10_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   u_control_tower/r_ms10_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   u_control_tower/r_ms10_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   u_control_tower/r_ms10_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y60   u_control_tower/r_ms10_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   u_control_tower/r_mode_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   u_control_tower/r_ms10_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   u_control_tower/r_prev_btnL_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     u_tick_gen/counter_ms_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     u_tick_gen/counter_ms_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     u_tick_gen/counter_ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     u_tick_gen/counter_ms_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     u_tick_gen/counter_ms_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     u_tick_gen/counter_ms_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y1     u_tick_gen/counter_ms_reg[8]/C



