{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530536462453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530536462457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  2 10:01:02 2018 " "Processing started: Mon Jul  2 10:01:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530536462457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530536462457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuitoRegsULA -c circuitoRegsULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530536462458 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530536462976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoRegsULA.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuitoRegsULA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuitoRegsULA " "Found entity 1: circuitoRegsULA" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530536463084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuitoRegsULA " "Elaborating entity \"circuitoRegsULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530536463172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4bitsNovo.bdf 1 1 " "Using design file reg4bitsNovo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bitsNovo " "Found entity 1: reg4bitsNovo" {  } { { "reg4bitsNovo.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/reg4bitsNovo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bitsNovo reg4bitsNovo:inst91 " "Elaborating entity \"reg4bitsNovo\" for hierarchy \"reg4bitsNovo:inst91\"" {  } { { "circuitoRegsULA.bdf" "inst91" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 112 1208 1336 288 "inst91" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "enable-clear.bdf 1 1 " "Using design file enable-clear.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 enable-clear " "Found entity 1: enable-clear" {  } { { "enable-clear.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/enable-clear.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable-clear reg4bitsNovo:inst91\|enable-clear:inst6 " "Elaborating entity \"enable-clear\" for hierarchy \"reg4bitsNovo:inst91\|enable-clear:inst6\"" {  } { { "reg4bitsNovo.bdf" "inst6" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/reg4bitsNovo.bdf" { { 216 448 600 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ULA.bdf 1 1 " "Using design file ULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463245 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst2 " "Elaborating entity \"ULA\" for hierarchy \"ULA:inst2\"" {  } { { "circuitoRegsULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 352 544 680 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463247 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Somador.bdf 1 1 " "Using design file Somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:inst2\|Somador:inst2 " "Elaborating entity \"Somador\" for hierarchy \"ULA:inst2\|Somador:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 776 936 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full-adder.bdf 1 1 " "Using design file full-adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full-adder " "Found entity 1: full-adder" {  } { { "full-adder.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/full-adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463274 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full-adder ULA:inst2\|Somador:inst2\|full-adder:inst3 " "Elaborating entity \"full-adder\" for hierarchy \"ULA:inst2\|Somador:inst2\|full-adder:inst3\"" {  } { { "Somador.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 272 384 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULA.bdf 1 1 " "Using design file decoderULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULA " "Found entity 1: decoderULA" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULA ULA:inst2\|decoderULA:inst1 " "Elaborating entity \"decoderULA\" for hierarchy \"ULA:inst2\|decoderULA:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 264 -48 96 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463297 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 184 200 248 216 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536463299 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 104 200 248 136 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536463299 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 144 200 248 176 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1530536463300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Zera.bdf 1 1 " "Using design file Zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zera " "Found entity 1: Zera" {  } { { "Zera.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zera ULA:inst2\|Zera:inst8 " "Elaborating entity \"Zera\" for hierarchy \"ULA:inst2\|Zera:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 472 600 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463312 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Complemento.bdf 1 1 " "Using design file Complemento.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento " "Found entity 1: Complemento" {  } { { "Complemento.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Complemento.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento ULA:inst2\|Complemento:inst9 " "Elaborating entity \"Complemento\" for hierarchy \"ULA:inst2\|Complemento:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 232 400 160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_um.bdf 1 1 " "Using design file input_um.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_um " "Found entity 1: input_um" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/input_um.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_um ULA:inst2\|input_um:inst3 " "Elaborating entity \"input_um\" for hierarchy \"ULA:inst2\|input_um:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/ULA.bdf" { { 64 64 200 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463340 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "input_um.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/input_um.bdf" { { 224 304 488 240 "in\[4\]" "" } { 464 304 488 480 "in_one" "" } { 392 304 488 408 "in\[1\]" "" } { 336 304 488 352 "in\[2\]" "" } { 352 304 304 408 "" "" } { 280 304 488 296 "in\[3\]" "" } { 240 304 304 296 "" "" } { 296 304 304 352 "" "" } { 408 304 304 480 "" "" } { 352 264 304 352 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1530536463341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addULA.bdf 1 1 " "Using design file addULA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addULA " "Found entity 1: addULA" {  } { { "addULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/addULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463354 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addULA addULA:inst21 " "Elaborating entity \"addULA\" for hierarchy \"addULA:inst21\"" {  } { { "circuitoRegsULA.bdf" "inst21" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 528 400 496 640 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderULARegs.bdf 1 1 " "Using design file decoderULARegs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderULARegs " "Found entity 1: decoderULARegs" {  } { { "decoderULARegs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULARegs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463375 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULARegs decoderULARegs:inst8 " "Elaborating entity \"decoderULARegs\" for hierarchy \"decoderULARegs:inst8\"" {  } { { "circuitoRegsULA.bdf" "inst8" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -144 1264 1400 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memoriaRAM.bdf 1 1 " "Using design file memoriaRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:inst " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:inst\"" {  } { { "circuitoRegsULA.bdf" "inst" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 72 632 840 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463393 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num30\[4..0\] num30 " "Bus \"num30\[4..0\]\" found using same base name as \"num30\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num24\[4..0\] num24 " "Bus \"num24\[4..0\]\" found using same base name as \"num24\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463400 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num23\[4..0\] num23 " "Bus \"num23\[4..0\]\" found using same base name as \"num23\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num22\[4..0\] num22 " "Bus \"num22\[4..0\]\" found using same base name as \"num22\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num21\[4..0\] num21 " "Bus \"num21\[4..0\]\" found using same base name as \"num21\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num20\[4..0\] num20 " "Bus \"num20\[4..0\]\" found using same base name as \"num20\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num14\[4..0\] num14 " "Bus \"num14\[4..0\]\" found using same base name as \"num14\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num13\[4..0\] num13 " "Bus \"num13\[4..0\]\" found using same base name as \"num13\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num12\[4..0\] num12 " "Bus \"num12\[4..0\]\" found using same base name as \"num12\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num11\[4..0\] num11 " "Bus \"num11\[4..0\]\" found using same base name as \"num11\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463401 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num10\[4..0\] num10 " "Bus \"num10\[4..0\]\" found using same base name as \"num10\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463402 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "num31\[4..0\] num31 " "Bus \"num31\[4..0\]\" found using same base name as \"num31\", which might lead to a name conflict." {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1530536463402 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num1 " "Converted elements in bus name \"num1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2624 1584 1680 2640 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1016 2904 3000 1032 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num1\[4..0\] num14..0 " "Converted element name(s) from \"num1\[4..0\]\" to \"num14..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2448 1584 1680 2464 "num1\[4..0\]" "" } { 2624 1584 1680 2640 "num1\[4..0\]" "" } { 1016 2904 3000 1032 "num1\[4..0\]" "" } { 1576 312 408 1592 "num1\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463402 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num10 " "Converted elements in bus name \"num10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2336 1136 1232 2352 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2512 1136 1232 2528 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2672 1144 1240 2688 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1552 1576 1672 1568 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num10\[4..0\] num104..0 " "Converted element name(s) from \"num10\[4..0\]\" to \"num104..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463402 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2160 1128 1224 2176 "num10\[4..0\]" "" } { 2336 1136 1232 2352 "num10\[4..0\]" "" } { 2512 1136 1232 2528 "num10\[4..0\]" "" } { 2672 1144 1240 2688 "num10\[4..0\]" "" } { 1552 1576 1672 1568 "num10\[4..0\]" "" } { 848 2128 2224 864 "num10\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463402 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num11 " "Converted elements in bus name \"num11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463403 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2176 1128 1224 2192 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463403 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2352 1136 1232 2368 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463403 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2528 1136 1232 2544 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463403 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num11\[4..0\] num114..0 " "Converted element name(s) from \"num11\[4..0\]\" to \"num114..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463403 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1992 1128 1224 2008 "num11\[4..0\]" "" } { 2176 1128 1224 2192 "num11\[4..0\]" "" } { 2352 1136 1232 2368 "num11\[4..0\]" "" } { 2528 1136 1232 2544 "num11\[4..0\]" "" } { 696 2128 2224 712 "num11\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463403 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num12 " "Converted elements in bus name \"num12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463404 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2008 1128 1224 2024 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463404 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2192 1128 1224 2208 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463404 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2368 1136 1232 2384 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463404 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num12\[4..0\] num124..0 " "Converted element name(s) from \"num12\[4..0\]\" to \"num124..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463404 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 1128 1224 1856 "num12\[4..0\]" "" } { 2008 1128 1224 2024 "num12\[4..0\]" "" } { 2192 1128 1224 2208 "num12\[4..0\]" "" } { 2368 1136 1232 2384 "num12\[4..0\]" "" } { 544 2128 2224 560 "num12\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463404 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num13 " "Converted elements in bus name \"num13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1856 1128 1224 1872 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2024 1128 1224 2040 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2208 1128 1224 2224 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num13\[4..0\] num134..0 " "Converted element name(s) from \"num13\[4..0\]\" to \"num134..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 1128 1224 1696 "num13\[4..0\]" "" } { 1856 1128 1224 1872 "num13\[4..0\]" "" } { 2024 1128 1224 2040 "num13\[4..0\]" "" } { 2208 1128 1224 2224 "num13\[4..0\]" "" } { 392 2128 2224 408 "num13\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463405 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num14 " "Converted elements in bus name \"num14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1696 1128 1224 1712 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1872 1128 1224 1888 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2040 1128 1224 2056 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num14\[4..0\] num144..0 " "Converted element name(s) from \"num14\[4..0\]\" to \"num144..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463405 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 1128 1224 1536 "num14\[4..0\]" "" } { 1696 1128 1224 1712 "num14\[4..0\]" "" } { 1872 1128 1224 1888 "num14\[4..0\]" "" } { 2040 1128 1224 2056 "num14\[4..0\]" "" } { 240 2128 2224 256 "num14\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463405 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num2 " "Converted elements in bus name \"num2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2464 1584 1680 2480 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2640 1584 1680 2656 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num2\[4..0\] num24..0 " "Converted element name(s) from \"num2\[4..0\]\" to \"num24..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2288 1576 1672 2304 "num2\[4..0\]" "" } { 2464 1584 1680 2480 "num2\[4..0\]" "" } { 2640 1584 1680 2656 "num2\[4..0\]" "" } { 864 2904 3000 880 "num2\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num20 " "Converted elements in bus name \"num20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2000 736 832 2016 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2168 736 832 2184 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2352 736 832 2368 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num20\[4..0\] num204..0 " "Converted element name(s) from \"num20\[4..0\]\" to \"num204..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1824 736 832 1840 "num20\[4..0\]" "" } { 2000 736 832 2016 "num20\[4..0\]" "" } { 2168 736 832 2184 "num20\[4..0\]" "" } { 2352 736 832 2368 "num20\[4..0\]" "" } { 552 1376 1472 568 "num20\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num21 " "Converted elements in bus name \"num21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1840 736 832 1856 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2016 736 832 2032 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2184 736 832 2200 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num21\[4..0\] num214..0 " "Converted element name(s) from \"num21\[4..0\]\" to \"num214..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463406 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1664 736 832 1680 "num21\[4..0\]" "" } { 1840 736 832 1856 "num21\[4..0\]" "" } { 2016 736 832 2032 "num21\[4..0\]" "" } { 2184 736 832 2200 "num21\[4..0\]" "" } { 400 1376 1472 416 "num21\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463406 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num22 " "Converted elements in bus name \"num22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1680 736 832 1696 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1856 736 832 1872 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2032 736 832 2048 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num22\[4..0\] num224..0 " "Converted element name(s) from \"num22\[4..0\]\" to \"num224..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1520 736 832 1536 "num22\[4..0\]" "" } { 1680 736 832 1696 "num22\[4..0\]" "" } { 1856 736 832 1872 "num22\[4..0\]" "" } { 2032 736 832 2048 "num22\[4..0\]" "" } { 248 1376 1472 264 "num22\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463407 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num23 " "Converted elements in bus name \"num23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1536 736 832 1552 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1696 736 832 1712 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1872 736 832 1888 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num23\[4..0\] num234..0 " "Converted element name(s) from \"num23\[4..0\]\" to \"num234..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463407 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2632 312 408 2648 "num23\[4..0\]" "" } { 1536 736 832 1552 "num23\[4..0\]" "" } { 1696 736 832 1712 "num23\[4..0\]" "" } { 1872 736 832 1888 "num23\[4..0\]" "" } { 96 1376 1472 112 "num23\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463407 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num24 " "Converted elements in bus name \"num24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2648 312 408 2664 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1552 736 832 1568 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1712 736 832 1728 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num24\[4..0\] num244..0 " "Converted element name(s) from \"num24\[4..0\]\" to \"num244..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2472 312 408 2488 "num24\[4..0\]" "" } { 2648 312 408 2664 "num24\[4..0\]" "" } { 1552 736 832 1568 "num24\[4..0\]" "" } { 1712 736 832 1728 "num24\[4..0\]" "" } { 1176 600 696 1192 "num24\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463408 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num3 " "Converted elements in bus name \"num3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2304 1576 1672 2320 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2480 1584 1680 2496 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2656 1584 1680 2672 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num3\[4..0\] num34..0 " "Converted element name(s) from \"num3\[4..0\]\" to \"num34..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2120 1576 1672 2136 "num3\[4..0\]" "" } { 2304 1576 1672 2320 "num3\[4..0\]" "" } { 2480 1584 1680 2496 "num3\[4..0\]" "" } { 2656 1584 1680 2672 "num3\[4..0\]" "" } { 712 2904 3000 728 "num3\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463408 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num30 " "Converted elements in bus name \"num30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1528 312 408 1544 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1864 312 408 1880 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 2040 312 408 2056 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num30\[4..0\] num304..0 " "Converted element name(s) from \"num30\[4..0\]\" to \"num304..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463408 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1688 312 408 1704 "num30\[4..0\]" "" } { 1528 312 408 1544 "num30\[4..0\]" "" } { 1864 312 408 1880 "num30\[4..0\]" "" } { 2040 312 408 2056 "num30\[4..0\]" "" } { 264 600 696 280 "num30\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463408 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "num31 " "Converted elements in bus name \"num31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463409 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1704 312 408 1720 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463409 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1880 312 408 1896 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463409 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 112 600 696 128 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463409 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "num31\[4..0\] num314..0 " "Converted element name(s) from \"num31\[4..0\]\" to \"num314..0\"" {  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463409 ""}  } { { "memoriaRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1544 312 408 1560 "num31\[4..0\]" "" } { 1704 312 408 1720 "num31\[4..0\]" "" } { 1880 312 408 1896 "num31\[4..0\]" "" } { 112 600 696 128 "num31\[4..0\]" "" } { 328 -192 -96 344 "num31\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1530536463409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoderRAM.bdf 1 1 " "Using design file decoderRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderRAM " "Found entity 1: decoderRAM" {  } { { "decoderRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderRAM memoriaRAM:inst\|decoderRAM:inst99 " "Elaborating entity \"decoderRAM\" for hierarchy \"memoriaRAM:inst\|decoderRAM:inst99\"" {  } { { "memoriaRAM.bdf" "inst99" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 312 -96 40 408 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acessoRAM.bdf 1 1 " "Using design file acessoRAM.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 acessoRAM " "Found entity 1: acessoRAM" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463437 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acessoRAM memoriaRAM:inst\|acessoRAM:inst7 " "Elaborating entity \"acessoRAM\" for hierarchy \"memoriaRAM:inst\|acessoRAM:inst7\"" {  } { { "memoriaRAM.bdf" "inst7" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 96 696 832 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tri4RAMs.bdf 1 1 " "Using design file tri4RAMs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri4RAMs " "Found entity 1: tri4RAMs" {  } { { "tri4RAMs.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/tri4RAMs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530536463541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530536463541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri4RAMs memoriaRAM:inst\|tri4RAMs:inst116 " "Elaborating entity \"tri4RAMs\" for hierarchy \"memoriaRAM:inst\|tri4RAMs:inst116\"" {  } { { "memoriaRAM.bdf" "inst116" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/memoriaRAM.bdf" { { 1656 408 560 1784 "inst116" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530536463543 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 96 352 416 144 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 96 352 416 144 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst1\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 96 352 416 144 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst5\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst5\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 320 376 440 368 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst2\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst2\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 184 376 440 232 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst3\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst3\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 240 376 440 288 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst3\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst3\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 240 376 440 288 "inst3" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst2\|decoderULA:inst1\|inst2\" " "Converted tri-state node feeding \"ULA:inst2\|decoderULA:inst1\|inst2\" into a selector" {  } { { "decoderULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/decoderULA.bdf" { { 184 376 440 232 "inst2" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1530536463930 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530536463930 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[4\] inst13\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[4\]\" to the node \"inst13\[4\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[3\] inst13\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[3\]\" to the node \"inst13\[3\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[2\] inst13\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[2\]\" to the node \"inst13\[2\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[1\] inst13\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[1\]\" to the node \"inst13\[1\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ULA:inst2\|Somador:inst2\|inst17\[0\] inst13\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ULA:inst2\|Somador:inst2\|inst17\[0\]\" to the node \"inst13\[0\]\" into a wire" {  } { { "Somador.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/Somador.bdf" { { 384 752 800 416 "inst17" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[4\] result\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[4\]\" to the node \"result\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[3\] result\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[3\]\" to the node \"result\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[2\] result\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[2\]\" to the node \"result\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[1\] result\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[1\]\" to the node \"result\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[0\] result\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[0\]\" to the node \"result\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[4\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[4\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[4\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[3\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[3\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[3\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[2\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[2\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[2\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[1\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[1\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[1\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "inst13\[0\] reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"inst13\[0\]\" to the node \"reg4bitsNovo:inst3\|enable-clear:inst6\|inst2\[0\]\" into a wire" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 368 816 864 400 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1530536464542 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1530536464542 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[0\] ULA:inst2\|input_um:inst3\|inst4 " "Converted the fan-out from the tri-state buffer \"inst10\[0\]\" to the node \"ULA:inst2\|input_um:inst3\|inst4\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[0\] ULA:inst2\|Complemento:inst10\|inst3\[0\] " "Converted the fan-out from the tri-state buffer \"inst9\[0\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[1\] ULA:inst2\|input_um:inst3\|inst " "Converted the fan-out from the tri-state buffer \"inst10\[1\]\" to the node \"ULA:inst2\|input_um:inst3\|inst\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[1\] ULA:inst2\|Complemento:inst10\|inst3\[1\] " "Converted the fan-out from the tri-state buffer \"inst9\[1\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[2\] ULA:inst2\|input_um:inst3\|inst7 " "Converted the fan-out from the tri-state buffer \"inst10\[2\]\" to the node \"ULA:inst2\|input_um:inst3\|inst7\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[2\] ULA:inst2\|Complemento:inst10\|inst3\[2\] " "Converted the fan-out from the tri-state buffer \"inst9\[2\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[3\] ULA:inst2\|input_um:inst3\|inst9 " "Converted the fan-out from the tri-state buffer \"inst10\[3\]\" to the node \"ULA:inst2\|input_um:inst3\|inst9\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[3\] ULA:inst2\|Complemento:inst10\|inst3\[3\] " "Converted the fan-out from the tri-state buffer \"inst9\[3\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst10\[4\] ULA:inst2\|input_um:inst3\|inst11 " "Converted the fan-out from the tri-state buffer \"inst10\[4\]\" to the node \"ULA:inst2\|input_um:inst3\|inst11\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 392 424 384 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst9\[4\] ULA:inst2\|Complemento:inst10\|inst3\[4\] " "Converted the fan-out from the tri-state buffer \"inst9\[4\]\" to the node \"ULA:inst2\|Complemento:inst10\|inst3\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { 336 208 240 384 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[4\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"inst4\[4\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[4\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[3\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"inst4\[3\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[3\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[2\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"inst4\[2\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[2\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[1\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"inst4\[1\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[1\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst4\[0\] reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"inst4\[0\]\" to the node \"reg4bitsNovo:inst1\|enable-clear:inst6\|inst2\[0\]\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -128 344 376 -80 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[4\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[4\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[0\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[0\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[1\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[1\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[2\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[2\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst14\[3\] memoriaRAM:inst\|decoderRAM:inst6\|inst3 " "Converted the fan-out from the tri-state buffer \"inst14\[3\]\" to the node \"memoriaRAM:inst\|decoderRAM:inst6\|inst3\" into an OR gate" {  } { { "circuitoRegsULA.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/circuitoRegsULA.bdf" { { -96 80 128 -64 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\] inst101\[4\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[4\]\" to the node \"inst101\[4\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\] inst101\[3\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[3\]\" to the node \"inst101\[3\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\] inst101\[2\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[2\]\" to the node \"inst101\[2\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\] inst101\[1\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[1\]\" to the node \"inst101\[1\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\] inst101\[0\] " "Converted the fan-out from the tri-state buffer \"memoriaRAM:inst\|acessoRAM:inst7\|inst\[0\]\" to the node \"inst101\[0\]\" into an OR gate" {  } { { "acessoRAM.bdf" "" { Schematic "/net/nfs1.fee.unicamp.br/export/vol1/home/EC16/ra178610/EA773/Projeto Final/ULARegs/circutoRegsULA/acessoRAM.bdf" { { 240 520 568 272 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1530536464543 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1530536464543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530536466243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530536466243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "935 " "Implemented 935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530536466443 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530536466443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530536466443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530536466443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530536466493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  2 10:01:06 2018 " "Processing ended: Mon Jul  2 10:01:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530536466493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530536466493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530536466493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530536466493 ""}
