<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>MotorWare f2806x Driver API Documentation: pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MotorWare f2806x Driver API Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_33c42029b4160b563348d16242dcc8c5.html">pwm</a></li><li class="navelem"><a class="el" href="dir_78c9eae051414a5157807d05fe39030b.html">src</a></li><li class="navelem"><a class="el" href="dir_b260d334de36ebe1e56beae635244e5d.html">32b</a></li><li class="navelem"><a class="el" href="dir_a826c26a6e315a6a141b0a16b3ae6cee.html">f28x</a></li><li class="navelem"><a class="el" href="dir_9875c8e706b1a634f5e8b8772e37c05b.html">f2806x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Contains public interface to various functions related to the pulse width modulation (PWM) object.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;sw/modules/types/src/types.h&quot;</code><br />
<code>#include &quot;<a class="el" href="cpu_8h_source.html">sw/drivers/cpu/src/32b/f28x/f2806x/cpu.h</a>&quot;</code><br />
</div>
<p><a href="pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_w_m___obj__"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#struct___p_w_m___obj__">_PWM_Obj_</a></td></tr>
<tr class="memdesc:struct___p_w_m___obj__"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the pulse width modulation (PWM) object.  <a href="group___p_w_m.html#struct___p_w_m___obj__">More...</a><br /></td></tr>
<tr class="separator:struct___p_w_m___obj__"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga800a74e9183d325813aa66cc7e250220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga800a74e9183d325813aa66cc7e250220">PWM_ePWM1_BASE_ADDR</a>&#160;&#160;&#160;(0x00006800)</td></tr>
<tr class="memdesc:ga800a74e9183d325813aa66cc7e250220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 1 registers.  <a href="group___p_w_m.html#ga800a74e9183d325813aa66cc7e250220">More...</a><br /></td></tr>
<tr class="separator:ga800a74e9183d325813aa66cc7e250220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdcc9571c1acd66c2324025eb31bdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadbdcc9571c1acd66c2324025eb31bdc6">PWM_ePWM2_BASE_ADDR</a>&#160;&#160;&#160;(0x00006840)</td></tr>
<tr class="memdesc:gadbdcc9571c1acd66c2324025eb31bdc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 2 registers.  <a href="group___p_w_m.html#gadbdcc9571c1acd66c2324025eb31bdc6">More...</a><br /></td></tr>
<tr class="separator:gadbdcc9571c1acd66c2324025eb31bdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32579ac889fb05c91d72463045b9a485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga32579ac889fb05c91d72463045b9a485">PWM_ePWM3_BASE_ADDR</a>&#160;&#160;&#160;(0x00006880)</td></tr>
<tr class="memdesc:ga32579ac889fb05c91d72463045b9a485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 3 registers.  <a href="group___p_w_m.html#ga32579ac889fb05c91d72463045b9a485">More...</a><br /></td></tr>
<tr class="separator:ga32579ac889fb05c91d72463045b9a485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7ece4455b7f20dd5fe9c3514e01c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6c7ece4455b7f20dd5fe9c3514e01c10">PWM_ePWM4_BASE_ADDR</a>&#160;&#160;&#160;(0x000068C0)</td></tr>
<tr class="memdesc:ga6c7ece4455b7f20dd5fe9c3514e01c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 4 registers.  <a href="group___p_w_m.html#ga6c7ece4455b7f20dd5fe9c3514e01c10">More...</a><br /></td></tr>
<tr class="separator:ga6c7ece4455b7f20dd5fe9c3514e01c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ca1a6dc44a53e4c24b94f10b871eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf8ca1a6dc44a53e4c24b94f10b871eb6">PWM_ePWM5_BASE_ADDR</a>&#160;&#160;&#160;(0x00006900)</td></tr>
<tr class="memdesc:gaf8ca1a6dc44a53e4c24b94f10b871eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 5 registers.  <a href="group___p_w_m.html#gaf8ca1a6dc44a53e4c24b94f10b871eb6">More...</a><br /></td></tr>
<tr class="separator:gaf8ca1a6dc44a53e4c24b94f10b871eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d57b0cc96b100212a493cde991935d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga86d57b0cc96b100212a493cde991935d">PWM_ePWM6_BASE_ADDR</a>&#160;&#160;&#160;(0x00006940)</td></tr>
<tr class="memdesc:ga86d57b0cc96b100212a493cde991935d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 6 registers.  <a href="group___p_w_m.html#ga86d57b0cc96b100212a493cde991935d">More...</a><br /></td></tr>
<tr class="separator:ga86d57b0cc96b100212a493cde991935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f43e8ca8d32ba1c583fb76e60f94bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga34f43e8ca8d32ba1c583fb76e60f94bb">PWM_ePWM7_BASE_ADDR</a>&#160;&#160;&#160;(0x00006980)</td></tr>
<tr class="memdesc:ga34f43e8ca8d32ba1c583fb76e60f94bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 7 registers.  <a href="group___p_w_m.html#ga34f43e8ca8d32ba1c583fb76e60f94bb">More...</a><br /></td></tr>
<tr class="separator:ga34f43e8ca8d32ba1c583fb76e60f94bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e156dad7c6c0faa5de913ca91b915be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga2e156dad7c6c0faa5de913ca91b915be">PWM_ePWM8_BASE_ADDR</a>&#160;&#160;&#160;(0x000069C0)</td></tr>
<tr class="memdesc:ga2e156dad7c6c0faa5de913ca91b915be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the base address of the pulse width modulation (PWM) 8 registers.  <a href="group___p_w_m.html#ga2e156dad7c6c0faa5de913ca91b915be">More...</a><br /></td></tr>
<tr class="separator:ga2e156dad7c6c0faa5de913ca91b915be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1cf6feeb6ab16b931c8aea6a0be3ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7a1cf6feeb6ab16b931c8aea6a0be3ea">PWM_AQCTL_ZRO_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7a1cf6feeb6ab16b931c8aea6a0be3ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ZRO bits in the AQCTL register.  <a href="group___p_w_m.html#ga7a1cf6feeb6ab16b931c8aea6a0be3ea">More...</a><br /></td></tr>
<tr class="separator:ga7a1cf6feeb6ab16b931c8aea6a0be3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf675463ff453230ecc4a41d3fa47b6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf675463ff453230ecc4a41d3fa47b6f2">PWM_AQCTL_PRD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf675463ff453230ecc4a41d3fa47b6f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PRD bits in the AQCTL register.  <a href="group___p_w_m.html#gaf675463ff453230ecc4a41d3fa47b6f2">More...</a><br /></td></tr>
<tr class="separator:gaf675463ff453230ecc4a41d3fa47b6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71af04a9ec89b60b17705b2c4d811914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga71af04a9ec89b60b17705b2c4d811914">PWM_AQCTL_CAU_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga71af04a9ec89b60b17705b2c4d811914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CAU bits in the AQCTL register.  <a href="group___p_w_m.html#ga71af04a9ec89b60b17705b2c4d811914">More...</a><br /></td></tr>
<tr class="separator:ga71af04a9ec89b60b17705b2c4d811914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e114cbacc448c87260151a2dd53fe4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6e114cbacc448c87260151a2dd53fe4e">PWM_AQCTL_CAD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6e114cbacc448c87260151a2dd53fe4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CAD bits in the AQCTL register.  <a href="group___p_w_m.html#ga6e114cbacc448c87260151a2dd53fe4e">More...</a><br /></td></tr>
<tr class="separator:ga6e114cbacc448c87260151a2dd53fe4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00aab9b13a9fd1b431cbf13fca7307e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga00aab9b13a9fd1b431cbf13fca7307e9">PWM_AQCTL_CBU_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga00aab9b13a9fd1b431cbf13fca7307e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBU bits in the AQCTL register.  <a href="group___p_w_m.html#ga00aab9b13a9fd1b431cbf13fca7307e9">More...</a><br /></td></tr>
<tr class="separator:ga00aab9b13a9fd1b431cbf13fca7307e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20de2e0fa8acf059ed16a8b3f3c48080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga20de2e0fa8acf059ed16a8b3f3c48080">PWM_AQCTL_CBD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga20de2e0fa8acf059ed16a8b3f3c48080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBD bits in the AQCTL register.  <a href="group___p_w_m.html#ga20de2e0fa8acf059ed16a8b3f3c48080">More...</a><br /></td></tr>
<tr class="separator:ga20de2e0fa8acf059ed16a8b3f3c48080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb92ab2ec025171d99cdf1da41e204e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafb92ab2ec025171d99cdf1da41e204e5">PWM_AQCSFRC_CSFA_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafb92ab2ec025171d99cdf1da41e204e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSFA bits in the AQCSFRC register.  <a href="group___p_w_m.html#gafb92ab2ec025171d99cdf1da41e204e5">More...</a><br /></td></tr>
<tr class="separator:gafb92ab2ec025171d99cdf1da41e204e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2f073414c78923c187378a48412bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1f2f073414c78923c187378a48412bca">PWM_AQCSFRC_CSFB_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga1f2f073414c78923c187378a48412bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CSFB bits in the AQCSFRC register.  <a href="group___p_w_m.html#ga1f2f073414c78923c187378a48412bca">More...</a><br /></td></tr>
<tr class="separator:ga1f2f073414c78923c187378a48412bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8efd8db464689fbfcadfaa757d10f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae8efd8db464689fbfcadfaa757d10f8c">PWM_CMPCTL_LOADAMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae8efd8db464689fbfcadfaa757d10f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOADAMODE bits in the CMPCTL register.  <a href="group___p_w_m.html#gae8efd8db464689fbfcadfaa757d10f8c">More...</a><br /></td></tr>
<tr class="separator:gae8efd8db464689fbfcadfaa757d10f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f542a1797d26ac27a91b9a310c95385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga0f542a1797d26ac27a91b9a310c95385">PWM_CMPCTL_LOADBMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga0f542a1797d26ac27a91b9a310c95385"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the LOADBMODE bits in the CMPCTL register.  <a href="group___p_w_m.html#ga0f542a1797d26ac27a91b9a310c95385">More...</a><br /></td></tr>
<tr class="separator:ga0f542a1797d26ac27a91b9a310c95385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f1a5671260db9a376a3ea0f0aef4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga04f1a5671260db9a376a3ea0f0aef4c4">PWM_CMPCTL_SHDWAMODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga04f1a5671260db9a376a3ea0f0aef4c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SHDWAMODE bits in the CMPCTL register.  <a href="group___p_w_m.html#ga04f1a5671260db9a376a3ea0f0aef4c4">More...</a><br /></td></tr>
<tr class="separator:ga04f1a5671260db9a376a3ea0f0aef4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1bb9b8485fb6bb901bfaccec8e2033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabf1bb9b8485fb6bb901bfaccec8e2033">PWM_CMPCTL_SHDWBMODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gabf1bb9b8485fb6bb901bfaccec8e2033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SHDWBMODE bits in the CMPCTL register.  <a href="group___p_w_m.html#gabf1bb9b8485fb6bb901bfaccec8e2033">More...</a><br /></td></tr>
<tr class="separator:gabf1bb9b8485fb6bb901bfaccec8e2033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20d1dec13a386bd496fc561beaf1c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf20d1dec13a386bd496fc561beaf1c26">PWM_CMPCTL_SHDWAFULL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf20d1dec13a386bd496fc561beaf1c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SHDWAFULL bits in the CMPCTL register.  <a href="group___p_w_m.html#gaf20d1dec13a386bd496fc561beaf1c26">More...</a><br /></td></tr>
<tr class="separator:gaf20d1dec13a386bd496fc561beaf1c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb3a8d211a6b508d3c749c23d098e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1eb3a8d211a6b508d3c749c23d098e9d">PWM_CMPCTL_SHDWBFULL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga1eb3a8d211a6b508d3c749c23d098e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SHDWBFULL bits in the CMPCTL register.  <a href="group___p_w_m.html#ga1eb3a8d211a6b508d3c749c23d098e9d">More...</a><br /></td></tr>
<tr class="separator:ga1eb3a8d211a6b508d3c749c23d098e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece872a52fafbd38c8528bc14414643d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaece872a52fafbd38c8528bc14414643d">PWM_DBCTL_OUTMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaece872a52fafbd38c8528bc14414643d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OUTMODE bits in the DBCTL register.  <a href="group___p_w_m.html#gaece872a52fafbd38c8528bc14414643d">More...</a><br /></td></tr>
<tr class="separator:gaece872a52fafbd38c8528bc14414643d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60d3555d26b6f38525b475ea96b6d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae60d3555d26b6f38525b475ea96b6d17">PWM_DBCTL_POLSEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gae60d3555d26b6f38525b475ea96b6d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the POLSEL bits in the DBCTL register.  <a href="group___p_w_m.html#gae60d3555d26b6f38525b475ea96b6d17">More...</a><br /></td></tr>
<tr class="separator:gae60d3555d26b6f38525b475ea96b6d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c95a6d82efc6a4f840b735a4490a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga73c95a6d82efc6a4f840b735a4490a3f">PWM_DBCTL_INMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga73c95a6d82efc6a4f840b735a4490a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INMODE bits in the DBCTL register.  <a href="group___p_w_m.html#ga73c95a6d82efc6a4f840b735a4490a3f">More...</a><br /></td></tr>
<tr class="separator:ga73c95a6d82efc6a4f840b735a4490a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbf5695c3f6cb61c193542a891fd35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabfbf5695c3f6cb61c193542a891fd35a">PWM_DBCTL_HALFCYCLE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gabfbf5695c3f6cb61c193542a891fd35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the HALFCYCLE bits in the DBCTL register.  <a href="group___p_w_m.html#gabfbf5695c3f6cb61c193542a891fd35a">More...</a><br /></td></tr>
<tr class="separator:gabfbf5695c3f6cb61c193542a891fd35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09edca1c791138e3502e994d23cb3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae09edca1c791138e3502e994d23cb3d7">PWM_ETCLR_INT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae09edca1c791138e3502e994d23cb3d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the ETCR bits in the ETCLR register.  <a href="group___p_w_m.html#gae09edca1c791138e3502e994d23cb3d7">More...</a><br /></td></tr>
<tr class="separator:gae09edca1c791138e3502e994d23cb3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592e3c4dfdec051678956aa462099315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga592e3c4dfdec051678956aa462099315">PWM_ETCLR_SOCA_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga592e3c4dfdec051678956aa462099315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCA bits in the ETCLR register.  <a href="group___p_w_m.html#ga592e3c4dfdec051678956aa462099315">More...</a><br /></td></tr>
<tr class="separator:ga592e3c4dfdec051678956aa462099315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085bbfb3ced827a9c0e3a0a547e3ac7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga085bbfb3ced827a9c0e3a0a547e3ac7a">PWM_ETCLR_SOCB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga085bbfb3ced827a9c0e3a0a547e3ac7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCB bits in the ETCLR register.  <a href="group___p_w_m.html#ga085bbfb3ced827a9c0e3a0a547e3ac7a">More...</a><br /></td></tr>
<tr class="separator:ga085bbfb3ced827a9c0e3a0a547e3ac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c99443d3ac2880d4a90b21ef94adae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1c99443d3ac2880d4a90b21ef94adae8">PWM_ETPS_INTPRD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1c99443d3ac2880d4a90b21ef94adae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTPRD bits in the ETPS register.  <a href="group___p_w_m.html#ga1c99443d3ac2880d4a90b21ef94adae8">More...</a><br /></td></tr>
<tr class="separator:ga1c99443d3ac2880d4a90b21ef94adae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc582e2958e58d1a1d65997a6a5489cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabc582e2958e58d1a1d65997a6a5489cc">PWM_ETPS_INTCNT_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gabc582e2958e58d1a1d65997a6a5489cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTCNT bits in the ETPS register.  <a href="group___p_w_m.html#gabc582e2958e58d1a1d65997a6a5489cc">More...</a><br /></td></tr>
<tr class="separator:gabc582e2958e58d1a1d65997a6a5489cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8e96a392521d311f8b8a8d40535933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabb8e96a392521d311f8b8a8d40535933">PWM_ETPS_SOCAPRD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gabb8e96a392521d311f8b8a8d40535933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCAPRD bits in the ETPS register.  <a href="group___p_w_m.html#gabb8e96a392521d311f8b8a8d40535933">More...</a><br /></td></tr>
<tr class="separator:gabb8e96a392521d311f8b8a8d40535933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec195df0ae858e43e536e243b7c096ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaec195df0ae858e43e536e243b7c096ef">PWM_ETPS_SOCACNT_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaec195df0ae858e43e536e243b7c096ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCACNT bits in the ETPS register.  <a href="group___p_w_m.html#gaec195df0ae858e43e536e243b7c096ef">More...</a><br /></td></tr>
<tr class="separator:gaec195df0ae858e43e536e243b7c096ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace00884851010e1d222c14e7d04c4179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gace00884851010e1d222c14e7d04c4179">PWM_ETPS_SOCBPRD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gace00884851010e1d222c14e7d04c4179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCBPRD bits in the ETPS register.  <a href="group___p_w_m.html#gace00884851010e1d222c14e7d04c4179">More...</a><br /></td></tr>
<tr class="separator:gace00884851010e1d222c14e7d04c4179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e5e47be5b03f7f6b5c2ce769c78a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga19e5e47be5b03f7f6b5c2ce769c78a0f">PWM_ETPS_SOCBCNT_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga19e5e47be5b03f7f6b5c2ce769c78a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCBCNT bits in the ETPS register.  <a href="group___p_w_m.html#ga19e5e47be5b03f7f6b5c2ce769c78a0f">More...</a><br /></td></tr>
<tr class="separator:ga19e5e47be5b03f7f6b5c2ce769c78a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8028aafe0c3227d311ae330e9d6855dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8028aafe0c3227d311ae330e9d6855dc">PWM_ETSEL_INTSEL_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8028aafe0c3227d311ae330e9d6855dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTSEL bits in the ETSEL register.  <a href="group___p_w_m.html#ga8028aafe0c3227d311ae330e9d6855dc">More...</a><br /></td></tr>
<tr class="separator:ga8028aafe0c3227d311ae330e9d6855dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc4bdc4974046a03c0160b4f4e7dad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga3bc4bdc4974046a03c0160b4f4e7dad7">PWM_ETSEL_INTEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3bc4bdc4974046a03c0160b4f4e7dad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INTEN bits in the ETSEL register.  <a href="group___p_w_m.html#ga3bc4bdc4974046a03c0160b4f4e7dad7">More...</a><br /></td></tr>
<tr class="separator:ga3bc4bdc4974046a03c0160b4f4e7dad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505d3537a5a3477740ff0e8c902aab76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga505d3537a5a3477740ff0e8c902aab76">PWM_ETSEL_SOCASEL_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga505d3537a5a3477740ff0e8c902aab76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCASEL bits in the ETSEL register.  <a href="group___p_w_m.html#ga505d3537a5a3477740ff0e8c902aab76">More...</a><br /></td></tr>
<tr class="separator:ga505d3537a5a3477740ff0e8c902aab76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ce244f4dfeecbdd387a9fcb305deb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae7ce244f4dfeecbdd387a9fcb305deb7">PWM_ETSEL_SOCAEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gae7ce244f4dfeecbdd387a9fcb305deb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCAEN bits in the ETSEL register.  <a href="group___p_w_m.html#gae7ce244f4dfeecbdd387a9fcb305deb7">More...</a><br /></td></tr>
<tr class="separator:gae7ce244f4dfeecbdd387a9fcb305deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeccfd0ee3d09cc642d6d32806a9f7d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaeccfd0ee3d09cc642d6d32806a9f7d74">PWM_ETSEL_SOCBSEL_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaeccfd0ee3d09cc642d6d32806a9f7d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCBSEL bits in the ETSEL register.  <a href="group___p_w_m.html#gaeccfd0ee3d09cc642d6d32806a9f7d74">More...</a><br /></td></tr>
<tr class="separator:gaeccfd0ee3d09cc642d6d32806a9f7d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b135a259a3072ec4f4c3c8dc788e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga49b135a259a3072ec4f4c3c8dc788e73">PWM_ETSEL_SOCBEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga49b135a259a3072ec4f4c3c8dc788e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SOCBEN bits in the ETSEL register.  <a href="group___p_w_m.html#ga49b135a259a3072ec4f4c3c8dc788e73">More...</a><br /></td></tr>
<tr class="separator:ga49b135a259a3072ec4f4c3c8dc788e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91475deaf5803aeb3645a531d10e4cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga91475deaf5803aeb3645a531d10e4cfc">PWM_PCCTL_CHPEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga91475deaf5803aeb3645a531d10e4cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CHPEN bits in the PCCTL register.  <a href="group___p_w_m.html#ga91475deaf5803aeb3645a531d10e4cfc">More...</a><br /></td></tr>
<tr class="separator:ga91475deaf5803aeb3645a531d10e4cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66a4721663794264a3a37be3b6ba396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gad66a4721663794264a3a37be3b6ba396">PWM_PCCTL_OSHTWTH_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad66a4721663794264a3a37be3b6ba396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OSHTWTH bits in the PCCTL register.  <a href="group___p_w_m.html#gad66a4721663794264a3a37be3b6ba396">More...</a><br /></td></tr>
<tr class="separator:gad66a4721663794264a3a37be3b6ba396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7aab0178b0b37c355b571d9722fd0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab7aab0178b0b37c355b571d9722fd0bf">PWM_PCCTL_CHPFREQ_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab7aab0178b0b37c355b571d9722fd0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CHPFREQ bits in the PCCTL register.  <a href="group___p_w_m.html#gab7aab0178b0b37c355b571d9722fd0bf">More...</a><br /></td></tr>
<tr class="separator:gab7aab0178b0b37c355b571d9722fd0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29795f258310f4fcec3bba06c66c9747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga29795f258310f4fcec3bba06c66c9747">PWM_PCCTL_CHPDUTY_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga29795f258310f4fcec3bba06c66c9747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CHPDUTY bits in the PCCTL register.  <a href="group___p_w_m.html#ga29795f258310f4fcec3bba06c66c9747">More...</a><br /></td></tr>
<tr class="separator:ga29795f258310f4fcec3bba06c66c9747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa494a753a25c20e7b5bbeb4bf53c5bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa494a753a25c20e7b5bbeb4bf53c5bad">PWM_HRCNFG_EDGMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa494a753a25c20e7b5bbeb4bf53c5bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the EDGMODE bits in the HRCNFG register.  <a href="group___p_w_m.html#gaa494a753a25c20e7b5bbeb4bf53c5bad">More...</a><br /></td></tr>
<tr class="separator:gaa494a753a25c20e7b5bbeb4bf53c5bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9324c3cf56f133ea8a690d503e88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5a9324c3cf56f133ea8a690d503e88a3">PWM_HRCNFG_CTLMODE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5a9324c3cf56f133ea8a690d503e88a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CTLMODE bits in the HRCNFG register.  <a href="group___p_w_m.html#ga5a9324c3cf56f133ea8a690d503e88a3">More...</a><br /></td></tr>
<tr class="separator:ga5a9324c3cf56f133ea8a690d503e88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9d58e6ced29f6adf04755d6da7fdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5c9d58e6ced29f6adf04755d6da7fdd6">PWM_HRCNFG_HRLOAD_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga5c9d58e6ced29f6adf04755d6da7fdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the HRLOAD bits in the HRCNFG register.  <a href="group___p_w_m.html#ga5c9d58e6ced29f6adf04755d6da7fdd6">More...</a><br /></td></tr>
<tr class="separator:ga5c9d58e6ced29f6adf04755d6da7fdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28acf86bf5aa93af82307c6e0b09fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa28acf86bf5aa93af82307c6e0b09fc7">PWM_HRCNFG_SELOUTB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaa28acf86bf5aa93af82307c6e0b09fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SELOUTB bits in the HRCNFG register.  <a href="group___p_w_m.html#gaa28acf86bf5aa93af82307c6e0b09fc7">More...</a><br /></td></tr>
<tr class="separator:gaa28acf86bf5aa93af82307c6e0b09fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb9eae4ce780362aa8cd4328b1746ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8eb9eae4ce780362aa8cd4328b1746ec">PWM_HRCNFG_AUTOCONV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga8eb9eae4ce780362aa8cd4328b1746ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the AUTOCONV bits in the HRCNFG register.  <a href="group___p_w_m.html#ga8eb9eae4ce780362aa8cd4328b1746ec">More...</a><br /></td></tr>
<tr class="separator:ga8eb9eae4ce780362aa8cd4328b1746ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa069ef5d7a7e0af924f111254d560b8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa069ef5d7a7e0af924f111254d560b8e">PWM_HRCNFG_SWAPAB_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa069ef5d7a7e0af924f111254d560b8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SWAPAB bits in the HRCNFG register.  <a href="group___p_w_m.html#gaa069ef5d7a7e0af924f111254d560b8e">More...</a><br /></td></tr>
<tr class="separator:gaa069ef5d7a7e0af924f111254d560b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b54a22a3f6d0769f61a666fefeb8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf1b54a22a3f6d0769f61a666fefeb8ec">PWM_HRPCTL_HRPE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf1b54a22a3f6d0769f61a666fefeb8ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the HRPE bits in the HRPCTL register.  <a href="group___p_w_m.html#gaf1b54a22a3f6d0769f61a666fefeb8ec">More...</a><br /></td></tr>
<tr class="separator:gaf1b54a22a3f6d0769f61a666fefeb8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c420008805a635f2f9683e2d9726722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9c420008805a635f2f9683e2d9726722">PWM_HRPCTL_PWMSYNCSEL_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9c420008805a635f2f9683e2d9726722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PWMSYNCSEL bits in the HRPCTL register.  <a href="group___p_w_m.html#ga9c420008805a635f2f9683e2d9726722">More...</a><br /></td></tr>
<tr class="separator:ga9c420008805a635f2f9683e2d9726722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b8fa942ea7853252b4968b583ebd36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab0b8fa942ea7853252b4968b583ebd36">PWM_HRPCTL_TBPHSHRLOADE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab0b8fa942ea7853252b4968b583ebd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TBPHSHRLOADE bits in the HRPCTL register.  <a href="group___p_w_m.html#gab0b8fa942ea7853252b4968b583ebd36">More...</a><br /></td></tr>
<tr class="separator:gab0b8fa942ea7853252b4968b583ebd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85050d1b6abf34cb3687bd1e33a11731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga85050d1b6abf34cb3687bd1e33a11731">PWM_TBCTL_CTRMODE_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga85050d1b6abf34cb3687bd1e33a11731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CTRMODE bits in the TBCTL register.  <a href="group___p_w_m.html#ga85050d1b6abf34cb3687bd1e33a11731">More...</a><br /></td></tr>
<tr class="separator:ga85050d1b6abf34cb3687bd1e33a11731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4b73ca77bc91c7df3805b8da6d34df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaca4b73ca77bc91c7df3805b8da6d34df">PWM_TBCTL_PHSEN_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaca4b73ca77bc91c7df3805b8da6d34df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PHSEN bits in the TBCTL register.  <a href="group___p_w_m.html#gaca4b73ca77bc91c7df3805b8da6d34df">More...</a><br /></td></tr>
<tr class="separator:gaca4b73ca77bc91c7df3805b8da6d34df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3838297c5d572ecac9a58e9b6fc744f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga3838297c5d572ecac9a58e9b6fc744f4">PWM_TBCTL_PRDLD_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga3838297c5d572ecac9a58e9b6fc744f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PRDLD bits in the TBCTL register.  <a href="group___p_w_m.html#ga3838297c5d572ecac9a58e9b6fc744f4">More...</a><br /></td></tr>
<tr class="separator:ga3838297c5d572ecac9a58e9b6fc744f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1ccd1e2e7456c9ab4f9652cbbffb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafc1ccd1e2e7456c9ab4f9652cbbffb90">PWM_TBCTL_SYNCOSEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gafc1ccd1e2e7456c9ab4f9652cbbffb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SYNCOSEL bits in the TBCTL register.  <a href="group___p_w_m.html#gafc1ccd1e2e7456c9ab4f9652cbbffb90">More...</a><br /></td></tr>
<tr class="separator:gafc1ccd1e2e7456c9ab4f9652cbbffb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08c24d24a2f88b358ad2010d1c59bd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac08c24d24a2f88b358ad2010d1c59bd5">PWM_TBCTL_SWFSYNC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gac08c24d24a2f88b358ad2010d1c59bd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SWFSYNC bits in the TBCTL register.  <a href="group___p_w_m.html#gac08c24d24a2f88b358ad2010d1c59bd5">More...</a><br /></td></tr>
<tr class="separator:gac08c24d24a2f88b358ad2010d1c59bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71951c9846505e6a0a5af25c03bbe12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa71951c9846505e6a0a5af25c03bbe12">PWM_TBCTL_HSPCLKDIV_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaa71951c9846505e6a0a5af25c03bbe12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the HSPCLKDIV bits in the TBCTL register.  <a href="group___p_w_m.html#gaa71951c9846505e6a0a5af25c03bbe12">More...</a><br /></td></tr>
<tr class="separator:gaa71951c9846505e6a0a5af25c03bbe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbabf694838fd2e0549eaa540a37e5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadbabf694838fd2e0549eaa540a37e5e8">PWM_TBCTL_CLKDIV_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gadbabf694838fd2e0549eaa540a37e5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CLKDIV bits in the TBCTL register.  <a href="group___p_w_m.html#gadbabf694838fd2e0549eaa540a37e5e8">More...</a><br /></td></tr>
<tr class="separator:gadbabf694838fd2e0549eaa540a37e5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f873c694db787183b7917ff96a71a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8f873c694db787183b7917ff96a71a66">PWM_TBCTL_PHSDIR_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga8f873c694db787183b7917ff96a71a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PHSDIR bits in the TBCTL register.  <a href="group___p_w_m.html#ga8f873c694db787183b7917ff96a71a66">More...</a><br /></td></tr>
<tr class="separator:ga8f873c694db787183b7917ff96a71a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175842f261fdd9efc0e064954bb2d7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga175842f261fdd9efc0e064954bb2d7b4">PWM_TBCTL_FREESOFT_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga175842f261fdd9efc0e064954bb2d7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the FREESOFT bits in the TBCTL register.  <a href="group___p_w_m.html#ga175842f261fdd9efc0e064954bb2d7b4">More...</a><br /></td></tr>
<tr class="separator:ga175842f261fdd9efc0e064954bb2d7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786f5ef0ace671679b50edc7c2ac9963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga786f5ef0ace671679b50edc7c2ac9963">PWM_TZCLR_INT_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga786f5ef0ace671679b50edc7c2ac9963"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the INT bits in the TXCLR register.  <a href="group___p_w_m.html#ga786f5ef0ace671679b50edc7c2ac9963">More...</a><br /></td></tr>
<tr class="separator:ga786f5ef0ace671679b50edc7c2ac9963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbfc415c23abb8a3bdad404e32c3080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga3bbfc415c23abb8a3bdad404e32c3080">PWM_TZCLR_CBC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga3bbfc415c23abb8a3bdad404e32c3080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBC bits in the TXCLR register.  <a href="group___p_w_m.html#ga3bbfc415c23abb8a3bdad404e32c3080">More...</a><br /></td></tr>
<tr class="separator:ga3bbfc415c23abb8a3bdad404e32c3080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7998af3a36007b3b03427a1ba943851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab7998af3a36007b3b03427a1ba943851">PWM_TZCLR_OST_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab7998af3a36007b3b03427a1ba943851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OST bits in the TXCLR register.  <a href="group___p_w_m.html#gab7998af3a36007b3b03427a1ba943851">More...</a><br /></td></tr>
<tr class="separator:gab7998af3a36007b3b03427a1ba943851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57ad7ae6485f33081b2bb37b5733167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf57ad7ae6485f33081b2bb37b5733167">PWM_TZCLR_DCAEVT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf57ad7ae6485f33081b2bb37b5733167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT1 bits in the TXCLR register.  <a href="group___p_w_m.html#gaf57ad7ae6485f33081b2bb37b5733167">More...</a><br /></td></tr>
<tr class="separator:gaf57ad7ae6485f33081b2bb37b5733167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e3c07d419f2850418485409e5d0137"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf6e3c07d419f2850418485409e5d0137">PWM_TZCLR_DCAEVT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf6e3c07d419f2850418485409e5d0137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT2 bits in the TXCLR register.  <a href="group___p_w_m.html#gaf6e3c07d419f2850418485409e5d0137">More...</a><br /></td></tr>
<tr class="separator:gaf6e3c07d419f2850418485409e5d0137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e72f11d2b1b6bf38a9487ee171f2240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7e72f11d2b1b6bf38a9487ee171f2240">PWM_TZCLR_DCBEVT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga7e72f11d2b1b6bf38a9487ee171f2240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT1 bits in the TXCLR register.  <a href="group___p_w_m.html#ga7e72f11d2b1b6bf38a9487ee171f2240">More...</a><br /></td></tr>
<tr class="separator:ga7e72f11d2b1b6bf38a9487ee171f2240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0f889006f3d4df5d1821f44368a719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaad0f889006f3d4df5d1821f44368a719">PWM_TZCLR_DCBEVT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:gaad0f889006f3d4df5d1821f44368a719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT2 bits in the TXCLR register.  <a href="group___p_w_m.html#gaad0f889006f3d4df5d1821f44368a719">More...</a><br /></td></tr>
<tr class="separator:gaad0f889006f3d4df5d1821f44368a719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31371bb4c4359846d6b578041fb04281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga31371bb4c4359846d6b578041fb04281">PWM_TZCTL_TZA_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga31371bb4c4359846d6b578041fb04281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TZA bits in the TZCTL register.  <a href="group___p_w_m.html#ga31371bb4c4359846d6b578041fb04281">More...</a><br /></td></tr>
<tr class="separator:ga31371bb4c4359846d6b578041fb04281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6184524497bf09fd25056fec8d0c2c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa6184524497bf09fd25056fec8d0c2c4">PWM_TZCTL_TZB_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaa6184524497bf09fd25056fec8d0c2c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the TZB bits in the TZCTL register.  <a href="group___p_w_m.html#gaa6184524497bf09fd25056fec8d0c2c4">More...</a><br /></td></tr>
<tr class="separator:gaa6184524497bf09fd25056fec8d0c2c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203f85ea44d099fb5dd3eec591c2894c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga203f85ea44d099fb5dd3eec591c2894c">PWM_TZCTL_DCAEVT1_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga203f85ea44d099fb5dd3eec591c2894c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT1 bits in the TZCTL register.  <a href="group___p_w_m.html#ga203f85ea44d099fb5dd3eec591c2894c">More...</a><br /></td></tr>
<tr class="separator:ga203f85ea44d099fb5dd3eec591c2894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab194f73bddf8e6da30b88739f42153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5ab194f73bddf8e6da30b88739f42153">PWM_TZCTL_DCAEVT2_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga5ab194f73bddf8e6da30b88739f42153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT2 bits in the TZCTL register.  <a href="group___p_w_m.html#ga5ab194f73bddf8e6da30b88739f42153">More...</a><br /></td></tr>
<tr class="separator:ga5ab194f73bddf8e6da30b88739f42153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca13d8e33314acdbafd87a2e7ea95632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaca13d8e33314acdbafd87a2e7ea95632">PWM_TZCTL_DCBEVT1_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaca13d8e33314acdbafd87a2e7ea95632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT1 bits in the TZCTL register.  <a href="group___p_w_m.html#gaca13d8e33314acdbafd87a2e7ea95632">More...</a><br /></td></tr>
<tr class="separator:gaca13d8e33314acdbafd87a2e7ea95632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26baef8bde475924a07cd440773a868a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga26baef8bde475924a07cd440773a868a">PWM_TZCTL_DCBEVT2_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga26baef8bde475924a07cd440773a868a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT2 bits in the TZCTL register.  <a href="group___p_w_m.html#ga26baef8bde475924a07cd440773a868a">More...</a><br /></td></tr>
<tr class="separator:ga26baef8bde475924a07cd440773a868a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d513ecc5770492e85da209b4c3c78f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga4d513ecc5770492e85da209b4c3c78f0">PWM_TZFRC_CBC_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga4d513ecc5770492e85da209b4c3c78f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the CBC bits in the TZFRC register.  <a href="group___p_w_m.html#ga4d513ecc5770492e85da209b4c3c78f0">More...</a><br /></td></tr>
<tr class="separator:ga4d513ecc5770492e85da209b4c3c78f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb1c09cdf384828025e56b10a2479a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5bb1c09cdf384828025e56b10a2479a5">PWM_TZFRC_OST_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga5bb1c09cdf384828025e56b10a2479a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the OST bits in the TZFRC register.  <a href="group___p_w_m.html#ga5bb1c09cdf384828025e56b10a2479a5">More...</a><br /></td></tr>
<tr class="separator:ga5bb1c09cdf384828025e56b10a2479a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fb800ff57f7472de61f8690b7ea7ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf2fb800ff57f7472de61f8690b7ea7ec">PWM_TZFRC_DCAEVT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaf2fb800ff57f7472de61f8690b7ea7ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT1 bits in the TZFRC register.  <a href="group___p_w_m.html#gaf2fb800ff57f7472de61f8690b7ea7ec">More...</a><br /></td></tr>
<tr class="separator:gaf2fb800ff57f7472de61f8690b7ea7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715e6d888c424665c8d650e85a88e625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga715e6d888c424665c8d650e85a88e625">PWM_TZFRC_DCAEVT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga715e6d888c424665c8d650e85a88e625"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT2 bits in the TZFRC register.  <a href="group___p_w_m.html#ga715e6d888c424665c8d650e85a88e625">More...</a><br /></td></tr>
<tr class="separator:ga715e6d888c424665c8d650e85a88e625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec9719049e49bf96dc00865069e4e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1ec9719049e49bf96dc00865069e4e74">PWM_TZFRC_DCBEVT1_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga1ec9719049e49bf96dc00865069e4e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT1 bits in the TZFRC register.  <a href="group___p_w_m.html#ga1ec9719049e49bf96dc00865069e4e74">More...</a><br /></td></tr>
<tr class="separator:ga1ec9719049e49bf96dc00865069e4e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096112d203f7f3754fd3a229ab1534c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga096112d203f7f3754fd3a229ab1534c0">PWM_TZFRC_DCBEVT2_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga096112d203f7f3754fd3a229ab1534c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT2 bits in the TZFRC register.  <a href="group___p_w_m.html#ga096112d203f7f3754fd3a229ab1534c0">More...</a><br /></td></tr>
<tr class="separator:ga096112d203f7f3754fd3a229ab1534c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9d19593b93535fedea9be10dea6251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6f9d19593b93535fedea9be10dea6251">PWM_TZDCSEL_DCAEVT1_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6f9d19593b93535fedea9be10dea6251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT1 bits in the TZDCSEL register.  <a href="group___p_w_m.html#ga6f9d19593b93535fedea9be10dea6251">More...</a><br /></td></tr>
<tr class="separator:ga6f9d19593b93535fedea9be10dea6251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67479c663237959ae16b73fdfbfe1095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga67479c663237959ae16b73fdfbfe1095">PWM_TZDCSEL_DCAEVT2_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga67479c663237959ae16b73fdfbfe1095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAEVT2 bits in the TZDCSEL register.  <a href="group___p_w_m.html#ga67479c663237959ae16b73fdfbfe1095">More...</a><br /></td></tr>
<tr class="separator:ga67479c663237959ae16b73fdfbfe1095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127de36a1128439170fdb34cbddf5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga2127de36a1128439170fdb34cbddf5e8">PWM_TZDCSEL_DCBEVT1_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga2127de36a1128439170fdb34cbddf5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT1 bits in the TZDCSEL register.  <a href="group___p_w_m.html#ga2127de36a1128439170fdb34cbddf5e8">More...</a><br /></td></tr>
<tr class="separator:ga2127de36a1128439170fdb34cbddf5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c91a1636118c5bdba095e13a8b0bb52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8c91a1636118c5bdba095e13a8b0bb52">PWM_TZDCSEL_DCBEVT2_BITS</a>&#160;&#160;&#160;(7 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga8c91a1636118c5bdba095e13a8b0bb52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBEVT2 bits in the TZDCSEL register.  <a href="group___p_w_m.html#ga8c91a1636118c5bdba095e13a8b0bb52">More...</a><br /></td></tr>
<tr class="separator:ga8c91a1636118c5bdba095e13a8b0bb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab658fe1db9a7a4435abbc03cb4c61f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab658fe1db9a7a4435abbc03cb4c61f4b">PWM_DCTRIPSEL_DCAHCOMPSEL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab658fe1db9a7a4435abbc03cb4c61f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCAHCOMPSEL bits in the DCTRIPSEL register.  <a href="group___p_w_m.html#gab658fe1db9a7a4435abbc03cb4c61f4b">More...</a><br /></td></tr>
<tr class="separator:gab658fe1db9a7a4435abbc03cb4c61f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e71e9610dde7d0c52f0047c8d4a8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga20e71e9610dde7d0c52f0047c8d4a8f8">PWM_DCTRIPSEL_DCALCOMPSEL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga20e71e9610dde7d0c52f0047c8d4a8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCALCOMPSEL bits in the DCTRIPSEL register.  <a href="group___p_w_m.html#ga20e71e9610dde7d0c52f0047c8d4a8f8">More...</a><br /></td></tr>
<tr class="separator:ga20e71e9610dde7d0c52f0047c8d4a8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf216868501e011e400496526246714b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf216868501e011e400496526246714b7">PWM_DCTRIPSEL_DCBHCOMPSEL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf216868501e011e400496526246714b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBHCOMPSEL bits in the DCTRIPSEL register.  <a href="group___p_w_m.html#gaf216868501e011e400496526246714b7">More...</a><br /></td></tr>
<tr class="separator:gaf216868501e011e400496526246714b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec938950caaf7751d5cf4355e1667573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaec938950caaf7751d5cf4355e1667573">PWM_DCTRIPSEL_DCBLCOMPSEL_BITS</a>&#160;&#160;&#160;(15 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaec938950caaf7751d5cf4355e1667573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the DCBLCOMPSEL bits in the DCTRIPSEL register.  <a href="group___p_w_m.html#gaec938950caaf7751d5cf4355e1667573">More...</a><br /></td></tr>
<tr class="separator:gaec938950caaf7751d5cf4355e1667573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341bd5fc82dc339a1148675828f6b3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga341bd5fc82dc339a1148675828f6b3fb">PWM_DCFCTL_SRCSEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga341bd5fc82dc339a1148675828f6b3fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the SRCSEL bits in the DCFCTL register.  <a href="group___p_w_m.html#ga341bd5fc82dc339a1148675828f6b3fb">More...</a><br /></td></tr>
<tr class="separator:ga341bd5fc82dc339a1148675828f6b3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d9bf0c50debc35ed83b3ebc73d603c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gad5d9bf0c50debc35ed83b3ebc73d603c">PWM_DCFCTL_BLANKE_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gad5d9bf0c50debc35ed83b3ebc73d603c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the BLANKE bits in the DCFCTL register.  <a href="group___p_w_m.html#gad5d9bf0c50debc35ed83b3ebc73d603c">More...</a><br /></td></tr>
<tr class="separator:gad5d9bf0c50debc35ed83b3ebc73d603c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fbbbdeff5057e21772f31e78a58603e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga4fbbbdeff5057e21772f31e78a58603e">PWM_DCFCTL_BLANKINV_BITS</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga4fbbbdeff5057e21772f31e78a58603e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the BLANKINV bits in the DCFCTL register.  <a href="group___p_w_m.html#ga4fbbbdeff5057e21772f31e78a58603e">More...</a><br /></td></tr>
<tr class="separator:ga4fbbbdeff5057e21772f31e78a58603e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce1541e1a5aafcf59ae194bdb2cbf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadce1541e1a5aafcf59ae194bdb2cbf58">PWM_DCFCTL_PULSESEL_BITS</a>&#160;&#160;&#160;(3 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gadce1541e1a5aafcf59ae194bdb2cbf58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the location of the PULSESEL bits in the DCFCTL register.  <a href="group___p_w_m.html#gadce1541e1a5aafcf59ae194bdb2cbf58">More...</a><br /></td></tr>
<tr class="separator:gadce1541e1a5aafcf59ae194bdb2cbf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4dfef5e6abc576a79282c87de611bed1"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___p_w_m.html#struct___p_w_m___obj__">_PWM_Obj_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga4dfef5e6abc576a79282c87de611bed1">PWM_Obj</a></td></tr>
<tr class="memdesc:ga4dfef5e6abc576a79282c87de611bed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the pulse width modulation (PWM) object.  <a href="group___p_w_m.html#ga4dfef5e6abc576a79282c87de611bed1">More...</a><br /></td></tr>
<tr class="separator:ga4dfef5e6abc576a79282c87de611bed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64190d36ec53d64bc6228fef823d12f"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___p_w_m.html#struct___p_w_m___obj__">_PWM_Obj_</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a></td></tr>
<tr class="memdesc:gae64190d36ec53d64bc6228fef823d12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the pulse width modulation (PWM) handle.  <a href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">More...</a><br /></td></tr>
<tr class="separator:gae64190d36ec53d64bc6228fef823d12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga75259cac24e51d02a824c9d47b55475f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> { <a class="el" href="group___p_w_m.html#gga75259cac24e51d02a824c9d47b55475facb6973aad8c9523f27d3ccdcb49a3684">PWM_ActionQual_Disabled</a> =0, 
<a class="el" href="group___p_w_m.html#gga75259cac24e51d02a824c9d47b55475fae6ca6e0e7f6f51b9a78a6e1277ce6049">PWM_ActionQual_Clear</a>, 
<a class="el" href="group___p_w_m.html#gga75259cac24e51d02a824c9d47b55475fa664be6ad91516724e95d0782b99e5abe">PWM_ActionQual_Set</a>, 
<a class="el" href="group___p_w_m.html#gga75259cac24e51d02a824c9d47b55475fa4075a59e117e4a6a47cc6b19b1616b3d">PWM_ActionQual_Toggle</a>
 }</td></tr>
<tr class="memdesc:ga75259cac24e51d02a824c9d47b55475f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) action qualifiers.  <a href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">More...</a><br /></td></tr>
<tr class="separator:ga75259cac24e51d02a824c9d47b55475f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fab6f132bc2df12d87aa7bf875ca3ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga0fab6f132bc2df12d87aa7bf875ca3ca">PWM_ActionQualContSWForce_e</a> { <a class="el" href="group___p_w_m.html#gga0fab6f132bc2df12d87aa7bf875ca3caa2aa343512cf678a9083efd89043eddc5">PWM_ActionQualContSWForce_Disabled</a> =0, 
<a class="el" href="group___p_w_m.html#gga0fab6f132bc2df12d87aa7bf875ca3caabeeb7bee64fc08e90074329b132f0d22">PWM_ActionQualContSWForce_Clear</a>, 
<a class="el" href="group___p_w_m.html#gga0fab6f132bc2df12d87aa7bf875ca3caaf8feab3d76db5cdf6008cacaad9780e2">PWM_ActionQualContSWForce_Set</a>
 }</td></tr>
<tr class="memdesc:ga0fab6f132bc2df12d87aa7bf875ca3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) Action-qualifier Continuous Software Force.  <a href="group___p_w_m.html#ga0fab6f132bc2df12d87aa7bf875ca3ca">More...</a><br /></td></tr>
<tr class="separator:ga0fab6f132bc2df12d87aa7bf875ca3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5afe9892ef9b0704604353e3ca65fc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabb5afe9892ef9b0704604353e3ca65fc">PWM_ClkDiv_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fca1f3eaa6d381ec70da467ffcbf5e09a3d">PWM_ClkDiv_by_1</a> =(0 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fca09d10c0cccad1502d6eb22e1a390aa10">PWM_ClkDiv_by_2</a> =(1 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fca7ac3a960804945cd1d6461f5c0cb1e1f">PWM_ClkDiv_by_4</a> =(2 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fca118cb180e6497d89d006e1f2485bacbe">PWM_ClkDiv_by_8</a> =(3 &lt;&lt; 10), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fcac7b2a2ce423aa2cf13f57f706f39069a">PWM_ClkDiv_by_16</a> =(4 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fcaece3157c3745765984ca192ad8e02756">PWM_ClkDiv_by_32</a> =(5 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fcadb9b05460b100adc02a73462a99017de">PWM_ClkDiv_by_64</a> =(6 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggabb5afe9892ef9b0704604353e3ca65fcaa7eaf68ad8a2b8e202516f2ab58f2d0d">PWM_ClkDiv_by_128</a> =(7 &lt;&lt; 10)
<br />
 }</td></tr>
<tr class="memdesc:gabb5afe9892ef9b0704604353e3ca65fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) clock dividers.  <a href="group___p_w_m.html#gabb5afe9892ef9b0704604353e3ca65fc">More...</a><br /></td></tr>
<tr class="separator:gabb5afe9892ef9b0704604353e3ca65fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82cfbb2f72c5fb575dca43ed609a78d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae82cfbb2f72c5fb575dca43ed609a78d">PWM_ChoppingClkFreq_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78dae8e4212cae2ca80f0845fea87fcfdd5a">PWM_ChoppingClkFreq_SysClkOut_by_1</a> =(0 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78da657aad718469831630fc079cc987813d">PWM_ChoppingClkFreq_SysClkOut_by_2</a> =(1 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78dab7a7241cef14a689e566e60b91b9ca7c">PWM_ChoppingClkFreq_SysClkOut_by_3</a> =(2 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78dac1bc14a324cbeb73adfce1f2c5e033e8">PWM_ChoppingClkFreq_SysClkOut_by_4</a> =(3 &lt;&lt; 5), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78da2544889addbcd897e691b31cca2efe90">PWM_ChoppingClkFreq_SysClkOut_by_5</a> =(4 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78daf4294f6ab124cce99d6b32030bd50712">PWM_ChoppingClkFreq_SysClkOut_by_6</a> =(5 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78da06063120529351247b33f2c5968df348">PWM_ChoppingClkFreq_SysClkOut_by_7</a> =(6 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggae82cfbb2f72c5fb575dca43ed609a78daf973a0327754ff832995c29f7de808fd">PWM_ChoppingClkFreq_SysClkOut_by_8</a> =(7 &lt;&lt; 5)
<br />
 }</td></tr>
<tr class="memdesc:gae82cfbb2f72c5fb575dca43ed609a78d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) chopping clock frequencies.  <a href="group___p_w_m.html#gae82cfbb2f72c5fb575dca43ed609a78d">More...</a><br /></td></tr>
<tr class="separator:gae82cfbb2f72c5fb575dca43ed609a78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3dc4b56d63748b48d52202e6c7e2b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga4c3dc4b56d63748b48d52202e6c7e2b6">PWM_ChoppingDutyCycle_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6ab83f7e6c3ce75e36e8d9b498ccecb0a5">PWM_ChoppingDutyCycle_One_Eighth</a> =(0 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6a9ea967b9281b8442a0ecd1dc34b2d91b">PWM_ChoppingDutyCycle_Two_Eighths</a> =(1 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6a5e8cebf58798ede33dc38a99acf0bcaf">PWM_ChoppingDutyCycle_Three_Eighths</a> =(2 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6af3576e8fccede5a2b25a673962a3d8da">PWM_ChoppingDutyCycle_Four_Eighths</a> =(3 &lt;&lt; 8), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6a39513d44eb01e0bd7779ad3d024b7088">PWM_ChoppingDutyCycle_Five_Eighths</a> =(4 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6a889c3b618f79e623e692994f59602869">PWM_ChoppingDutyCycle_Six_Eighths</a> =(5 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#gga4c3dc4b56d63748b48d52202e6c7e2b6a178bc07d47c8703501837d954ecc0ce5">PWM_ChoppingDutyCycle_Seven_Eighths</a> =(6 &lt;&lt; 8)
<br />
 }</td></tr>
<tr class="memdesc:ga4c3dc4b56d63748b48d52202e6c7e2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) chopping clock duty cycles.  <a href="group___p_w_m.html#ga4c3dc4b56d63748b48d52202e6c7e2b6">More...</a><br /></td></tr>
<tr class="separator:ga4c3dc4b56d63748b48d52202e6c7e2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c0ecf4ba97795fadebb6d26ae8d4d1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga15c0ecf4ba97795fadebb6d26ae8d4d1">PWM_ChoppingPulseWidth_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a68aa481e35da91b237ac51155b06fc9c">PWM_ChoppingPulseWidth_One_Eighth_SysClkOut</a> =(0 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a6c6d444b6acf25998648ce1f4987330d">PWM_ChoppingPulseWidth_Two_Eighths_SysClkOut</a> =(1 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1ae85db25a8f7913667a1cdbccfb64502d">PWM_ChoppingPulseWidth_Three_Eighths_SysClkOut</a> =(2 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a3161145f7fe0371ad5563ff8234bf2a3">PWM_ChoppingPulseWidth_Four_Eighths_SysClkOut</a> =(3 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a4d537f6d773374a30a2ea8e1b3e66cbb">PWM_ChoppingPulseWidth_Five_Eighths_SysClkOut</a> =(4 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1affb2cf0923748692df7d5d76748d0c7f">PWM_ChoppingPulseWidth_Six_Eighths_SysClkOut</a> =(5 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1ab7884a18df71174f4de98a2c37708a4e">PWM_ChoppingPulseWidth_Seven_Eighths_SysClkOut</a> =(6 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a5bbc8f100892ed95ef1559f12ed44898">PWM_ChoppingPulseWidth_Eight_Eighths_SysClkOut</a> =(7 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1ab541e43ad3b6343d7aebca200334cb8d">PWM_ChoppingPulseWidth_Nine_Eighths_SysClkOut</a> =(8 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a6b9aa4e7b2a5decf7d0098eee1d89b58">PWM_ChoppingPulseWidth_Ten_Eighths_SysClkOut</a> =(9 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1af6a829bb22c81a13a2acc5037990f7d5">PWM_ChoppingPulseWidth_Eleven_Eighths_SysClkOut</a> =(10 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a4184d1c549098d5a7f8adaa2a913e9a4">PWM_ChoppingPulseWidth_Twelve_Eighths_SysClkOut</a> =(11 &lt;&lt; 1), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1aa507f7a3a6e456ea6b42fc54fec28519">PWM_ChoppingPulseWidth_Thirteen_Eighths_SysClkOut</a> =(12 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1ad59391c0b011beb7e9ce1f7d926b7400">PWM_ChoppingPulseWidth_Fourteen_Eighths_SysClkOut</a> =(13 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1abc74c9f9b5f69ddd01c7f397e6608984">PWM_ChoppingPulseWidth_Fifteen_Eighths_SysClkOut</a> =(14 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga15c0ecf4ba97795fadebb6d26ae8d4d1a53cec67cf962c971fff082c2fb732980">PWM_ChoppingPulseWidth_Sixteen_Eighths_SysClkOut</a> =(15 &lt;&lt; 1)
<br />
 }</td></tr>
<tr class="memdesc:ga15c0ecf4ba97795fadebb6d26ae8d4d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) chopping clock pulse widths.  <a href="group___p_w_m.html#ga15c0ecf4ba97795fadebb6d26ae8d4d1">More...</a><br /></td></tr>
<tr class="separator:ga15c0ecf4ba97795fadebb6d26ae8d4d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7eb418b2202a3abae8876b174bdf7f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa7eb418b2202a3abae8876b174bdf7f2">PWM_CounterMode_e</a> { <a class="el" href="group___p_w_m.html#ggaa7eb418b2202a3abae8876b174bdf7f2a814bf67b90001c980e8c5499e8bfc5ab">PWM_CounterMode_Up</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggaa7eb418b2202a3abae8876b174bdf7f2a11cd652a465dc109f005ae82ac70438f">PWM_Countermode_Down</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggaa7eb418b2202a3abae8876b174bdf7f2adca93983f47683124e38b7f210769f77">PWM_CounterMode_UpDown</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggaa7eb418b2202a3abae8876b174bdf7f2af8dd6f9e3891d39ac4596564040bce8d">PWM_CounterMode_Stop</a> =(3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:gaa7eb418b2202a3abae8876b174bdf7f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) counter modes.  <a href="group___p_w_m.html#gaa7eb418b2202a3abae8876b174bdf7f2">More...</a><br /></td></tr>
<tr class="separator:gaa7eb418b2202a3abae8876b174bdf7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df6daa83de3bc028ad3f5aaa673dbcf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga3df6daa83de3bc028ad3f5aaa673dbcf">PWM_DeadBandInputMode_e</a> { <a class="el" href="group___p_w_m.html#gga3df6daa83de3bc028ad3f5aaa673dbcfad7ecfdb9c30a50c950829918065bee38">PWM_DeadBandInputMode_EPWMxA_Rising_and_Falling</a> =(0 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#gga3df6daa83de3bc028ad3f5aaa673dbcfaa90fe7c257bdd53cec8133718c0f06b4">PWM_DeadBandInputMode_EPWMxA_Falling_EPWMxB_Rising</a> =(1 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#gga3df6daa83de3bc028ad3f5aaa673dbcfa007716a48b23b5a307c11fcca9d59e77">PWM_DeadBandInputMode_EPWMxA_Rising_EPWMxB_Falling</a> =(2 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#gga3df6daa83de3bc028ad3f5aaa673dbcfaa2bef48987816036046f8630e83a9cd2">PWM_DeadBandInputMode_EPWMxB_Rising_and_Falling</a> =(3 &lt;&lt; 4)
 }</td></tr>
<tr class="memdesc:ga3df6daa83de3bc028ad3f5aaa673dbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) deadband options.  <a href="group___p_w_m.html#ga3df6daa83de3bc028ad3f5aaa673dbcf">More...</a><br /></td></tr>
<tr class="separator:ga3df6daa83de3bc028ad3f5aaa673dbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb39b9821bff8eeb3595ba75b7e0ee4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1cb39b9821bff8eeb3595ba75b7e0ee4">PWM_DeadBandOutputMode_e</a> { <a class="el" href="group___p_w_m.html#gga1cb39b9821bff8eeb3595ba75b7e0ee4ab17936bc22dcdcb021e917a04d03b7fb">PWM_DeadBandOutputMode_Bypass</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1cb39b9821bff8eeb3595ba75b7e0ee4a5c54cc28707fbd4e83b6157f3448af01">PWM_DeadBandOutputMode_EPWMxA_Disable_EPWMxB_Falling</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1cb39b9821bff8eeb3595ba75b7e0ee4a71b3b76e35ce742d9fb89e0f705fad6d">PWM_DeadBandOutputMode_EPWMxA_Rising_EPWMxB_Disable</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1cb39b9821bff8eeb3595ba75b7e0ee4a03937ba9f5b3133d63e8b57de5cad1b2">PWM_DeadBandOutputMode_EPWMxA_Rising_EPWMxB_Falling</a> =(3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga1cb39b9821bff8eeb3595ba75b7e0ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) deadband output modes.  <a href="group___p_w_m.html#ga1cb39b9821bff8eeb3595ba75b7e0ee4">More...</a><br /></td></tr>
<tr class="separator:ga1cb39b9821bff8eeb3595ba75b7e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3144af7df6ba8cce9de3e17b5736f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaee3144af7df6ba8cce9de3e17b5736f9">PWM_DeadBandPolarity_e</a> { <a class="el" href="group___p_w_m.html#ggaee3144af7df6ba8cce9de3e17b5736f9a9bab59e1c30a9753bcfe1bf5fc81836d">PWM_DeadBandPolarity_EPWMxA_EPWMxB</a> =(0 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#ggaee3144af7df6ba8cce9de3e17b5736f9a3bc58dc8bb52b7ef0f9935cf6a5fc607">PWM_DeadBandPolarity_EPWMxA_Inverted</a> =(1 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#ggaee3144af7df6ba8cce9de3e17b5736f9ab808aa1ecbdd312e8cb3efb42ad7973a">PWM_DeadBandPolarity_EPWMxB_Inverted</a> =(2 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#ggaee3144af7df6ba8cce9de3e17b5736f9a3de0c7f8c5a7e33d58eaec2f58007b8f">PWM_DeadBandPolarity_EPWMxA_Inverted_EPWMxB_Inverted</a> =(3 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:gaee3144af7df6ba8cce9de3e17b5736f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) deadband polarity.  <a href="group___p_w_m.html#gaee3144af7df6ba8cce9de3e17b5736f9">More...</a><br /></td></tr>
<tr class="separator:gaee3144af7df6ba8cce9de3e17b5736f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55aa40bb03e33bc5042ae13b53eb8a0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf55aa40bb03e33bc5042ae13b53eb8a0">PWM_DigitalCompare_Input_e</a> { <a class="el" href="group___p_w_m.html#ggaf55aa40bb03e33bc5042ae13b53eb8a0ab29e3c934bc01d5cc3ba7b490e52ce80">PWM_DigitalCompare_A_High</a> = 0, 
<a class="el" href="group___p_w_m.html#ggaf55aa40bb03e33bc5042ae13b53eb8a0a820f0a31263e11523fdc3c5e57ec74b4">PWM_DigitalCompare_A_Low</a> = 4, 
<a class="el" href="group___p_w_m.html#ggaf55aa40bb03e33bc5042ae13b53eb8a0a14992bad409ad9cf455e6c70beb387aa">PWM_DigitalCompare_B_High</a> = 8, 
<a class="el" href="group___p_w_m.html#ggaf55aa40bb03e33bc5042ae13b53eb8a0aa933ca5f13991e5343abbd38706be90a">PWM_DigitalCompare_B_Low</a> = 12
 }</td></tr>
<tr class="memdesc:gaf55aa40bb03e33bc5042ae13b53eb8a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) digital compare inputs.  <a href="group___p_w_m.html#gaf55aa40bb03e33bc5042ae13b53eb8a0">More...</a><br /></td></tr>
<tr class="separator:gaf55aa40bb03e33bc5042ae13b53eb8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3042c2aa8eadcbaadce62ba0da55490"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac3042c2aa8eadcbaadce62ba0da55490">PWM_DigitalCompare_InputSel_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490ad1478289359bb676fea4df39af4b4062">PWM_DigitalCompare_InputSel_TZ1</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490ab41652d3fc6f2f5ec0b7ec1b47f8c5c3">PWM_DigitalCompare_InputSel_TZ2</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490a72f3d146170a1a03b6f1c184384db95d">PWM_DigitalCompare_InputSel_TZ3</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490af8d9e58de5d5af5bb967071b5862c3a4">PWM_DigitalCompare_InputSel_COMP1OUT</a> =(8 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490ab42bacddb2821e62425f3b17b67a1bf5">PWM_DigitalCompare_InputSel_COMP2OUT</a> =(9 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggac3042c2aa8eadcbaadce62ba0da55490a98181984765e876ee5b5033c341ce088">PWM_DigitalCompare_InputSel_COMP3OUT</a> =(10 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:gac3042c2aa8eadcbaadce62ba0da55490"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) digital compare input choices.  <a href="group___p_w_m.html#gac3042c2aa8eadcbaadce62ba0da55490">More...</a><br /></td></tr>
<tr class="separator:gac3042c2aa8eadcbaadce62ba0da55490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef90e69a169c81150e217dfdd3da0ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadef90e69a169c81150e217dfdd3da0ff">PWM_DigitalCompare_FilterSrc_e</a> { <a class="el" href="group___p_w_m.html#ggadef90e69a169c81150e217dfdd3da0ffa616224dba36a6b16ba02ee36e82b3dee">PWM_DigitalCompare_FilterSrc_DCAEVT1</a> =0, 
<a class="el" href="group___p_w_m.html#ggadef90e69a169c81150e217dfdd3da0ffa3d8776438f56b0e9b978637842b518b3">PWM_DigitalCompare_FilterSrc_DCAEVT2</a>, 
<a class="el" href="group___p_w_m.html#ggadef90e69a169c81150e217dfdd3da0ffa4b0ad7578a7fe639385cba4a1456be05">PWM_DigitalCompare_FilterSrc_DCBEVT1</a>, 
<a class="el" href="group___p_w_m.html#ggadef90e69a169c81150e217dfdd3da0ffa459b070c3dea79d3138ac3ce2252e7ea">PWM_DigitalCompare_FilterSrc_DCBEVT2</a>
 }</td></tr>
<tr class="memdesc:gadef90e69a169c81150e217dfdd3da0ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) digital compare filter sources.  <a href="group___p_w_m.html#gadef90e69a169c81150e217dfdd3da0ff">More...</a><br /></td></tr>
<tr class="separator:gadef90e69a169c81150e217dfdd3da0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7582ed3bbce23ef3c33d7ef5507918"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1c7582ed3bbce23ef3c33d7ef5507918">PWM_DigitalCompare_PulseSel_e</a> { <a class="el" href="group___p_w_m.html#gga1c7582ed3bbce23ef3c33d7ef5507918a229be8ff8ca27f859a8d117876f6cee7">PWM_DigitalCompare_PulseSel_CTRPRD</a> =0, 
<a class="el" href="group___p_w_m.html#gga1c7582ed3bbce23ef3c33d7ef5507918a3c755f3907130960d900d01bdae43073">PWM_DigitalCompare_PulseSel_CTR0</a>
 }</td></tr>
<tr class="memdesc:ga1c7582ed3bbce23ef3c33d7ef5507918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) digital compare blanking pulse select.  <a href="group___p_w_m.html#ga1c7582ed3bbce23ef3c33d7ef5507918">More...</a><br /></td></tr>
<tr class="separator:ga1c7582ed3bbce23ef3c33d7ef5507918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01185d0e856226b5e2aac133c58074ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga01185d0e856226b5e2aac133c58074ad">PWM_HspClkDiv_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada412c132ad3d08a85dd27a23c77cfea93">PWM_HspClkDiv_by_1</a> =(0 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074adacb8a3159e12cd0d4ddf8d24be9d365d3">PWM_HspClkDiv_by_2</a> =(1 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada629a8b8be22ff1585f2de4d6f9907266">PWM_HspClkDiv_by_4</a> =(2 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada96188b296b74810c7681fed1b9596e52">PWM_HspClkDiv_by_6</a> =(3 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada04db6360c1b91950c2d1b8a91c564dca">PWM_HspClkDiv_by_8</a> =(4 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074adab48f67e47f7500fb45a3eab26306301e">PWM_HspClkDiv_by_10</a> =(5 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada9455074180aede059bea555080921b4d">PWM_HspClkDiv_by_12</a> =(6 &lt;&lt; 7), 
<a class="el" href="group___p_w_m.html#gga01185d0e856226b5e2aac133c58074ada9dc4113e16f90cd892b54f667b75ad5a">PWM_HspClkDiv_by_14</a> =(7 &lt;&lt; 7)
<br />
 }</td></tr>
<tr class="memdesc:ga01185d0e856226b5e2aac133c58074ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) high speed clock divide options.  <a href="group___p_w_m.html#ga01185d0e856226b5e2aac133c58074ad">More...</a><br /></td></tr>
<tr class="separator:ga01185d0e856226b5e2aac133c58074ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66f764bc6033aefa1a70fa17136ef71"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf66f764bc6033aefa1a70fa17136ef71">PWM_HrControlMode_e</a> { <a class="el" href="group___p_w_m.html#ggaf66f764bc6033aefa1a70fa17136ef71a9c61a33704fd72f59998d4f296f1bf9f">PWM_HrControlMode_Duty</a> = (0 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#ggaf66f764bc6033aefa1a70fa17136ef71ad6c006f285145ca98781b4cc325c1956">PWM_HrControlMode_Phase</a> = (1 &lt;&lt; 2)
 }</td></tr>
<tr class="memdesc:gaf66f764bc6033aefa1a70fa17136ef71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) high resolution control mode options.  <a href="group___p_w_m.html#gaf66f764bc6033aefa1a70fa17136ef71">More...</a><br /></td></tr>
<tr class="separator:gaf66f764bc6033aefa1a70fa17136ef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45707af6209573427155791de0c30271"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga45707af6209573427155791de0c30271">PWM_HrEdgeMode_e</a> { <a class="el" href="group___p_w_m.html#gga45707af6209573427155791de0c30271a73123db0ebb1de4d82cf7e16eb726c11">PWM_HrEdgeMode_Disabled</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga45707af6209573427155791de0c30271a455d1da4f4e3151cc448cd262f52e1a1">PWM_HrEdgeMode_Rising</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga45707af6209573427155791de0c30271a3f9f52d2c49025357e6a73de4586ceae">PWM_HrEdgeMode_Falling</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga45707af6209573427155791de0c30271aa985093f2b860420ac9f7d7845c7a46f">PWM_HrEdgeMode_Both</a> = (3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga45707af6209573427155791de0c30271"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) high resolution edge mode options.  <a href="group___p_w_m.html#ga45707af6209573427155791de0c30271">More...</a><br /></td></tr>
<tr class="separator:ga45707af6209573427155791de0c30271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e952754fa6f6f1cc1b8995f6466fd51"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5e952754fa6f6f1cc1b8995f6466fd51">PWM_HrShadowMode_e</a> { <a class="el" href="group___p_w_m.html#gga5e952754fa6f6f1cc1b8995f6466fd51a727403bd35279bf33feaa65f8c2c49e7">PWM_HrShadowMode_CTR_EQ_0</a> = (0 &lt;&lt; 3), 
<a class="el" href="group___p_w_m.html#gga5e952754fa6f6f1cc1b8995f6466fd51a456df66734971a458d8993579f1ff42a">PWM_HrShadowMode_CTR_EQ_PRD</a> = (1 &lt;&lt; 3), 
<a class="el" href="group___p_w_m.html#gga5e952754fa6f6f1cc1b8995f6466fd51aa41a1bd8d0f5f262d69472f7614f7e85">PWM_HrShadowMode_CTR_EQ_0_OR_PRD</a> = (2 &lt;&lt; 3)
 }</td></tr>
<tr class="memdesc:ga5e952754fa6f6f1cc1b8995f6466fd51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) high resolution shadow load mode options.  <a href="group___p_w_m.html#ga5e952754fa6f6f1cc1b8995f6466fd51">More...</a><br /></td></tr>
<tr class="separator:ga5e952754fa6f6f1cc1b8995f6466fd51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd2db92db3b5aa9a01f61ad385ad107"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1bd2db92db3b5aa9a01f61ad385ad107">PWM_IntMode_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107a40acf4005c27fb3ccef1c22686120599">PWM_IntMode_CounterEqualZero</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107a64ba00b3ecbd558eef7187dae5eae2ab">PWM_IntMode_CounterEqualPeriod</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107a7cee7d87f2cd1deb13a6f712414d6219">PWM_IntMode_CounterEqualZeroOrPeriod</a> =(3 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107a1c2cde8ec42dacae011bad2b4539dbc6">PWM_IntMode_CounterEqualCmpAIncr</a> =(4 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107aae1cf091764f7f14ed1e4c5c3320d966">PWM_IntMode_CounterEqualCmpADecr</a> =(5 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107a0c8a5146914d8418ea86bd84bb44f732">PWM_IntMode_CounterEqualCmpBIncr</a> =(6 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1bd2db92db3b5aa9a01f61ad385ad107ad260cc81fc08ea010f1fad9ca824f566">PWM_IntMode_CounterEqualCmpBDecr</a> =(7 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga1bd2db92db3b5aa9a01f61ad385ad107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) interrupt generation modes.  <a href="group___p_w_m.html#ga1bd2db92db3b5aa9a01f61ad385ad107">More...</a><br /></td></tr>
<tr class="separator:ga1bd2db92db3b5aa9a01f61ad385ad107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1071990d3f78643a46949252481b3332"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1071990d3f78643a46949252481b3332">PWM_IntPeriod_e</a> { <a class="el" href="group___p_w_m.html#gga1071990d3f78643a46949252481b3332af575dd5ecd86646ee11cc95ef89db189">PWM_IntPeriod_Disable</a> =(0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1071990d3f78643a46949252481b3332a252b4d24ea6fa1560ef821c21431267d">PWM_IntPeriod_FirstEvent</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1071990d3f78643a46949252481b3332aee5eb54149b9b4f2b73b39ea68b0eff3">PWM_IntPeriod_SecondEvent</a> =(2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga1071990d3f78643a46949252481b3332a47e6ec8466992049934948bae5377a29">PWM_IntPeriod_ThirdEvent</a> =(3 &lt;&lt; 0)
 }</td></tr>
<tr class="memdesc:ga1071990d3f78643a46949252481b3332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) interrupt period options.  <a href="group___p_w_m.html#ga1071990d3f78643a46949252481b3332">More...</a><br /></td></tr>
<tr class="separator:ga1071990d3f78643a46949252481b3332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7423c672796321af51cc6f7a3c16214d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7423c672796321af51cc6f7a3c16214d">PWM_LoadMode_e</a> { <a class="el" href="group___p_w_m.html#gga7423c672796321af51cc6f7a3c16214da96210c3c04a644447efef7383b0af4d1">PWM_LoadMode_Zero</a> =0, 
<a class="el" href="group___p_w_m.html#gga7423c672796321af51cc6f7a3c16214daae670a7efea508927d01103b5d04cc52">PWM_LoadMode_Period</a>, 
<a class="el" href="group___p_w_m.html#gga7423c672796321af51cc6f7a3c16214da71abf076418857fc0f547bb2b1d0a5e8">PWM_LoadMode_Either</a>, 
<a class="el" href="group___p_w_m.html#gga7423c672796321af51cc6f7a3c16214da277d4c0e311266e839a4708bf4c19a54">PWM_LoadMode_Freeze</a>
 }</td></tr>
<tr class="memdesc:ga7423c672796321af51cc6f7a3c16214d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) load modes.  <a href="group___p_w_m.html#ga7423c672796321af51cc6f7a3c16214d">More...</a><br /></td></tr>
<tr class="separator:ga7423c672796321af51cc6f7a3c16214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e89b41746f12f847863a008d1fe6a6b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5e89b41746f12f847863a008d1fe6a6b">PWM_Number_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6bae875be6c055b6233953215e8abc666cc">PWM_Number_1</a> =0, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba8d524f251556bea73e2ba559c16ad095">PWM_Number_2</a>, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba5e1e729a00efbf9be5cc4bb1143c187d">PWM_Number_3</a>, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba01ed2e4c423a92636e359e4658fc6ebc">PWM_Number_4</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6bae1e350e74c55533b23134c7412a66a64">PWM_Number_5</a>, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba5b12d0b706c67ba82d93458fe050923d">PWM_Number_6</a>, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba2d64a93f4b95319e7ff1d5b19faf21f1">PWM_Number_7</a>, 
<a class="el" href="group___p_w_m.html#gga5e89b41746f12f847863a008d1fe6a6ba946e93028832c190800b98ae41a1edf3">PWM_Number_8</a>
<br />
 }</td></tr>
<tr class="memdesc:ga5e89b41746f12f847863a008d1fe6a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) numbers.  <a href="group___p_w_m.html#ga5e89b41746f12f847863a008d1fe6a6b">More...</a><br /></td></tr>
<tr class="separator:ga5e89b41746f12f847863a008d1fe6a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb986a5c6c688ce165b69114b754bde2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacb986a5c6c688ce165b69114b754bde2">PWM_PeriodLoad_e</a> { <a class="el" href="group___p_w_m.html#ggacb986a5c6c688ce165b69114b754bde2ac3d7d2bbbff3239576cf139e3fb23a2a">PWM_PeriodLoad_Shadow</a> =(0 &lt;&lt; 3), 
<a class="el" href="group___p_w_m.html#ggacb986a5c6c688ce165b69114b754bde2ab195c4b114b88643478980a07cb1976c">PWM_PeriodLoad_Immediate</a> =(1 &lt;&lt; 3)
 }</td></tr>
<tr class="memdesc:gacb986a5c6c688ce165b69114b754bde2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) period load options.  <a href="group___p_w_m.html#gacb986a5c6c688ce165b69114b754bde2">More...</a><br /></td></tr>
<tr class="separator:gacb986a5c6c688ce165b69114b754bde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8448e85a0d41987dc6c24dfa84cf7959"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8448e85a0d41987dc6c24dfa84cf7959">PWM_PhaseDir_e</a> { <a class="el" href="group___p_w_m.html#gga8448e85a0d41987dc6c24dfa84cf7959ada3980b3683866beedb3761165ef2cc6">PWM_PhaseDir_CountDown</a> =(0 &lt;&lt; 13), 
<a class="el" href="group___p_w_m.html#gga8448e85a0d41987dc6c24dfa84cf7959aca6513989970a464721de7da09034791">PWM_PhaseDir_CountUp</a> =(1 &lt;&lt; 13)
 }</td></tr>
<tr class="memdesc:ga8448e85a0d41987dc6c24dfa84cf7959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) phase direction modes.  <a href="group___p_w_m.html#ga8448e85a0d41987dc6c24dfa84cf7959">More...</a><br /></td></tr>
<tr class="separator:ga8448e85a0d41987dc6c24dfa84cf7959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1e122eb5ae6baf9a2b78077a4c28f2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1a1e122eb5ae6baf9a2b78077a4c28f2">PWM_RunMode_e</a> { <a class="el" href="group___p_w_m.html#gga1a1e122eb5ae6baf9a2b78077a4c28f2a659d0dadc0a31abac614c97aa2329585">PWM_RunMode_SoftStopAfterIncr</a> =(0 &lt;&lt; 14), 
<a class="el" href="group___p_w_m.html#gga1a1e122eb5ae6baf9a2b78077a4c28f2a9b276bf26bdab6a0b239cdcc4678ee05">PWM_RunMode_SoftStopAfterDecr</a> =(0 &lt;&lt; 14), 
<a class="el" href="group___p_w_m.html#gga1a1e122eb5ae6baf9a2b78077a4c28f2a4c933f3df584d8da16e0abced1f6f649">PWM_RunMode_SoftStopAfterCycle</a> =(1 &lt;&lt; 14), 
<a class="el" href="group___p_w_m.html#gga1a1e122eb5ae6baf9a2b78077a4c28f2a8134a05e0c52c78ce1429bac93d93e8a">PWM_RunMode_FreeRun</a> =(2 &lt;&lt; 14)
 }</td></tr>
<tr class="memdesc:ga1a1e122eb5ae6baf9a2b78077a4c28f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) run modes.  <a href="group___p_w_m.html#ga1a1e122eb5ae6baf9a2b78077a4c28f2">More...</a><br /></td></tr>
<tr class="separator:ga1a1e122eb5ae6baf9a2b78077a4c28f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b9658cd0332b71c10ddbcc42798515"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga70b9658cd0332b71c10ddbcc42798515">PWM_ShadowMode_e</a> { <a class="el" href="group___p_w_m.html#gga70b9658cd0332b71c10ddbcc42798515a9a228efd7302d478e135a6001e4ae7b8">PWM_ShadowMode_Shadow</a> =0, 
<a class="el" href="group___p_w_m.html#gga70b9658cd0332b71c10ddbcc42798515afd2f88d69940f4755728b4c43016fd42">PWM_ShadowMode_Immediate</a>
 }</td></tr>
<tr class="memdesc:ga70b9658cd0332b71c10ddbcc42798515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) shadow modes.  <a href="group___p_w_m.html#ga70b9658cd0332b71c10ddbcc42798515">More...</a><br /></td></tr>
<tr class="separator:ga70b9658cd0332b71c10ddbcc42798515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa887a5e131eaa62e39209886006fcc15"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa887a5e131eaa62e39209886006fcc15">PWM_ShadowStatus_e</a> { <a class="el" href="group___p_w_m.html#ggaa887a5e131eaa62e39209886006fcc15a90aacfb79c778b54b2bde04b8e2a678d">PWM_ShadowStatus_NotFull</a> =0, 
<a class="el" href="group___p_w_m.html#ggaa887a5e131eaa62e39209886006fcc15ab42b34de1197cdf0eaef819d550b2c55">PWM_ShadowStatus_Full</a>
 }</td></tr>
<tr class="memdesc:gaa887a5e131eaa62e39209886006fcc15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) shadow status options.  <a href="group___p_w_m.html#gaa887a5e131eaa62e39209886006fcc15">More...</a><br /></td></tr>
<tr class="separator:gaa887a5e131eaa62e39209886006fcc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5932ef981547e78b88faf930e71acd89"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5932ef981547e78b88faf930e71acd89">PWM_SocPeriod_e</a> { <a class="el" href="group___p_w_m.html#gga5932ef981547e78b88faf930e71acd89a583c4502cb6b30a49322c2f2d0b3640c">PWM_SocPeriod_Disable</a> =0, 
<a class="el" href="group___p_w_m.html#gga5932ef981547e78b88faf930e71acd89a9c9f16464171dee57409a36d436f142a">PWM_SocPeriod_FirstEvent</a>, 
<a class="el" href="group___p_w_m.html#gga5932ef981547e78b88faf930e71acd89a9bb241d8e1cf3b31856698a5e25133dc">PWM_SocPeriod_SecondEvent</a>, 
<a class="el" href="group___p_w_m.html#gga5932ef981547e78b88faf930e71acd89a9db8878cd778a9b566a74f70017b6ae9">PWM_SocPeriod_ThirdEvent</a>
 }</td></tr>
<tr class="memdesc:ga5932ef981547e78b88faf930e71acd89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) start of conversion (SOC) period options.  <a href="group___p_w_m.html#ga5932ef981547e78b88faf930e71acd89">More...</a><br /></td></tr>
<tr class="separator:ga5932ef981547e78b88faf930e71acd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248be8719d0a511455872dc936be846f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga248be8719d0a511455872dc936be846f">PWM_SocPulseSrc_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fabc2f77954dd131738a5ba636972eb4aa">PWM_SocPulseSrc_DcEvt</a> =0, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa03fc96ee973bbd8bdadaeed4c8ea379b">PWM_SocPulseSrc_CounterEqualZero</a>, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa94514e0033906f271369094f920ad699">PWM_SocPulseSrc_CounterEqualPeriod</a>, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fafc61070e7b9a297e86aad63605a7c3bf">PWM_SocPulseSrc_CounterEqualZeroOrPeriod</a>, 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa7dab7af630ad2767ad4ec64a85d24e2d">PWM_SocPulseSrc_CounterEqualCmpAIncr</a>, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa401448cff87a4610526480f7fead5c0f">PWM_SocPulseSrc_CounterEqualCmpADecr</a>, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa8760ca82130e9d79f2ddced191c82ee6">PWM_SocPulseSrc_CounterEqualCmpBIncr</a>, 
<a class="el" href="group___p_w_m.html#gga248be8719d0a511455872dc936be846fa0a6749d2b077781e0bbffc106ff4ebfe">PWM_SocPulseSrc_CounterEqualCmpBDecr</a>
<br />
 }</td></tr>
<tr class="memdesc:ga248be8719d0a511455872dc936be846f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) start of conversion (SOC) sources.  <a href="group___p_w_m.html#ga248be8719d0a511455872dc936be846f">More...</a><br /></td></tr>
<tr class="separator:ga248be8719d0a511455872dc936be846f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae025d2f32ce0b358b31cfbd406427804"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae025d2f32ce0b358b31cfbd406427804">PWM_SyncMode_e</a> { <a class="el" href="group___p_w_m.html#ggae025d2f32ce0b358b31cfbd406427804aaf137a640e643392946f281f369a5bdf">PWM_SyncMode_EPWMxSYNC</a> =(0 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#ggae025d2f32ce0b358b31cfbd406427804a1be6a63acd05ee15683ae10ed6c5ea9a">PWM_SyncMode_CounterEqualZero</a> =(1 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#ggae025d2f32ce0b358b31cfbd406427804a16be91244e213e50fbacda4a75aae01d">PWM_SyncMode_CounterEqualCounterCompareZero</a> =(2 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#ggae025d2f32ce0b358b31cfbd406427804ad6aec62b419506a5c6c3316391686f1d">PWM_SyncMode_Disable</a> =(3 &lt;&lt; 4)
 }</td></tr>
<tr class="memdesc:gae025d2f32ce0b358b31cfbd406427804"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) sync modes.  <a href="group___p_w_m.html#gae025d2f32ce0b358b31cfbd406427804">More...</a><br /></td></tr>
<tr class="separator:gae025d2f32ce0b358b31cfbd406427804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5919c7545d5f413508277087a5db3bd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf5919c7545d5f413508277087a5db3bd">PWM_TripZoneSrc_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda3206d31e9efcddd292a029153aae1a01">PWM_TripZoneSrc_CycleByCycle_TZ1_NOT</a> =(1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdaae3312b629e43bc3ad5a38a993841fe8">PWM_TripZoneSrc_CycleByCycle_TZ2_NOT</a> =(1 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda50d572692c0627478fd7fbbc3db6679c">PWM_TripZoneSrc_CycleByCycle_TZ3_NOT</a> =(1 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdac41c47c50077f9688840e9ee2e840db2">PWM_TripZoneSrc_CycleByCycle_TZ4_NOT</a> =(1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdaa913ed9c454f488d248e22ab8dcba01c">PWM_TripZoneSrc_CycleByCycle_TZ5_NOT</a> =(1 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdaf8fe657ffd8c8574d2e581b28386a80c">PWM_TripZoneSrc_CycleByCycle_TZ6_NOT</a> =(1 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda7078c0b207eba21fa4c4dd30adfafc04">PWM_TripZoneSrc_CycleByCycle_CmpA</a> =(1 &lt;&lt; 6), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdaa6b0df51a2ec9c47167e7d45d6250185">PWM_TripZoneSrc_CycleByCycle_CmpB</a> =(1 &lt;&lt; 7), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda769f2f31ef1f615ea33a1bf7afe14106">PWM_TripZoneSrc_OneShot_TZ1_NOT</a> =(1 &lt;&lt; 8), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdabf30f44bee334f2f2484582ad0d742a9">PWM_TripZoneSrc_OneShot_TZ2_NOT</a> =(1 &lt;&lt; 9), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdadfeb93a2df0f29513885314a26ec2d6d">PWM_TripZoneSrc_OneShot_TZ3_NOT</a> =(1 &lt;&lt; 10), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdad5ae76f22d9d6ae43113845cd98bb391">PWM_TripZoneSrc_OneShot_TZ4_NOT</a> =(1 &lt;&lt; 11), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda43399cda49b1c6b53369b152c71c9ab6">PWM_TripZoneSrc_OneShot_TZ5_NOT</a> =(1 &lt;&lt; 12), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdac96c62da1a4e2910f5504de7aef348d6">PWM_TripZoneSrc_OneShot_TZ6_NOT</a> =(1 &lt;&lt; 13), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bdaf5b1a87604dbe6bd95464dad794c380b">PWM_TripZoneSrc_OneShot_CmpA</a> =(1 &lt;&lt; 14), 
<a class="el" href="group___p_w_m.html#ggaf5919c7545d5f413508277087a5db3bda3be798be05f6aa7571941723f0a48328">PWM_TripZoneSrc_OneShot_CmpB</a> =(1 &lt;&lt; 15)
<br />
 }</td></tr>
<tr class="memdesc:gaf5919c7545d5f413508277087a5db3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) trip zone sources.  <a href="group___p_w_m.html#gaf5919c7545d5f413508277087a5db3bd">More...</a><br /></td></tr>
<tr class="separator:gaf5919c7545d5f413508277087a5db3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdb5dfa072d9d13cb4e07affd7a13d9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> { <a class="el" href="group___p_w_m.html#gga2cdb5dfa072d9d13cb4e07affd7a13d9a40eddef0b2ef31dbe97bae13280b5573">PWM_TripZoneState_HighImp</a> =0, 
<a class="el" href="group___p_w_m.html#gga2cdb5dfa072d9d13cb4e07affd7a13d9aa281226e6650a8aa1d1f329552af75c9">PWM_TripZoneState_EPWM_High</a>, 
<a class="el" href="group___p_w_m.html#gga2cdb5dfa072d9d13cb4e07affd7a13d9abe42376292e2080d3591021953c3168f">PWM_TripZoneState_EPWM_Low</a>, 
<a class="el" href="group___p_w_m.html#gga2cdb5dfa072d9d13cb4e07affd7a13d9a673bc07a96778cb40e46ea347deb2726">PWM_TripZoneState_DoNothing</a>
 }</td></tr>
<tr class="memdesc:ga2cdb5dfa072d9d13cb4e07affd7a13d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) trip zone states.  <a href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">More...</a><br /></td></tr>
<tr class="separator:ga2cdb5dfa072d9d13cb4e07affd7a13d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8df618d0e7c4cfc73f6c867b4c5fd8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga4b8df618d0e7c4cfc73f6c867b4c5fd8">PWM_TripZoneFlag_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8ad6b8aca211476fe880d4113d17e9b91e">PWM_TripZoneFlag_Global</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8a5dcf7ceec429d7edae51a9903b4531f9">PWM_TripZoneFlag_CBC</a> = (1 &lt;&lt; 1), 
<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8a8b628b3757ff243741a9bad525e5265e">PWM_TripZoneFlag_OST</a> = (1 &lt;&lt; 2), 
<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8ae32e34824f031bffc91779c900873e63">PWM_TripZoneFlag_DCAEVT1</a> = (1 &lt;&lt; 3), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8a4de543e7876c7daeca4613088501324d">PWM_TripZoneFlag_DCAEVT2</a> = (1 &lt;&lt; 4), 
<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8ae9270227b0dbdc7c829cca5f9d4447fe">PWM_TripZoneFlag_DCBEVT1</a> = (1 &lt;&lt; 5), 
<a class="el" href="group___p_w_m.html#gga4b8df618d0e7c4cfc73f6c867b4c5fd8a914480bfe39c9397bee78f8dfb12c77b">PWM_TripZoneFlag_DCBEVT2</a> = (1 &lt;&lt; 6)
<br />
 }</td></tr>
<tr class="memdesc:ga4b8df618d0e7c4cfc73f6c867b4c5fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) trip zone states.  <a href="group___p_w_m.html#ga4b8df618d0e7c4cfc73f6c867b4c5fd8">More...</a><br /></td></tr>
<tr class="separator:ga4b8df618d0e7c4cfc73f6c867b4c5fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71973e733e3c3b1abbbabfe60679eed3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">PWM_TripZoneDCEventSel_e</a> { <br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3a09535ff6fffca99afd57e289011a5884">PWM_TripZoneDCEventSel_Disabled</a> = (0 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3abddfd9ae7ac3bac49fcd92828d4ccf09">PWM_TripZoneDCEventSel_DCxHL_DCxLX</a> = (1 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3a10b16758e1adc60001ef5bda5c74b7c2">PWM_TripZoneDCEventSel_DCxHH_DCxLX</a> = (2 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3a918aa0fa5f4a5438193f773ce13476ff">PWM_TripZoneDCEventSel_DCxHx_DCxLL</a> = (3 &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3a47f056878810cf227d07f0eacaefd429">PWM_TripZoneDCEventSel_DCxHx_DCxLH</a> = (4 &lt;&lt; 0), 
<a class="el" href="group___p_w_m.html#gga71973e733e3c3b1abbbabfe60679eed3a0ee1d7cd3dbf034ef5b2158d5b4a48f9">PWM_TripZoneDCEventSel_DCxHL_DCxLH</a> = (5 &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="memdesc:ga71973e733e3c3b1abbbabfe60679eed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration to define the pulse width modulation (PWM) trip zone event selections.  <a href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">More...</a><br /></td></tr>
<tr class="separator:ga71973e733e3c3b1abbbabfe60679eed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafa2fff4500492c4da7551b1f0db486df"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafa2fff4500492c4da7551b1f0db486df">PWM_clearIntFlag</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gafa2fff4500492c4da7551b1f0db486df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the pulse width modulation (PWM) interrupt flag.  <a href="group___p_w_m.html#gafa2fff4500492c4da7551b1f0db486df">More...</a><br /></td></tr>
<tr class="separator:gafa2fff4500492c4da7551b1f0db486df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbdbda7bf1acb1c0ec3d28f94f5d8dd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafcbdbda7bf1acb1c0ec3d28f94f5d8dd">PWM_clearOneShotTrip</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gafcbdbda7bf1acb1c0ec3d28f94f5d8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the pulse width modulation (PWM) one shot trip.  <a href="group___p_w_m.html#gafcbdbda7bf1acb1c0ec3d28f94f5d8dd">More...</a><br /></td></tr>
<tr class="separator:gafcbdbda7bf1acb1c0ec3d28f94f5d8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55807a4cf2680ddf75674aa05cfe203c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga55807a4cf2680ddf75674aa05cfe203c">PWM_clearSocAFlag</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga55807a4cf2680ddf75674aa05cfe203c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the pulse width modulation (PWM) start of conversion (SOC) A flag.  <a href="group___p_w_m.html#ga55807a4cf2680ddf75674aa05cfe203c">More...</a><br /></td></tr>
<tr class="separator:ga55807a4cf2680ddf75674aa05cfe203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5796019c5a566216af68d78be17807e7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5796019c5a566216af68d78be17807e7">PWM_clearSocBFlag</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga5796019c5a566216af68d78be17807e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the pulse width modulation (PWM) start of conversion (SOC) B flag.  <a href="group___p_w_m.html#ga5796019c5a566216af68d78be17807e7">More...</a><br /></td></tr>
<tr class="separator:ga5796019c5a566216af68d78be17807e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa03466dfae3a2651019ce67efd0a5a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafa03466dfae3a2651019ce67efd0a5a3">PWM_clearTripZone</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga4b8df618d0e7c4cfc73f6c867b4c5fd8">PWM_TripZoneFlag_e</a> tripZoneFlag)</td></tr>
<tr class="memdesc:gafa03466dfae3a2651019ce67efd0a5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the trip zone (TZ) flag specified.  <a href="group___p_w_m.html#gafa03466dfae3a2651019ce67efd0a5a3">More...</a><br /></td></tr>
<tr class="separator:gafa03466dfae3a2651019ce67efd0a5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db8c7e4408472be4fe1ec79d2e57e33"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga2db8c7e4408472be4fe1ec79d2e57e33">PWM_decrementDeadBandFallingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga2db8c7e4408472be4fe1ec79d2e57e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the dead band falling edge delay.  <a href="group___p_w_m.html#ga2db8c7e4408472be4fe1ec79d2e57e33">More...</a><br /></td></tr>
<tr class="separator:ga2db8c7e4408472be4fe1ec79d2e57e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga442dbe347db2fcd74ef3a774e934c3f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga442dbe347db2fcd74ef3a774e934c3f9">PWM_decrementDeadBandRisingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga442dbe347db2fcd74ef3a774e934c3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the dead band rising edge delay.  <a href="group___p_w_m.html#ga442dbe347db2fcd74ef3a774e934c3f9">More...</a><br /></td></tr>
<tr class="separator:ga442dbe347db2fcd74ef3a774e934c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb76af4feadc9953bd0b9805365c66b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacdb76af4feadc9953bd0b9805365c66b">PWM_disableAutoConvert</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gacdb76af4feadc9953bd0b9805365c66b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables auto conversion of delay line value.  <a href="group___p_w_m.html#gacdb76af4feadc9953bd0b9805365c66b">More...</a><br /></td></tr>
<tr class="separator:gacdb76af4feadc9953bd0b9805365c66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a7edd9ff7e19fface7732177d635218"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9a7edd9ff7e19fface7732177d635218">PWM_disableChopping</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga9a7edd9ff7e19fface7732177d635218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) chopping.  <a href="group___p_w_m.html#ga9a7edd9ff7e19fface7732177d635218">More...</a><br /></td></tr>
<tr class="separator:ga9a7edd9ff7e19fface7732177d635218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60364cfba82302500938fe27aa920c0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga60364cfba82302500938fe27aa920c0f">PWM_disableCounterLoad</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga60364cfba82302500938fe27aa920c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) counter loading from the phase register.  <a href="group___p_w_m.html#ga60364cfba82302500938fe27aa920c0f">More...</a><br /></td></tr>
<tr class="separator:ga60364cfba82302500938fe27aa920c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59c8ded4ce5aeaee407cc937edee944"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae59c8ded4ce5aeaee407cc937edee944">PWM_disableDeadBand</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gae59c8ded4ce5aeaee407cc937edee944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) deadband.  <a href="group___p_w_m.html#gae59c8ded4ce5aeaee407cc937edee944">More...</a><br /></td></tr>
<tr class="separator:gae59c8ded4ce5aeaee407cc937edee944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b2e7893d4ee11c0b0eaa0f508c0fdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga94b2e7893d4ee11c0b0eaa0f508c0fdc">PWM_disableDeadBandHalfCycle</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga94b2e7893d4ee11c0b0eaa0f508c0fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) deadband half cycle clocking.  <a href="group___p_w_m.html#ga94b2e7893d4ee11c0b0eaa0f508c0fdc">More...</a><br /></td></tr>
<tr class="separator:ga94b2e7893d4ee11c0b0eaa0f508c0fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a4f02a8e97ae16b3dd9329b789708c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga15a4f02a8e97ae16b3dd9329b789708c">PWM_disableDigitalCompareBlankingWindow</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga15a4f02a8e97ae16b3dd9329b789708c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) digital compare blanking window.  <a href="group___p_w_m.html#ga15a4f02a8e97ae16b3dd9329b789708c">More...</a><br /></td></tr>
<tr class="separator:ga15a4f02a8e97ae16b3dd9329b789708c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a063d71d6e2aa0a28679546b1d890a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga07a063d71d6e2aa0a28679546b1d890a">PWM_disableDigitalCompareBlankingWindowInversion</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga07a063d71d6e2aa0a28679546b1d890a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) digital compare blanking window inversion.  <a href="group___p_w_m.html#ga07a063d71d6e2aa0a28679546b1d890a">More...</a><br /></td></tr>
<tr class="separator:ga07a063d71d6e2aa0a28679546b1d890a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34f0a1b48dd9e003be73b9391dbc32a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa34f0a1b48dd9e003be73b9391dbc32a">PWM_disableHrPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaa34f0a1b48dd9e003be73b9391dbc32a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables high resolution period control.  <a href="group___p_w_m.html#gaa34f0a1b48dd9e003be73b9391dbc32a">More...</a><br /></td></tr>
<tr class="separator:gaa34f0a1b48dd9e003be73b9391dbc32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5684e0a829899ab6acdc1a8254389988"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5684e0a829899ab6acdc1a8254389988">PWM_disableHrPhaseSync</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga5684e0a829899ab6acdc1a8254389988"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables high resolution phase synchronization.  <a href="group___p_w_m.html#ga5684e0a829899ab6acdc1a8254389988">More...</a><br /></td></tr>
<tr class="separator:ga5684e0a829899ab6acdc1a8254389988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037f7262e169458f2ce9a1bd529de128"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga037f7262e169458f2ce9a1bd529de128">PWM_disableInt</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga037f7262e169458f2ce9a1bd529de128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) interrupt.  <a href="group___p_w_m.html#ga037f7262e169458f2ce9a1bd529de128">More...</a><br /></td></tr>
<tr class="separator:ga037f7262e169458f2ce9a1bd529de128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2963517276a0b8fa7b90134100ca4d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac2963517276a0b8fa7b90134100ca4d5">PWM_disableSocAPulse</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gac2963517276a0b8fa7b90134100ca4d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) start of conversion (SOC) B pulse generation.  <a href="group___p_w_m.html#gac2963517276a0b8fa7b90134100ca4d5">More...</a><br /></td></tr>
<tr class="separator:gac2963517276a0b8fa7b90134100ca4d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4067fc9930214ba2a8a90fe67a8d5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7b4067fc9930214ba2a8a90fe67a8d5e">PWM_disableSocBPulse</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga7b4067fc9930214ba2a8a90fe67a8d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) start of conversion (SOC) B pulse generation.  <a href="group___p_w_m.html#ga7b4067fc9930214ba2a8a90fe67a8d5e">More...</a><br /></td></tr>
<tr class="separator:ga7b4067fc9930214ba2a8a90fe67a8d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6aede11028f46adc4807535ff79e26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaae6aede11028f46adc4807535ff79e26">PWM_disableTripZones</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaae6aede11028f46adc4807535ff79e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) trip zones.  <a href="group___p_w_m.html#gaae6aede11028f46adc4807535ff79e26">More...</a><br /></td></tr>
<tr class="separator:gaae6aede11028f46adc4807535ff79e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ba98e1d5b5b95e49ce0c164e70a0d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga48ba98e1d5b5b95e49ce0c164e70a0d8">PWM_disableTripZoneInt</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga4b8df618d0e7c4cfc73f6c867b4c5fd8">PWM_TripZoneFlag_e</a> interruptSource)</td></tr>
<tr class="memdesc:ga48ba98e1d5b5b95e49ce0c164e70a0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the pulse width modulation (PWM) trip zones interrupts.  <a href="group___p_w_m.html#ga48ba98e1d5b5b95e49ce0c164e70a0d8">More...</a><br /></td></tr>
<tr class="separator:ga48ba98e1d5b5b95e49ce0c164e70a0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac2de6878f748f24cf5b5c9cfd489e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8ac2de6878f748f24cf5b5c9cfd489e8">PWM_disableTripZoneSrc</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaf5919c7545d5f413508277087a5db3bd">PWM_TripZoneSrc_e</a> src)</td></tr>
<tr class="memdesc:ga8ac2de6878f748f24cf5b5c9cfd489e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the pulse width modulation (PWM) trip zone source.  <a href="group___p_w_m.html#ga8ac2de6878f748f24cf5b5c9cfd489e8">More...</a><br /></td></tr>
<tr class="separator:ga8ac2de6878f748f24cf5b5c9cfd489e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c5f8398c780ffba298101d250abec24"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1c5f8398c780ffba298101d250abec24">PWM_enableAutoConvert</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga1c5f8398c780ffba298101d250abec24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables auto conversion of delay line value.  <a href="group___p_w_m.html#ga1c5f8398c780ffba298101d250abec24">More...</a><br /></td></tr>
<tr class="separator:ga1c5f8398c780ffba298101d250abec24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441a6db062ceb3e712ee3c030c972a1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga441a6db062ceb3e712ee3c030c972a1a">PWM_enableChopping</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga441a6db062ceb3e712ee3c030c972a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) chopping.  <a href="group___p_w_m.html#ga441a6db062ceb3e712ee3c030c972a1a">More...</a><br /></td></tr>
<tr class="separator:ga441a6db062ceb3e712ee3c030c972a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b59bc1a30aa6f4efef82a575e3ea11"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga54b59bc1a30aa6f4efef82a575e3ea11">PWM_enableCounterLoad</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga54b59bc1a30aa6f4efef82a575e3ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) counter loading from the phase register.  <a href="group___p_w_m.html#ga54b59bc1a30aa6f4efef82a575e3ea11">More...</a><br /></td></tr>
<tr class="separator:ga54b59bc1a30aa6f4efef82a575e3ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97246d0085473104614bdb0496fba0ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga97246d0085473104614bdb0496fba0ca">PWM_enableDeadBandHalfCycle</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga97246d0085473104614bdb0496fba0ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) deadband half cycle clocking.  <a href="group___p_w_m.html#ga97246d0085473104614bdb0496fba0ca">More...</a><br /></td></tr>
<tr class="separator:ga97246d0085473104614bdb0496fba0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303ce6cc8776cfc50b53db0d96527533"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga303ce6cc8776cfc50b53db0d96527533">PWM_enableDigitalCompareBlankingWindow</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga303ce6cc8776cfc50b53db0d96527533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) digital compare blanking window.  <a href="group___p_w_m.html#ga303ce6cc8776cfc50b53db0d96527533">More...</a><br /></td></tr>
<tr class="separator:ga303ce6cc8776cfc50b53db0d96527533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d59eedd4e460eb4cd578b1bdf221c4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa8d59eedd4e460eb4cd578b1bdf221c4">PWM_enableDigitalCompareBlankingWindowInversion</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaa8d59eedd4e460eb4cd578b1bdf221c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) digital compare blanking window inversion.  <a href="group___p_w_m.html#gaa8d59eedd4e460eb4cd578b1bdf221c4">More...</a><br /></td></tr>
<tr class="separator:gaa8d59eedd4e460eb4cd578b1bdf221c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2661645dfaa22f064b17e382603a6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gace2661645dfaa22f064b17e382603a6c">PWM_enableHrPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gace2661645dfaa22f064b17e382603a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables high resolution period control.  <a href="group___p_w_m.html#gace2661645dfaa22f064b17e382603a6c">More...</a><br /></td></tr>
<tr class="separator:gace2661645dfaa22f064b17e382603a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca780680ec6e099d6efb909222776c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9ca780680ec6e099d6efb909222776c8">PWM_enableHrPhaseSync</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga9ca780680ec6e099d6efb909222776c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables high resolution phase synchronization.  <a href="group___p_w_m.html#ga9ca780680ec6e099d6efb909222776c8">More...</a><br /></td></tr>
<tr class="separator:ga9ca780680ec6e099d6efb909222776c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5a9d8f2dbed023b1f32ec6cf0622bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaff5a9d8f2dbed023b1f32ec6cf0622bc">PWM_enableInt</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaff5a9d8f2dbed023b1f32ec6cf0622bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) interrupt.  <a href="group___p_w_m.html#gaff5a9d8f2dbed023b1f32ec6cf0622bc">More...</a><br /></td></tr>
<tr class="separator:gaff5a9d8f2dbed023b1f32ec6cf0622bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d0bc8af4d25238356ec307b6d2b28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga641d0bc8af4d25238356ec307b6d2b28">PWM_enableSocAPulse</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga641d0bc8af4d25238356ec307b6d2b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) start of conversion (SOC) A pulse generation.  <a href="group___p_w_m.html#ga641d0bc8af4d25238356ec307b6d2b28">More...</a><br /></td></tr>
<tr class="separator:ga641d0bc8af4d25238356ec307b6d2b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde4241c9b80bffe6aed3dc9f5be2d1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadde4241c9b80bffe6aed3dc9f5be2d1e">PWM_enableSocBPulse</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gadde4241c9b80bffe6aed3dc9f5be2d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) start of conversion (SOC) B pulse generation.  <a href="group___p_w_m.html#gadde4241c9b80bffe6aed3dc9f5be2d1e">More...</a><br /></td></tr>
<tr class="separator:gadde4241c9b80bffe6aed3dc9f5be2d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132a0ee87990a47155ea6e226554d107"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga132a0ee87990a47155ea6e226554d107">PWM_enableTripZoneInt</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga4b8df618d0e7c4cfc73f6c867b4c5fd8">PWM_TripZoneFlag_e</a> interruptSource)</td></tr>
<tr class="memdesc:ga132a0ee87990a47155ea6e226554d107"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the pulse width modulation (PWM) trip zones interrupts.  <a href="group___p_w_m.html#ga132a0ee87990a47155ea6e226554d107">More...</a><br /></td></tr>
<tr class="separator:ga132a0ee87990a47155ea6e226554d107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1148acc1185f14d173da455fc8b6aa14"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1148acc1185f14d173da455fc8b6aa14">PWM_enableTripZoneSrc</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaf5919c7545d5f413508277087a5db3bd">PWM_TripZoneSrc_e</a> src)</td></tr>
<tr class="memdesc:ga1148acc1185f14d173da455fc8b6aa14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the pulse width modulation (PWM) trip zone source.  <a href="group___p_w_m.html#ga1148acc1185f14d173da455fc8b6aa14">More...</a><br /></td></tr>
<tr class="separator:ga1148acc1185f14d173da455fc8b6aa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496ff329b0259144423ac2e7e537da98"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga496ff329b0259144423ac2e7e537da98">PWM_get_CmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga496ff329b0259144423ac2e7e537da98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the value of the Counter Compare A hardware.  <a href="group___p_w_m.html#ga496ff329b0259144423ac2e7e537da98">More...</a><br /></td></tr>
<tr class="separator:ga496ff329b0259144423ac2e7e537da98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c62d646662893a31dcce78cbaa810d1"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1c62d646662893a31dcce78cbaa810d1">PWM_get_CmpAM</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga1c62d646662893a31dcce78cbaa810d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the value of the Counter Compare A Mirror Register.  <a href="group___p_w_m.html#ga1c62d646662893a31dcce78cbaa810d1">More...</a><br /></td></tr>
<tr class="separator:ga1c62d646662893a31dcce78cbaa810d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3de486d048b9d82fe98d3c47b5200c"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadf3de486d048b9d82fe98d3c47b5200c">PWM_get_CmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gadf3de486d048b9d82fe98d3c47b5200c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the value of the Counter Compare B hardware.  <a href="group___p_w_m.html#gadf3de486d048b9d82fe98d3c47b5200c">More...</a><br /></td></tr>
<tr class="separator:gadf3de486d048b9d82fe98d3c47b5200c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a4fabb8083fadeb26b5ff2fcd76dd8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga07a4fabb8083fadeb26b5ff2fcd76dd8">PWM_forceSync</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga07a4fabb8083fadeb26b5ff2fcd76dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Synchronization.  <a href="group___p_w_m.html#ga07a4fabb8083fadeb26b5ff2fcd76dd8">More...</a><br /></td></tr>
<tr class="separator:ga07a4fabb8083fadeb26b5ff2fcd76dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7db1b374c153e7528174920d93e741"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6a7db1b374c153e7528174920d93e741">PWM_getDeadBandFallingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga6a7db1b374c153e7528174920d93e741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) deadband falling edge delay.  <a href="group___p_w_m.html#ga6a7db1b374c153e7528174920d93e741">More...</a><br /></td></tr>
<tr class="separator:ga6a7db1b374c153e7528174920d93e741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5818669064e74c1ebc1a7b7879aedc50"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5818669064e74c1ebc1a7b7879aedc50">PWM_getDeadBandRisingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga5818669064e74c1ebc1a7b7879aedc50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) deadband rising edge delay.  <a href="group___p_w_m.html#ga5818669064e74c1ebc1a7b7879aedc50">More...</a><br /></td></tr>
<tr class="separator:ga5818669064e74c1ebc1a7b7879aedc50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e86534c26f6986bca2c7c1fc9d27c6"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga85e86534c26f6986bca2c7c1fc9d27c6">PWM_getIntCount</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga85e86534c26f6986bca2c7c1fc9d27c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) interrupt event count.  <a href="group___p_w_m.html#ga85e86534c26f6986bca2c7c1fc9d27c6">More...</a><br /></td></tr>
<tr class="separator:ga85e86534c26f6986bca2c7c1fc9d27c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d13588a8d8516f589b8f6dc0d84ae85"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9d13588a8d8516f589b8f6dc0d84ae85">PWM_getPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga9d13588a8d8516f589b8f6dc0d84ae85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) period value.  <a href="group___p_w_m.html#ga9d13588a8d8516f589b8f6dc0d84ae85">More...</a><br /></td></tr>
<tr class="separator:ga9d13588a8d8516f589b8f6dc0d84ae85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa1f1e104644dbd026d13077cb72504"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadaa1f1e104644dbd026d13077cb72504">PWM_getCmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gadaa1f1e104644dbd026d13077cb72504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) data value from the Counter Compare A hardware.  <a href="group___p_w_m.html#gadaa1f1e104644dbd026d13077cb72504">More...</a><br /></td></tr>
<tr class="separator:gadaa1f1e104644dbd026d13077cb72504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1968ba422a2c948336308025258e84c"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa1968ba422a2c948336308025258e84c">PWM_getCmpAHr</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaa1968ba422a2c948336308025258e84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) data value from the Counter Compare A Hr hardware.  <a href="group___p_w_m.html#gaa1968ba422a2c948336308025258e84c">More...</a><br /></td></tr>
<tr class="separator:gaa1968ba422a2c948336308025258e84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2d1d020df84138a3f5edff7af181e5"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga6f2d1d020df84138a3f5edff7af181e5">PWM_getCmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga6f2d1d020df84138a3f5edff7af181e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) data value from the Counter Compare B hardware.  <a href="group___p_w_m.html#ga6f2d1d020df84138a3f5edff7af181e5">More...</a><br /></td></tr>
<tr class="separator:ga6f2d1d020df84138a3f5edff7af181e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862a71701e764af25bb52aa5c0cb29fe"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga862a71701e764af25bb52aa5c0cb29fe">PWM_getSocACount</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:ga862a71701e764af25bb52aa5c0cb29fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) start of conversion (SOC) A count.  <a href="group___p_w_m.html#ga862a71701e764af25bb52aa5c0cb29fe">More...</a><br /></td></tr>
<tr class="separator:ga862a71701e764af25bb52aa5c0cb29fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad165d82542e0fcb5d6b0f9710e426fe5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gad165d82542e0fcb5d6b0f9710e426fe5">PWM_getSocBCount</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gad165d82542e0fcb5d6b0f9710e426fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the pulse width modulation (PWM) start of conversion (SOC) B count.  <a href="group___p_w_m.html#gad165d82542e0fcb5d6b0f9710e426fe5">More...</a><br /></td></tr>
<tr class="separator:gad165d82542e0fcb5d6b0f9710e426fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878a41ec253e9b4aef07a547aa61f125"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga878a41ec253e9b4aef07a547aa61f125">PWM_setHrControlMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaf66f764bc6033aefa1a70fa17136ef71">PWM_HrControlMode_e</a> controlMode)</td></tr>
<tr class="memdesc:ga878a41ec253e9b4aef07a547aa61f125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the High Resolution Control Mode.  <a href="group___p_w_m.html#ga878a41ec253e9b4aef07a547aa61f125">More...</a><br /></td></tr>
<tr class="separator:ga878a41ec253e9b4aef07a547aa61f125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07369d24ad73c88b14cbf63c5384bb4c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga07369d24ad73c88b14cbf63c5384bb4c">PWM_setHrEdgeMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga45707af6209573427155791de0c30271">PWM_HrEdgeMode_e</a> edgeMode)</td></tr>
<tr class="memdesc:ga07369d24ad73c88b14cbf63c5384bb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the High Resolution Edge Mode.  <a href="group___p_w_m.html#ga07369d24ad73c88b14cbf63c5384bb4c">More...</a><br /></td></tr>
<tr class="separator:ga07369d24ad73c88b14cbf63c5384bb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9571c5dc61189fd1fcaa02b51fc9f492"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9571c5dc61189fd1fcaa02b51fc9f492">PWM_setHrShadowMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga5e952754fa6f6f1cc1b8995f6466fd51">PWM_HrShadowMode_e</a> shadowMode)</td></tr>
<tr class="memdesc:ga9571c5dc61189fd1fcaa02b51fc9f492"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the High Resolution Shadow Load Mode.  <a href="group___p_w_m.html#ga9571c5dc61189fd1fcaa02b51fc9f492">More...</a><br /></td></tr>
<tr class="separator:ga9571c5dc61189fd1fcaa02b51fc9f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaacd1bc37e0b652a119135baea368bac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaaacd1bc37e0b652a119135baea368bac">PWM_incrementDeadBandFallingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gaaacd1bc37e0b652a119135baea368bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the dead band falling edge delay.  <a href="group___p_w_m.html#gaaacd1bc37e0b652a119135baea368bac">More...</a><br /></td></tr>
<tr class="separator:gaaacd1bc37e0b652a119135baea368bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61ff29a7853dfea2385db17f6091c8b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac61ff29a7853dfea2385db17f6091c8b">PWM_incrementDeadBandRisingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gac61ff29a7853dfea2385db17f6091c8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the dead band rising edge delay.  <a href="group___p_w_m.html#gac61ff29a7853dfea2385db17f6091c8b">More...</a><br /></td></tr>
<tr class="separator:gac61ff29a7853dfea2385db17f6091c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5cde9d14836d5377f1b42ddc39cc23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7a5cde9d14836d5377f1b42ddc39cc23">PWM_init</a> (void *pMemory, const size_t numBytes)</td></tr>
<tr class="memdesc:ga7a5cde9d14836d5377f1b42ddc39cc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the pulse width modulation (PWM) object handle.  <a href="group___p_w_m.html#ga7a5cde9d14836d5377f1b42ddc39cc23">More...</a><br /></td></tr>
<tr class="separator:ga7a5cde9d14836d5377f1b42ddc39cc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cd4c73001ca24179e6b9acc849175e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab1cd4c73001ca24179e6b9acc849175e">PWM_setActionQual_CntDown_CmpA_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gab1cd4c73001ca24179e6b9acc849175e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals CMPA and the counter is decrementing.  <a href="group___p_w_m.html#gab1cd4c73001ca24179e6b9acc849175e">More...</a><br /></td></tr>
<tr class="separator:gab1cd4c73001ca24179e6b9acc849175e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77e66a52b880bc1e8bc8a71c02ceb44c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga77e66a52b880bc1e8bc8a71c02ceb44c">PWM_setActionQual_CntDown_CmpA_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga77e66a52b880bc1e8bc8a71c02ceb44c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals CMPA and the counter is decrementing.  <a href="group___p_w_m.html#ga77e66a52b880bc1e8bc8a71c02ceb44c">More...</a><br /></td></tr>
<tr class="separator:ga77e66a52b880bc1e8bc8a71c02ceb44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1487df4ff63076cc90334c5acff5251"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae1487df4ff63076cc90334c5acff5251">PWM_setActionQual_CntDown_CmpB_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gae1487df4ff63076cc90334c5acff5251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals CMPB and the counter is decrementing.  <a href="group___p_w_m.html#gae1487df4ff63076cc90334c5acff5251">More...</a><br /></td></tr>
<tr class="separator:gae1487df4ff63076cc90334c5acff5251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e93e495e1f05751c8f20834b8f4b3b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gad1e93e495e1f05751c8f20834b8f4b3b">PWM_setActionQual_CntDown_CmpB_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gad1e93e495e1f05751c8f20834b8f4b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals CMPB and the counter is decrementing.  <a href="group___p_w_m.html#gad1e93e495e1f05751c8f20834b8f4b3b">More...</a><br /></td></tr>
<tr class="separator:gad1e93e495e1f05751c8f20834b8f4b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709d56b537ebcf4dbcafc456a90ff530"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga709d56b537ebcf4dbcafc456a90ff530">PWM_setActionQual_CntUp_CmpA_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga709d56b537ebcf4dbcafc456a90ff530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals CMPA and the counter is incrementing.  <a href="group___p_w_m.html#ga709d56b537ebcf4dbcafc456a90ff530">More...</a><br /></td></tr>
<tr class="separator:ga709d56b537ebcf4dbcafc456a90ff530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8065b123116b9abde8f66ca23f047f2d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8065b123116b9abde8f66ca23f047f2d">PWM_setActionQual_CntUp_CmpA_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga8065b123116b9abde8f66ca23f047f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals CMPA and the counter is incrementing.  <a href="group___p_w_m.html#ga8065b123116b9abde8f66ca23f047f2d">More...</a><br /></td></tr>
<tr class="separator:ga8065b123116b9abde8f66ca23f047f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1312a31272b0745348121d7701ddf96f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga1312a31272b0745348121d7701ddf96f">PWM_setActionQual_CntUp_CmpB_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga1312a31272b0745348121d7701ddf96f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals CMPB and the counter is incrementing.  <a href="group___p_w_m.html#ga1312a31272b0745348121d7701ddf96f">More...</a><br /></td></tr>
<tr class="separator:ga1312a31272b0745348121d7701ddf96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab5231e5d3db29ab5e21b519fe247f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga5ab5231e5d3db29ab5e21b519fe247f4">PWM_setActionQual_CntUp_CmpB_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga5ab5231e5d3db29ab5e21b519fe247f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals CMPB and the counter is incrementing.  <a href="group___p_w_m.html#ga5ab5231e5d3db29ab5e21b519fe247f4">More...</a><br /></td></tr>
<tr class="separator:ga5ab5231e5d3db29ab5e21b519fe247f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40e1baf6bac82a49b07c42aaefec771"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae40e1baf6bac82a49b07c42aaefec771">PWM_setActionQualContSWForce_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga0fab6f132bc2df12d87aa7bf875ca3ca">PWM_ActionQualContSWForce_e</a> actionQualContSWForce)</td></tr>
<tr class="memdesc:gae40e1baf6bac82a49b07c42aaefec771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object Continuous Software Force action for PWM A.  <a href="group___p_w_m.html#gae40e1baf6bac82a49b07c42aaefec771">More...</a><br /></td></tr>
<tr class="separator:gae40e1baf6bac82a49b07c42aaefec771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c68054b7c490e34a58bed9a81af277"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab3c68054b7c490e34a58bed9a81af277">PWM_setActionQualContSWForce_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga0fab6f132bc2df12d87aa7bf875ca3ca">PWM_ActionQualContSWForce_e</a> actionQualContSWForce)</td></tr>
<tr class="memdesc:gab3c68054b7c490e34a58bed9a81af277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object Continuous Software Force action for PWM B.  <a href="group___p_w_m.html#gab3c68054b7c490e34a58bed9a81af277">More...</a><br /></td></tr>
<tr class="separator:gab3c68054b7c490e34a58bed9a81af277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fca61390b68172429754e6ebb4d913"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga82fca61390b68172429754e6ebb4d913">PWM_setActionQual_Period_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:ga82fca61390b68172429754e6ebb4d913"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals the period.  <a href="group___p_w_m.html#ga82fca61390b68172429754e6ebb4d913">More...</a><br /></td></tr>
<tr class="separator:ga82fca61390b68172429754e6ebb4d913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac42e11beb913ecb8ef6d0638708784f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaac42e11beb913ecb8ef6d0638708784f">PWM_setActionQual_Period_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gaac42e11beb913ecb8ef6d0638708784f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals the period.  <a href="group___p_w_m.html#gaac42e11beb913ecb8ef6d0638708784f">More...</a><br /></td></tr>
<tr class="separator:gaac42e11beb913ecb8ef6d0638708784f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4570882f8157d1fe9496b57becb083"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacc4570882f8157d1fe9496b57becb083">PWM_setActionQual_Zero_PwmA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gacc4570882f8157d1fe9496b57becb083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM A when the counter equals the zero.  <a href="group___p_w_m.html#gacc4570882f8157d1fe9496b57becb083">More...</a><br /></td></tr>
<tr class="separator:gacc4570882f8157d1fe9496b57becb083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed74fb2d37338f9e027a1d83e5aac917"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaed74fb2d37338f9e027a1d83e5aac917">PWM_setActionQual_Zero_PwmB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga75259cac24e51d02a824c9d47b55475f">PWM_ActionQual_e</a> actionQual)</td></tr>
<tr class="memdesc:gaed74fb2d37338f9e027a1d83e5aac917"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) object action for PWM B when the counter equals the zero.  <a href="group___p_w_m.html#gaed74fb2d37338f9e027a1d83e5aac917">More...</a><br /></td></tr>
<tr class="separator:gaed74fb2d37338f9e027a1d83e5aac917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6ec82bcc22ef530e665e43619ae867"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabb6ec82bcc22ef530e665e43619ae867">PWM_setChoppingClkFreq</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gae82cfbb2f72c5fb575dca43ed609a78d">PWM_ChoppingClkFreq_e</a> clkFreq)</td></tr>
<tr class="memdesc:gabb6ec82bcc22ef530e665e43619ae867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) chopping clock frequency.  <a href="group___p_w_m.html#gabb6ec82bcc22ef530e665e43619ae867">More...</a><br /></td></tr>
<tr class="separator:gabb6ec82bcc22ef530e665e43619ae867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555cbc59cf88de4d5b62fd2fc3c9c33e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga555cbc59cf88de4d5b62fd2fc3c9c33e">PWM_setChoppingDutyCycle</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga4c3dc4b56d63748b48d52202e6c7e2b6">PWM_ChoppingDutyCycle_e</a> dutyCycle)</td></tr>
<tr class="memdesc:ga555cbc59cf88de4d5b62fd2fc3c9c33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) chopping clock duty cycle.  <a href="group___p_w_m.html#ga555cbc59cf88de4d5b62fd2fc3c9c33e">More...</a><br /></td></tr>
<tr class="separator:ga555cbc59cf88de4d5b62fd2fc3c9c33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8672137a9026397bf2f398aa911d47b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8672137a9026397bf2f398aa911d47b6">PWM_setChoppingPulseWidth</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga15c0ecf4ba97795fadebb6d26ae8d4d1">PWM_ChoppingPulseWidth_e</a> pulseWidth)</td></tr>
<tr class="memdesc:ga8672137a9026397bf2f398aa911d47b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) chopping clock pulse width.  <a href="group___p_w_m.html#ga8672137a9026397bf2f398aa911d47b6">More...</a><br /></td></tr>
<tr class="separator:ga8672137a9026397bf2f398aa911d47b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae301f3db5db01b3c1e8d8e06e84976"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga2ae301f3db5db01b3c1e8d8e06e84976">PWM_setClkDiv</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gabb5afe9892ef9b0704604353e3ca65fc">PWM_ClkDiv_e</a> clkDiv)</td></tr>
<tr class="memdesc:ga2ae301f3db5db01b3c1e8d8e06e84976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) clock divisor.  <a href="group___p_w_m.html#ga2ae301f3db5db01b3c1e8d8e06e84976">More...</a><br /></td></tr>
<tr class="separator:ga2ae301f3db5db01b3c1e8d8e06e84976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f14b3cdb386f9fa894b0b9b119b7c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga41f14b3cdb386f9fa894b0b9b119b7c5">PWM_setCount</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t count)</td></tr>
<tr class="memdesc:ga41f14b3cdb386f9fa894b0b9b119b7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) count.  <a href="group___p_w_m.html#ga41f14b3cdb386f9fa894b0b9b119b7c5">More...</a><br /></td></tr>
<tr class="separator:ga41f14b3cdb386f9fa894b0b9b119b7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ec4ce160b5caea428e0359d1c35a65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga78ec4ce160b5caea428e0359d1c35a65">PWM_setCounterMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaa7eb418b2202a3abae8876b174bdf7f2">PWM_CounterMode_e</a> counterMode)</td></tr>
<tr class="memdesc:ga78ec4ce160b5caea428e0359d1c35a65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) counter mode.  <a href="group___p_w_m.html#ga78ec4ce160b5caea428e0359d1c35a65">More...</a><br /></td></tr>
<tr class="separator:ga78ec4ce160b5caea428e0359d1c35a65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d6e581ed160cfe2879dbdcb718d141"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga81d6e581ed160cfe2879dbdcb718d141">PWM_setDeadBandFallingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t delay)</td></tr>
<tr class="memdesc:ga81d6e581ed160cfe2879dbdcb718d141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) deadband falling edge delay.  <a href="group___p_w_m.html#ga81d6e581ed160cfe2879dbdcb718d141">More...</a><br /></td></tr>
<tr class="separator:ga81d6e581ed160cfe2879dbdcb718d141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75c9928872db4e080a941079822faf36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga75c9928872db4e080a941079822faf36">PWM_setDeadBandInputMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga3df6daa83de3bc028ad3f5aaa673dbcf">PWM_DeadBandInputMode_e</a> inputMode)</td></tr>
<tr class="memdesc:ga75c9928872db4e080a941079822faf36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) deadband input mode.  <a href="group___p_w_m.html#ga75c9928872db4e080a941079822faf36">More...</a><br /></td></tr>
<tr class="separator:ga75c9928872db4e080a941079822faf36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7321c53dbaea8e0396bab74f1faa3c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8f7321c53dbaea8e0396bab74f1faa3c">PWM_setDeadBandOutputMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga1cb39b9821bff8eeb3595ba75b7e0ee4">PWM_DeadBandOutputMode_e</a> outputMode)</td></tr>
<tr class="memdesc:ga8f7321c53dbaea8e0396bab74f1faa3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) deadband output mode.  <a href="group___p_w_m.html#ga8f7321c53dbaea8e0396bab74f1faa3c">More...</a><br /></td></tr>
<tr class="separator:ga8f7321c53dbaea8e0396bab74f1faa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cb4c79979118709a47b297d27c9aab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga44cb4c79979118709a47b297d27c9aab">PWM_setDeadBandPolarity</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaee3144af7df6ba8cce9de3e17b5736f9">PWM_DeadBandPolarity_e</a> polarity)</td></tr>
<tr class="memdesc:ga44cb4c79979118709a47b297d27c9aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) deadband polarity.  <a href="group___p_w_m.html#ga44cb4c79979118709a47b297d27c9aab">More...</a><br /></td></tr>
<tr class="separator:ga44cb4c79979118709a47b297d27c9aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8322e83ce75814ebee640009effe9cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac8322e83ce75814ebee640009effe9cf">PWM_setDeadBandRisingEdgeDelay</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t delay)</td></tr>
<tr class="memdesc:gac8322e83ce75814ebee640009effe9cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) deadband rising edge delay.  <a href="group___p_w_m.html#gac8322e83ce75814ebee640009effe9cf">More...</a><br /></td></tr>
<tr class="separator:gac8322e83ce75814ebee640009effe9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56240c5326e87b87e4dc15f56608a03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa56240c5326e87b87e4dc15f56608a03">PWM_setDigitalCompareFilterSource</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gadef90e69a169c81150e217dfdd3da0ff">PWM_DigitalCompare_FilterSrc_e</a> input)</td></tr>
<tr class="memdesc:gaa56240c5326e87b87e4dc15f56608a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare filter source.  <a href="group___p_w_m.html#gaa56240c5326e87b87e4dc15f56608a03">More...</a><br /></td></tr>
<tr class="separator:gaa56240c5326e87b87e4dc15f56608a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8323d185c5714275949b89f38db7013"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf8323d185c5714275949b89f38db7013">PWM_setDigitalCompareBlankingPulse</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga1c7582ed3bbce23ef3c33d7ef5507918">PWM_DigitalCompare_PulseSel_e</a> pulseSelect)</td></tr>
<tr class="memdesc:gaf8323d185c5714275949b89f38db7013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare blanking pulse.  <a href="group___p_w_m.html#gaf8323d185c5714275949b89f38db7013">More...</a><br /></td></tr>
<tr class="separator:gaf8323d185c5714275949b89f38db7013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7effa179c27e8c003ac4a1e5c783bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7b7effa179c27e8c003ac4a1e5c783bd">PWM_setDigitalCompareFilterOffset</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t offset)</td></tr>
<tr class="memdesc:ga7b7effa179c27e8c003ac4a1e5c783bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare filter offset.  <a href="group___p_w_m.html#ga7b7effa179c27e8c003ac4a1e5c783bd">More...</a><br /></td></tr>
<tr class="separator:ga7b7effa179c27e8c003ac4a1e5c783bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabba31ebbdf797202c61440f4f53ac51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaabba31ebbdf797202c61440f4f53ac51">PWM_setDigitalCompareFilterWindow</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t window)</td></tr>
<tr class="memdesc:gaabba31ebbdf797202c61440f4f53ac51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare filter offset.  <a href="group___p_w_m.html#gaabba31ebbdf797202c61440f4f53ac51">More...</a><br /></td></tr>
<tr class="separator:gaabba31ebbdf797202c61440f4f53ac51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f6091640174e1cea2681eb07033900"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga26f6091640174e1cea2681eb07033900">PWM_setDigitalCompareInput</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gaf55aa40bb03e33bc5042ae13b53eb8a0">PWM_DigitalCompare_Input_e</a> input, const <a class="el" href="group___p_w_m.html#gac3042c2aa8eadcbaadce62ba0da55490">PWM_DigitalCompare_InputSel_e</a> inputSel)</td></tr>
<tr class="memdesc:ga26f6091640174e1cea2681eb07033900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare input.  <a href="group___p_w_m.html#ga26f6091640174e1cea2681eb07033900">More...</a><br /></td></tr>
<tr class="separator:ga26f6091640174e1cea2681eb07033900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcbcec6323e47d88f36b21b98fe35bbc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gabcbcec6323e47d88f36b21b98fe35bbc">PWM_setDigitalCompareAEvent1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const bool selectFilter, const bool disableSync, const bool enableSoc, const bool generateSync)</td></tr>
<tr class="memdesc:gabcbcec6323e47d88f36b21b98fe35bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare A event 1 source parameters.  <a href="group___p_w_m.html#gabcbcec6323e47d88f36b21b98fe35bbc">More...</a><br /></td></tr>
<tr class="separator:gabcbcec6323e47d88f36b21b98fe35bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f09bd2d8d2939175d18c23a0bdd840"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga67f09bd2d8d2939175d18c23a0bdd840">PWM_setDigitalCompareAEvent2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const bool selectFilter, const bool disableSync)</td></tr>
<tr class="memdesc:ga67f09bd2d8d2939175d18c23a0bdd840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare A event 2 source parameters.  <a href="group___p_w_m.html#ga67f09bd2d8d2939175d18c23a0bdd840">More...</a><br /></td></tr>
<tr class="separator:ga67f09bd2d8d2939175d18c23a0bdd840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6b79379c1d8f2ee44dba714caef91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga02b6b79379c1d8f2ee44dba714caef91">PWM_setDigitalCompareBEvent1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const bool selectFilter, const bool disableSync, const bool enableSoc, const bool generateSync)</td></tr>
<tr class="memdesc:ga02b6b79379c1d8f2ee44dba714caef91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare B event 1 source parameters.  <a href="group___p_w_m.html#ga02b6b79379c1d8f2ee44dba714caef91">More...</a><br /></td></tr>
<tr class="separator:ga02b6b79379c1d8f2ee44dba714caef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a6642c91b383d2280dd9e693cad106"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga32a6642c91b383d2280dd9e693cad106">PWM_setDigitalCompareBEvent2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const bool selectFilter, const bool disableSync)</td></tr>
<tr class="memdesc:ga32a6642c91b383d2280dd9e693cad106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) digital compare B event 2 source parameters.  <a href="group___p_w_m.html#ga32a6642c91b383d2280dd9e693cad106">More...</a><br /></td></tr>
<tr class="separator:ga32a6642c91b383d2280dd9e693cad106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8dfa4557e3b94264fdda7a907d03876"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaf8dfa4557e3b94264fdda7a907d03876">PWM_setHighSpeedClkDiv</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga01185d0e856226b5e2aac133c58074ad">PWM_HspClkDiv_e</a> clkDiv)</td></tr>
<tr class="memdesc:gaf8dfa4557e3b94264fdda7a907d03876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) high speed clock divisor.  <a href="group___p_w_m.html#gaf8dfa4557e3b94264fdda7a907d03876">More...</a><br /></td></tr>
<tr class="separator:gaf8dfa4557e3b94264fdda7a907d03876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb2666fc5d7afa3537450bb10a42672c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacb2666fc5d7afa3537450bb10a42672c">PWM_setIntMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga1bd2db92db3b5aa9a01f61ad385ad107">PWM_IntMode_e</a> intMode)</td></tr>
<tr class="memdesc:gacb2666fc5d7afa3537450bb10a42672c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) interrupt mode.  <a href="group___p_w_m.html#gacb2666fc5d7afa3537450bb10a42672c">More...</a><br /></td></tr>
<tr class="separator:gacb2666fc5d7afa3537450bb10a42672c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125bea94712f34dd70b98a28b015c684"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga125bea94712f34dd70b98a28b015c684">PWM_setIntPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga1071990d3f78643a46949252481b3332">PWM_IntPeriod_e</a> intPeriod)</td></tr>
<tr class="memdesc:ga125bea94712f34dd70b98a28b015c684"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) interrupt period.  <a href="group___p_w_m.html#ga125bea94712f34dd70b98a28b015c684">More...</a><br /></td></tr>
<tr class="separator:ga125bea94712f34dd70b98a28b015c684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11f14366fb5cb7be510fbb9565cb644"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gac11f14366fb5cb7be510fbb9565cb644">PWM_setLoadMode_CmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga7423c672796321af51cc6f7a3c16214d">PWM_LoadMode_e</a> loadMode)</td></tr>
<tr class="memdesc:gac11f14366fb5cb7be510fbb9565cb644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) load mode for CMPA.  <a href="group___p_w_m.html#gac11f14366fb5cb7be510fbb9565cb644">More...</a><br /></td></tr>
<tr class="separator:gac11f14366fb5cb7be510fbb9565cb644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84b4c83f6ce5f4ccb873d98e1cb3510"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae84b4c83f6ce5f4ccb873d98e1cb3510">PWM_setLoadMode_CmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga7423c672796321af51cc6f7a3c16214d">PWM_LoadMode_e</a> loadMode)</td></tr>
<tr class="memdesc:gae84b4c83f6ce5f4ccb873d98e1cb3510"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) load mode for CMPB.  <a href="group___p_w_m.html#gae84b4c83f6ce5f4ccb873d98e1cb3510">More...</a><br /></td></tr>
<tr class="separator:gae84b4c83f6ce5f4ccb873d98e1cb3510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cdb4662a6162d3c264be6c7f20f88b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga73cdb4662a6162d3c264be6c7f20f88b">PWM_setPeriodLoad</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gacb986a5c6c688ce165b69114b754bde2">PWM_PeriodLoad_e</a> periodLoad)</td></tr>
<tr class="memdesc:ga73cdb4662a6162d3c264be6c7f20f88b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) period load mode.  <a href="group___p_w_m.html#ga73cdb4662a6162d3c264be6c7f20f88b">More...</a><br /></td></tr>
<tr class="separator:ga73cdb4662a6162d3c264be6c7f20f88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea25efb589f46feba7bc64b2e8979e8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafea25efb589f46feba7bc64b2e8979e8">PWM_setOneShotTrip</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gafea25efb589f46feba7bc64b2e8979e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) one shot trip.  <a href="group___p_w_m.html#gafea25efb589f46feba7bc64b2e8979e8">More...</a><br /></td></tr>
<tr class="separator:gafea25efb589f46feba7bc64b2e8979e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1526b387bea908cc16428215ca5799"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga0b1526b387bea908cc16428215ca5799">PWM_setPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t period)</td></tr>
<tr class="memdesc:ga0b1526b387bea908cc16428215ca5799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) period.  <a href="group___p_w_m.html#ga0b1526b387bea908cc16428215ca5799">More...</a><br /></td></tr>
<tr class="separator:ga0b1526b387bea908cc16428215ca5799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11348aa72de73fa15754f50aabe8b122"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga11348aa72de73fa15754f50aabe8b122">PWM_setPeriodHr</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t period)</td></tr>
<tr class="memdesc:ga11348aa72de73fa15754f50aabe8b122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) high resolution period.  <a href="group___p_w_m.html#ga11348aa72de73fa15754f50aabe8b122">More...</a><br /></td></tr>
<tr class="separator:ga11348aa72de73fa15754f50aabe8b122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5ca2a642a1748b343f85e7f7de04e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga0a5ca2a642a1748b343f85e7f7de04e7">PWM_setPhase</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t phase)</td></tr>
<tr class="memdesc:ga0a5ca2a642a1748b343f85e7f7de04e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) phase.  <a href="group___p_w_m.html#ga0a5ca2a642a1748b343f85e7f7de04e7">More...</a><br /></td></tr>
<tr class="separator:ga0a5ca2a642a1748b343f85e7f7de04e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2da768daf403cb9cf4cc1c85ed0dc92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gab2da768daf403cb9cf4cc1c85ed0dc92">PWM_setPhaseDir</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga8448e85a0d41987dc6c24dfa84cf7959">PWM_PhaseDir_e</a> phaseDir)</td></tr>
<tr class="memdesc:gab2da768daf403cb9cf4cc1c85ed0dc92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) phase direction.  <a href="group___p_w_m.html#gab2da768daf403cb9cf4cc1c85ed0dc92">More...</a><br /></td></tr>
<tr class="separator:gab2da768daf403cb9cf4cc1c85ed0dc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa6d8a5d24c544f53b1aee3182e8b5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8fa6d8a5d24c544f53b1aee3182e8b5d">PWM_setRunMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga1a1e122eb5ae6baf9a2b78077a4c28f2">PWM_RunMode_e</a> runMode)</td></tr>
<tr class="memdesc:ga8fa6d8a5d24c544f53b1aee3182e8b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) run mode.  <a href="group___p_w_m.html#ga8fa6d8a5d24c544f53b1aee3182e8b5d">More...</a><br /></td></tr>
<tr class="separator:ga8fa6d8a5d24c544f53b1aee3182e8b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8f6bacdac173284c39683ec7ce6296"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga7d8f6bacdac173284c39683ec7ce6296">PWM_setSocAPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga5932ef981547e78b88faf930e71acd89">PWM_SocPeriod_e</a> intPeriod)</td></tr>
<tr class="memdesc:ga7d8f6bacdac173284c39683ec7ce6296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) start of conversion (SOC) A interrupt period.  <a href="group___p_w_m.html#ga7d8f6bacdac173284c39683ec7ce6296">More...</a><br /></td></tr>
<tr class="separator:ga7d8f6bacdac173284c39683ec7ce6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02bc1f4a2bb0d2236199ba6dc5d1fba3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga02bc1f4a2bb0d2236199ba6dc5d1fba3">PWM_setSocAPulseSrc</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga248be8719d0a511455872dc936be846f">PWM_SocPulseSrc_e</a> pulseSrc)</td></tr>
<tr class="memdesc:ga02bc1f4a2bb0d2236199ba6dc5d1fba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) start of conversion (SOC) A interrupt pulse source.  <a href="group___p_w_m.html#ga02bc1f4a2bb0d2236199ba6dc5d1fba3">More...</a><br /></td></tr>
<tr class="separator:ga02bc1f4a2bb0d2236199ba6dc5d1fba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06aaf798283d18c5ade4a4cbc4e9de3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae06aaf798283d18c5ade4a4cbc4e9de3">PWM_setSocBPeriod</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga5932ef981547e78b88faf930e71acd89">PWM_SocPeriod_e</a> intPeriod)</td></tr>
<tr class="memdesc:gae06aaf798283d18c5ade4a4cbc4e9de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) start of conversion (SOC) B interrupt period.  <a href="group___p_w_m.html#gae06aaf798283d18c5ade4a4cbc4e9de3">More...</a><br /></td></tr>
<tr class="separator:gae06aaf798283d18c5ade4a4cbc4e9de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050548dc588648873982331523fe504b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga050548dc588648873982331523fe504b">PWM_setSocBPulseSrc</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga248be8719d0a511455872dc936be846f">PWM_SocPulseSrc_e</a> pulseSrc)</td></tr>
<tr class="memdesc:ga050548dc588648873982331523fe504b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) start of conversion (SOC) B interrupt pulse source.  <a href="group___p_w_m.html#ga050548dc588648873982331523fe504b">More...</a><br /></td></tr>
<tr class="separator:ga050548dc588648873982331523fe504b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d76f2149334a281188070c01c69ee4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa3d76f2149334a281188070c01c69ee4">PWM_setShadowMode_CmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga70b9658cd0332b71c10ddbcc42798515">PWM_ShadowMode_e</a> shadowMode)</td></tr>
<tr class="memdesc:gaa3d76f2149334a281188070c01c69ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) shadow mode for CMPA.  <a href="group___p_w_m.html#gaa3d76f2149334a281188070c01c69ee4">More...</a><br /></td></tr>
<tr class="separator:gaa3d76f2149334a281188070c01c69ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164ea4e2315a4bfb2d5168a1cfe67b5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga164ea4e2315a4bfb2d5168a1cfe67b5c">PWM_setShadowMode_CmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga70b9658cd0332b71c10ddbcc42798515">PWM_ShadowMode_e</a> shadowMode)</td></tr>
<tr class="memdesc:ga164ea4e2315a4bfb2d5168a1cfe67b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) shadow mode for CMPB.  <a href="group___p_w_m.html#ga164ea4e2315a4bfb2d5168a1cfe67b5c">More...</a><br /></td></tr>
<tr class="separator:ga164ea4e2315a4bfb2d5168a1cfe67b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae693bb216f3476b705894c1d47ba7b67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gae693bb216f3476b705894c1d47ba7b67">PWM_setSwSync</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle)</td></tr>
<tr class="memdesc:gae693bb216f3476b705894c1d47ba7b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) software sync.  <a href="group___p_w_m.html#gae693bb216f3476b705894c1d47ba7b67">More...</a><br /></td></tr>
<tr class="separator:gae693bb216f3476b705894c1d47ba7b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0b5da030ed0371f3b5d338ee02fbae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafb0b5da030ed0371f3b5d338ee02fbae">PWM_setSyncMode</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#gae025d2f32ce0b358b31cfbd406427804">PWM_SyncMode_e</a> syncMode)</td></tr>
<tr class="memdesc:gafb0b5da030ed0371f3b5d338ee02fbae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) sync mode.  <a href="group___p_w_m.html#gafb0b5da030ed0371f3b5d338ee02fbae">More...</a><br /></td></tr>
<tr class="separator:gafb0b5da030ed0371f3b5d338ee02fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ab0ad2d45247e111a96a16db33ad0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa0ab0ad2d45247e111a96a16db33ad0f">PWM_setTripZoneDCEventSelect_DCAEVT1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">PWM_TripZoneDCEventSel_e</a> tripZoneEvent)</td></tr>
<tr class="memdesc:gaa0ab0ad2d45247e111a96a16db33ad0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone digital compare event select for Digital Compare Output A Event 1 (DCAEVT1)  <a href="group___p_w_m.html#gaa0ab0ad2d45247e111a96a16db33ad0f">More...</a><br /></td></tr>
<tr class="separator:gaa0ab0ad2d45247e111a96a16db33ad0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9018dad25bc0da1fae0d17690d6b7c60"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga9018dad25bc0da1fae0d17690d6b7c60">PWM_setTripZoneDCEventSelect_DCAEVT2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">PWM_TripZoneDCEventSel_e</a> tripZoneEvent)</td></tr>
<tr class="memdesc:ga9018dad25bc0da1fae0d17690d6b7c60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone digital compare event select for Digital Compare Output A Event 2 (DCAEVT2)  <a href="group___p_w_m.html#ga9018dad25bc0da1fae0d17690d6b7c60">More...</a><br /></td></tr>
<tr class="separator:ga9018dad25bc0da1fae0d17690d6b7c60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cce1aba5055590708c2fef3de5aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga234cce1aba5055590708c2fef3de5aee">PWM_setTripZoneDCEventSelect_DCBEVT1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">PWM_TripZoneDCEventSel_e</a> tripZoneEvent)</td></tr>
<tr class="memdesc:ga234cce1aba5055590708c2fef3de5aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone digital compare event select for Digital Compare Output B Event 1 (DCBEVT1)  <a href="group___p_w_m.html#ga234cce1aba5055590708c2fef3de5aee">More...</a><br /></td></tr>
<tr class="separator:ga234cce1aba5055590708c2fef3de5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3f9a512d0382799dd70ca5ccd09035"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaaa3f9a512d0382799dd70ca5ccd09035">PWM_setTripZoneDCEventSelect_DCBEVT2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga71973e733e3c3b1abbbabfe60679eed3">PWM_TripZoneDCEventSel_e</a> tripZoneEvent)</td></tr>
<tr class="memdesc:gaaa3f9a512d0382799dd70ca5ccd09035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone digital compare event select for Digital Compare Output B Event 2 (DCBEVT2)  <a href="group___p_w_m.html#gaaa3f9a512d0382799dd70ca5ccd09035">More...</a><br /></td></tr>
<tr class="separator:gaaa3f9a512d0382799dd70ca5ccd09035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6026d1a69502fd997e2c32f09baf4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gadd6026d1a69502fd997e2c32f09baf4e">PWM_setTripZoneState_DCAEVT1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:gadd6026d1a69502fd997e2c32f09baf4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Digital Compare Output A Event 1 (DCAEVT1)  <a href="group___p_w_m.html#gadd6026d1a69502fd997e2c32f09baf4e">More...</a><br /></td></tr>
<tr class="separator:gadd6026d1a69502fd997e2c32f09baf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3628b662a8d41b3257b7ed57556f6b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa3628b662a8d41b3257b7ed57556f6b1">PWM_setTripZoneState_DCAEVT2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:gaa3628b662a8d41b3257b7ed57556f6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Digital Compare Output A Event 2 (DCAEVT1)  <a href="group___p_w_m.html#gaa3628b662a8d41b3257b7ed57556f6b1">More...</a><br /></td></tr>
<tr class="separator:gaa3628b662a8d41b3257b7ed57556f6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca25d6969964f409dc55c147b57cef4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8ca25d6969964f409dc55c147b57cef4">PWM_setTripZoneState_DCBEVT1</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:ga8ca25d6969964f409dc55c147b57cef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Digital Compare Output B Event 1 (DCBEVT1)  <a href="group___p_w_m.html#ga8ca25d6969964f409dc55c147b57cef4">More...</a><br /></td></tr>
<tr class="separator:ga8ca25d6969964f409dc55c147b57cef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc3b6d250e16d0f6d871c9a8f6c6766"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga8bc3b6d250e16d0f6d871c9a8f6c6766">PWM_setTripZoneState_DCBEVT2</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:ga8bc3b6d250e16d0f6d871c9a8f6c6766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Digital Compare Output B Event 2 (DCBEVT1)  <a href="group___p_w_m.html#ga8bc3b6d250e16d0f6d871c9a8f6c6766">More...</a><br /></td></tr>
<tr class="separator:ga8bc3b6d250e16d0f6d871c9a8f6c6766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36abd84ba3e8552b35cc5380fa5185d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa36abd84ba3e8552b35cc5380fa5185d">PWM_setTripZoneState_TZA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:gaa36abd84ba3e8552b35cc5380fa5185d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Output A (TZA)  <a href="group___p_w_m.html#gaa36abd84ba3e8552b35cc5380fa5185d">More...</a><br /></td></tr>
<tr class="separator:gaa36abd84ba3e8552b35cc5380fa5185d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7440d5f897d7be4b067d1876cefc8a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa7440d5f897d7be4b067d1876cefc8a0">PWM_setTripZoneState_TZB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const <a class="el" href="group___p_w_m.html#ga2cdb5dfa072d9d13cb4e07affd7a13d9">PWM_TripZoneState_e</a> tripZoneState)</td></tr>
<tr class="memdesc:gaa7440d5f897d7be4b067d1876cefc8a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the pulse width modulation (PWM) trip zone state for Output B (TZB)  <a href="group___p_w_m.html#gaa7440d5f897d7be4b067d1876cefc8a0">More...</a><br /></td></tr>
<tr class="separator:gaa7440d5f897d7be4b067d1876cefc8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe42a544c55b35b298c7b668547e70f3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gafe42a544c55b35b298c7b668547e70f3">PWM_write_CmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t pwmData)</td></tr>
<tr class="memdesc:gafe42a544c55b35b298c7b668547e70f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the pulse width modulation (PWM) data value to the Counter Compare A hardware.  <a href="group___p_w_m.html#gafe42a544c55b35b298c7b668547e70f3">More...</a><br /></td></tr>
<tr class="separator:gafe42a544c55b35b298c7b668547e70f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09823a81537df4ba9afe896b56abc1e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa09823a81537df4ba9afe896b56abc1e">PWM_setCmpA</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t pwmData)</td></tr>
<tr class="memdesc:gaa09823a81537df4ba9afe896b56abc1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the pulse width modulation (PWM) data value to the Counter Compare A hardware.  <a href="group___p_w_m.html#gaa09823a81537df4ba9afe896b56abc1e">More...</a><br /></td></tr>
<tr class="separator:gaa09823a81537df4ba9afe896b56abc1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd555c77ff0c9eaeab1083409221e00e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gacd555c77ff0c9eaeab1083409221e00e">PWM_setCmpAHr</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t pwmData)</td></tr>
<tr class="memdesc:gacd555c77ff0c9eaeab1083409221e00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the pulse width modulation (PWM) data value to the Counter Compare A Hr hardware.  <a href="group___p_w_m.html#gacd555c77ff0c9eaeab1083409221e00e">More...</a><br /></td></tr>
<tr class="separator:gacd555c77ff0c9eaeab1083409221e00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71720cd078b39fa33d9e93778c748ed8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#ga71720cd078b39fa33d9e93778c748ed8">PWM_write_CmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t pwmData)</td></tr>
<tr class="memdesc:ga71720cd078b39fa33d9e93778c748ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the pulse width modulation (PWM) data value to the Counter Compare B hardware.  <a href="group___p_w_m.html#ga71720cd078b39fa33d9e93778c748ed8">More...</a><br /></td></tr>
<tr class="separator:ga71720cd078b39fa33d9e93778c748ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d621a02b29d7996f4781fff2d8f5a3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___p_w_m.html#gaa4d621a02b29d7996f4781fff2d8f5a3">PWM_setCmpB</a> (<a class="el" href="group___p_w_m.html#gae64190d36ec53d64bc6228fef823d12f">PWM_Handle</a> pwmHandle, const uint16_t pwmData)</td></tr>
<tr class="memdesc:gaa4d621a02b29d7996f4781fff2d8f5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes the pulse width modulation (PWM) data value to the Counter Compare B hardware.  <a href="group___p_w_m.html#gaa4d621a02b29d7996f4781fff2d8f5a3">More...</a><br /></td></tr>
<tr class="separator:gaa4d621a02b29d7996f4781fff2d8f5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Contains public interface to various functions related to the pulse width modulation (PWM) object. </p>
<p>(C) Copyright 2015, Texas Instruments, Inc. </p>

<p>Definition in file <a class="el" href="pwm_8h_source.html">pwm.h</a>.</p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 8 2015 14:13:53 for MotorWare f2806x Driver API Documentation by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
