-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_15_ROM_AUqcK is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101100011000110001101101110", 1 => "00111101001101000100001011011101", 2 => "10111101100011001000101000100111", 3 => "10111101001001000010110111010110", 
    4 => "00111101010100110100111110000010", 5 => "00111100110101111000011110011001", 6 => "10111101010000111010000000101110", 7 => "10111100100001000001011011011001", 
    8 => "00111101011010111100111110101001", 9 => "10111101000001011100011001100010", 10 => "00111100111000101111110101001101", 11 => "10111100010101111101000010111010", 
    12 => "10111100000011101101011000010000", 13 => "10111110001000101100010100110111", 14 => "10111100110000111010001001100000", 15 => "10111100110100000000111111010100", 
    16 => "00111101000001001101100101110011", 17 => "00111101100111101110101000000100", 18 => "00111101000100001100111011011011", 19 => "10111011001011111110001001110010", 
    20 => "10111101001111100000100111001001", 21 => "10111101010000100000000010101000", 22 => "00111100100010011000110111010010", 23 => "00111101011001111001001011010100", 
    24 => "00111101011101101011111100001100", 25 => "00111101111110101000010111001010", 26 => "10111101001000010101111001010101", 27 => "10111011000100001110000011000000", 
    28 => "00111101100000000000111000100000", 29 => "00111101000000000000100111000010", 30 => "00111101011001011100010010010010", 31 => "10111101001001111011011011111110", 
    32 => "00111100010111010100001101011110", 33 => "10111101100001001000101010011010", 34 => "00111100010111111001100101111110", 35 => "00111101010100000111011001011001", 
    36 => "00111101110010010011100101111011", 37 => "10111100111010101000010010110011", 38 => "10111011100101101000000011111111", 39 => "00111100101100111000011111111000", 
    40 => "00111101110101100110001000001111", 41 => "10111101100000001011010010001011", 42 => "00111100101111011110101000000010", 43 => "00111100110010100010001110011101", 
    44 => "00111100011010101111001111001101", 45 => "10111101100000111000000110001101", 46 => "00111101000000001010000001000011", 47 => "00111101101011110001011001100111", 
    48 => "00111101010111001101111101011110", 49 => "00111101101010010101111010011011", 50 => "10111011110110000100111111010001", 51 => "10111101011100100111101001001111", 
    52 => "10111011101110100010000011110000", 53 => "00111011010110010000100011001111", 54 => "00111100110110000101111111110100", 55 => "00111100101101110001010110111111", 
    56 => "10111101001010011010001001010000", 57 => "00111101010111110110100000111001", 58 => "10111101101000111111001111010000", 59 => "10111011110101001001110010011001", 
    60 => "10111100011110110000100111001000", 61 => "00111101011011101011011100101000", 62 => "00111101010111010110110011010110", 63 => "00111101000001010010110101001100", 
    64 => "10111100111100100101001101101110", 65 => "00111101010011000010010010001110", 66 => "10111101111001010101001000010001", 67 => "10111101100001101001011010010011", 
    68 => "00111101100010110101010110000010", 69 => "10111100110000001001100101110101", 70 => "10111110000000000001001101010111", 71 => "10111101001011001001101011110001", 
    72 => "10111011100000100111110111001000", 73 => "00111011111010010101011010001100", 74 => "10111011011000011001100011001000", 75 => "10111101000010000010101111010001", 
    76 => "10111101111001101111001000101101", 77 => "00111101001000111111101000011010", 78 => "00111101011111101101101000110011", 79 => "00111100100000011111100110011100", 
    80 => "10111010100011110010101000101100", 81 => "00111101000001111011100001101001", 82 => "10111101001010110101010011100110", 83 => "10111100100100010101101100001100", 
    84 => "10111101100001011011101101001011", 85 => "10111010100011010001110000001001", 86 => "00111101100001111011100010000000", 87 => "10111100111011011001111110111011", 
    88 => "10111101101000111111001010101110", 89 => "10111101010111011001111100001000", 90 => "00111100111011111101111010011111", 91 => "10111100110110000011001010110101", 
    92 => "10111101010101111100010101111100", 93 => "00111101100111101100110111100110", 94 => "10111101100001010100101000000010", 95 => "10111100110011010110100010001101", 
    96 => "10111101000001001001000001111110", 97 => "10111011110011100010101000100110", 98 => "10111101010100101011010110011100", 99 => "10111100011100000111011000000111");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

