Time resolution is 1 ps
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page20_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page20_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page20_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page20_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page20_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page20_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test.i2.page20_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /test/i2/page20_inst/leaf_interface_inst/sfc/opc/OPort/genblk3.xpm_fifo_async_small_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1419  Scope: test.i2.page20_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page12_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page12_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page12_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page12_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page12_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page12_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test.i2.page12_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /test/i2/page12_inst/leaf_interface_inst/sfc/opc/OPort/genblk3.xpm_fifo_async_small_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1419  Scope: test.i2.page12_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page22_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page22_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page22_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page22_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page22_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page22_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test.i2.page22_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /test/i2/page22_inst/leaf_interface_inst/sfc/opc/OPort/genblk3.xpm_fifo_async_small_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1419  Scope: test.i2.page22_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page8_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page8_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page8_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page8_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page8_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page8_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test.i2.page8_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /test/i2/page8_inst/leaf_interface_inst/sfc/opc/OPort/genblk3.xpm_fifo_async_small_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1419  Scope: test.i2.page8_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page16_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page16_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_0/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page16_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_0.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. test.i2.page16_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /test/i2/page16_inst/leaf_interface_inst/sfc/ipc/IPort_0/xpm_memory_tdpram_inst_1/xpm_memory_base_inst/Initial299_1137  Scope: test.i2.page16_inst.leaf_interface_inst.sfc.ipc.IPort_0.xpm_memory_tdpram_inst_1.xpm_memory_base_inst.config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 495
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test.i2.page16_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /test/i2/page16_inst/leaf_interface_inst/sfc/opc/OPort/genblk3.xpm_fifo_async_small_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial299_1419  Scope: test.i2.page16_inst.leaf_interface_inst.sfc.opc.OPort.\genblk3.xpm_fifo_async_small_inst .\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 493
$stop called at time : 4010219 ns : File "/home/dopark/workspace/prflow_sim/NoC_ver/rendering/src/verilog/test.v" Line 210
INFO: xsimkernel Simulation Memory Usage: 124664 KB (Peak: 175584 KB), Simulation CPU Usage: 127680 ms
