# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2025, The QEMU Project Developers
# This file is distributed under the same license as the QEMU package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: QEMU master\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-27 05:37+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../system/arm/highbank.rst:2
msgid "Calxeda Highbank and Midway (``highbank``, ``midway``)"
msgstr ""

#: ../../../system/arm/highbank.rst:4
msgid ""
"``highbank`` is a model of the Calxeda Highbank (ECX-1000) system, which has "
"four Cortex-A9 cores."
msgstr ""

#: ../../../system/arm/highbank.rst:7
msgid ""
"``midway`` is a model of the Calxeda Midway (ECX-2000) system, which has "
"four Cortex-A15 cores."
msgstr ""

#: ../../../system/arm/highbank.rst:10
msgid "Emulated devices:"
msgstr ""

#: ../../../system/arm/highbank.rst:12
msgid "L2x0 cache controller"
msgstr ""

#: ../../../system/arm/highbank.rst:13
msgid "SP804 dual timer"
msgstr ""

#: ../../../system/arm/highbank.rst:14
msgid "PL011 UART"
msgstr ""

#: ../../../system/arm/highbank.rst:15
msgid "PL061 GPIOs"
msgstr ""

#: ../../../system/arm/highbank.rst:16
msgid "PL031 RTC"
msgstr ""

#: ../../../system/arm/highbank.rst:17
msgid "PL022 synchronous serial port controller"
msgstr ""

#: ../../../system/arm/highbank.rst:18
msgid "AHCI"
msgstr ""

#: ../../../system/arm/highbank.rst:19
msgid "XGMAC ethernet controllers"
msgstr ""
