15:57:06 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:57:07 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
15:57:08 INFO  : XSDB server has started successfully.
16:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
16:00:04 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_0/FFTDMADesign_wrapper.bit"
16:01:25 INFO  : ps7_init is completed.
16:01:25 INFO  : ps7_post_config is completed.
16:01:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
16:11:20 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_0/FFTDMADesign_wrapper.bit"
16:11:25 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:14:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:16 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:35 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1445680311203,  Project:1445676641195
16:59:24 INFO  : Project FFTDMADesign_wrapper_hw_platform_0's source hardware specification located at C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:59:26 INFO  : Project FFTDMADesign_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
16:59:31 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:59:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:59:47 INFO  : XSDB server has started successfully.
16:59:47 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
17:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:05:32 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_0/FFTDMADesign_wrapper.bit"
17:05:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:06:15 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:07:09 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:09:25 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:09:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:10:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:10:26 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:10:28 INFO  : XSDB server has started successfully.
17:10:28 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
17:10:29 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
17:11:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:12:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:13:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:13:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:27 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:10:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:11:02 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
13:11:03 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
13:11:04 INFO  : XSDB server has started successfully.
13:11:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1445753200405,  Project:1445680311203
13:11:11 INFO  : The hardware specification for project 'FFTDMADesign_wrapper_hw_platform_1' is different from C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
13:11:11 INFO  : Copied contents of C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf into \FFTDMADesign_wrapper_hw_platform_1\system.hdf.
13:11:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:11:18 INFO  : Clearing existing target manager status.
13:11:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:11:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
13:14:09 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:14:38 INFO  : ps7_init is completed.
13:14:39 INFO  : ps7_post_config is completed.
13:14:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:47:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:01:57 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:02:00 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
14:02:00 INFO  : XSDB server has started successfully.
14:02:01 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
14:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
14:06:57 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
14:07:05 INFO  : ps7_init is completed.
14:07:05 INFO  : ps7_post_config is completed.
14:07:05 INFO  : Processor reset is completed for ps7_cortexa9_0
14:07:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:10:05 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-Zed-210248469153 on TCP:127.0.0.1:3121


14:10:05 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-Zed-210248469153 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:10:12 INFO  : ps7_init is completed.
14:10:12 INFO  : ps7_post_config is completed.
14:10:13 INFO  : Processor reset is completed for ps7_cortexa9_0
14:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
14:10:48 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
14:10:55 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
14:11:13 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
14:11:17 INFO  : ps7_init is completed.
14:11:17 INFO  : ps7_post_config is completed.
14:11:17 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:53:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:52:07 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:52:09 INFO  : XSDB server has started successfully.
14:52:09 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
14:52:10 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
12:33:41 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:33:44 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
12:33:44 INFO  : XSDB server has started successfully.
12:33:45 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
13:36:08 INFO  : System reset is completed.
13:36:11 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:36:13 INFO  : ps7_init is completed.
13:36:13 INFO  : ps7_post_config is completed.
13:36:52 INFO  : System reset is completed.
13:36:55 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:36:56 INFO  : ps7_init is completed.
13:36:56 INFO  : ps7_post_config is completed.
13:37:16 INFO  : System reset is completed.
13:37:19 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:37:20 INFO  : ps7_init is completed.
13:37:20 INFO  : ps7_post_config is completed.
13:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
13:37:57 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:38:03 INFO  : System reset is completed.
13:38:07 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:38:07 INFO  : ps7_init is completed.
13:38:07 INFO  : ps7_post_config is completed.
13:38:38 INFO  : System reset is completed.
13:38:42 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:38:43 INFO  : ps7_init is completed.
13:38:43 INFO  : ps7_post_config is completed.
13:39:04 INFO  : System reset is completed.
13:39:06 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:39:07 INFO  : ps7_init is completed.
13:39:07 INFO  : ps7_post_config is completed.
13:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
13:39:31 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:39:36 INFO  : System reset is completed.
13:39:38 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:39:39 INFO  : ps7_init is completed.
13:39:39 INFO  : ps7_post_config is completed.
13:40:13 INFO  : System reset is completed.
13:40:16 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
13:40:17 INFO  : ps7_init is completed.
13:40:17 INFO  : ps7_post_config is completed.
15:07:01 INFO  : System reset is completed.
15:07:04 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
15:07:05 INFO  : ps7_init is completed.
15:07:05 INFO  : ps7_post_config is completed.
15:39:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:39:36 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
15:39:37 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
15:39:38 INFO  : XSDB server has started successfully.
15:40:18 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:40:20 INFO  : XSDB server has started successfully.
15:40:22 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
15:40:23 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
17:06:03 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:06:07 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
17:06:08 INFO  : XSDB server has started successfully.
17:06:09 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
17:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:13:01 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:13:07 INFO  : System reset is completed.
17:13:10 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:13:11 INFO  : ps7_init is completed.
17:13:11 INFO  : ps7_post_config is completed.
17:15:06 INFO  : System reset is completed.
17:15:09 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:15:09 INFO  : ps7_init is completed.
17:15:10 INFO  : ps7_post_config is completed.
17:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:15:25 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:15:29 INFO  : System reset is completed.
17:15:31 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:15:32 INFO  : ps7_init is completed.
17:15:32 INFO  : ps7_post_config is completed.
17:16:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:16:12 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:16:13 INFO  : System reset is completed.
17:16:16 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:16:17 INFO  : ps7_init is completed.
17:16:17 INFO  : ps7_post_config is completed.
17:22:38 INFO  : System reset is completed.
17:22:41 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:22:42 INFO  : ps7_init is completed.
17:22:42 INFO  : ps7_post_config is completed.
17:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:22:54 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:23:00 INFO  : System reset is completed.
17:23:03 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:23:04 INFO  : ps7_init is completed.
17:23:04 INFO  : ps7_post_config is completed.
17:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:23:58 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:24:02 INFO  : System reset is completed.
17:24:05 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:24:05 INFO  : ps7_init is completed.
17:24:05 INFO  : ps7_post_config is completed.
17:25:39 INFO  : System reset is completed.
17:25:42 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:25:43 INFO  : ps7_init is completed.
17:25:43 INFO  : ps7_post_config is completed.
17:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:25:54 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:26:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:51 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:28:00 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:28:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:28:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:28:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:29:08 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:29:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:29:58 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:30:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:30:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:30:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:31:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:31:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:33:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:34:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:34:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:34:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:35:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:35:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:36:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:36:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:37:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:37:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:38:38 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:38:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:39:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:39:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:40:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:40:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:42:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:42:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:02 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:45:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:45:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:45:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:46:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:50:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:50:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:50:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:50:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:52:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:54:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:55:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:04 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:56:06 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:57:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:57:21 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:57:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:57:44 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:58:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:58:20 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:58:22 INFO  : XSDB server has started successfully.
17:58:23 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
17:58:25 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
17:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469153" && level==0} -index 1' command is executed.
17:58:37 INFO  : FPGA configured successfully with bitstream "C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper_hw_platform_1/FFTDMADesign_wrapper.bit"
17:58:46 INFO  : ps7_init is completed.
17:58:46 INFO  : ps7_post_config is completed.
17:58:46 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:46 ERROR : No such port: COM4
17:58:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:02:00 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:02:02 INFO  : XSDB server has started successfully.
10:02:03 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
10:02:04 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
15:15:12 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:15:15 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
15:15:16 INFO  : XSDB server has started successfully.
15:15:17 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
18:34:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:35:03 INFO  : Processing command line option -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf.
18:35:03 INFO  : XSDB server has started successfully.
18:35:05 INFO  : Checking for hwspec changes in the project FFTDMADesign_wrapper_hw_platform_1.
