

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2'
================================================================
* Date:           Sat Jun  1 06:31:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  6.440 us|  6.440 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_2_loop_for_weight_pool_2  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     393|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     272|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     272|     529|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_181_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln50_fu_155_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln57_1_fu_258_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln57_fu_241_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln61_1_fu_452_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln61_fu_462_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln63_fu_264_p2       |         +|   0|  0|  13|           6|           1|
    |empty_132_fu_223_p2      |         +|   0|  0|  18|          11|          11|
    |and_ln59_1_fu_433_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_2_fu_439_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_324_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_149_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln53_fu_167_p2      |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln59_1_fu_312_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_2_fu_397_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_3_fu_403_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_4_fu_415_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_5_fu_421_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_fu_306_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln57_fu_252_p2        |        or|   0|  0|  11|          11|           1|
    |or_ln59_1_fu_409_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_2_fu_427_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_318_p2        |        or|   0|  0|   2|           1|           1|
    |OutPool2_d0              |    select|   0|  0|  32|           1|          32|
    |max_4_fu_330_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln50_1_fu_187_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln50_fu_173_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 393|         203|         158|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten129_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_y_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_z_load                  |   9|          2|    5|         10|
    |indvar_flatten129_fu_78                  |   9|          2|   10|         20|
    |y_fu_70                                  |   9|          2|    6|         12|
    |z_fu_74                                  |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  72|         16|   44|         88|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln57_1_reg_514                |  10|   0|   11|          1|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_503                     |   4|   0|    4|          0|
    |indvar_flatten129_fu_78           |  10|   0|   10|          0|
    |max_4_reg_531                     |  32|   0|   32|          0|
    |pool_value_2_reg_538              |  32|   0|   32|          0|
    |pool_value_reg_519                |  32|   0|   32|          0|
    |select_ln50_reg_498               |   6|   0|    6|          0|
    |y_fu_70                           |   6|   0|    6|          0|
    |z_fu_74                           |   5|   0|    5|          0|
    |empty_reg_503                     |  64|  32|    4|          0|
    |select_ln50_reg_498               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 272|  64|  155|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1469_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_din0    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_din1    |  out|   32|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_opcode  |  out|    5|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_dout0   |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|grp_fu_1473_p_ce      |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2|  return value|
|OutConv5_address0     |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce0          |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q0           |   in|   32|   ap_memory|                                                     OutConv5|         array|
|OutConv5_address1     |  out|   11|   ap_memory|                                                     OutConv5|         array|
|OutConv5_ce1          |  out|    1|   ap_memory|                                                     OutConv5|         array|
|OutConv5_q1           |   in|   32|   ap_memory|                                                     OutConv5|         array|
|OutPool2_address0     |  out|   10|   ap_memory|                                                     OutPool2|         array|
|OutPool2_ce0          |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_we0          |  out|    1|   ap_memory|                                                     OutPool2|         array|
|OutPool2_d0           |  out|   32|   ap_memory|                                                     OutPool2|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

