ARM v6 32-bit CPU

Modes
	16		User
	17		Fast Interrupt (High Speed Data Transfer)
	18		Interrupt Request
	19		Supervisor
	20		Abort
	21		Undefined Instruction (Emulation)
	22		System

Registers
	r0-r12	General Purpose
	r13		Stack Pointer
	r14		Return Address
	r15		Program Counter
	CPSR	Status Register

Reset
	Mode 19	(Supervisor)
	Interrupts Disabled
	r15 = 0x00000000

Jump Instructions			4
	Condition					4 bits
	Type						3 bits				(5)
	Set Return Address			1 bit
	Offset						24 bits				(Signed)

Immediate Data Instructions
	Condition					4 bits
	Type						3 bits				(1)
	Operator					4 bits				(?)
	Set Flags					1 bit
	Source Register				4 bits
	Destination Register		4 bits
	Rotate Right By 2			4 bits
	Value						8 bits

Move Immediate Instruction
	Condition					4 bits
	Type						3 bits				(1)
	Operator					4 bits				(13)
	Set Flags					1 bit
	Source Register				4 bits				(0)
	Destination Register		4 bits
	Rotate Right By 2			4 bits
	Value						8 bits
	