The designed adders are simulated and functionality is verified using testbench in Xilinx Vivado.
