{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1495630749241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1495630749241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 14:59:09 2017 " "Processing started: Wed May 24 14:59:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1495630749241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1495630749241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModularExponentation -c modExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1495630749241 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1495630749616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file modexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlClk-control " "Found design unit 1: controlClk-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modExp-modExp8 " "Found design unit 2: modExp-modExp8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 modMult-modMult8 " "Found design unit 3: modMult-modMult8" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 modMultCell-modMult " "Found design unit 4: modMultCell-modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdder-add " "Found design unit 5: fullAdder-add" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 367 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_register-shiftRight " "Found design unit 6: shift_register-shiftRight" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 388 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 dflipflop-flip " "Found design unit 7: dflipflop-flip" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 423 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 dubVec-conditionalDublicate " "Found design unit 8: dubVec-conditionalDublicate" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 controlBits-control " "Found design unit 9: controlBits-control" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 475 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 directionHandler-handler " "Found design unit 10: directionHandler-handler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 534 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlClk " "Found entity 1: controlClk" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "2 modExp " "Found entity 2: modExp" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "3 modMult " "Found entity 3: modMult" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "4 modMultCell " "Found entity 4: modMultCell" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdder " "Found entity 5: fullAdder" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_register " "Found entity 6: shift_register" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "7 dflipflop " "Found entity 7: dflipflop" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "8 dubVec " "Found entity 8: dubVec" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "9 controlBits " "Found entity 9: controlBits" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""} { "Info" "ISGN_ENTITY_NAME" "10 directionHandler " "Found entity 10: directionHandler" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1495630750132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modExp " "Elaborating entity \"modExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1495630750163 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "X modExp.vhd(51) " "VHDL Signal Declaration warning at modExp.vhd(51): used explicit default value for signal \"X\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630750163 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "E modExp.vhd(52) " "VHDL Signal Declaration warning at modExp.vhd(52): used explicit default value for signal \"E\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630750163 "|modExp"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M modExp.vhd(53) " "VHDL Signal Declaration warning at modExp.vhd(53): used explicit default value for signal \"M\" because signal was never assigned a value" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1495630750163 "|modExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlClk controlClk:cntlr A:control " "Elaborating entity \"controlClk\" using architecture \"A:control\" for hierarchy \"controlClk:cntlr\"" {  } { { "modExp.vhd" "cntlr" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "controlBits controlBits:swt A:control " "Elaborating entity \"controlBits\" using architecture \"A:control\" for hierarchy \"controlBits:swt\"" {  } { { "modExp.vhd" "swt" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMult modMult:multTop A:modmult8 " "Elaborating entity \"modMult\" using architecture \"A:modmult8\" for hierarchy \"modMult:multTop\"" {  } { { "modExp.vhd" "multTop" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 94 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "modMultCell modMult:multTop\|modMultCell:stCell A:modmult " "Elaborating entity \"modMultCell\" using architecture \"A:modmult\" for hierarchy \"modMult:multTop\|modMultCell:stCell\"" {  } { { "modExp.vhd" "stCell" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fullAdder modMult:multTop\|modMultCell:stCell\|fullAdder:add1 A:add " "Elaborating entity \"fullAdder\" using architecture \"A:add\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|fullAdder:add1\"" {  } { { "modExp.vhd" "add1" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 277 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dflipflop modMult:multTop\|modMultCell:stCell\|dflipflop:flipS A:flip " "Elaborating entity \"dflipflop\" using architecture \"A:flip\" for hierarchy \"modMult:multTop\|modMultCell:stCell\|dflipflop:flipS\"" {  } { { "modExp.vhd" "flipS" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 314 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "directionHandler directionHandler:dirH A:handler " "Elaborating entity \"directionHandler\" using architecture \"A:handler\" for hierarchy \"directionHandler:dirH\"" {  } { { "modExp.vhd" "dirH" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_register shift_register:z0shift A:shiftright " "Elaborating entity \"shift_register\" using architecture \"A:shiftright\" for hierarchy \"shift_register:z0shift\"" {  } { { "modExp.vhd" "z0shift" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "dubVec dubVec:dubZ A:conditionaldublicate " "Elaborating entity \"dubVec\" using architecture \"A:conditionaldublicate\" for hierarchy \"dubVec:dubZ\"" {  } { { "modExp.vhd" "dubZ" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 144 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1495630750538 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk modExp.vhd(452) " "VHDL Process Statement warning at modExp.vhd(452): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "modExp.vhd" "" { Text "C:/Users/riiss/GIT/FirstYearProject/src/modularExponentation/modExp.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1495630750538 "|modExp|dubVec:dubZ"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1495630751007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1495630751179 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1495630751460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1495630751460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1495630751522 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1495630751522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1495630751522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1495630751522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1495630751585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 14:59:11 2017 " "Processing ended: Wed May 24 14:59:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1495630751585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1495630751585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1495630751585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1495630751585 ""}
