$date
	Tue Feb  7 10:20:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
0$
#15
1"
#20
0"
1#
#25
1!
1"
#30
0"
#35
1"
#40
0"
0#
#45
0!
1"
#50
0"
#55
1"
#60
0"
1#
#65
1!
1"
#70
0"
0#
#75
0!
1"
#80
0"
1#
#85
1!
1"
#90
0"
#95
1"
#100
0"
