Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 20 11:46:34 2022
| Host         : DESKTOP-7AAJRE5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ram_top_control_sets_placed.rpt
| Design       : ram_top
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                            |                  |                1 |              2 |
|  clk_IBUF_BUFG | douta_OBUF[7]_inst_i_2_n_0 |                  |                3 |              8 |
|  clk_IBUF_BUFG | doutb_OBUF[7]_inst_i_2_n_0 |                  |                4 |              8 |
|  clk_IBUF_BUFG | ena_IBUF                   | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | enb_IBUF                   | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | your_instance_name1/E[0]   | rst_IBUF         |                2 |             16 |
|  clk_IBUF_BUFG | your_instance_name1/enb[0] | rst_IBUF         |                4 |             16 |
+----------------+----------------------------+------------------+------------------+----------------+


