Version 3.2 HI-TECH Software Intermediate Code
"94 mcc_generated_files/mcc.h
[v _PMD_Initialize `(v ~T0 @X0 0 ef ]
"292 mcc_generated_files/pin_manager.h
[v _PIN_MANAGER_Initialize `(v ~T0 @X0 0 ef ]
"81 mcc_generated_files/mcc.h
[v _OSCILLATOR_Initialize `(v ~T0 @X0 0 ef ]
"16603 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f47q10.h
[v _OSCCON1 `Vuc ~T0 @X0 0 e@3795 ]
"16743
[v _OSCCON3 `Vuc ~T0 @X0 0 e@3797 ]
"16895
[v _OSCEN `Vuc ~T0 @X0 0 e@3799 ]
"17004
[v _OSCFRQ `Vuc ~T0 @X0 0 e@3801 ]
"16946
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3800 ]
"17175
[v _PMD0 `Vuc ~T0 @X0 0 e@3804 ]
"17252
[v _PMD1 `Vuc ~T0 @X0 0 e@3805 ]
"17316
[v _PMD2 `Vuc ~T0 @X0 0 e@3806 ]
"17361
[v _PMD3 `Vuc ~T0 @X0 0 e@3807 ]
"17423
[v _PMD4 `Vuc ~T0 @X0 0 e@3808 ]
"17476
[v _PMD5 `Vuc ~T0 @X0 0 e@3809 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f47q10.h: 50: extern volatile unsigned char CLC1PPS @ 0xE1F;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f47q10.h
[; ;pic18f47q10.h: 52: asm("CLC1PPS equ 0E1Fh");
[; <" CLC1PPS equ 0E1Fh ;# ">
[; ;pic18f47q10.h: 55: typedef union {
[; ;pic18f47q10.h: 56: struct {
[; ;pic18f47q10.h: 57: unsigned PIN :3;
[; ;pic18f47q10.h: 58: unsigned PORT :2;
[; ;pic18f47q10.h: 59: };
[; ;pic18f47q10.h: 60: struct {
[; ;pic18f47q10.h: 61: unsigned CLC1PPS0 :1;
[; ;pic18f47q10.h: 62: unsigned CLC1PPS1 :1;
[; ;pic18f47q10.h: 63: unsigned CLC1PPS2 :1;
[; ;pic18f47q10.h: 64: unsigned CLC1PPS3 :1;
[; ;pic18f47q10.h: 65: unsigned CLC1PPS4 :1;
[; ;pic18f47q10.h: 66: };
[; ;pic18f47q10.h: 67: struct {
[; ;pic18f47q10.h: 68: unsigned CLC1PPS :5;
[; ;pic18f47q10.h: 69: };
[; ;pic18f47q10.h: 70: } CLC1PPSbits_t;
[; ;pic18f47q10.h: 71: extern volatile CLC1PPSbits_t CLC1PPSbits @ 0xE1F;
[; ;pic18f47q10.h: 116: extern volatile unsigned char CLC2PPS @ 0xE20;
"118
[; ;pic18f47q10.h: 118: asm("CLC2PPS equ 0E20h");
[; <" CLC2PPS equ 0E20h ;# ">
[; ;pic18f47q10.h: 121: typedef union {
[; ;pic18f47q10.h: 122: struct {
[; ;pic18f47q10.h: 123: unsigned PIN :3;
[; ;pic18f47q10.h: 124: unsigned PORT :2;
[; ;pic18f47q10.h: 125: };
[; ;pic18f47q10.h: 126: struct {
[; ;pic18f47q10.h: 127: unsigned CLC2PPS0 :1;
[; ;pic18f47q10.h: 128: unsigned CLC2PPS1 :1;
[; ;pic18f47q10.h: 129: unsigned CLC2PPS2 :1;
[; ;pic18f47q10.h: 130: unsigned CLC2PPS3 :1;
[; ;pic18f47q10.h: 131: unsigned CLC2PPS4 :1;
[; ;pic18f47q10.h: 132: };
[; ;pic18f47q10.h: 133: struct {
[; ;pic18f47q10.h: 134: unsigned CLC2PPS :5;
[; ;pic18f47q10.h: 135: };
[; ;pic18f47q10.h: 136: } CLC2PPSbits_t;
[; ;pic18f47q10.h: 137: extern volatile CLC2PPSbits_t CLC2PPSbits @ 0xE20;
[; ;pic18f47q10.h: 182: extern volatile unsigned char CLC3PPS @ 0xE21;
"184
[; ;pic18f47q10.h: 184: asm("CLC3PPS equ 0E21h");
[; <" CLC3PPS equ 0E21h ;# ">
[; ;pic18f47q10.h: 187: typedef union {
[; ;pic18f47q10.h: 188: struct {
[; ;pic18f47q10.h: 189: unsigned PIN :3;
[; ;pic18f47q10.h: 190: unsigned PORT :2;
[; ;pic18f47q10.h: 191: };
[; ;pic18f47q10.h: 192: struct {
[; ;pic18f47q10.h: 193: unsigned CLC3PPS0 :1;
[; ;pic18f47q10.h: 194: unsigned CLC3PPS1 :1;
[; ;pic18f47q10.h: 195: unsigned CLC3PPS2 :1;
[; ;pic18f47q10.h: 196: unsigned CLC3PPS3 :1;
[; ;pic18f47q10.h: 197: unsigned CLC3PPS4 :1;
[; ;pic18f47q10.h: 198: };
[; ;pic18f47q10.h: 199: struct {
[; ;pic18f47q10.h: 200: unsigned CLC3PPS :5;
[; ;pic18f47q10.h: 201: };
[; ;pic18f47q10.h: 202: } CLC3PPSbits_t;
[; ;pic18f47q10.h: 203: extern volatile CLC3PPSbits_t CLC3PPSbits @ 0xE21;
[; ;pic18f47q10.h: 248: extern volatile unsigned char CLC4PPS @ 0xE22;
"250
[; ;pic18f47q10.h: 250: asm("CLC4PPS equ 0E22h");
[; <" CLC4PPS equ 0E22h ;# ">
[; ;pic18f47q10.h: 253: typedef union {
[; ;pic18f47q10.h: 254: struct {
[; ;pic18f47q10.h: 255: unsigned PIN :3;
[; ;pic18f47q10.h: 256: unsigned PORT :2;
[; ;pic18f47q10.h: 257: };
[; ;pic18f47q10.h: 258: struct {
[; ;pic18f47q10.h: 259: unsigned CLC4PPS0 :1;
[; ;pic18f47q10.h: 260: unsigned CLC4PPS1 :1;
[; ;pic18f47q10.h: 261: unsigned CLC4PPS2 :1;
[; ;pic18f47q10.h: 262: unsigned CLC4PPS3 :1;
[; ;pic18f47q10.h: 263: unsigned CLC4PPS4 :1;
[; ;pic18f47q10.h: 264: };
[; ;pic18f47q10.h: 265: struct {
[; ;pic18f47q10.h: 266: unsigned CLC4PPS :5;
[; ;pic18f47q10.h: 267: };
[; ;pic18f47q10.h: 268: } CLC4PPSbits_t;
[; ;pic18f47q10.h: 269: extern volatile CLC4PPSbits_t CLC4PPSbits @ 0xE22;
[; ;pic18f47q10.h: 314: extern volatile unsigned char CLC5PPS @ 0xE23;
"316
[; ;pic18f47q10.h: 316: asm("CLC5PPS equ 0E23h");
[; <" CLC5PPS equ 0E23h ;# ">
[; ;pic18f47q10.h: 319: typedef union {
[; ;pic18f47q10.h: 320: struct {
[; ;pic18f47q10.h: 321: unsigned PIN :3;
[; ;pic18f47q10.h: 322: unsigned PORT :2;
[; ;pic18f47q10.h: 323: };
[; ;pic18f47q10.h: 324: struct {
[; ;pic18f47q10.h: 325: unsigned CLC5PPS0 :1;
[; ;pic18f47q10.h: 326: unsigned CLC5PPS1 :1;
[; ;pic18f47q10.h: 327: unsigned CLC5PPS2 :1;
[; ;pic18f47q10.h: 328: unsigned CLC5PPS3 :1;
[; ;pic18f47q10.h: 329: unsigned CLC5PPS4 :1;
[; ;pic18f47q10.h: 330: };
[; ;pic18f47q10.h: 331: struct {
[; ;pic18f47q10.h: 332: unsigned CLC5PPS :5;
[; ;pic18f47q10.h: 333: };
[; ;pic18f47q10.h: 334: } CLC5PPSbits_t;
[; ;pic18f47q10.h: 335: extern volatile CLC5PPSbits_t CLC5PPSbits @ 0xE23;
[; ;pic18f47q10.h: 380: extern volatile unsigned char CLC6PPS @ 0xE24;
"382
[; ;pic18f47q10.h: 382: asm("CLC6PPS equ 0E24h");
[; <" CLC6PPS equ 0E24h ;# ">
[; ;pic18f47q10.h: 385: typedef union {
[; ;pic18f47q10.h: 386: struct {
[; ;pic18f47q10.h: 387: unsigned PIN :3;
[; ;pic18f47q10.h: 388: unsigned PORT :2;
[; ;pic18f47q10.h: 389: };
[; ;pic18f47q10.h: 390: struct {
[; ;pic18f47q10.h: 391: unsigned CLC6PPS0 :1;
[; ;pic18f47q10.h: 392: unsigned CLC6PPS1 :1;
[; ;pic18f47q10.h: 393: unsigned CLC6PPS2 :1;
[; ;pic18f47q10.h: 394: unsigned CLC6PPS3 :1;
[; ;pic18f47q10.h: 395: unsigned CLC6PPS4 :1;
[; ;pic18f47q10.h: 396: };
[; ;pic18f47q10.h: 397: struct {
[; ;pic18f47q10.h: 398: unsigned CLC6PPS :5;
[; ;pic18f47q10.h: 399: };
[; ;pic18f47q10.h: 400: } CLC6PPSbits_t;
[; ;pic18f47q10.h: 401: extern volatile CLC6PPSbits_t CLC6PPSbits @ 0xE24;
[; ;pic18f47q10.h: 446: extern volatile unsigned char CLC7PPS @ 0xE25;
"448
[; ;pic18f47q10.h: 448: asm("CLC7PPS equ 0E25h");
[; <" CLC7PPS equ 0E25h ;# ">
[; ;pic18f47q10.h: 451: typedef union {
[; ;pic18f47q10.h: 452: struct {
[; ;pic18f47q10.h: 453: unsigned PIN :3;
[; ;pic18f47q10.h: 454: unsigned PORT :2;
[; ;pic18f47q10.h: 455: };
[; ;pic18f47q10.h: 456: struct {
[; ;pic18f47q10.h: 457: unsigned CLC7PPS0 :1;
[; ;pic18f47q10.h: 458: unsigned CLC7PPS1 :1;
[; ;pic18f47q10.h: 459: unsigned CLC7PPS2 :1;
[; ;pic18f47q10.h: 460: unsigned CLC7PPS3 :1;
[; ;pic18f47q10.h: 461: unsigned CLC7PPS4 :1;
[; ;pic18f47q10.h: 462: };
[; ;pic18f47q10.h: 463: struct {
[; ;pic18f47q10.h: 464: unsigned CLC7PPS :5;
[; ;pic18f47q10.h: 465: };
[; ;pic18f47q10.h: 466: } CLC7PPSbits_t;
[; ;pic18f47q10.h: 467: extern volatile CLC7PPSbits_t CLC7PPSbits @ 0xE25;
[; ;pic18f47q10.h: 512: extern volatile unsigned char CLC8PPS @ 0xE26;
"514
[; ;pic18f47q10.h: 514: asm("CLC8PPS equ 0E26h");
[; <" CLC8PPS equ 0E26h ;# ">
[; ;pic18f47q10.h: 517: typedef union {
[; ;pic18f47q10.h: 518: struct {
[; ;pic18f47q10.h: 519: unsigned PIN :3;
[; ;pic18f47q10.h: 520: unsigned PORT :2;
[; ;pic18f47q10.h: 521: };
[; ;pic18f47q10.h: 522: struct {
[; ;pic18f47q10.h: 523: unsigned CLC8PPS0 :1;
[; ;pic18f47q10.h: 524: unsigned CLC8PPS1 :1;
[; ;pic18f47q10.h: 525: unsigned CLC8PPS2 :1;
[; ;pic18f47q10.h: 526: unsigned CLC8PPS3 :1;
[; ;pic18f47q10.h: 527: unsigned CLC8PPS4 :1;
[; ;pic18f47q10.h: 528: };
[; ;pic18f47q10.h: 529: struct {
[; ;pic18f47q10.h: 530: unsigned CLC8PPS :5;
[; ;pic18f47q10.h: 531: };
[; ;pic18f47q10.h: 532: } CLC8PPSbits_t;
[; ;pic18f47q10.h: 533: extern volatile CLC8PPSbits_t CLC8PPSbits @ 0xE26;
[; ;pic18f47q10.h: 578: extern volatile unsigned char CLC1CON @ 0xE27;
"580
[; ;pic18f47q10.h: 580: asm("CLC1CON equ 0E27h");
[; <" CLC1CON equ 0E27h ;# ">
[; ;pic18f47q10.h: 583: typedef union {
[; ;pic18f47q10.h: 584: struct {
[; ;pic18f47q10.h: 585: unsigned MODE :3;
[; ;pic18f47q10.h: 586: unsigned INTN :1;
[; ;pic18f47q10.h: 587: unsigned INTP :1;
[; ;pic18f47q10.h: 588: unsigned OUT :1;
[; ;pic18f47q10.h: 589: unsigned OE :1;
[; ;pic18f47q10.h: 590: unsigned EN :1;
[; ;pic18f47q10.h: 591: };
[; ;pic18f47q10.h: 592: struct {
[; ;pic18f47q10.h: 593: unsigned MODE0 :1;
[; ;pic18f47q10.h: 594: unsigned MODE1 :1;
[; ;pic18f47q10.h: 595: unsigned MODE2 :1;
[; ;pic18f47q10.h: 596: };
[; ;pic18f47q10.h: 597: struct {
[; ;pic18f47q10.h: 598: unsigned LC1MODE :3;
[; ;pic18f47q10.h: 599: unsigned LC1INTN :1;
[; ;pic18f47q10.h: 600: unsigned LC1INTP :1;
[; ;pic18f47q10.h: 601: unsigned LC1OUT :1;
[; ;pic18f47q10.h: 602: unsigned LC1OE :1;
[; ;pic18f47q10.h: 603: unsigned LC1EN :1;
[; ;pic18f47q10.h: 604: };
[; ;pic18f47q10.h: 605: struct {
[; ;pic18f47q10.h: 606: unsigned LC1MODE0 :1;
[; ;pic18f47q10.h: 607: unsigned LC1MODE1 :1;
[; ;pic18f47q10.h: 608: unsigned LC1MODE2 :1;
[; ;pic18f47q10.h: 609: };
[; ;pic18f47q10.h: 610: } CLC1CONbits_t;
[; ;pic18f47q10.h: 611: extern volatile CLC1CONbits_t CLC1CONbits @ 0xE27;
[; ;pic18f47q10.h: 706: extern volatile unsigned char CLC1POL @ 0xE28;
"708
[; ;pic18f47q10.h: 708: asm("CLC1POL equ 0E28h");
[; <" CLC1POL equ 0E28h ;# ">
[; ;pic18f47q10.h: 711: typedef union {
[; ;pic18f47q10.h: 712: struct {
[; ;pic18f47q10.h: 713: unsigned G1POL :1;
[; ;pic18f47q10.h: 714: unsigned G2POL :1;
[; ;pic18f47q10.h: 715: unsigned G3POL :1;
[; ;pic18f47q10.h: 716: unsigned G4POL :1;
[; ;pic18f47q10.h: 717: unsigned :3;
[; ;pic18f47q10.h: 718: unsigned POL :1;
[; ;pic18f47q10.h: 719: };
[; ;pic18f47q10.h: 720: struct {
[; ;pic18f47q10.h: 721: unsigned LC1G1POL :1;
[; ;pic18f47q10.h: 722: unsigned LC1G2POL :1;
[; ;pic18f47q10.h: 723: unsigned LC1G3POL :1;
[; ;pic18f47q10.h: 724: unsigned LC1G4POL :1;
[; ;pic18f47q10.h: 725: unsigned :3;
[; ;pic18f47q10.h: 726: unsigned LC1POL :1;
[; ;pic18f47q10.h: 727: };
[; ;pic18f47q10.h: 728: } CLC1POLbits_t;
[; ;pic18f47q10.h: 729: extern volatile CLC1POLbits_t CLC1POLbits @ 0xE28;
[; ;pic18f47q10.h: 784: extern volatile unsigned char CLC1SEL0 @ 0xE29;
"786
[; ;pic18f47q10.h: 786: asm("CLC1SEL0 equ 0E29h");
[; <" CLC1SEL0 equ 0E29h ;# ">
[; ;pic18f47q10.h: 789: typedef union {
[; ;pic18f47q10.h: 790: struct {
[; ;pic18f47q10.h: 791: unsigned D1S :8;
[; ;pic18f47q10.h: 792: };
[; ;pic18f47q10.h: 793: struct {
[; ;pic18f47q10.h: 794: unsigned LC1D1S :8;
[; ;pic18f47q10.h: 795: };
[; ;pic18f47q10.h: 796: struct {
[; ;pic18f47q10.h: 797: unsigned D1S0 :1;
[; ;pic18f47q10.h: 798: unsigned D1S1 :1;
[; ;pic18f47q10.h: 799: unsigned D1S2 :1;
[; ;pic18f47q10.h: 800: unsigned D1S3 :1;
[; ;pic18f47q10.h: 801: unsigned D1S4 :1;
[; ;pic18f47q10.h: 802: unsigned D1S5 :1;
[; ;pic18f47q10.h: 803: unsigned D1S6 :1;
[; ;pic18f47q10.h: 804: unsigned D1S7 :1;
[; ;pic18f47q10.h: 805: };
[; ;pic18f47q10.h: 806: struct {
[; ;pic18f47q10.h: 807: unsigned LC1D1S0 :1;
[; ;pic18f47q10.h: 808: unsigned LC1D1S1 :1;
[; ;pic18f47q10.h: 809: unsigned LC1D1S2 :1;
[; ;pic18f47q10.h: 810: unsigned LC1D1S3 :1;
[; ;pic18f47q10.h: 811: unsigned LC1D1S4 :1;
[; ;pic18f47q10.h: 812: unsigned LC1D1S5 :1;
[; ;pic18f47q10.h: 813: unsigned LC1D1S6 :1;
[; ;pic18f47q10.h: 814: unsigned LC1D1S7 :1;
[; ;pic18f47q10.h: 815: };
[; ;pic18f47q10.h: 816: } CLC1SEL0bits_t;
[; ;pic18f47q10.h: 817: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xE29;
[; ;pic18f47q10.h: 912: extern volatile unsigned char CLC1SEL1 @ 0xE2A;
"914
[; ;pic18f47q10.h: 914: asm("CLC1SEL1 equ 0E2Ah");
[; <" CLC1SEL1 equ 0E2Ah ;# ">
[; ;pic18f47q10.h: 917: typedef union {
[; ;pic18f47q10.h: 918: struct {
[; ;pic18f47q10.h: 919: unsigned D2S :8;
[; ;pic18f47q10.h: 920: };
[; ;pic18f47q10.h: 921: struct {
[; ;pic18f47q10.h: 922: unsigned LC1D2S :8;
[; ;pic18f47q10.h: 923: };
[; ;pic18f47q10.h: 924: struct {
[; ;pic18f47q10.h: 925: unsigned D2S0 :1;
[; ;pic18f47q10.h: 926: unsigned D2S1 :1;
[; ;pic18f47q10.h: 927: unsigned D2S2 :1;
[; ;pic18f47q10.h: 928: unsigned D2S3 :1;
[; ;pic18f47q10.h: 929: unsigned D2S4 :1;
[; ;pic18f47q10.h: 930: unsigned D2S5 :1;
[; ;pic18f47q10.h: 931: unsigned D2S6 :1;
[; ;pic18f47q10.h: 932: unsigned D2S7 :1;
[; ;pic18f47q10.h: 933: };
[; ;pic18f47q10.h: 934: struct {
[; ;pic18f47q10.h: 935: unsigned LC1D2S0 :1;
[; ;pic18f47q10.h: 936: unsigned LC1D2S1 :1;
[; ;pic18f47q10.h: 937: unsigned LC1D2S2 :1;
[; ;pic18f47q10.h: 938: unsigned LC1D2S3 :1;
[; ;pic18f47q10.h: 939: unsigned LC1D2S4 :1;
[; ;pic18f47q10.h: 940: unsigned LC1D2S5 :1;
[; ;pic18f47q10.h: 941: unsigned LC1D2S6 :1;
[; ;pic18f47q10.h: 942: unsigned LC1D2S7 :1;
[; ;pic18f47q10.h: 943: };
[; ;pic18f47q10.h: 944: } CLC1SEL1bits_t;
[; ;pic18f47q10.h: 945: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xE2A;
[; ;pic18f47q10.h: 1040: extern volatile unsigned char CLC1SEL2 @ 0xE2B;
"1042
[; ;pic18f47q10.h: 1042: asm("CLC1SEL2 equ 0E2Bh");
[; <" CLC1SEL2 equ 0E2Bh ;# ">
[; ;pic18f47q10.h: 1045: typedef union {
[; ;pic18f47q10.h: 1046: struct {
[; ;pic18f47q10.h: 1047: unsigned D3S :8;
[; ;pic18f47q10.h: 1048: };
[; ;pic18f47q10.h: 1049: struct {
[; ;pic18f47q10.h: 1050: unsigned LC1D3S :8;
[; ;pic18f47q10.h: 1051: };
[; ;pic18f47q10.h: 1052: struct {
[; ;pic18f47q10.h: 1053: unsigned D3S0 :1;
[; ;pic18f47q10.h: 1054: unsigned D3S1 :1;
[; ;pic18f47q10.h: 1055: unsigned D3S2 :1;
[; ;pic18f47q10.h: 1056: unsigned D3S3 :1;
[; ;pic18f47q10.h: 1057: unsigned D3S4 :1;
[; ;pic18f47q10.h: 1058: unsigned D3S5 :1;
[; ;pic18f47q10.h: 1059: unsigned D3S6 :1;
[; ;pic18f47q10.h: 1060: unsigned D3S7 :1;
[; ;pic18f47q10.h: 1061: };
[; ;pic18f47q10.h: 1062: struct {
[; ;pic18f47q10.h: 1063: unsigned LC1D3S0 :1;
[; ;pic18f47q10.h: 1064: unsigned LC1D3S1 :1;
[; ;pic18f47q10.h: 1065: unsigned LC1D3S2 :1;
[; ;pic18f47q10.h: 1066: unsigned LC1D3S3 :1;
[; ;pic18f47q10.h: 1067: unsigned LC1D3S4 :1;
[; ;pic18f47q10.h: 1068: unsigned LC1D3S5 :1;
[; ;pic18f47q10.h: 1069: unsigned LC1D3S6 :1;
[; ;pic18f47q10.h: 1070: unsigned LC1D3S7 :1;
[; ;pic18f47q10.h: 1071: };
[; ;pic18f47q10.h: 1072: } CLC1SEL2bits_t;
[; ;pic18f47q10.h: 1073: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xE2B;
[; ;pic18f47q10.h: 1168: extern volatile unsigned char CLC1SEL3 @ 0xE2C;
"1170
[; ;pic18f47q10.h: 1170: asm("CLC1SEL3 equ 0E2Ch");
[; <" CLC1SEL3 equ 0E2Ch ;# ">
[; ;pic18f47q10.h: 1173: typedef union {
[; ;pic18f47q10.h: 1174: struct {
[; ;pic18f47q10.h: 1175: unsigned D4S :8;
[; ;pic18f47q10.h: 1176: };
[; ;pic18f47q10.h: 1177: struct {
[; ;pic18f47q10.h: 1178: unsigned LC1D4S :8;
[; ;pic18f47q10.h: 1179: };
[; ;pic18f47q10.h: 1180: struct {
[; ;pic18f47q10.h: 1181: unsigned D4S0 :1;
[; ;pic18f47q10.h: 1182: unsigned D4S1 :1;
[; ;pic18f47q10.h: 1183: unsigned D4S2 :1;
[; ;pic18f47q10.h: 1184: unsigned D4S3 :1;
[; ;pic18f47q10.h: 1185: unsigned D4S4 :1;
[; ;pic18f47q10.h: 1186: unsigned D4S5 :1;
[; ;pic18f47q10.h: 1187: unsigned D4S6 :1;
[; ;pic18f47q10.h: 1188: unsigned D4S7 :1;
[; ;pic18f47q10.h: 1189: };
[; ;pic18f47q10.h: 1190: struct {
[; ;pic18f47q10.h: 1191: unsigned LC1D4S0 :1;
[; ;pic18f47q10.h: 1192: unsigned LC1D4S1 :1;
[; ;pic18f47q10.h: 1193: unsigned LC1D4S2 :1;
[; ;pic18f47q10.h: 1194: unsigned LC1D4S3 :1;
[; ;pic18f47q10.h: 1195: unsigned LC1D4S4 :1;
[; ;pic18f47q10.h: 1196: unsigned LC1D4S5 :1;
[; ;pic18f47q10.h: 1197: unsigned LC1D4S6 :1;
[; ;pic18f47q10.h: 1198: unsigned LC1D4S7 :1;
[; ;pic18f47q10.h: 1199: };
[; ;pic18f47q10.h: 1200: } CLC1SEL3bits_t;
[; ;pic18f47q10.h: 1201: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xE2C;
[; ;pic18f47q10.h: 1296: extern volatile unsigned char CLC1GLS0 @ 0xE2D;
"1298
[; ;pic18f47q10.h: 1298: asm("CLC1GLS0 equ 0E2Dh");
[; <" CLC1GLS0 equ 0E2Dh ;# ">
[; ;pic18f47q10.h: 1301: typedef union {
[; ;pic18f47q10.h: 1302: struct {
[; ;pic18f47q10.h: 1303: unsigned G1D1N :1;
[; ;pic18f47q10.h: 1304: unsigned G1D1T :1;
[; ;pic18f47q10.h: 1305: unsigned G1D2N :1;
[; ;pic18f47q10.h: 1306: unsigned G1D2T :1;
[; ;pic18f47q10.h: 1307: unsigned G1D3N :1;
[; ;pic18f47q10.h: 1308: unsigned G1D3T :1;
[; ;pic18f47q10.h: 1309: unsigned G1D4N :1;
[; ;pic18f47q10.h: 1310: unsigned G1D4T :1;
[; ;pic18f47q10.h: 1311: };
[; ;pic18f47q10.h: 1312: struct {
[; ;pic18f47q10.h: 1313: unsigned LC1G1D1N :1;
[; ;pic18f47q10.h: 1314: unsigned LC1G1D1T :1;
[; ;pic18f47q10.h: 1315: unsigned LC1G1D2N :1;
[; ;pic18f47q10.h: 1316: unsigned LC1G1D2T :1;
[; ;pic18f47q10.h: 1317: unsigned LC1G1D3N :1;
[; ;pic18f47q10.h: 1318: unsigned LC1G1D3T :1;
[; ;pic18f47q10.h: 1319: unsigned LC1G1D4N :1;
[; ;pic18f47q10.h: 1320: unsigned LC1G1D4T :1;
[; ;pic18f47q10.h: 1321: };
[; ;pic18f47q10.h: 1322: } CLC1GLS0bits_t;
[; ;pic18f47q10.h: 1323: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xE2D;
[; ;pic18f47q10.h: 1408: extern volatile unsigned char CLC1GLS1 @ 0xE2E;
"1410
[; ;pic18f47q10.h: 1410: asm("CLC1GLS1 equ 0E2Eh");
[; <" CLC1GLS1 equ 0E2Eh ;# ">
[; ;pic18f47q10.h: 1413: typedef union {
[; ;pic18f47q10.h: 1414: struct {
[; ;pic18f47q10.h: 1415: unsigned G2D1N :1;
[; ;pic18f47q10.h: 1416: unsigned G2D1T :1;
[; ;pic18f47q10.h: 1417: unsigned G2D2N :1;
[; ;pic18f47q10.h: 1418: unsigned G2D2T :1;
[; ;pic18f47q10.h: 1419: unsigned G2D3N :1;
[; ;pic18f47q10.h: 1420: unsigned G2D3T :1;
[; ;pic18f47q10.h: 1421: unsigned G2D4N :1;
[; ;pic18f47q10.h: 1422: unsigned G2D4T :1;
[; ;pic18f47q10.h: 1423: };
[; ;pic18f47q10.h: 1424: struct {
[; ;pic18f47q10.h: 1425: unsigned LC1G2D1N :1;
[; ;pic18f47q10.h: 1426: unsigned LC1G2D1T :1;
[; ;pic18f47q10.h: 1427: unsigned LC1G2D2N :1;
[; ;pic18f47q10.h: 1428: unsigned LC1G2D2T :1;
[; ;pic18f47q10.h: 1429: unsigned LC1G2D3N :1;
[; ;pic18f47q10.h: 1430: unsigned LC1G2D3T :1;
[; ;pic18f47q10.h: 1431: unsigned LC1G2D4N :1;
[; ;pic18f47q10.h: 1432: unsigned LC1G2D4T :1;
[; ;pic18f47q10.h: 1433: };
[; ;pic18f47q10.h: 1434: } CLC1GLS1bits_t;
[; ;pic18f47q10.h: 1435: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xE2E;
[; ;pic18f47q10.h: 1520: extern volatile unsigned char CLC1GLS2 @ 0xE2F;
"1522
[; ;pic18f47q10.h: 1522: asm("CLC1GLS2 equ 0E2Fh");
[; <" CLC1GLS2 equ 0E2Fh ;# ">
[; ;pic18f47q10.h: 1525: typedef union {
[; ;pic18f47q10.h: 1526: struct {
[; ;pic18f47q10.h: 1527: unsigned G3D1N :1;
[; ;pic18f47q10.h: 1528: unsigned G3D1T :1;
[; ;pic18f47q10.h: 1529: unsigned G3D2N :1;
[; ;pic18f47q10.h: 1530: unsigned G3D2T :1;
[; ;pic18f47q10.h: 1531: unsigned G3D3N :1;
[; ;pic18f47q10.h: 1532: unsigned G3D3T :1;
[; ;pic18f47q10.h: 1533: unsigned G3D4N :1;
[; ;pic18f47q10.h: 1534: unsigned G3D4T :1;
[; ;pic18f47q10.h: 1535: };
[; ;pic18f47q10.h: 1536: struct {
[; ;pic18f47q10.h: 1537: unsigned LC1G3D1N :1;
[; ;pic18f47q10.h: 1538: unsigned LC1G3D1T :1;
[; ;pic18f47q10.h: 1539: unsigned LC1G3D2N :1;
[; ;pic18f47q10.h: 1540: unsigned LC1G3D2T :1;
[; ;pic18f47q10.h: 1541: unsigned LC1G3D3N :1;
[; ;pic18f47q10.h: 1542: unsigned LC1G3D3T :1;
[; ;pic18f47q10.h: 1543: unsigned LC1G3D4N :1;
[; ;pic18f47q10.h: 1544: unsigned LC1G3D4T :1;
[; ;pic18f47q10.h: 1545: };
[; ;pic18f47q10.h: 1546: } CLC1GLS2bits_t;
[; ;pic18f47q10.h: 1547: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xE2F;
[; ;pic18f47q10.h: 1632: extern volatile unsigned char CLC1GLS3 @ 0xE30;
"1634
[; ;pic18f47q10.h: 1634: asm("CLC1GLS3 equ 0E30h");
[; <" CLC1GLS3 equ 0E30h ;# ">
[; ;pic18f47q10.h: 1637: typedef union {
[; ;pic18f47q10.h: 1638: struct {
[; ;pic18f47q10.h: 1639: unsigned G4D1N :1;
[; ;pic18f47q10.h: 1640: unsigned G4D1T :1;
[; ;pic18f47q10.h: 1641: unsigned G4D2N :1;
[; ;pic18f47q10.h: 1642: unsigned G4D2T :1;
[; ;pic18f47q10.h: 1643: unsigned G4D3N :1;
[; ;pic18f47q10.h: 1644: unsigned G4D3T :1;
[; ;pic18f47q10.h: 1645: unsigned G4D4N :1;
[; ;pic18f47q10.h: 1646: unsigned G4D4T :1;
[; ;pic18f47q10.h: 1647: };
[; ;pic18f47q10.h: 1648: struct {
[; ;pic18f47q10.h: 1649: unsigned LC1G4D1N :1;
[; ;pic18f47q10.h: 1650: unsigned LC1G4D1T :1;
[; ;pic18f47q10.h: 1651: unsigned LC1G4D2N :1;
[; ;pic18f47q10.h: 1652: unsigned LC1G4D2T :1;
[; ;pic18f47q10.h: 1653: unsigned LC1G4D3N :1;
[; ;pic18f47q10.h: 1654: unsigned LC1G4D3T :1;
[; ;pic18f47q10.h: 1655: unsigned LC1G4D4N :1;
[; ;pic18f47q10.h: 1656: unsigned LC1G4D4T :1;
[; ;pic18f47q10.h: 1657: };
[; ;pic18f47q10.h: 1658: } CLC1GLS3bits_t;
[; ;pic18f47q10.h: 1659: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xE30;
[; ;pic18f47q10.h: 1744: extern volatile unsigned char CLC2CON @ 0xE31;
"1746
[; ;pic18f47q10.h: 1746: asm("CLC2CON equ 0E31h");
[; <" CLC2CON equ 0E31h ;# ">
[; ;pic18f47q10.h: 1749: typedef union {
[; ;pic18f47q10.h: 1750: struct {
[; ;pic18f47q10.h: 1751: unsigned MODE :3;
[; ;pic18f47q10.h: 1752: unsigned INTN :1;
[; ;pic18f47q10.h: 1753: unsigned INTP :1;
[; ;pic18f47q10.h: 1754: unsigned OUT :1;
[; ;pic18f47q10.h: 1755: unsigned OE :1;
[; ;pic18f47q10.h: 1756: unsigned EN :1;
[; ;pic18f47q10.h: 1757: };
[; ;pic18f47q10.h: 1758: struct {
[; ;pic18f47q10.h: 1759: unsigned MODE0 :1;
[; ;pic18f47q10.h: 1760: unsigned MODE1 :1;
[; ;pic18f47q10.h: 1761: unsigned MODE2 :1;
[; ;pic18f47q10.h: 1762: };
[; ;pic18f47q10.h: 1763: struct {
[; ;pic18f47q10.h: 1764: unsigned LC2MODE :3;
[; ;pic18f47q10.h: 1765: unsigned LC2INTN :1;
[; ;pic18f47q10.h: 1766: unsigned LC2INTP :1;
[; ;pic18f47q10.h: 1767: unsigned LC2OUT :1;
[; ;pic18f47q10.h: 1768: unsigned LC2OE :1;
[; ;pic18f47q10.h: 1769: unsigned LC2EN :1;
[; ;pic18f47q10.h: 1770: };
[; ;pic18f47q10.h: 1771: struct {
[; ;pic18f47q10.h: 1772: unsigned LC2MODE0 :1;
[; ;pic18f47q10.h: 1773: unsigned LC2MODE1 :1;
[; ;pic18f47q10.h: 1774: unsigned LC2MODE2 :1;
[; ;pic18f47q10.h: 1775: };
[; ;pic18f47q10.h: 1776: } CLC2CONbits_t;
[; ;pic18f47q10.h: 1777: extern volatile CLC2CONbits_t CLC2CONbits @ 0xE31;
[; ;pic18f47q10.h: 1872: extern volatile unsigned char CLC2POL @ 0xE32;
"1874
[; ;pic18f47q10.h: 1874: asm("CLC2POL equ 0E32h");
[; <" CLC2POL equ 0E32h ;# ">
[; ;pic18f47q10.h: 1877: typedef union {
[; ;pic18f47q10.h: 1878: struct {
[; ;pic18f47q10.h: 1879: unsigned G1POL :1;
[; ;pic18f47q10.h: 1880: unsigned G2POL :1;
[; ;pic18f47q10.h: 1881: unsigned G3POL :1;
[; ;pic18f47q10.h: 1882: unsigned G4POL :1;
[; ;pic18f47q10.h: 1883: unsigned :3;
[; ;pic18f47q10.h: 1884: unsigned POL :1;
[; ;pic18f47q10.h: 1885: };
[; ;pic18f47q10.h: 1886: struct {
[; ;pic18f47q10.h: 1887: unsigned LC2G1POL :1;
[; ;pic18f47q10.h: 1888: unsigned LC2G2POL :1;
[; ;pic18f47q10.h: 1889: unsigned LC2G3POL :1;
[; ;pic18f47q10.h: 1890: unsigned LC2G4POL :1;
[; ;pic18f47q10.h: 1891: unsigned :3;
[; ;pic18f47q10.h: 1892: unsigned LC2POL :1;
[; ;pic18f47q10.h: 1893: };
[; ;pic18f47q10.h: 1894: } CLC2POLbits_t;
[; ;pic18f47q10.h: 1895: extern volatile CLC2POLbits_t CLC2POLbits @ 0xE32;
[; ;pic18f47q10.h: 1950: extern volatile unsigned char CLC2SEL0 @ 0xE33;
"1952
[; ;pic18f47q10.h: 1952: asm("CLC2SEL0 equ 0E33h");
[; <" CLC2SEL0 equ 0E33h ;# ">
[; ;pic18f47q10.h: 1955: typedef union {
[; ;pic18f47q10.h: 1956: struct {
[; ;pic18f47q10.h: 1957: unsigned D1S :8;
[; ;pic18f47q10.h: 1958: };
[; ;pic18f47q10.h: 1959: struct {
[; ;pic18f47q10.h: 1960: unsigned LC2D1S :8;
[; ;pic18f47q10.h: 1961: };
[; ;pic18f47q10.h: 1962: struct {
[; ;pic18f47q10.h: 1963: unsigned D1S0 :1;
[; ;pic18f47q10.h: 1964: unsigned D1S1 :1;
[; ;pic18f47q10.h: 1965: unsigned D1S2 :1;
[; ;pic18f47q10.h: 1966: unsigned D1S3 :1;
[; ;pic18f47q10.h: 1967: unsigned D1S4 :1;
[; ;pic18f47q10.h: 1968: unsigned D1S5 :1;
[; ;pic18f47q10.h: 1969: unsigned D1S6 :1;
[; ;pic18f47q10.h: 1970: unsigned D1S7 :1;
[; ;pic18f47q10.h: 1971: };
[; ;pic18f47q10.h: 1972: struct {
[; ;pic18f47q10.h: 1973: unsigned LC2D1S0 :1;
[; ;pic18f47q10.h: 1974: unsigned LC2D1S1 :1;
[; ;pic18f47q10.h: 1975: unsigned LC2D1S2 :1;
[; ;pic18f47q10.h: 1976: unsigned LC2D1S3 :1;
[; ;pic18f47q10.h: 1977: unsigned LC2D1S4 :1;
[; ;pic18f47q10.h: 1978: unsigned LC2D1S5 :1;
[; ;pic18f47q10.h: 1979: unsigned LC2D1S6 :1;
[; ;pic18f47q10.h: 1980: unsigned LC2D1S7 :1;
[; ;pic18f47q10.h: 1981: };
[; ;pic18f47q10.h: 1982: } CLC2SEL0bits_t;
[; ;pic18f47q10.h: 1983: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xE33;
[; ;pic18f47q10.h: 2078: extern volatile unsigned char CLC2SEL1 @ 0xE34;
"2080
[; ;pic18f47q10.h: 2080: asm("CLC2SEL1 equ 0E34h");
[; <" CLC2SEL1 equ 0E34h ;# ">
[; ;pic18f47q10.h: 2083: typedef union {
[; ;pic18f47q10.h: 2084: struct {
[; ;pic18f47q10.h: 2085: unsigned D2S :8;
[; ;pic18f47q10.h: 2086: };
[; ;pic18f47q10.h: 2087: struct {
[; ;pic18f47q10.h: 2088: unsigned LC2D2S :8;
[; ;pic18f47q10.h: 2089: };
[; ;pic18f47q10.h: 2090: struct {
[; ;pic18f47q10.h: 2091: unsigned D2S0 :1;
[; ;pic18f47q10.h: 2092: unsigned D2S1 :1;
[; ;pic18f47q10.h: 2093: unsigned D2S2 :1;
[; ;pic18f47q10.h: 2094: unsigned D2S3 :1;
[; ;pic18f47q10.h: 2095: unsigned D2S4 :1;
[; ;pic18f47q10.h: 2096: unsigned D2S5 :1;
[; ;pic18f47q10.h: 2097: unsigned D2S6 :1;
[; ;pic18f47q10.h: 2098: unsigned D2S7 :1;
[; ;pic18f47q10.h: 2099: };
[; ;pic18f47q10.h: 2100: struct {
[; ;pic18f47q10.h: 2101: unsigned LC2D2S0 :1;
[; ;pic18f47q10.h: 2102: unsigned LC2D2S1 :1;
[; ;pic18f47q10.h: 2103: unsigned LC2D2S2 :1;
[; ;pic18f47q10.h: 2104: unsigned LC2D2S3 :1;
[; ;pic18f47q10.h: 2105: unsigned LC2D2S4 :1;
[; ;pic18f47q10.h: 2106: unsigned LC2D2S5 :1;
[; ;pic18f47q10.h: 2107: unsigned LC2D2S6 :1;
[; ;pic18f47q10.h: 2108: unsigned LC2D2S7 :1;
[; ;pic18f47q10.h: 2109: };
[; ;pic18f47q10.h: 2110: } CLC2SEL1bits_t;
[; ;pic18f47q10.h: 2111: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xE34;
[; ;pic18f47q10.h: 2206: extern volatile unsigned char CLC2SEL2 @ 0xE35;
"2208
[; ;pic18f47q10.h: 2208: asm("CLC2SEL2 equ 0E35h");
[; <" CLC2SEL2 equ 0E35h ;# ">
[; ;pic18f47q10.h: 2211: typedef union {
[; ;pic18f47q10.h: 2212: struct {
[; ;pic18f47q10.h: 2213: unsigned D3S :8;
[; ;pic18f47q10.h: 2214: };
[; ;pic18f47q10.h: 2215: struct {
[; ;pic18f47q10.h: 2216: unsigned LC2D3S :8;
[; ;pic18f47q10.h: 2217: };
[; ;pic18f47q10.h: 2218: struct {
[; ;pic18f47q10.h: 2219: unsigned D3S0 :1;
[; ;pic18f47q10.h: 2220: unsigned D3S1 :1;
[; ;pic18f47q10.h: 2221: unsigned D3S2 :1;
[; ;pic18f47q10.h: 2222: unsigned D3S3 :1;
[; ;pic18f47q10.h: 2223: unsigned D3S4 :1;
[; ;pic18f47q10.h: 2224: unsigned D3S5 :1;
[; ;pic18f47q10.h: 2225: unsigned D3S6 :1;
[; ;pic18f47q10.h: 2226: unsigned D3S7 :1;
[; ;pic18f47q10.h: 2227: };
[; ;pic18f47q10.h: 2228: struct {
[; ;pic18f47q10.h: 2229: unsigned LC2D3S0 :1;
[; ;pic18f47q10.h: 2230: unsigned LC2D3S1 :1;
[; ;pic18f47q10.h: 2231: unsigned LC2D3S2 :1;
[; ;pic18f47q10.h: 2232: unsigned LC2D3S3 :1;
[; ;pic18f47q10.h: 2233: unsigned LC2D3S4 :1;
[; ;pic18f47q10.h: 2234: unsigned LC2D3S5 :1;
[; ;pic18f47q10.h: 2235: unsigned LC2D3S6 :1;
[; ;pic18f47q10.h: 2236: unsigned LC2D3S7 :1;
[; ;pic18f47q10.h: 2237: };
[; ;pic18f47q10.h: 2238: } CLC2SEL2bits_t;
[; ;pic18f47q10.h: 2239: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xE35;
[; ;pic18f47q10.h: 2334: extern volatile unsigned char CLC2SEL3 @ 0xE36;
"2336
[; ;pic18f47q10.h: 2336: asm("CLC2SEL3 equ 0E36h");
[; <" CLC2SEL3 equ 0E36h ;# ">
[; ;pic18f47q10.h: 2339: typedef union {
[; ;pic18f47q10.h: 2340: struct {
[; ;pic18f47q10.h: 2341: unsigned D4S :8;
[; ;pic18f47q10.h: 2342: };
[; ;pic18f47q10.h: 2343: struct {
[; ;pic18f47q10.h: 2344: unsigned LC2D4S :8;
[; ;pic18f47q10.h: 2345: };
[; ;pic18f47q10.h: 2346: struct {
[; ;pic18f47q10.h: 2347: unsigned D4S0 :1;
[; ;pic18f47q10.h: 2348: unsigned D4S1 :1;
[; ;pic18f47q10.h: 2349: unsigned D4S2 :1;
[; ;pic18f47q10.h: 2350: unsigned D4S3 :1;
[; ;pic18f47q10.h: 2351: unsigned D4S4 :1;
[; ;pic18f47q10.h: 2352: unsigned D4S5 :1;
[; ;pic18f47q10.h: 2353: unsigned D4S6 :1;
[; ;pic18f47q10.h: 2354: unsigned D4S7 :1;
[; ;pic18f47q10.h: 2355: };
[; ;pic18f47q10.h: 2356: struct {
[; ;pic18f47q10.h: 2357: unsigned LC2D4S0 :1;
[; ;pic18f47q10.h: 2358: unsigned LC2D4S1 :1;
[; ;pic18f47q10.h: 2359: unsigned LC2D4S2 :1;
[; ;pic18f47q10.h: 2360: unsigned LC2D4S3 :1;
[; ;pic18f47q10.h: 2361: unsigned LC2D4S4 :1;
[; ;pic18f47q10.h: 2362: unsigned LC2D4S5 :1;
[; ;pic18f47q10.h: 2363: unsigned LC2D4S6 :1;
[; ;pic18f47q10.h: 2364: unsigned LC2D4S7 :1;
[; ;pic18f47q10.h: 2365: };
[; ;pic18f47q10.h: 2366: } CLC2SEL3bits_t;
[; ;pic18f47q10.h: 2367: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xE36;
[; ;pic18f47q10.h: 2462: extern volatile unsigned char CLC2GLS0 @ 0xE37;
"2464
[; ;pic18f47q10.h: 2464: asm("CLC2GLS0 equ 0E37h");
[; <" CLC2GLS0 equ 0E37h ;# ">
[; ;pic18f47q10.h: 2467: typedef union {
[; ;pic18f47q10.h: 2468: struct {
[; ;pic18f47q10.h: 2469: unsigned G1D1N :1;
[; ;pic18f47q10.h: 2470: unsigned G1D1T :1;
[; ;pic18f47q10.h: 2471: unsigned G1D2N :1;
[; ;pic18f47q10.h: 2472: unsigned G1D2T :1;
[; ;pic18f47q10.h: 2473: unsigned G1D3N :1;
[; ;pic18f47q10.h: 2474: unsigned G1D3T :1;
[; ;pic18f47q10.h: 2475: unsigned G1D4N :1;
[; ;pic18f47q10.h: 2476: unsigned G1D4T :1;
[; ;pic18f47q10.h: 2477: };
[; ;pic18f47q10.h: 2478: struct {
[; ;pic18f47q10.h: 2479: unsigned LC2G1D1N :1;
[; ;pic18f47q10.h: 2480: unsigned LC2G1D1T :1;
[; ;pic18f47q10.h: 2481: unsigned LC2G1D2N :1;
[; ;pic18f47q10.h: 2482: unsigned LC2G1D2T :1;
[; ;pic18f47q10.h: 2483: unsigned LC2G1D3N :1;
[; ;pic18f47q10.h: 2484: unsigned LC2G1D3T :1;
[; ;pic18f47q10.h: 2485: unsigned LC2G1D4N :1;
[; ;pic18f47q10.h: 2486: unsigned LC2G1D4T :1;
[; ;pic18f47q10.h: 2487: };
[; ;pic18f47q10.h: 2488: } CLC2GLS0bits_t;
[; ;pic18f47q10.h: 2489: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xE37;
[; ;pic18f47q10.h: 2574: extern volatile unsigned char CLC2GLS1 @ 0xE38;
"2576
[; ;pic18f47q10.h: 2576: asm("CLC2GLS1 equ 0E38h");
[; <" CLC2GLS1 equ 0E38h ;# ">
[; ;pic18f47q10.h: 2579: typedef union {
[; ;pic18f47q10.h: 2580: struct {
[; ;pic18f47q10.h: 2581: unsigned G2D1N :1;
[; ;pic18f47q10.h: 2582: unsigned G2D1T :1;
[; ;pic18f47q10.h: 2583: unsigned G2D2N :1;
[; ;pic18f47q10.h: 2584: unsigned G2D2T :1;
[; ;pic18f47q10.h: 2585: unsigned G2D3N :1;
[; ;pic18f47q10.h: 2586: unsigned G2D3T :1;
[; ;pic18f47q10.h: 2587: unsigned G2D4N :1;
[; ;pic18f47q10.h: 2588: unsigned G2D4T :1;
[; ;pic18f47q10.h: 2589: };
[; ;pic18f47q10.h: 2590: struct {
[; ;pic18f47q10.h: 2591: unsigned LC2G2D1N :1;
[; ;pic18f47q10.h: 2592: unsigned LC2G2D1T :1;
[; ;pic18f47q10.h: 2593: unsigned LC2G2D2N :1;
[; ;pic18f47q10.h: 2594: unsigned LC2G2D2T :1;
[; ;pic18f47q10.h: 2595: unsigned LC2G2D3N :1;
[; ;pic18f47q10.h: 2596: unsigned LC2G2D3T :1;
[; ;pic18f47q10.h: 2597: unsigned LC2G2D4N :1;
[; ;pic18f47q10.h: 2598: unsigned LC2G2D4T :1;
[; ;pic18f47q10.h: 2599: };
[; ;pic18f47q10.h: 2600: } CLC2GLS1bits_t;
[; ;pic18f47q10.h: 2601: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xE38;
[; ;pic18f47q10.h: 2686: extern volatile unsigned char CLC2GLS2 @ 0xE39;
"2688
[; ;pic18f47q10.h: 2688: asm("CLC2GLS2 equ 0E39h");
[; <" CLC2GLS2 equ 0E39h ;# ">
[; ;pic18f47q10.h: 2691: typedef union {
[; ;pic18f47q10.h: 2692: struct {
[; ;pic18f47q10.h: 2693: unsigned G3D1N :1;
[; ;pic18f47q10.h: 2694: unsigned G3D1T :1;
[; ;pic18f47q10.h: 2695: unsigned G3D2N :1;
[; ;pic18f47q10.h: 2696: unsigned G3D2T :1;
[; ;pic18f47q10.h: 2697: unsigned G3D3N :1;
[; ;pic18f47q10.h: 2698: unsigned G3D3T :1;
[; ;pic18f47q10.h: 2699: unsigned G3D4N :1;
[; ;pic18f47q10.h: 2700: unsigned G3D4T :1;
[; ;pic18f47q10.h: 2701: };
[; ;pic18f47q10.h: 2702: struct {
[; ;pic18f47q10.h: 2703: unsigned LC2G3D1N :1;
[; ;pic18f47q10.h: 2704: unsigned LC2G3D1T :1;
[; ;pic18f47q10.h: 2705: unsigned LC2G3D2N :1;
[; ;pic18f47q10.h: 2706: unsigned LC2G3D2T :1;
[; ;pic18f47q10.h: 2707: unsigned LC2G3D3N :1;
[; ;pic18f47q10.h: 2708: unsigned LC2G3D3T :1;
[; ;pic18f47q10.h: 2709: unsigned LC2G3D4N :1;
[; ;pic18f47q10.h: 2710: unsigned LC2G3D4T :1;
[; ;pic18f47q10.h: 2711: };
[; ;pic18f47q10.h: 2712: } CLC2GLS2bits_t;
[; ;pic18f47q10.h: 2713: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xE39;
[; ;pic18f47q10.h: 2798: extern volatile unsigned char CLC2GLS3 @ 0xE3A;
"2800
[; ;pic18f47q10.h: 2800: asm("CLC2GLS3 equ 0E3Ah");
[; <" CLC2GLS3 equ 0E3Ah ;# ">
[; ;pic18f47q10.h: 2803: typedef union {
[; ;pic18f47q10.h: 2804: struct {
[; ;pic18f47q10.h: 2805: unsigned G4D1N :1;
[; ;pic18f47q10.h: 2806: unsigned G4D1T :1;
[; ;pic18f47q10.h: 2807: unsigned G4D2N :1;
[; ;pic18f47q10.h: 2808: unsigned G4D2T :1;
[; ;pic18f47q10.h: 2809: unsigned G4D3N :1;
[; ;pic18f47q10.h: 2810: unsigned G4D3T :1;
[; ;pic18f47q10.h: 2811: unsigned G4D4N :1;
[; ;pic18f47q10.h: 2812: unsigned G4D4T :1;
[; ;pic18f47q10.h: 2813: };
[; ;pic18f47q10.h: 2814: struct {
[; ;pic18f47q10.h: 2815: unsigned LC2G4D1N :1;
[; ;pic18f47q10.h: 2816: unsigned LC2G4D1T :1;
[; ;pic18f47q10.h: 2817: unsigned LC2G4D2N :1;
[; ;pic18f47q10.h: 2818: unsigned LC2G4D2T :1;
[; ;pic18f47q10.h: 2819: unsigned LC2G4D3N :1;
[; ;pic18f47q10.h: 2820: unsigned LC2G4D3T :1;
[; ;pic18f47q10.h: 2821: unsigned LC2G4D4N :1;
[; ;pic18f47q10.h: 2822: unsigned LC2G4D4T :1;
[; ;pic18f47q10.h: 2823: };
[; ;pic18f47q10.h: 2824: } CLC2GLS3bits_t;
[; ;pic18f47q10.h: 2825: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xE3A;
[; ;pic18f47q10.h: 2910: extern volatile unsigned char CLC3CON @ 0xE3B;
"2912
[; ;pic18f47q10.h: 2912: asm("CLC3CON equ 0E3Bh");
[; <" CLC3CON equ 0E3Bh ;# ">
[; ;pic18f47q10.h: 2915: typedef union {
[; ;pic18f47q10.h: 2916: struct {
[; ;pic18f47q10.h: 2917: unsigned MODE :3;
[; ;pic18f47q10.h: 2918: unsigned INTN :1;
[; ;pic18f47q10.h: 2919: unsigned INTP :1;
[; ;pic18f47q10.h: 2920: unsigned OUT :1;
[; ;pic18f47q10.h: 2921: unsigned OE :1;
[; ;pic18f47q10.h: 2922: unsigned EN :1;
[; ;pic18f47q10.h: 2923: };
[; ;pic18f47q10.h: 2924: struct {
[; ;pic18f47q10.h: 2925: unsigned MODE0 :1;
[; ;pic18f47q10.h: 2926: unsigned MODE1 :1;
[; ;pic18f47q10.h: 2927: unsigned MODE2 :1;
[; ;pic18f47q10.h: 2928: };
[; ;pic18f47q10.h: 2929: struct {
[; ;pic18f47q10.h: 2930: unsigned LC3MODE :3;
[; ;pic18f47q10.h: 2931: unsigned LC3INTN :1;
[; ;pic18f47q10.h: 2932: unsigned LC3INTP :1;
[; ;pic18f47q10.h: 2933: unsigned LC3OUT :1;
[; ;pic18f47q10.h: 2934: unsigned LC3OE :1;
[; ;pic18f47q10.h: 2935: unsigned LC3EN :1;
[; ;pic18f47q10.h: 2936: };
[; ;pic18f47q10.h: 2937: struct {
[; ;pic18f47q10.h: 2938: unsigned LC3MODE0 :1;
[; ;pic18f47q10.h: 2939: unsigned LC3MODE1 :1;
[; ;pic18f47q10.h: 2940: unsigned LC3MODE2 :1;
[; ;pic18f47q10.h: 2941: };
[; ;pic18f47q10.h: 2942: } CLC3CONbits_t;
[; ;pic18f47q10.h: 2943: extern volatile CLC3CONbits_t CLC3CONbits @ 0xE3B;
[; ;pic18f47q10.h: 3038: extern volatile unsigned char CLC3POL @ 0xE3C;
"3040
[; ;pic18f47q10.h: 3040: asm("CLC3POL equ 0E3Ch");
[; <" CLC3POL equ 0E3Ch ;# ">
[; ;pic18f47q10.h: 3043: typedef union {
[; ;pic18f47q10.h: 3044: struct {
[; ;pic18f47q10.h: 3045: unsigned G1POL :1;
[; ;pic18f47q10.h: 3046: unsigned G2POL :1;
[; ;pic18f47q10.h: 3047: unsigned G3POL :1;
[; ;pic18f47q10.h: 3048: unsigned G4POL :1;
[; ;pic18f47q10.h: 3049: unsigned :3;
[; ;pic18f47q10.h: 3050: unsigned POL :1;
[; ;pic18f47q10.h: 3051: };
[; ;pic18f47q10.h: 3052: struct {
[; ;pic18f47q10.h: 3053: unsigned LC3G1POL :1;
[; ;pic18f47q10.h: 3054: unsigned LC3G2POL :1;
[; ;pic18f47q10.h: 3055: unsigned LC3G3POL :1;
[; ;pic18f47q10.h: 3056: unsigned LC3G4POL :1;
[; ;pic18f47q10.h: 3057: unsigned :3;
[; ;pic18f47q10.h: 3058: unsigned LC3POL :1;
[; ;pic18f47q10.h: 3059: };
[; ;pic18f47q10.h: 3060: } CLC3POLbits_t;
[; ;pic18f47q10.h: 3061: extern volatile CLC3POLbits_t CLC3POLbits @ 0xE3C;
[; ;pic18f47q10.h: 3116: extern volatile unsigned char CLC3SEL0 @ 0xE3D;
"3118
[; ;pic18f47q10.h: 3118: asm("CLC3SEL0 equ 0E3Dh");
[; <" CLC3SEL0 equ 0E3Dh ;# ">
[; ;pic18f47q10.h: 3121: typedef union {
[; ;pic18f47q10.h: 3122: struct {
[; ;pic18f47q10.h: 3123: unsigned D1S :8;
[; ;pic18f47q10.h: 3124: };
[; ;pic18f47q10.h: 3125: struct {
[; ;pic18f47q10.h: 3126: unsigned LC3D1S :8;
[; ;pic18f47q10.h: 3127: };
[; ;pic18f47q10.h: 3128: struct {
[; ;pic18f47q10.h: 3129: unsigned D1S0 :1;
[; ;pic18f47q10.h: 3130: unsigned D1S1 :1;
[; ;pic18f47q10.h: 3131: unsigned D1S2 :1;
[; ;pic18f47q10.h: 3132: unsigned D1S3 :1;
[; ;pic18f47q10.h: 3133: unsigned D1S4 :1;
[; ;pic18f47q10.h: 3134: unsigned D1S5 :1;
[; ;pic18f47q10.h: 3135: unsigned D1S6 :1;
[; ;pic18f47q10.h: 3136: unsigned D1S7 :1;
[; ;pic18f47q10.h: 3137: };
[; ;pic18f47q10.h: 3138: struct {
[; ;pic18f47q10.h: 3139: unsigned LC3D1S0 :1;
[; ;pic18f47q10.h: 3140: unsigned LC3D1S1 :1;
[; ;pic18f47q10.h: 3141: unsigned LC3D1S2 :1;
[; ;pic18f47q10.h: 3142: unsigned LC3D1S3 :1;
[; ;pic18f47q10.h: 3143: unsigned LC3D1S4 :1;
[; ;pic18f47q10.h: 3144: unsigned LC3D1S5 :1;
[; ;pic18f47q10.h: 3145: unsigned LC3D1S6 :1;
[; ;pic18f47q10.h: 3146: unsigned LC3D1S7 :1;
[; ;pic18f47q10.h: 3147: };
[; ;pic18f47q10.h: 3148: } CLC3SEL0bits_t;
[; ;pic18f47q10.h: 3149: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xE3D;
[; ;pic18f47q10.h: 3244: extern volatile unsigned char CLC3SEL1 @ 0xE3E;
"3246
[; ;pic18f47q10.h: 3246: asm("CLC3SEL1 equ 0E3Eh");
[; <" CLC3SEL1 equ 0E3Eh ;# ">
[; ;pic18f47q10.h: 3249: typedef union {
[; ;pic18f47q10.h: 3250: struct {
[; ;pic18f47q10.h: 3251: unsigned D2S :8;
[; ;pic18f47q10.h: 3252: };
[; ;pic18f47q10.h: 3253: struct {
[; ;pic18f47q10.h: 3254: unsigned LC3D2S :8;
[; ;pic18f47q10.h: 3255: };
[; ;pic18f47q10.h: 3256: struct {
[; ;pic18f47q10.h: 3257: unsigned D2S0 :1;
[; ;pic18f47q10.h: 3258: unsigned D2S1 :1;
[; ;pic18f47q10.h: 3259: unsigned D2S2 :1;
[; ;pic18f47q10.h: 3260: unsigned D2S3 :1;
[; ;pic18f47q10.h: 3261: unsigned D2S4 :1;
[; ;pic18f47q10.h: 3262: unsigned D2S5 :1;
[; ;pic18f47q10.h: 3263: unsigned D2S6 :1;
[; ;pic18f47q10.h: 3264: unsigned D2S7 :1;
[; ;pic18f47q10.h: 3265: };
[; ;pic18f47q10.h: 3266: struct {
[; ;pic18f47q10.h: 3267: unsigned LC3D2S0 :1;
[; ;pic18f47q10.h: 3268: unsigned LC3D2S1 :1;
[; ;pic18f47q10.h: 3269: unsigned LC3D2S2 :1;
[; ;pic18f47q10.h: 3270: unsigned LC3D2S3 :1;
[; ;pic18f47q10.h: 3271: unsigned LC3D2S4 :1;
[; ;pic18f47q10.h: 3272: unsigned LC3D2S5 :1;
[; ;pic18f47q10.h: 3273: unsigned LC3D2S6 :1;
[; ;pic18f47q10.h: 3274: unsigned LC3D2S7 :1;
[; ;pic18f47q10.h: 3275: };
[; ;pic18f47q10.h: 3276: } CLC3SEL1bits_t;
[; ;pic18f47q10.h: 3277: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xE3E;
[; ;pic18f47q10.h: 3372: extern volatile unsigned char CLC3SEL2 @ 0xE3F;
"3374
[; ;pic18f47q10.h: 3374: asm("CLC3SEL2 equ 0E3Fh");
[; <" CLC3SEL2 equ 0E3Fh ;# ">
[; ;pic18f47q10.h: 3377: typedef union {
[; ;pic18f47q10.h: 3378: struct {
[; ;pic18f47q10.h: 3379: unsigned D3S :8;
[; ;pic18f47q10.h: 3380: };
[; ;pic18f47q10.h: 3381: struct {
[; ;pic18f47q10.h: 3382: unsigned LC3D3S :8;
[; ;pic18f47q10.h: 3383: };
[; ;pic18f47q10.h: 3384: struct {
[; ;pic18f47q10.h: 3385: unsigned D3S0 :1;
[; ;pic18f47q10.h: 3386: unsigned D3S1 :1;
[; ;pic18f47q10.h: 3387: unsigned D3S2 :1;
[; ;pic18f47q10.h: 3388: unsigned D3S3 :1;
[; ;pic18f47q10.h: 3389: unsigned D3S4 :1;
[; ;pic18f47q10.h: 3390: unsigned D3S5 :1;
[; ;pic18f47q10.h: 3391: unsigned D3S6 :1;
[; ;pic18f47q10.h: 3392: unsigned D3S7 :1;
[; ;pic18f47q10.h: 3393: };
[; ;pic18f47q10.h: 3394: struct {
[; ;pic18f47q10.h: 3395: unsigned LC3D3S0 :1;
[; ;pic18f47q10.h: 3396: unsigned LC3D3S1 :1;
[; ;pic18f47q10.h: 3397: unsigned LC3D3S2 :1;
[; ;pic18f47q10.h: 3398: unsigned LC3D3S3 :1;
[; ;pic18f47q10.h: 3399: unsigned LC3D3S4 :1;
[; ;pic18f47q10.h: 3400: unsigned LC3D3S5 :1;
[; ;pic18f47q10.h: 3401: unsigned LC3D3S6 :1;
[; ;pic18f47q10.h: 3402: unsigned LC3D3S7 :1;
[; ;pic18f47q10.h: 3403: };
[; ;pic18f47q10.h: 3404: } CLC3SEL2bits_t;
[; ;pic18f47q10.h: 3405: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xE3F;
[; ;pic18f47q10.h: 3500: extern volatile unsigned char CLC3SEL3 @ 0xE40;
"3502
[; ;pic18f47q10.h: 3502: asm("CLC3SEL3 equ 0E40h");
[; <" CLC3SEL3 equ 0E40h ;# ">
[; ;pic18f47q10.h: 3505: typedef union {
[; ;pic18f47q10.h: 3506: struct {
[; ;pic18f47q10.h: 3507: unsigned D4S :8;
[; ;pic18f47q10.h: 3508: };
[; ;pic18f47q10.h: 3509: struct {
[; ;pic18f47q10.h: 3510: unsigned LC3D4S :8;
[; ;pic18f47q10.h: 3511: };
[; ;pic18f47q10.h: 3512: struct {
[; ;pic18f47q10.h: 3513: unsigned D4S0 :1;
[; ;pic18f47q10.h: 3514: unsigned D4S1 :1;
[; ;pic18f47q10.h: 3515: unsigned D4S2 :1;
[; ;pic18f47q10.h: 3516: unsigned D4S3 :1;
[; ;pic18f47q10.h: 3517: unsigned D4S4 :1;
[; ;pic18f47q10.h: 3518: unsigned D4S5 :1;
[; ;pic18f47q10.h: 3519: unsigned D4S6 :1;
[; ;pic18f47q10.h: 3520: unsigned D4S7 :1;
[; ;pic18f47q10.h: 3521: };
[; ;pic18f47q10.h: 3522: struct {
[; ;pic18f47q10.h: 3523: unsigned LC3D4S0 :1;
[; ;pic18f47q10.h: 3524: unsigned LC3D4S1 :1;
[; ;pic18f47q10.h: 3525: unsigned LC3D4S2 :1;
[; ;pic18f47q10.h: 3526: unsigned LC3D4S3 :1;
[; ;pic18f47q10.h: 3527: unsigned LC3D4S4 :1;
[; ;pic18f47q10.h: 3528: unsigned LC3D4S5 :1;
[; ;pic18f47q10.h: 3529: unsigned LC3D4S6 :1;
[; ;pic18f47q10.h: 3530: unsigned LC3D4S7 :1;
[; ;pic18f47q10.h: 3531: };
[; ;pic18f47q10.h: 3532: } CLC3SEL3bits_t;
[; ;pic18f47q10.h: 3533: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xE40;
[; ;pic18f47q10.h: 3628: extern volatile unsigned char CLC3GLS0 @ 0xE41;
"3630
[; ;pic18f47q10.h: 3630: asm("CLC3GLS0 equ 0E41h");
[; <" CLC3GLS0 equ 0E41h ;# ">
[; ;pic18f47q10.h: 3633: typedef union {
[; ;pic18f47q10.h: 3634: struct {
[; ;pic18f47q10.h: 3635: unsigned G1D1N :1;
[; ;pic18f47q10.h: 3636: unsigned G1D1T :1;
[; ;pic18f47q10.h: 3637: unsigned G1D2N :1;
[; ;pic18f47q10.h: 3638: unsigned G1D2T :1;
[; ;pic18f47q10.h: 3639: unsigned G1D3N :1;
[; ;pic18f47q10.h: 3640: unsigned G1D3T :1;
[; ;pic18f47q10.h: 3641: unsigned G1D4N :1;
[; ;pic18f47q10.h: 3642: unsigned G1D4T :1;
[; ;pic18f47q10.h: 3643: };
[; ;pic18f47q10.h: 3644: struct {
[; ;pic18f47q10.h: 3645: unsigned LC3G1D1N :1;
[; ;pic18f47q10.h: 3646: unsigned LC3G1D1T :1;
[; ;pic18f47q10.h: 3647: unsigned LC3G1D2N :1;
[; ;pic18f47q10.h: 3648: unsigned LC3G1D2T :1;
[; ;pic18f47q10.h: 3649: unsigned LC3G1D3N :1;
[; ;pic18f47q10.h: 3650: unsigned LC3G1D3T :1;
[; ;pic18f47q10.h: 3651: unsigned LC3G1D4N :1;
[; ;pic18f47q10.h: 3652: unsigned LC3G1D4T :1;
[; ;pic18f47q10.h: 3653: };
[; ;pic18f47q10.h: 3654: } CLC3GLS0bits_t;
[; ;pic18f47q10.h: 3655: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xE41;
[; ;pic18f47q10.h: 3740: extern volatile unsigned char CLC3GLS1 @ 0xE42;
"3742
[; ;pic18f47q10.h: 3742: asm("CLC3GLS1 equ 0E42h");
[; <" CLC3GLS1 equ 0E42h ;# ">
[; ;pic18f47q10.h: 3745: typedef union {
[; ;pic18f47q10.h: 3746: struct {
[; ;pic18f47q10.h: 3747: unsigned G2D1N :1;
[; ;pic18f47q10.h: 3748: unsigned G2D1T :1;
[; ;pic18f47q10.h: 3749: unsigned G2D2N :1;
[; ;pic18f47q10.h: 3750: unsigned G2D2T :1;
[; ;pic18f47q10.h: 3751: unsigned G2D3N :1;
[; ;pic18f47q10.h: 3752: unsigned G2D3T :1;
[; ;pic18f47q10.h: 3753: unsigned G2D4N :1;
[; ;pic18f47q10.h: 3754: unsigned G2D4T :1;
[; ;pic18f47q10.h: 3755: };
[; ;pic18f47q10.h: 3756: struct {
[; ;pic18f47q10.h: 3757: unsigned LC3G2D1N :1;
[; ;pic18f47q10.h: 3758: unsigned LC3G2D1T :1;
[; ;pic18f47q10.h: 3759: unsigned LC3G2D2N :1;
[; ;pic18f47q10.h: 3760: unsigned LC3G2D2T :1;
[; ;pic18f47q10.h: 3761: unsigned LC3G2D3N :1;
[; ;pic18f47q10.h: 3762: unsigned LC3G2D3T :1;
[; ;pic18f47q10.h: 3763: unsigned LC3G2D4N :1;
[; ;pic18f47q10.h: 3764: unsigned LC3G2D4T :1;
[; ;pic18f47q10.h: 3765: };
[; ;pic18f47q10.h: 3766: } CLC3GLS1bits_t;
[; ;pic18f47q10.h: 3767: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xE42;
[; ;pic18f47q10.h: 3852: extern volatile unsigned char CLC3GLS2 @ 0xE43;
"3854
[; ;pic18f47q10.h: 3854: asm("CLC3GLS2 equ 0E43h");
[; <" CLC3GLS2 equ 0E43h ;# ">
[; ;pic18f47q10.h: 3857: typedef union {
[; ;pic18f47q10.h: 3858: struct {
[; ;pic18f47q10.h: 3859: unsigned G3D1N :1;
[; ;pic18f47q10.h: 3860: unsigned G3D1T :1;
[; ;pic18f47q10.h: 3861: unsigned G3D2N :1;
[; ;pic18f47q10.h: 3862: unsigned G3D2T :1;
[; ;pic18f47q10.h: 3863: unsigned G3D3N :1;
[; ;pic18f47q10.h: 3864: unsigned G3D3T :1;
[; ;pic18f47q10.h: 3865: unsigned G3D4N :1;
[; ;pic18f47q10.h: 3866: unsigned G3D4T :1;
[; ;pic18f47q10.h: 3867: };
[; ;pic18f47q10.h: 3868: struct {
[; ;pic18f47q10.h: 3869: unsigned LC3G3D1N :1;
[; ;pic18f47q10.h: 3870: unsigned LC3G3D1T :1;
[; ;pic18f47q10.h: 3871: unsigned LC3G3D2N :1;
[; ;pic18f47q10.h: 3872: unsigned LC3G3D2T :1;
[; ;pic18f47q10.h: 3873: unsigned LC3G3D3N :1;
[; ;pic18f47q10.h: 3874: unsigned LC3G3D3T :1;
[; ;pic18f47q10.h: 3875: unsigned LC3G3D4N :1;
[; ;pic18f47q10.h: 3876: unsigned LC3G3D4T :1;
[; ;pic18f47q10.h: 3877: };
[; ;pic18f47q10.h: 3878: } CLC3GLS2bits_t;
[; ;pic18f47q10.h: 3879: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xE43;
[; ;pic18f47q10.h: 3964: extern volatile unsigned char CLC3GLS3 @ 0xE44;
"3966
[; ;pic18f47q10.h: 3966: asm("CLC3GLS3 equ 0E44h");
[; <" CLC3GLS3 equ 0E44h ;# ">
[; ;pic18f47q10.h: 3969: typedef union {
[; ;pic18f47q10.h: 3970: struct {
[; ;pic18f47q10.h: 3971: unsigned G4D1N :1;
[; ;pic18f47q10.h: 3972: unsigned G4D1T :1;
[; ;pic18f47q10.h: 3973: unsigned G4D2N :1;
[; ;pic18f47q10.h: 3974: unsigned G4D2T :1;
[; ;pic18f47q10.h: 3975: unsigned G4D3N :1;
[; ;pic18f47q10.h: 3976: unsigned G4D3T :1;
[; ;pic18f47q10.h: 3977: unsigned G4D4N :1;
[; ;pic18f47q10.h: 3978: unsigned G4D4T :1;
[; ;pic18f47q10.h: 3979: };
[; ;pic18f47q10.h: 3980: struct {
[; ;pic18f47q10.h: 3981: unsigned LC3G4D1N :1;
[; ;pic18f47q10.h: 3982: unsigned LC3G4D1T :1;
[; ;pic18f47q10.h: 3983: unsigned LC3G4D2N :1;
[; ;pic18f47q10.h: 3984: unsigned LC3G4D2T :1;
[; ;pic18f47q10.h: 3985: unsigned LC3G4D3N :1;
[; ;pic18f47q10.h: 3986: unsigned LC3G4D3T :1;
[; ;pic18f47q10.h: 3987: unsigned LC3G4D4N :1;
[; ;pic18f47q10.h: 3988: unsigned LC3G4D4T :1;
[; ;pic18f47q10.h: 3989: };
[; ;pic18f47q10.h: 3990: } CLC3GLS3bits_t;
[; ;pic18f47q10.h: 3991: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xE44;
[; ;pic18f47q10.h: 4076: extern volatile unsigned char CLC4CON @ 0xE45;
"4078
[; ;pic18f47q10.h: 4078: asm("CLC4CON equ 0E45h");
[; <" CLC4CON equ 0E45h ;# ">
[; ;pic18f47q10.h: 4081: typedef union {
[; ;pic18f47q10.h: 4082: struct {
[; ;pic18f47q10.h: 4083: unsigned MODE :3;
[; ;pic18f47q10.h: 4084: unsigned INTN :1;
[; ;pic18f47q10.h: 4085: unsigned INTP :1;
[; ;pic18f47q10.h: 4086: unsigned OUT :1;
[; ;pic18f47q10.h: 4087: unsigned OE :1;
[; ;pic18f47q10.h: 4088: unsigned EN :1;
[; ;pic18f47q10.h: 4089: };
[; ;pic18f47q10.h: 4090: struct {
[; ;pic18f47q10.h: 4091: unsigned MODE0 :1;
[; ;pic18f47q10.h: 4092: unsigned MODE1 :1;
[; ;pic18f47q10.h: 4093: unsigned MODE2 :1;
[; ;pic18f47q10.h: 4094: };
[; ;pic18f47q10.h: 4095: struct {
[; ;pic18f47q10.h: 4096: unsigned LC4MODE :3;
[; ;pic18f47q10.h: 4097: unsigned LC4INTN :1;
[; ;pic18f47q10.h: 4098: unsigned LC4INTP :1;
[; ;pic18f47q10.h: 4099: unsigned LC4OUT :1;
[; ;pic18f47q10.h: 4100: unsigned LC4OE :1;
[; ;pic18f47q10.h: 4101: unsigned LC4EN :1;
[; ;pic18f47q10.h: 4102: };
[; ;pic18f47q10.h: 4103: struct {
[; ;pic18f47q10.h: 4104: unsigned LC4MODE0 :1;
[; ;pic18f47q10.h: 4105: unsigned LC4MODE1 :1;
[; ;pic18f47q10.h: 4106: unsigned LC4MODE2 :1;
[; ;pic18f47q10.h: 4107: };
[; ;pic18f47q10.h: 4108: } CLC4CONbits_t;
[; ;pic18f47q10.h: 4109: extern volatile CLC4CONbits_t CLC4CONbits @ 0xE45;
[; ;pic18f47q10.h: 4204: extern volatile unsigned char CLC4POL @ 0xE46;
"4206
[; ;pic18f47q10.h: 4206: asm("CLC4POL equ 0E46h");
[; <" CLC4POL equ 0E46h ;# ">
[; ;pic18f47q10.h: 4209: typedef union {
[; ;pic18f47q10.h: 4210: struct {
[; ;pic18f47q10.h: 4211: unsigned G1POL :1;
[; ;pic18f47q10.h: 4212: unsigned G2POL :1;
[; ;pic18f47q10.h: 4213: unsigned G3POL :1;
[; ;pic18f47q10.h: 4214: unsigned G4POL :1;
[; ;pic18f47q10.h: 4215: unsigned :3;
[; ;pic18f47q10.h: 4216: unsigned POL :1;
[; ;pic18f47q10.h: 4217: };
[; ;pic18f47q10.h: 4218: struct {
[; ;pic18f47q10.h: 4219: unsigned LC4G1POL :1;
[; ;pic18f47q10.h: 4220: unsigned LC4G2POL :1;
[; ;pic18f47q10.h: 4221: unsigned LC4G3POL :1;
[; ;pic18f47q10.h: 4222: unsigned LC4G4POL :1;
[; ;pic18f47q10.h: 4223: unsigned :3;
[; ;pic18f47q10.h: 4224: unsigned LC4POL :1;
[; ;pic18f47q10.h: 4225: };
[; ;pic18f47q10.h: 4226: } CLC4POLbits_t;
[; ;pic18f47q10.h: 4227: extern volatile CLC4POLbits_t CLC4POLbits @ 0xE46;
[; ;pic18f47q10.h: 4282: extern volatile unsigned char CLC4SEL0 @ 0xE47;
"4284
[; ;pic18f47q10.h: 4284: asm("CLC4SEL0 equ 0E47h");
[; <" CLC4SEL0 equ 0E47h ;# ">
[; ;pic18f47q10.h: 4287: typedef union {
[; ;pic18f47q10.h: 4288: struct {
[; ;pic18f47q10.h: 4289: unsigned D1S :8;
[; ;pic18f47q10.h: 4290: };
[; ;pic18f47q10.h: 4291: struct {
[; ;pic18f47q10.h: 4292: unsigned LC4D1S :8;
[; ;pic18f47q10.h: 4293: };
[; ;pic18f47q10.h: 4294: struct {
[; ;pic18f47q10.h: 4295: unsigned D1S0 :1;
[; ;pic18f47q10.h: 4296: unsigned D1S1 :1;
[; ;pic18f47q10.h: 4297: unsigned D1S2 :1;
[; ;pic18f47q10.h: 4298: unsigned D1S3 :1;
[; ;pic18f47q10.h: 4299: unsigned D1S4 :1;
[; ;pic18f47q10.h: 4300: unsigned D1S5 :1;
[; ;pic18f47q10.h: 4301: unsigned D1S6 :1;
[; ;pic18f47q10.h: 4302: unsigned D1S7 :1;
[; ;pic18f47q10.h: 4303: };
[; ;pic18f47q10.h: 4304: struct {
[; ;pic18f47q10.h: 4305: unsigned LC4D1S0 :1;
[; ;pic18f47q10.h: 4306: unsigned LC4D1S1 :1;
[; ;pic18f47q10.h: 4307: unsigned LC4D1S2 :1;
[; ;pic18f47q10.h: 4308: unsigned LC4D1S3 :1;
[; ;pic18f47q10.h: 4309: unsigned LC4D1S4 :1;
[; ;pic18f47q10.h: 4310: unsigned LC4D1S5 :1;
[; ;pic18f47q10.h: 4311: unsigned LC4D1S6 :1;
[; ;pic18f47q10.h: 4312: unsigned LC4D1S7 :1;
[; ;pic18f47q10.h: 4313: };
[; ;pic18f47q10.h: 4314: } CLC4SEL0bits_t;
[; ;pic18f47q10.h: 4315: extern volatile CLC4SEL0bits_t CLC4SEL0bits @ 0xE47;
[; ;pic18f47q10.h: 4410: extern volatile unsigned char CLC4SEL1 @ 0xE48;
"4412
[; ;pic18f47q10.h: 4412: asm("CLC4SEL1 equ 0E48h");
[; <" CLC4SEL1 equ 0E48h ;# ">
[; ;pic18f47q10.h: 4415: typedef union {
[; ;pic18f47q10.h: 4416: struct {
[; ;pic18f47q10.h: 4417: unsigned D2S :8;
[; ;pic18f47q10.h: 4418: };
[; ;pic18f47q10.h: 4419: struct {
[; ;pic18f47q10.h: 4420: unsigned LC4D2S :8;
[; ;pic18f47q10.h: 4421: };
[; ;pic18f47q10.h: 4422: struct {
[; ;pic18f47q10.h: 4423: unsigned D2S0 :1;
[; ;pic18f47q10.h: 4424: unsigned D2S1 :1;
[; ;pic18f47q10.h: 4425: unsigned D2S2 :1;
[; ;pic18f47q10.h: 4426: unsigned D2S3 :1;
[; ;pic18f47q10.h: 4427: unsigned D2S4 :1;
[; ;pic18f47q10.h: 4428: unsigned D2S5 :1;
[; ;pic18f47q10.h: 4429: unsigned D2S6 :1;
[; ;pic18f47q10.h: 4430: unsigned D2S7 :1;
[; ;pic18f47q10.h: 4431: };
[; ;pic18f47q10.h: 4432: struct {
[; ;pic18f47q10.h: 4433: unsigned LC4D2S0 :1;
[; ;pic18f47q10.h: 4434: unsigned LC4D2S1 :1;
[; ;pic18f47q10.h: 4435: unsigned LC4D2S2 :1;
[; ;pic18f47q10.h: 4436: unsigned LC4D2S3 :1;
[; ;pic18f47q10.h: 4437: unsigned LC4D2S4 :1;
[; ;pic18f47q10.h: 4438: unsigned LC4D2S5 :1;
[; ;pic18f47q10.h: 4439: unsigned LC4D2S6 :1;
[; ;pic18f47q10.h: 4440: unsigned LC4D2S7 :1;
[; ;pic18f47q10.h: 4441: };
[; ;pic18f47q10.h: 4442: } CLC4SEL1bits_t;
[; ;pic18f47q10.h: 4443: extern volatile CLC4SEL1bits_t CLC4SEL1bits @ 0xE48;
[; ;pic18f47q10.h: 4538: extern volatile unsigned char CLC4SEL2 @ 0xE49;
"4540
[; ;pic18f47q10.h: 4540: asm("CLC4SEL2 equ 0E49h");
[; <" CLC4SEL2 equ 0E49h ;# ">
[; ;pic18f47q10.h: 4543: typedef union {
[; ;pic18f47q10.h: 4544: struct {
[; ;pic18f47q10.h: 4545: unsigned D3S :8;
[; ;pic18f47q10.h: 4546: };
[; ;pic18f47q10.h: 4547: struct {
[; ;pic18f47q10.h: 4548: unsigned LC4D3S :8;
[; ;pic18f47q10.h: 4549: };
[; ;pic18f47q10.h: 4550: struct {
[; ;pic18f47q10.h: 4551: unsigned D3S0 :1;
[; ;pic18f47q10.h: 4552: unsigned D3S1 :1;
[; ;pic18f47q10.h: 4553: unsigned D3S2 :1;
[; ;pic18f47q10.h: 4554: unsigned D3S3 :1;
[; ;pic18f47q10.h: 4555: unsigned D3S4 :1;
[; ;pic18f47q10.h: 4556: unsigned D3S5 :1;
[; ;pic18f47q10.h: 4557: unsigned D3S6 :1;
[; ;pic18f47q10.h: 4558: unsigned D3S7 :1;
[; ;pic18f47q10.h: 4559: };
[; ;pic18f47q10.h: 4560: struct {
[; ;pic18f47q10.h: 4561: unsigned LC4D3S0 :1;
[; ;pic18f47q10.h: 4562: unsigned LC4D3S1 :1;
[; ;pic18f47q10.h: 4563: unsigned LC4D3S2 :1;
[; ;pic18f47q10.h: 4564: unsigned LC4D3S3 :1;
[; ;pic18f47q10.h: 4565: unsigned LC4D3S4 :1;
[; ;pic18f47q10.h: 4566: unsigned LC4D3S5 :1;
[; ;pic18f47q10.h: 4567: unsigned LC4D3S6 :1;
[; ;pic18f47q10.h: 4568: unsigned LC4D3S7 :1;
[; ;pic18f47q10.h: 4569: };
[; ;pic18f47q10.h: 4570: } CLC4SEL2bits_t;
[; ;pic18f47q10.h: 4571: extern volatile CLC4SEL2bits_t CLC4SEL2bits @ 0xE49;
[; ;pic18f47q10.h: 4666: extern volatile unsigned char CLC4SEL3 @ 0xE4A;
"4668
[; ;pic18f47q10.h: 4668: asm("CLC4SEL3 equ 0E4Ah");
[; <" CLC4SEL3 equ 0E4Ah ;# ">
[; ;pic18f47q10.h: 4671: typedef union {
[; ;pic18f47q10.h: 4672: struct {
[; ;pic18f47q10.h: 4673: unsigned D4S :8;
[; ;pic18f47q10.h: 4674: };
[; ;pic18f47q10.h: 4675: struct {
[; ;pic18f47q10.h: 4676: unsigned LC4D4S :8;
[; ;pic18f47q10.h: 4677: };
[; ;pic18f47q10.h: 4678: struct {
[; ;pic18f47q10.h: 4679: unsigned D4S0 :1;
[; ;pic18f47q10.h: 4680: unsigned D4S1 :1;
[; ;pic18f47q10.h: 4681: unsigned D4S2 :1;
[; ;pic18f47q10.h: 4682: unsigned D4S3 :1;
[; ;pic18f47q10.h: 4683: unsigned D4S4 :1;
[; ;pic18f47q10.h: 4684: unsigned D4S5 :1;
[; ;pic18f47q10.h: 4685: unsigned D4S6 :1;
[; ;pic18f47q10.h: 4686: unsigned D4S7 :1;
[; ;pic18f47q10.h: 4687: };
[; ;pic18f47q10.h: 4688: struct {
[; ;pic18f47q10.h: 4689: unsigned LC4D4S0 :1;
[; ;pic18f47q10.h: 4690: unsigned LC4D4S1 :1;
[; ;pic18f47q10.h: 4691: unsigned LC4D4S2 :1;
[; ;pic18f47q10.h: 4692: unsigned LC4D4S3 :1;
[; ;pic18f47q10.h: 4693: unsigned LC4D4S4 :1;
[; ;pic18f47q10.h: 4694: unsigned LC4D4S5 :1;
[; ;pic18f47q10.h: 4695: unsigned LC4D4S6 :1;
[; ;pic18f47q10.h: 4696: unsigned LC4D4S7 :1;
[; ;pic18f47q10.h: 4697: };
[; ;pic18f47q10.h: 4698: } CLC4SEL3bits_t;
[; ;pic18f47q10.h: 4699: extern volatile CLC4SEL3bits_t CLC4SEL3bits @ 0xE4A;
[; ;pic18f47q10.h: 4794: extern volatile unsigned char CLC4GLS0 @ 0xE4B;
"4796
[; ;pic18f47q10.h: 4796: asm("CLC4GLS0 equ 0E4Bh");
[; <" CLC4GLS0 equ 0E4Bh ;# ">
[; ;pic18f47q10.h: 4799: typedef union {
[; ;pic18f47q10.h: 4800: struct {
[; ;pic18f47q10.h: 4801: unsigned G1D1N :1;
[; ;pic18f47q10.h: 4802: unsigned G1D1T :1;
[; ;pic18f47q10.h: 4803: unsigned G1D2N :1;
[; ;pic18f47q10.h: 4804: unsigned G1D2T :1;
[; ;pic18f47q10.h: 4805: unsigned G1D3N :1;
[; ;pic18f47q10.h: 4806: unsigned G1D3T :1;
[; ;pic18f47q10.h: 4807: unsigned G1D4N :1;
[; ;pic18f47q10.h: 4808: unsigned G1D4T :1;
[; ;pic18f47q10.h: 4809: };
[; ;pic18f47q10.h: 4810: struct {
[; ;pic18f47q10.h: 4811: unsigned LC4G1D1N :1;
[; ;pic18f47q10.h: 4812: unsigned LC4G1D1T :1;
[; ;pic18f47q10.h: 4813: unsigned LC4G1D2N :1;
[; ;pic18f47q10.h: 4814: unsigned LC4G1D2T :1;
[; ;pic18f47q10.h: 4815: unsigned LC4G1D3N :1;
[; ;pic18f47q10.h: 4816: unsigned LC4G1D3T :1;
[; ;pic18f47q10.h: 4817: unsigned LC4G1D4N :1;
[; ;pic18f47q10.h: 4818: unsigned LC4G1D4T :1;
[; ;pic18f47q10.h: 4819: };
[; ;pic18f47q10.h: 4820: } CLC4GLS0bits_t;
[; ;pic18f47q10.h: 4821: extern volatile CLC4GLS0bits_t CLC4GLS0bits @ 0xE4B;
[; ;pic18f47q10.h: 4906: extern volatile unsigned char CLC4GLS1 @ 0xE4C;
"4908
[; ;pic18f47q10.h: 4908: asm("CLC4GLS1 equ 0E4Ch");
[; <" CLC4GLS1 equ 0E4Ch ;# ">
[; ;pic18f47q10.h: 4911: typedef union {
[; ;pic18f47q10.h: 4912: struct {
[; ;pic18f47q10.h: 4913: unsigned G2D1N :1;
[; ;pic18f47q10.h: 4914: unsigned G2D1T :1;
[; ;pic18f47q10.h: 4915: unsigned G2D2N :1;
[; ;pic18f47q10.h: 4916: unsigned G2D2T :1;
[; ;pic18f47q10.h: 4917: unsigned G2D3N :1;
[; ;pic18f47q10.h: 4918: unsigned G2D3T :1;
[; ;pic18f47q10.h: 4919: unsigned G2D4N :1;
[; ;pic18f47q10.h: 4920: unsigned G2D4T :1;
[; ;pic18f47q10.h: 4921: };
[; ;pic18f47q10.h: 4922: struct {
[; ;pic18f47q10.h: 4923: unsigned LC4G2D1N :1;
[; ;pic18f47q10.h: 4924: unsigned LC4G2D1T :1;
[; ;pic18f47q10.h: 4925: unsigned LC4G2D2N :1;
[; ;pic18f47q10.h: 4926: unsigned LC4G2D2T :1;
[; ;pic18f47q10.h: 4927: unsigned LC4G2D3N :1;
[; ;pic18f47q10.h: 4928: unsigned LC4G2D3T :1;
[; ;pic18f47q10.h: 4929: unsigned LC4G2D4N :1;
[; ;pic18f47q10.h: 4930: unsigned LC4G2D4T :1;
[; ;pic18f47q10.h: 4931: };
[; ;pic18f47q10.h: 4932: } CLC4GLS1bits_t;
[; ;pic18f47q10.h: 4933: extern volatile CLC4GLS1bits_t CLC4GLS1bits @ 0xE4C;
[; ;pic18f47q10.h: 5018: extern volatile unsigned char CLC4GLS2 @ 0xE4D;
"5020
[; ;pic18f47q10.h: 5020: asm("CLC4GLS2 equ 0E4Dh");
[; <" CLC4GLS2 equ 0E4Dh ;# ">
[; ;pic18f47q10.h: 5023: typedef union {
[; ;pic18f47q10.h: 5024: struct {
[; ;pic18f47q10.h: 5025: unsigned G3D1N :1;
[; ;pic18f47q10.h: 5026: unsigned G3D1T :1;
[; ;pic18f47q10.h: 5027: unsigned G3D2N :1;
[; ;pic18f47q10.h: 5028: unsigned G3D2T :1;
[; ;pic18f47q10.h: 5029: unsigned G3D3N :1;
[; ;pic18f47q10.h: 5030: unsigned G3D3T :1;
[; ;pic18f47q10.h: 5031: unsigned G3D4N :1;
[; ;pic18f47q10.h: 5032: unsigned G3D4T :1;
[; ;pic18f47q10.h: 5033: };
[; ;pic18f47q10.h: 5034: struct {
[; ;pic18f47q10.h: 5035: unsigned LC4G3D1N :1;
[; ;pic18f47q10.h: 5036: unsigned LC4G3D1T :1;
[; ;pic18f47q10.h: 5037: unsigned LC4G3D2N :1;
[; ;pic18f47q10.h: 5038: unsigned LC4G3D2T :1;
[; ;pic18f47q10.h: 5039: unsigned LC4G3D3N :1;
[; ;pic18f47q10.h: 5040: unsigned LC4G3D3T :1;
[; ;pic18f47q10.h: 5041: unsigned LC4G3D4N :1;
[; ;pic18f47q10.h: 5042: unsigned LC4G3D4T :1;
[; ;pic18f47q10.h: 5043: };
[; ;pic18f47q10.h: 5044: } CLC4GLS2bits_t;
[; ;pic18f47q10.h: 5045: extern volatile CLC4GLS2bits_t CLC4GLS2bits @ 0xE4D;
[; ;pic18f47q10.h: 5130: extern volatile unsigned char CLC4GLS3 @ 0xE4E;
"5132
[; ;pic18f47q10.h: 5132: asm("CLC4GLS3 equ 0E4Eh");
[; <" CLC4GLS3 equ 0E4Eh ;# ">
[; ;pic18f47q10.h: 5135: typedef union {
[; ;pic18f47q10.h: 5136: struct {
[; ;pic18f47q10.h: 5137: unsigned G4D1N :1;
[; ;pic18f47q10.h: 5138: unsigned G4D1T :1;
[; ;pic18f47q10.h: 5139: unsigned G4D2N :1;
[; ;pic18f47q10.h: 5140: unsigned G4D2T :1;
[; ;pic18f47q10.h: 5141: unsigned G4D3N :1;
[; ;pic18f47q10.h: 5142: unsigned G4D3T :1;
[; ;pic18f47q10.h: 5143: unsigned G4D4N :1;
[; ;pic18f47q10.h: 5144: unsigned G4D4T :1;
[; ;pic18f47q10.h: 5145: };
[; ;pic18f47q10.h: 5146: struct {
[; ;pic18f47q10.h: 5147: unsigned LC4G4D1N :1;
[; ;pic18f47q10.h: 5148: unsigned LC4G4D1T :1;
[; ;pic18f47q10.h: 5149: unsigned LC4G4D2N :1;
[; ;pic18f47q10.h: 5150: unsigned LC4G4D2T :1;
[; ;pic18f47q10.h: 5151: unsigned LC4G4D3N :1;
[; ;pic18f47q10.h: 5152: unsigned LC4G4D3T :1;
[; ;pic18f47q10.h: 5153: unsigned LC4G4D4N :1;
[; ;pic18f47q10.h: 5154: unsigned LC4G4D4T :1;
[; ;pic18f47q10.h: 5155: };
[; ;pic18f47q10.h: 5156: } CLC4GLS3bits_t;
[; ;pic18f47q10.h: 5157: extern volatile CLC4GLS3bits_t CLC4GLS3bits @ 0xE4E;
[; ;pic18f47q10.h: 5242: extern volatile unsigned char CLC5CON @ 0xE4F;
"5244
[; ;pic18f47q10.h: 5244: asm("CLC5CON equ 0E4Fh");
[; <" CLC5CON equ 0E4Fh ;# ">
[; ;pic18f47q10.h: 5247: typedef union {
[; ;pic18f47q10.h: 5248: struct {
[; ;pic18f47q10.h: 5249: unsigned MODE :3;
[; ;pic18f47q10.h: 5250: unsigned INTN :1;
[; ;pic18f47q10.h: 5251: unsigned INTP :1;
[; ;pic18f47q10.h: 5252: unsigned OUT :1;
[; ;pic18f47q10.h: 5253: unsigned OE :1;
[; ;pic18f47q10.h: 5254: unsigned EN :1;
[; ;pic18f47q10.h: 5255: };
[; ;pic18f47q10.h: 5256: struct {
[; ;pic18f47q10.h: 5257: unsigned MODE0 :1;
[; ;pic18f47q10.h: 5258: unsigned MODE1 :1;
[; ;pic18f47q10.h: 5259: unsigned MODE2 :1;
[; ;pic18f47q10.h: 5260: };
[; ;pic18f47q10.h: 5261: struct {
[; ;pic18f47q10.h: 5262: unsigned LC5MODE :3;
[; ;pic18f47q10.h: 5263: unsigned LC5INTN :1;
[; ;pic18f47q10.h: 5264: unsigned LC5INTP :1;
[; ;pic18f47q10.h: 5265: unsigned LC5OUT :1;
[; ;pic18f47q10.h: 5266: unsigned LC5OE :1;
[; ;pic18f47q10.h: 5267: unsigned LC5EN :1;
[; ;pic18f47q10.h: 5268: };
[; ;pic18f47q10.h: 5269: struct {
[; ;pic18f47q10.h: 5270: unsigned LC5MODE0 :1;
[; ;pic18f47q10.h: 5271: unsigned LC5MODE1 :1;
[; ;pic18f47q10.h: 5272: unsigned LC5MODE2 :1;
[; ;pic18f47q10.h: 5273: };
[; ;pic18f47q10.h: 5274: } CLC5CONbits_t;
[; ;pic18f47q10.h: 5275: extern volatile CLC5CONbits_t CLC5CONbits @ 0xE4F;
[; ;pic18f47q10.h: 5370: extern volatile unsigned char CLC5POL @ 0xE50;
"5372
[; ;pic18f47q10.h: 5372: asm("CLC5POL equ 0E50h");
[; <" CLC5POL equ 0E50h ;# ">
[; ;pic18f47q10.h: 5375: typedef union {
[; ;pic18f47q10.h: 5376: struct {
[; ;pic18f47q10.h: 5377: unsigned G1POL :1;
[; ;pic18f47q10.h: 5378: unsigned G2POL :1;
[; ;pic18f47q10.h: 5379: unsigned G3POL :1;
[; ;pic18f47q10.h: 5380: unsigned G4POL :1;
[; ;pic18f47q10.h: 5381: unsigned :3;
[; ;pic18f47q10.h: 5382: unsigned POL :1;
[; ;pic18f47q10.h: 5383: };
[; ;pic18f47q10.h: 5384: struct {
[; ;pic18f47q10.h: 5385: unsigned LC5G1POL :1;
[; ;pic18f47q10.h: 5386: unsigned LC5G2POL :1;
[; ;pic18f47q10.h: 5387: unsigned LC5G3POL :1;
[; ;pic18f47q10.h: 5388: unsigned LC5G4POL :1;
[; ;pic18f47q10.h: 5389: unsigned :3;
[; ;pic18f47q10.h: 5390: unsigned LC5POL :1;
[; ;pic18f47q10.h: 5391: };
[; ;pic18f47q10.h: 5392: } CLC5POLbits_t;
[; ;pic18f47q10.h: 5393: extern volatile CLC5POLbits_t CLC5POLbits @ 0xE50;
[; ;pic18f47q10.h: 5448: extern volatile unsigned char CLC5SEL0 @ 0xE51;
"5450
[; ;pic18f47q10.h: 5450: asm("CLC5SEL0 equ 0E51h");
[; <" CLC5SEL0 equ 0E51h ;# ">
[; ;pic18f47q10.h: 5453: typedef union {
[; ;pic18f47q10.h: 5454: struct {
[; ;pic18f47q10.h: 5455: unsigned D1S :8;
[; ;pic18f47q10.h: 5456: };
[; ;pic18f47q10.h: 5457: struct {
[; ;pic18f47q10.h: 5458: unsigned LC5D1S :8;
[; ;pic18f47q10.h: 5459: };
[; ;pic18f47q10.h: 5460: struct {
[; ;pic18f47q10.h: 5461: unsigned D1S0 :1;
[; ;pic18f47q10.h: 5462: unsigned D1S1 :1;
[; ;pic18f47q10.h: 5463: unsigned D1S2 :1;
[; ;pic18f47q10.h: 5464: unsigned D1S3 :1;
[; ;pic18f47q10.h: 5465: unsigned D1S4 :1;
[; ;pic18f47q10.h: 5466: unsigned D1S5 :1;
[; ;pic18f47q10.h: 5467: unsigned D1S6 :1;
[; ;pic18f47q10.h: 5468: unsigned D1S7 :1;
[; ;pic18f47q10.h: 5469: };
[; ;pic18f47q10.h: 5470: struct {
[; ;pic18f47q10.h: 5471: unsigned LC5D1S0 :1;
[; ;pic18f47q10.h: 5472: unsigned LC5D1S1 :1;
[; ;pic18f47q10.h: 5473: unsigned LC5D1S2 :1;
[; ;pic18f47q10.h: 5474: unsigned LC5D1S3 :1;
[; ;pic18f47q10.h: 5475: unsigned LC5D1S4 :1;
[; ;pic18f47q10.h: 5476: unsigned LC5D1S5 :1;
[; ;pic18f47q10.h: 5477: unsigned LC5D1S6 :1;
[; ;pic18f47q10.h: 5478: unsigned LC5D1S7 :1;
[; ;pic18f47q10.h: 5479: };
[; ;pic18f47q10.h: 5480: } CLC5SEL0bits_t;
[; ;pic18f47q10.h: 5481: extern volatile CLC5SEL0bits_t CLC5SEL0bits @ 0xE51;
[; ;pic18f47q10.h: 5576: extern volatile unsigned char CLC5SEL1 @ 0xE52;
"5578
[; ;pic18f47q10.h: 5578: asm("CLC5SEL1 equ 0E52h");
[; <" CLC5SEL1 equ 0E52h ;# ">
[; ;pic18f47q10.h: 5581: typedef union {
[; ;pic18f47q10.h: 5582: struct {
[; ;pic18f47q10.h: 5583: unsigned D2S :8;
[; ;pic18f47q10.h: 5584: };
[; ;pic18f47q10.h: 5585: struct {
[; ;pic18f47q10.h: 5586: unsigned LC5D2S :8;
[; ;pic18f47q10.h: 5587: };
[; ;pic18f47q10.h: 5588: struct {
[; ;pic18f47q10.h: 5589: unsigned D2S0 :1;
[; ;pic18f47q10.h: 5590: unsigned D2S1 :1;
[; ;pic18f47q10.h: 5591: unsigned D2S2 :1;
[; ;pic18f47q10.h: 5592: unsigned D2S3 :1;
[; ;pic18f47q10.h: 5593: unsigned D2S4 :1;
[; ;pic18f47q10.h: 5594: unsigned D2S5 :1;
[; ;pic18f47q10.h: 5595: unsigned D2S6 :1;
[; ;pic18f47q10.h: 5596: unsigned D2S7 :1;
[; ;pic18f47q10.h: 5597: };
[; ;pic18f47q10.h: 5598: struct {
[; ;pic18f47q10.h: 5599: unsigned LC5D2S0 :1;
[; ;pic18f47q10.h: 5600: unsigned LC5D2S1 :1;
[; ;pic18f47q10.h: 5601: unsigned LC5D2S2 :1;
[; ;pic18f47q10.h: 5602: unsigned LC5D2S3 :1;
[; ;pic18f47q10.h: 5603: unsigned LC5D2S4 :1;
[; ;pic18f47q10.h: 5604: unsigned LC5D2S5 :1;
[; ;pic18f47q10.h: 5605: unsigned LC5D2S6 :1;
[; ;pic18f47q10.h: 5606: unsigned LC5D2S7 :1;
[; ;pic18f47q10.h: 5607: };
[; ;pic18f47q10.h: 5608: } CLC5SEL1bits_t;
[; ;pic18f47q10.h: 5609: extern volatile CLC5SEL1bits_t CLC5SEL1bits @ 0xE52;
[; ;pic18f47q10.h: 5704: extern volatile unsigned char CLC5SEL2 @ 0xE53;
"5706
[; ;pic18f47q10.h: 5706: asm("CLC5SEL2 equ 0E53h");
[; <" CLC5SEL2 equ 0E53h ;# ">
[; ;pic18f47q10.h: 5709: typedef union {
[; ;pic18f47q10.h: 5710: struct {
[; ;pic18f47q10.h: 5711: unsigned D3S :8;
[; ;pic18f47q10.h: 5712: };
[; ;pic18f47q10.h: 5713: struct {
[; ;pic18f47q10.h: 5714: unsigned LC5D3S :8;
[; ;pic18f47q10.h: 5715: };
[; ;pic18f47q10.h: 5716: struct {
[; ;pic18f47q10.h: 5717: unsigned D3S0 :1;
[; ;pic18f47q10.h: 5718: unsigned D3S1 :1;
[; ;pic18f47q10.h: 5719: unsigned D3S2 :1;
[; ;pic18f47q10.h: 5720: unsigned D3S3 :1;
[; ;pic18f47q10.h: 5721: unsigned D3S4 :1;
[; ;pic18f47q10.h: 5722: unsigned D3S5 :1;
[; ;pic18f47q10.h: 5723: unsigned D3S6 :1;
[; ;pic18f47q10.h: 5724: unsigned D3S7 :1;
[; ;pic18f47q10.h: 5725: };
[; ;pic18f47q10.h: 5726: struct {
[; ;pic18f47q10.h: 5727: unsigned LC5D3S0 :1;
[; ;pic18f47q10.h: 5728: unsigned LC5D3S1 :1;
[; ;pic18f47q10.h: 5729: unsigned LC5D3S2 :1;
[; ;pic18f47q10.h: 5730: unsigned LC5D3S3 :1;
[; ;pic18f47q10.h: 5731: unsigned LC5D3S4 :1;
[; ;pic18f47q10.h: 5732: unsigned LC5D3S5 :1;
[; ;pic18f47q10.h: 5733: unsigned LC5D3S6 :1;
[; ;pic18f47q10.h: 5734: unsigned LC5D3S7 :1;
[; ;pic18f47q10.h: 5735: };
[; ;pic18f47q10.h: 5736: } CLC5SEL2bits_t;
[; ;pic18f47q10.h: 5737: extern volatile CLC5SEL2bits_t CLC5SEL2bits @ 0xE53;
[; ;pic18f47q10.h: 5832: extern volatile unsigned char CLC5SEL3 @ 0xE54;
"5834
[; ;pic18f47q10.h: 5834: asm("CLC5SEL3 equ 0E54h");
[; <" CLC5SEL3 equ 0E54h ;# ">
[; ;pic18f47q10.h: 5837: typedef union {
[; ;pic18f47q10.h: 5838: struct {
[; ;pic18f47q10.h: 5839: unsigned D4S :8;
[; ;pic18f47q10.h: 5840: };
[; ;pic18f47q10.h: 5841: struct {
[; ;pic18f47q10.h: 5842: unsigned LC5D4S :8;
[; ;pic18f47q10.h: 5843: };
[; ;pic18f47q10.h: 5844: struct {
[; ;pic18f47q10.h: 5845: unsigned D4S0 :1;
[; ;pic18f47q10.h: 5846: unsigned D4S1 :1;
[; ;pic18f47q10.h: 5847: unsigned D4S2 :1;
[; ;pic18f47q10.h: 5848: unsigned D4S3 :1;
[; ;pic18f47q10.h: 5849: unsigned D4S4 :1;
[; ;pic18f47q10.h: 5850: unsigned D4S5 :1;
[; ;pic18f47q10.h: 5851: unsigned D4S6 :1;
[; ;pic18f47q10.h: 5852: unsigned D4S7 :1;
[; ;pic18f47q10.h: 5853: };
[; ;pic18f47q10.h: 5854: struct {
[; ;pic18f47q10.h: 5855: unsigned LC5D4S0 :1;
[; ;pic18f47q10.h: 5856: unsigned LC5D4S1 :1;
[; ;pic18f47q10.h: 5857: unsigned LC5D4S2 :1;
[; ;pic18f47q10.h: 5858: unsigned LC5D4S3 :1;
[; ;pic18f47q10.h: 5859: unsigned LC5D4S4 :1;
[; ;pic18f47q10.h: 5860: unsigned LC5D4S5 :1;
[; ;pic18f47q10.h: 5861: unsigned LC5D4S6 :1;
[; ;pic18f47q10.h: 5862: unsigned LC5D4S7 :1;
[; ;pic18f47q10.h: 5863: };
[; ;pic18f47q10.h: 5864: } CLC5SEL3bits_t;
[; ;pic18f47q10.h: 5865: extern volatile CLC5SEL3bits_t CLC5SEL3bits @ 0xE54;
[; ;pic18f47q10.h: 5960: extern volatile unsigned char CLC5GLS0 @ 0xE55;
"5962
[; ;pic18f47q10.h: 5962: asm("CLC5GLS0 equ 0E55h");
[; <" CLC5GLS0 equ 0E55h ;# ">
[; ;pic18f47q10.h: 5965: typedef union {
[; ;pic18f47q10.h: 5966: struct {
[; ;pic18f47q10.h: 5967: unsigned G1D1N :1;
[; ;pic18f47q10.h: 5968: unsigned G1D1T :1;
[; ;pic18f47q10.h: 5969: unsigned G1D2N :1;
[; ;pic18f47q10.h: 5970: unsigned G1D2T :1;
[; ;pic18f47q10.h: 5971: unsigned G1D3N :1;
[; ;pic18f47q10.h: 5972: unsigned G1D3T :1;
[; ;pic18f47q10.h: 5973: unsigned G1D4N :1;
[; ;pic18f47q10.h: 5974: unsigned G1D4T :1;
[; ;pic18f47q10.h: 5975: };
[; ;pic18f47q10.h: 5976: struct {
[; ;pic18f47q10.h: 5977: unsigned LC5G1D1N :1;
[; ;pic18f47q10.h: 5978: unsigned LC5G1D1T :1;
[; ;pic18f47q10.h: 5979: unsigned LC5G1D2N :1;
[; ;pic18f47q10.h: 5980: unsigned LC5G1D2T :1;
[; ;pic18f47q10.h: 5981: unsigned LC5G1D3N :1;
[; ;pic18f47q10.h: 5982: unsigned LC5G1D3T :1;
[; ;pic18f47q10.h: 5983: unsigned LC5G1D4N :1;
[; ;pic18f47q10.h: 5984: unsigned LC5G1D4T :1;
[; ;pic18f47q10.h: 5985: };
[; ;pic18f47q10.h: 5986: } CLC5GLS0bits_t;
[; ;pic18f47q10.h: 5987: extern volatile CLC5GLS0bits_t CLC5GLS0bits @ 0xE55;
[; ;pic18f47q10.h: 6072: extern volatile unsigned char CLC5GLS1 @ 0xE56;
"6074
[; ;pic18f47q10.h: 6074: asm("CLC5GLS1 equ 0E56h");
[; <" CLC5GLS1 equ 0E56h ;# ">
[; ;pic18f47q10.h: 6077: typedef union {
[; ;pic18f47q10.h: 6078: struct {
[; ;pic18f47q10.h: 6079: unsigned G2D1N :1;
[; ;pic18f47q10.h: 6080: unsigned G2D1T :1;
[; ;pic18f47q10.h: 6081: unsigned G2D2N :1;
[; ;pic18f47q10.h: 6082: unsigned G2D2T :1;
[; ;pic18f47q10.h: 6083: unsigned G2D3N :1;
[; ;pic18f47q10.h: 6084: unsigned G2D3T :1;
[; ;pic18f47q10.h: 6085: unsigned G2D4N :1;
[; ;pic18f47q10.h: 6086: unsigned G2D4T :1;
[; ;pic18f47q10.h: 6087: };
[; ;pic18f47q10.h: 6088: struct {
[; ;pic18f47q10.h: 6089: unsigned LC5G2D1N :1;
[; ;pic18f47q10.h: 6090: unsigned LC5G2D1T :1;
[; ;pic18f47q10.h: 6091: unsigned LC5G2D2N :1;
[; ;pic18f47q10.h: 6092: unsigned LC5G2D2T :1;
[; ;pic18f47q10.h: 6093: unsigned LC5G2D3N :1;
[; ;pic18f47q10.h: 6094: unsigned LC5G2D3T :1;
[; ;pic18f47q10.h: 6095: unsigned LC5G2D4N :1;
[; ;pic18f47q10.h: 6096: unsigned LC5G2D4T :1;
[; ;pic18f47q10.h: 6097: };
[; ;pic18f47q10.h: 6098: } CLC5GLS1bits_t;
[; ;pic18f47q10.h: 6099: extern volatile CLC5GLS1bits_t CLC5GLS1bits @ 0xE56;
[; ;pic18f47q10.h: 6184: extern volatile unsigned char CLC5GLS2 @ 0xE57;
"6186
[; ;pic18f47q10.h: 6186: asm("CLC5GLS2 equ 0E57h");
[; <" CLC5GLS2 equ 0E57h ;# ">
[; ;pic18f47q10.h: 6189: typedef union {
[; ;pic18f47q10.h: 6190: struct {
[; ;pic18f47q10.h: 6191: unsigned G3D1N :1;
[; ;pic18f47q10.h: 6192: unsigned G3D1T :1;
[; ;pic18f47q10.h: 6193: unsigned G3D2N :1;
[; ;pic18f47q10.h: 6194: unsigned G3D2T :1;
[; ;pic18f47q10.h: 6195: unsigned G3D3N :1;
[; ;pic18f47q10.h: 6196: unsigned G3D3T :1;
[; ;pic18f47q10.h: 6197: unsigned G3D4N :1;
[; ;pic18f47q10.h: 6198: unsigned G3D4T :1;
[; ;pic18f47q10.h: 6199: };
[; ;pic18f47q10.h: 6200: struct {
[; ;pic18f47q10.h: 6201: unsigned LC5G3D1N :1;
[; ;pic18f47q10.h: 6202: unsigned LC5G3D1T :1;
[; ;pic18f47q10.h: 6203: unsigned LC5G3D2N :1;
[; ;pic18f47q10.h: 6204: unsigned LC5G3D2T :1;
[; ;pic18f47q10.h: 6205: unsigned LC5G3D3N :1;
[; ;pic18f47q10.h: 6206: unsigned LC5G3D3T :1;
[; ;pic18f47q10.h: 6207: unsigned LC5G3D4N :1;
[; ;pic18f47q10.h: 6208: unsigned LC5G3D4T :1;
[; ;pic18f47q10.h: 6209: };
[; ;pic18f47q10.h: 6210: } CLC5GLS2bits_t;
[; ;pic18f47q10.h: 6211: extern volatile CLC5GLS2bits_t CLC5GLS2bits @ 0xE57;
[; ;pic18f47q10.h: 6296: extern volatile unsigned char CLC5GLS3 @ 0xE58;
"6298
[; ;pic18f47q10.h: 6298: asm("CLC5GLS3 equ 0E58h");
[; <" CLC5GLS3 equ 0E58h ;# ">
[; ;pic18f47q10.h: 6301: typedef union {
[; ;pic18f47q10.h: 6302: struct {
[; ;pic18f47q10.h: 6303: unsigned G4D1N :1;
[; ;pic18f47q10.h: 6304: unsigned G4D1T :1;
[; ;pic18f47q10.h: 6305: unsigned G4D2N :1;
[; ;pic18f47q10.h: 6306: unsigned G4D2T :1;
[; ;pic18f47q10.h: 6307: unsigned G4D3N :1;
[; ;pic18f47q10.h: 6308: unsigned G4D3T :1;
[; ;pic18f47q10.h: 6309: unsigned G4D4N :1;
[; ;pic18f47q10.h: 6310: unsigned G4D4T :1;
[; ;pic18f47q10.h: 6311: };
[; ;pic18f47q10.h: 6312: struct {
[; ;pic18f47q10.h: 6313: unsigned LC5G4D1N :1;
[; ;pic18f47q10.h: 6314: unsigned LC5G4D1T :1;
[; ;pic18f47q10.h: 6315: unsigned LC5G4D2N :1;
[; ;pic18f47q10.h: 6316: unsigned LC5G4D2T :1;
[; ;pic18f47q10.h: 6317: unsigned LC5G4D3N :1;
[; ;pic18f47q10.h: 6318: unsigned LC5G4D3T :1;
[; ;pic18f47q10.h: 6319: unsigned LC5G4D4N :1;
[; ;pic18f47q10.h: 6320: unsigned LC5G4D4T :1;
[; ;pic18f47q10.h: 6321: };
[; ;pic18f47q10.h: 6322: } CLC5GLS3bits_t;
[; ;pic18f47q10.h: 6323: extern volatile CLC5GLS3bits_t CLC5GLS3bits @ 0xE58;
[; ;pic18f47q10.h: 6408: extern volatile unsigned char CLC6CON @ 0xE59;
"6410
[; ;pic18f47q10.h: 6410: asm("CLC6CON equ 0E59h");
[; <" CLC6CON equ 0E59h ;# ">
[; ;pic18f47q10.h: 6413: typedef union {
[; ;pic18f47q10.h: 6414: struct {
[; ;pic18f47q10.h: 6415: unsigned MODE :3;
[; ;pic18f47q10.h: 6416: unsigned INTN :1;
[; ;pic18f47q10.h: 6417: unsigned INTP :1;
[; ;pic18f47q10.h: 6418: unsigned OUT :1;
[; ;pic18f47q10.h: 6419: unsigned OE :1;
[; ;pic18f47q10.h: 6420: unsigned EN :1;
[; ;pic18f47q10.h: 6421: };
[; ;pic18f47q10.h: 6422: struct {
[; ;pic18f47q10.h: 6423: unsigned MODE0 :1;
[; ;pic18f47q10.h: 6424: unsigned MODE1 :1;
[; ;pic18f47q10.h: 6425: unsigned MODE2 :1;
[; ;pic18f47q10.h: 6426: };
[; ;pic18f47q10.h: 6427: struct {
[; ;pic18f47q10.h: 6428: unsigned LC6MODE :3;
[; ;pic18f47q10.h: 6429: unsigned LC6INTN :1;
[; ;pic18f47q10.h: 6430: unsigned LC6INTP :1;
[; ;pic18f47q10.h: 6431: unsigned LC6OUT :1;
[; ;pic18f47q10.h: 6432: unsigned LC6OE :1;
[; ;pic18f47q10.h: 6433: unsigned LC6EN :1;
[; ;pic18f47q10.h: 6434: };
[; ;pic18f47q10.h: 6435: struct {
[; ;pic18f47q10.h: 6436: unsigned LC6MODE0 :1;
[; ;pic18f47q10.h: 6437: unsigned LC6MODE1 :1;
[; ;pic18f47q10.h: 6438: unsigned LC6MODE2 :1;
[; ;pic18f47q10.h: 6439: };
[; ;pic18f47q10.h: 6440: } CLC6CONbits_t;
[; ;pic18f47q10.h: 6441: extern volatile CLC6CONbits_t CLC6CONbits @ 0xE59;
[; ;pic18f47q10.h: 6536: extern volatile unsigned char CLC6POL @ 0xE5A;
"6538
[; ;pic18f47q10.h: 6538: asm("CLC6POL equ 0E5Ah");
[; <" CLC6POL equ 0E5Ah ;# ">
[; ;pic18f47q10.h: 6541: typedef union {
[; ;pic18f47q10.h: 6542: struct {
[; ;pic18f47q10.h: 6543: unsigned G1POL :1;
[; ;pic18f47q10.h: 6544: unsigned G2POL :1;
[; ;pic18f47q10.h: 6545: unsigned G3POL :1;
[; ;pic18f47q10.h: 6546: unsigned G4POL :1;
[; ;pic18f47q10.h: 6547: unsigned :3;
[; ;pic18f47q10.h: 6548: unsigned POL :1;
[; ;pic18f47q10.h: 6549: };
[; ;pic18f47q10.h: 6550: struct {
[; ;pic18f47q10.h: 6551: unsigned LC6G1POL :1;
[; ;pic18f47q10.h: 6552: unsigned LC6G2POL :1;
[; ;pic18f47q10.h: 6553: unsigned LC6G3POL :1;
[; ;pic18f47q10.h: 6554: unsigned LC6G4POL :1;
[; ;pic18f47q10.h: 6555: unsigned :3;
[; ;pic18f47q10.h: 6556: unsigned LC6POL :1;
[; ;pic18f47q10.h: 6557: };
[; ;pic18f47q10.h: 6558: } CLC6POLbits_t;
[; ;pic18f47q10.h: 6559: extern volatile CLC6POLbits_t CLC6POLbits @ 0xE5A;
[; ;pic18f47q10.h: 6614: extern volatile unsigned char CLC6SEL0 @ 0xE5B;
"6616
[; ;pic18f47q10.h: 6616: asm("CLC6SEL0 equ 0E5Bh");
[; <" CLC6SEL0 equ 0E5Bh ;# ">
[; ;pic18f47q10.h: 6619: typedef union {
[; ;pic18f47q10.h: 6620: struct {
[; ;pic18f47q10.h: 6621: unsigned D1S :8;
[; ;pic18f47q10.h: 6622: };
[; ;pic18f47q10.h: 6623: struct {
[; ;pic18f47q10.h: 6624: unsigned LC6D1S :8;
[; ;pic18f47q10.h: 6625: };
[; ;pic18f47q10.h: 6626: struct {
[; ;pic18f47q10.h: 6627: unsigned D1S0 :1;
[; ;pic18f47q10.h: 6628: unsigned D1S1 :1;
[; ;pic18f47q10.h: 6629: unsigned D1S2 :1;
[; ;pic18f47q10.h: 6630: unsigned D1S3 :1;
[; ;pic18f47q10.h: 6631: unsigned D1S4 :1;
[; ;pic18f47q10.h: 6632: unsigned D1S5 :1;
[; ;pic18f47q10.h: 6633: unsigned D1S6 :1;
[; ;pic18f47q10.h: 6634: unsigned D1S7 :1;
[; ;pic18f47q10.h: 6635: };
[; ;pic18f47q10.h: 6636: struct {
[; ;pic18f47q10.h: 6637: unsigned LC6D1S0 :1;
[; ;pic18f47q10.h: 6638: unsigned LC6D1S1 :1;
[; ;pic18f47q10.h: 6639: unsigned LC6D1S2 :1;
[; ;pic18f47q10.h: 6640: unsigned LC6D1S3 :1;
[; ;pic18f47q10.h: 6641: unsigned LC6D1S4 :1;
[; ;pic18f47q10.h: 6642: unsigned LC6D1S5 :1;
[; ;pic18f47q10.h: 6643: unsigned LC6D1S6 :1;
[; ;pic18f47q10.h: 6644: unsigned LC6D1S7 :1;
[; ;pic18f47q10.h: 6645: };
[; ;pic18f47q10.h: 6646: } CLC6SEL0bits_t;
[; ;pic18f47q10.h: 6647: extern volatile CLC6SEL0bits_t CLC6SEL0bits @ 0xE5B;
[; ;pic18f47q10.h: 6742: extern volatile unsigned char CLC6SEL1 @ 0xE5C;
"6744
[; ;pic18f47q10.h: 6744: asm("CLC6SEL1 equ 0E5Ch");
[; <" CLC6SEL1 equ 0E5Ch ;# ">
[; ;pic18f47q10.h: 6747: typedef union {
[; ;pic18f47q10.h: 6748: struct {
[; ;pic18f47q10.h: 6749: unsigned D2S :8;
[; ;pic18f47q10.h: 6750: };
[; ;pic18f47q10.h: 6751: struct {
[; ;pic18f47q10.h: 6752: unsigned LC6D2S :8;
[; ;pic18f47q10.h: 6753: };
[; ;pic18f47q10.h: 6754: struct {
[; ;pic18f47q10.h: 6755: unsigned D2S0 :1;
[; ;pic18f47q10.h: 6756: unsigned D2S1 :1;
[; ;pic18f47q10.h: 6757: unsigned D2S2 :1;
[; ;pic18f47q10.h: 6758: unsigned D2S3 :1;
[; ;pic18f47q10.h: 6759: unsigned D2S4 :1;
[; ;pic18f47q10.h: 6760: unsigned D2S5 :1;
[; ;pic18f47q10.h: 6761: unsigned D2S6 :1;
[; ;pic18f47q10.h: 6762: unsigned D2S7 :1;
[; ;pic18f47q10.h: 6763: };
[; ;pic18f47q10.h: 6764: struct {
[; ;pic18f47q10.h: 6765: unsigned LC6D2S0 :1;
[; ;pic18f47q10.h: 6766: unsigned LC6D2S1 :1;
[; ;pic18f47q10.h: 6767: unsigned LC6D2S2 :1;
[; ;pic18f47q10.h: 6768: unsigned LC6D2S3 :1;
[; ;pic18f47q10.h: 6769: unsigned LC6D2S4 :1;
[; ;pic18f47q10.h: 6770: unsigned LC6D2S5 :1;
[; ;pic18f47q10.h: 6771: unsigned LC6D2S6 :1;
[; ;pic18f47q10.h: 6772: unsigned LC6D2S7 :1;
[; ;pic18f47q10.h: 6773: };
[; ;pic18f47q10.h: 6774: } CLC6SEL1bits_t;
[; ;pic18f47q10.h: 6775: extern volatile CLC6SEL1bits_t CLC6SEL1bits @ 0xE5C;
[; ;pic18f47q10.h: 6870: extern volatile unsigned char CLC6SEL2 @ 0xE5D;
"6872
[; ;pic18f47q10.h: 6872: asm("CLC6SEL2 equ 0E5Dh");
[; <" CLC6SEL2 equ 0E5Dh ;# ">
[; ;pic18f47q10.h: 6875: typedef union {
[; ;pic18f47q10.h: 6876: struct {
[; ;pic18f47q10.h: 6877: unsigned D3S :8;
[; ;pic18f47q10.h: 6878: };
[; ;pic18f47q10.h: 6879: struct {
[; ;pic18f47q10.h: 6880: unsigned LC6D3S :8;
[; ;pic18f47q10.h: 6881: };
[; ;pic18f47q10.h: 6882: struct {
[; ;pic18f47q10.h: 6883: unsigned D3S0 :1;
[; ;pic18f47q10.h: 6884: unsigned D3S1 :1;
[; ;pic18f47q10.h: 6885: unsigned D3S2 :1;
[; ;pic18f47q10.h: 6886: unsigned D3S3 :1;
[; ;pic18f47q10.h: 6887: unsigned D3S4 :1;
[; ;pic18f47q10.h: 6888: unsigned D3S5 :1;
[; ;pic18f47q10.h: 6889: unsigned D3S6 :1;
[; ;pic18f47q10.h: 6890: unsigned D3S7 :1;
[; ;pic18f47q10.h: 6891: };
[; ;pic18f47q10.h: 6892: struct {
[; ;pic18f47q10.h: 6893: unsigned LC6D3S0 :1;
[; ;pic18f47q10.h: 6894: unsigned LC6D3S1 :1;
[; ;pic18f47q10.h: 6895: unsigned LC6D3S2 :1;
[; ;pic18f47q10.h: 6896: unsigned LC6D3S3 :1;
[; ;pic18f47q10.h: 6897: unsigned LC6D3S4 :1;
[; ;pic18f47q10.h: 6898: unsigned LC6D3S5 :1;
[; ;pic18f47q10.h: 6899: unsigned LC6D3S6 :1;
[; ;pic18f47q10.h: 6900: unsigned LC6D3S7 :1;
[; ;pic18f47q10.h: 6901: };
[; ;pic18f47q10.h: 6902: } CLC6SEL2bits_t;
[; ;pic18f47q10.h: 6903: extern volatile CLC6SEL2bits_t CLC6SEL2bits @ 0xE5D;
[; ;pic18f47q10.h: 6998: extern volatile unsigned char CLC6SEL3 @ 0xE5E;
"7000
[; ;pic18f47q10.h: 7000: asm("CLC6SEL3 equ 0E5Eh");
[; <" CLC6SEL3 equ 0E5Eh ;# ">
[; ;pic18f47q10.h: 7003: typedef union {
[; ;pic18f47q10.h: 7004: struct {
[; ;pic18f47q10.h: 7005: unsigned D4S :8;
[; ;pic18f47q10.h: 7006: };
[; ;pic18f47q10.h: 7007: struct {
[; ;pic18f47q10.h: 7008: unsigned LC6D4S :8;
[; ;pic18f47q10.h: 7009: };
[; ;pic18f47q10.h: 7010: struct {
[; ;pic18f47q10.h: 7011: unsigned D4S0 :1;
[; ;pic18f47q10.h: 7012: unsigned D4S1 :1;
[; ;pic18f47q10.h: 7013: unsigned D4S2 :1;
[; ;pic18f47q10.h: 7014: unsigned D4S3 :1;
[; ;pic18f47q10.h: 7015: unsigned D4S4 :1;
[; ;pic18f47q10.h: 7016: unsigned D4S5 :1;
[; ;pic18f47q10.h: 7017: unsigned D4S6 :1;
[; ;pic18f47q10.h: 7018: unsigned D4S7 :1;
[; ;pic18f47q10.h: 7019: };
[; ;pic18f47q10.h: 7020: struct {
[; ;pic18f47q10.h: 7021: unsigned LC6D4S0 :1;
[; ;pic18f47q10.h: 7022: unsigned LC6D4S1 :1;
[; ;pic18f47q10.h: 7023: unsigned LC6D4S2 :1;
[; ;pic18f47q10.h: 7024: unsigned LC6D4S3 :1;
[; ;pic18f47q10.h: 7025: unsigned LC6D4S4 :1;
[; ;pic18f47q10.h: 7026: unsigned LC6D4S5 :1;
[; ;pic18f47q10.h: 7027: unsigned LC6D4S6 :1;
[; ;pic18f47q10.h: 7028: unsigned LC6D4S7 :1;
[; ;pic18f47q10.h: 7029: };
[; ;pic18f47q10.h: 7030: } CLC6SEL3bits_t;
[; ;pic18f47q10.h: 7031: extern volatile CLC6SEL3bits_t CLC6SEL3bits @ 0xE5E;
[; ;pic18f47q10.h: 7126: extern volatile unsigned char CLC6GLS0 @ 0xE5F;
"7128
[; ;pic18f47q10.h: 7128: asm("CLC6GLS0 equ 0E5Fh");
[; <" CLC6GLS0 equ 0E5Fh ;# ">
[; ;pic18f47q10.h: 7131: typedef union {
[; ;pic18f47q10.h: 7132: struct {
[; ;pic18f47q10.h: 7133: unsigned G1D1N :1;
[; ;pic18f47q10.h: 7134: unsigned G1D1T :1;
[; ;pic18f47q10.h: 7135: unsigned G1D2N :1;
[; ;pic18f47q10.h: 7136: unsigned G1D2T :1;
[; ;pic18f47q10.h: 7137: unsigned G1D3N :1;
[; ;pic18f47q10.h: 7138: unsigned G1D3T :1;
[; ;pic18f47q10.h: 7139: unsigned G1D4N :1;
[; ;pic18f47q10.h: 7140: unsigned G1D4T :1;
[; ;pic18f47q10.h: 7141: };
[; ;pic18f47q10.h: 7142: struct {
[; ;pic18f47q10.h: 7143: unsigned LC6G1D1N :1;
[; ;pic18f47q10.h: 7144: unsigned LC6G1D1T :1;
[; ;pic18f47q10.h: 7145: unsigned LC6G1D2N :1;
[; ;pic18f47q10.h: 7146: unsigned LC6G1D2T :1;
[; ;pic18f47q10.h: 7147: unsigned LC6G1D3N :1;
[; ;pic18f47q10.h: 7148: unsigned LC6G1D3T :1;
[; ;pic18f47q10.h: 7149: unsigned LC6G1D4N :1;
[; ;pic18f47q10.h: 7150: unsigned LC6G1D4T :1;
[; ;pic18f47q10.h: 7151: };
[; ;pic18f47q10.h: 7152: } CLC6GLS0bits_t;
[; ;pic18f47q10.h: 7153: extern volatile CLC6GLS0bits_t CLC6GLS0bits @ 0xE5F;
[; ;pic18f47q10.h: 7238: extern volatile unsigned char CLC6GLS1 @ 0xE60;
"7240
[; ;pic18f47q10.h: 7240: asm("CLC6GLS1 equ 0E60h");
[; <" CLC6GLS1 equ 0E60h ;# ">
[; ;pic18f47q10.h: 7243: typedef union {
[; ;pic18f47q10.h: 7244: struct {
[; ;pic18f47q10.h: 7245: unsigned G2D1N :1;
[; ;pic18f47q10.h: 7246: unsigned G2D1T :1;
[; ;pic18f47q10.h: 7247: unsigned G2D2N :1;
[; ;pic18f47q10.h: 7248: unsigned G2D2T :1;
[; ;pic18f47q10.h: 7249: unsigned G2D3N :1;
[; ;pic18f47q10.h: 7250: unsigned G2D3T :1;
[; ;pic18f47q10.h: 7251: unsigned G2D4N :1;
[; ;pic18f47q10.h: 7252: unsigned G2D4T :1;
[; ;pic18f47q10.h: 7253: };
[; ;pic18f47q10.h: 7254: struct {
[; ;pic18f47q10.h: 7255: unsigned LC6G2D1N :1;
[; ;pic18f47q10.h: 7256: unsigned LC6G2D1T :1;
[; ;pic18f47q10.h: 7257: unsigned LC6G2D2N :1;
[; ;pic18f47q10.h: 7258: unsigned LC6G2D2T :1;
[; ;pic18f47q10.h: 7259: unsigned LC6G2D3N :1;
[; ;pic18f47q10.h: 7260: unsigned LC6G2D3T :1;
[; ;pic18f47q10.h: 7261: unsigned LC6G2D4N :1;
[; ;pic18f47q10.h: 7262: unsigned LC6G2D4T :1;
[; ;pic18f47q10.h: 7263: };
[; ;pic18f47q10.h: 7264: } CLC6GLS1bits_t;
[; ;pic18f47q10.h: 7265: extern volatile CLC6GLS1bits_t CLC6GLS1bits @ 0xE60;
[; ;pic18f47q10.h: 7350: extern volatile unsigned char CLC6GLS2 @ 0xE61;
"7352
[; ;pic18f47q10.h: 7352: asm("CLC6GLS2 equ 0E61h");
[; <" CLC6GLS2 equ 0E61h ;# ">
[; ;pic18f47q10.h: 7355: typedef union {
[; ;pic18f47q10.h: 7356: struct {
[; ;pic18f47q10.h: 7357: unsigned G3D1N :1;
[; ;pic18f47q10.h: 7358: unsigned G3D1T :1;
[; ;pic18f47q10.h: 7359: unsigned G3D2N :1;
[; ;pic18f47q10.h: 7360: unsigned G3D2T :1;
[; ;pic18f47q10.h: 7361: unsigned G3D3N :1;
[; ;pic18f47q10.h: 7362: unsigned G3D3T :1;
[; ;pic18f47q10.h: 7363: unsigned G3D4N :1;
[; ;pic18f47q10.h: 7364: unsigned G3D4T :1;
[; ;pic18f47q10.h: 7365: };
[; ;pic18f47q10.h: 7366: struct {
[; ;pic18f47q10.h: 7367: unsigned LC6G3D1N :1;
[; ;pic18f47q10.h: 7368: unsigned LC6G3D1T :1;
[; ;pic18f47q10.h: 7369: unsigned LC6G3D2N :1;
[; ;pic18f47q10.h: 7370: unsigned LC6G3D2T :1;
[; ;pic18f47q10.h: 7371: unsigned LC6G3D3N :1;
[; ;pic18f47q10.h: 7372: unsigned LC6G3D3T :1;
[; ;pic18f47q10.h: 7373: unsigned LC6G3D4N :1;
[; ;pic18f47q10.h: 7374: unsigned LC6G3D4T :1;
[; ;pic18f47q10.h: 7375: };
[; ;pic18f47q10.h: 7376: } CLC6GLS2bits_t;
[; ;pic18f47q10.h: 7377: extern volatile CLC6GLS2bits_t CLC6GLS2bits @ 0xE61;
[; ;pic18f47q10.h: 7462: extern volatile unsigned char CLC6GLS3 @ 0xE62;
"7464
[; ;pic18f47q10.h: 7464: asm("CLC6GLS3 equ 0E62h");
[; <" CLC6GLS3 equ 0E62h ;# ">
[; ;pic18f47q10.h: 7467: typedef union {
[; ;pic18f47q10.h: 7468: struct {
[; ;pic18f47q10.h: 7469: unsigned G4D1N :1;
[; ;pic18f47q10.h: 7470: unsigned G4D1T :1;
[; ;pic18f47q10.h: 7471: unsigned G4D2N :1;
[; ;pic18f47q10.h: 7472: unsigned G4D2T :1;
[; ;pic18f47q10.h: 7473: unsigned G4D3N :1;
[; ;pic18f47q10.h: 7474: unsigned G4D3T :1;
[; ;pic18f47q10.h: 7475: unsigned G4D4N :1;
[; ;pic18f47q10.h: 7476: unsigned G4D4T :1;
[; ;pic18f47q10.h: 7477: };
[; ;pic18f47q10.h: 7478: struct {
[; ;pic18f47q10.h: 7479: unsigned LC6G4D1N :1;
[; ;pic18f47q10.h: 7480: unsigned LC6G4D1T :1;
[; ;pic18f47q10.h: 7481: unsigned LC6G4D2N :1;
[; ;pic18f47q10.h: 7482: unsigned LC6G4D2T :1;
[; ;pic18f47q10.h: 7483: unsigned LC6G4D3N :1;
[; ;pic18f47q10.h: 7484: unsigned LC6G4D3T :1;
[; ;pic18f47q10.h: 7485: unsigned LC6G4D4N :1;
[; ;pic18f47q10.h: 7486: unsigned LC6G4D4T :1;
[; ;pic18f47q10.h: 7487: };
[; ;pic18f47q10.h: 7488: } CLC6GLS3bits_t;
[; ;pic18f47q10.h: 7489: extern volatile CLC6GLS3bits_t CLC6GLS3bits @ 0xE62;
[; ;pic18f47q10.h: 7574: extern volatile unsigned char CLC7CON @ 0xE63;
"7576
[; ;pic18f47q10.h: 7576: asm("CLC7CON equ 0E63h");
[; <" CLC7CON equ 0E63h ;# ">
[; ;pic18f47q10.h: 7579: typedef union {
[; ;pic18f47q10.h: 7580: struct {
[; ;pic18f47q10.h: 7581: unsigned MODE :3;
[; ;pic18f47q10.h: 7582: unsigned INTN :1;
[; ;pic18f47q10.h: 7583: unsigned INTP :1;
[; ;pic18f47q10.h: 7584: unsigned OUT :1;
[; ;pic18f47q10.h: 7585: unsigned OE :1;
[; ;pic18f47q10.h: 7586: unsigned EN :1;
[; ;pic18f47q10.h: 7587: };
[; ;pic18f47q10.h: 7588: struct {
[; ;pic18f47q10.h: 7589: unsigned MODE0 :1;
[; ;pic18f47q10.h: 7590: unsigned MODE1 :1;
[; ;pic18f47q10.h: 7591: unsigned MODE2 :1;
[; ;pic18f47q10.h: 7592: };
[; ;pic18f47q10.h: 7593: struct {
[; ;pic18f47q10.h: 7594: unsigned LC7MODE :3;
[; ;pic18f47q10.h: 7595: unsigned LC7INTN :1;
[; ;pic18f47q10.h: 7596: unsigned LC7INTP :1;
[; ;pic18f47q10.h: 7597: unsigned LC7OUT :1;
[; ;pic18f47q10.h: 7598: unsigned LC7OE :1;
[; ;pic18f47q10.h: 7599: unsigned LC7EN :1;
[; ;pic18f47q10.h: 7600: };
[; ;pic18f47q10.h: 7601: struct {
[; ;pic18f47q10.h: 7602: unsigned LC7MODE0 :1;
[; ;pic18f47q10.h: 7603: unsigned LC7MODE1 :1;
[; ;pic18f47q10.h: 7604: unsigned LC7MODE2 :1;
[; ;pic18f47q10.h: 7605: };
[; ;pic18f47q10.h: 7606: } CLC7CONbits_t;
[; ;pic18f47q10.h: 7607: extern volatile CLC7CONbits_t CLC7CONbits @ 0xE63;
[; ;pic18f47q10.h: 7702: extern volatile unsigned char CLC7POL @ 0xE64;
"7704
[; ;pic18f47q10.h: 7704: asm("CLC7POL equ 0E64h");
[; <" CLC7POL equ 0E64h ;# ">
[; ;pic18f47q10.h: 7707: typedef union {
[; ;pic18f47q10.h: 7708: struct {
[; ;pic18f47q10.h: 7709: unsigned G1POL :1;
[; ;pic18f47q10.h: 7710: unsigned G2POL :1;
[; ;pic18f47q10.h: 7711: unsigned G3POL :1;
[; ;pic18f47q10.h: 7712: unsigned G4POL :1;
[; ;pic18f47q10.h: 7713: unsigned :3;
[; ;pic18f47q10.h: 7714: unsigned POL :1;
[; ;pic18f47q10.h: 7715: };
[; ;pic18f47q10.h: 7716: struct {
[; ;pic18f47q10.h: 7717: unsigned LC7G1POL :1;
[; ;pic18f47q10.h: 7718: unsigned LC7G2POL :1;
[; ;pic18f47q10.h: 7719: unsigned LC7G3POL :1;
[; ;pic18f47q10.h: 7720: unsigned LC7G4POL :1;
[; ;pic18f47q10.h: 7721: unsigned :3;
[; ;pic18f47q10.h: 7722: unsigned LC7POL :1;
[; ;pic18f47q10.h: 7723: };
[; ;pic18f47q10.h: 7724: } CLC7POLbits_t;
[; ;pic18f47q10.h: 7725: extern volatile CLC7POLbits_t CLC7POLbits @ 0xE64;
[; ;pic18f47q10.h: 7780: extern volatile unsigned char CLC7SEL0 @ 0xE65;
"7782
[; ;pic18f47q10.h: 7782: asm("CLC7SEL0 equ 0E65h");
[; <" CLC7SEL0 equ 0E65h ;# ">
[; ;pic18f47q10.h: 7785: typedef union {
[; ;pic18f47q10.h: 7786: struct {
[; ;pic18f47q10.h: 7787: unsigned D1S :8;
[; ;pic18f47q10.h: 7788: };
[; ;pic18f47q10.h: 7789: struct {
[; ;pic18f47q10.h: 7790: unsigned LC7D1S :8;
[; ;pic18f47q10.h: 7791: };
[; ;pic18f47q10.h: 7792: struct {
[; ;pic18f47q10.h: 7793: unsigned D1S0 :1;
[; ;pic18f47q10.h: 7794: unsigned D1S1 :1;
[; ;pic18f47q10.h: 7795: unsigned D1S2 :1;
[; ;pic18f47q10.h: 7796: unsigned D1S3 :1;
[; ;pic18f47q10.h: 7797: unsigned D1S4 :1;
[; ;pic18f47q10.h: 7798: unsigned D1S5 :1;
[; ;pic18f47q10.h: 7799: unsigned D1S6 :1;
[; ;pic18f47q10.h: 7800: unsigned D1S7 :1;
[; ;pic18f47q10.h: 7801: };
[; ;pic18f47q10.h: 7802: struct {
[; ;pic18f47q10.h: 7803: unsigned LC7D1S0 :1;
[; ;pic18f47q10.h: 7804: unsigned LC7D1S1 :1;
[; ;pic18f47q10.h: 7805: unsigned LC7D1S2 :1;
[; ;pic18f47q10.h: 7806: unsigned LC7D1S3 :1;
[; ;pic18f47q10.h: 7807: unsigned LC7D1S4 :1;
[; ;pic18f47q10.h: 7808: unsigned LC7D1S5 :1;
[; ;pic18f47q10.h: 7809: unsigned LC7D1S6 :1;
[; ;pic18f47q10.h: 7810: unsigned LC7D1S7 :1;
[; ;pic18f47q10.h: 7811: };
[; ;pic18f47q10.h: 7812: } CLC7SEL0bits_t;
[; ;pic18f47q10.h: 7813: extern volatile CLC7SEL0bits_t CLC7SEL0bits @ 0xE65;
[; ;pic18f47q10.h: 7908: extern volatile unsigned char CLC7SEL1 @ 0xE66;
"7910
[; ;pic18f47q10.h: 7910: asm("CLC7SEL1 equ 0E66h");
[; <" CLC7SEL1 equ 0E66h ;# ">
[; ;pic18f47q10.h: 7913: typedef union {
[; ;pic18f47q10.h: 7914: struct {
[; ;pic18f47q10.h: 7915: unsigned D2S :8;
[; ;pic18f47q10.h: 7916: };
[; ;pic18f47q10.h: 7917: struct {
[; ;pic18f47q10.h: 7918: unsigned LC7D2S :8;
[; ;pic18f47q10.h: 7919: };
[; ;pic18f47q10.h: 7920: struct {
[; ;pic18f47q10.h: 7921: unsigned D2S0 :1;
[; ;pic18f47q10.h: 7922: unsigned D2S1 :1;
[; ;pic18f47q10.h: 7923: unsigned D2S2 :1;
[; ;pic18f47q10.h: 7924: unsigned D2S3 :1;
[; ;pic18f47q10.h: 7925: unsigned D2S4 :1;
[; ;pic18f47q10.h: 7926: unsigned D2S5 :1;
[; ;pic18f47q10.h: 7927: unsigned D2S6 :1;
[; ;pic18f47q10.h: 7928: unsigned D2S7 :1;
[; ;pic18f47q10.h: 7929: };
[; ;pic18f47q10.h: 7930: struct {
[; ;pic18f47q10.h: 7931: unsigned LC7D2S0 :1;
[; ;pic18f47q10.h: 7932: unsigned LC7D2S1 :1;
[; ;pic18f47q10.h: 7933: unsigned LC7D2S2 :1;
[; ;pic18f47q10.h: 7934: unsigned LC7D2S3 :1;
[; ;pic18f47q10.h: 7935: unsigned LC7D2S4 :1;
[; ;pic18f47q10.h: 7936: unsigned LC7D2S5 :1;
[; ;pic18f47q10.h: 7937: unsigned LC7D2S6 :1;
[; ;pic18f47q10.h: 7938: unsigned LC7D2S7 :1;
[; ;pic18f47q10.h: 7939: };
[; ;pic18f47q10.h: 7940: } CLC7SEL1bits_t;
[; ;pic18f47q10.h: 7941: extern volatile CLC7SEL1bits_t CLC7SEL1bits @ 0xE66;
[; ;pic18f47q10.h: 8036: extern volatile unsigned char CLC7SEL2 @ 0xE67;
"8038
[; ;pic18f47q10.h: 8038: asm("CLC7SEL2 equ 0E67h");
[; <" CLC7SEL2 equ 0E67h ;# ">
[; ;pic18f47q10.h: 8041: typedef union {
[; ;pic18f47q10.h: 8042: struct {
[; ;pic18f47q10.h: 8043: unsigned D3S :8;
[; ;pic18f47q10.h: 8044: };
[; ;pic18f47q10.h: 8045: struct {
[; ;pic18f47q10.h: 8046: unsigned LC7D3S :8;
[; ;pic18f47q10.h: 8047: };
[; ;pic18f47q10.h: 8048: struct {
[; ;pic18f47q10.h: 8049: unsigned D3S0 :1;
[; ;pic18f47q10.h: 8050: unsigned D3S1 :1;
[; ;pic18f47q10.h: 8051: unsigned D3S2 :1;
[; ;pic18f47q10.h: 8052: unsigned D3S3 :1;
[; ;pic18f47q10.h: 8053: unsigned D3S4 :1;
[; ;pic18f47q10.h: 8054: unsigned D3S5 :1;
[; ;pic18f47q10.h: 8055: unsigned D3S6 :1;
[; ;pic18f47q10.h: 8056: unsigned D3S7 :1;
[; ;pic18f47q10.h: 8057: };
[; ;pic18f47q10.h: 8058: struct {
[; ;pic18f47q10.h: 8059: unsigned LC7D3S0 :1;
[; ;pic18f47q10.h: 8060: unsigned LC7D3S1 :1;
[; ;pic18f47q10.h: 8061: unsigned LC7D3S2 :1;
[; ;pic18f47q10.h: 8062: unsigned LC7D3S3 :1;
[; ;pic18f47q10.h: 8063: unsigned LC7D3S4 :1;
[; ;pic18f47q10.h: 8064: unsigned LC7D3S5 :1;
[; ;pic18f47q10.h: 8065: unsigned LC7D3S6 :1;
[; ;pic18f47q10.h: 8066: unsigned LC7D3S7 :1;
[; ;pic18f47q10.h: 8067: };
[; ;pic18f47q10.h: 8068: } CLC7SEL2bits_t;
[; ;pic18f47q10.h: 8069: extern volatile CLC7SEL2bits_t CLC7SEL2bits @ 0xE67;
[; ;pic18f47q10.h: 8164: extern volatile unsigned char CLC7SEL3 @ 0xE68;
"8166
[; ;pic18f47q10.h: 8166: asm("CLC7SEL3 equ 0E68h");
[; <" CLC7SEL3 equ 0E68h ;# ">
[; ;pic18f47q10.h: 8169: typedef union {
[; ;pic18f47q10.h: 8170: struct {
[; ;pic18f47q10.h: 8171: unsigned D4S :8;
[; ;pic18f47q10.h: 8172: };
[; ;pic18f47q10.h: 8173: struct {
[; ;pic18f47q10.h: 8174: unsigned LC7D4S :8;
[; ;pic18f47q10.h: 8175: };
[; ;pic18f47q10.h: 8176: struct {
[; ;pic18f47q10.h: 8177: unsigned D4S0 :1;
[; ;pic18f47q10.h: 8178: unsigned D4S1 :1;
[; ;pic18f47q10.h: 8179: unsigned D4S2 :1;
[; ;pic18f47q10.h: 8180: unsigned D4S3 :1;
[; ;pic18f47q10.h: 8181: unsigned D4S4 :1;
[; ;pic18f47q10.h: 8182: unsigned D4S5 :1;
[; ;pic18f47q10.h: 8183: unsigned D4S6 :1;
[; ;pic18f47q10.h: 8184: unsigned D4S7 :1;
[; ;pic18f47q10.h: 8185: };
[; ;pic18f47q10.h: 8186: struct {
[; ;pic18f47q10.h: 8187: unsigned LC7D4S0 :1;
[; ;pic18f47q10.h: 8188: unsigned LC7D4S1 :1;
[; ;pic18f47q10.h: 8189: unsigned LC7D4S2 :1;
[; ;pic18f47q10.h: 8190: unsigned LC7D4S3 :1;
[; ;pic18f47q10.h: 8191: unsigned LC7D4S4 :1;
[; ;pic18f47q10.h: 8192: unsigned LC7D4S5 :1;
[; ;pic18f47q10.h: 8193: unsigned LC7D4S6 :1;
[; ;pic18f47q10.h: 8194: unsigned LC7D4S7 :1;
[; ;pic18f47q10.h: 8195: };
[; ;pic18f47q10.h: 8196: } CLC7SEL3bits_t;
[; ;pic18f47q10.h: 8197: extern volatile CLC7SEL3bits_t CLC7SEL3bits @ 0xE68;
[; ;pic18f47q10.h: 8292: extern volatile unsigned char CLC7GLS0 @ 0xE69;
"8294
[; ;pic18f47q10.h: 8294: asm("CLC7GLS0 equ 0E69h");
[; <" CLC7GLS0 equ 0E69h ;# ">
[; ;pic18f47q10.h: 8297: typedef union {
[; ;pic18f47q10.h: 8298: struct {
[; ;pic18f47q10.h: 8299: unsigned G1D1N :1;
[; ;pic18f47q10.h: 8300: unsigned G1D1T :1;
[; ;pic18f47q10.h: 8301: unsigned G1D2N :1;
[; ;pic18f47q10.h: 8302: unsigned G1D2T :1;
[; ;pic18f47q10.h: 8303: unsigned G1D3N :1;
[; ;pic18f47q10.h: 8304: unsigned G1D3T :1;
[; ;pic18f47q10.h: 8305: unsigned G1D4N :1;
[; ;pic18f47q10.h: 8306: unsigned G1D4T :1;
[; ;pic18f47q10.h: 8307: };
[; ;pic18f47q10.h: 8308: struct {
[; ;pic18f47q10.h: 8309: unsigned LC7G1D1N :1;
[; ;pic18f47q10.h: 8310: unsigned LC7G1D1T :1;
[; ;pic18f47q10.h: 8311: unsigned LC7G1D2N :1;
[; ;pic18f47q10.h: 8312: unsigned LC7G1D2T :1;
[; ;pic18f47q10.h: 8313: unsigned LC7G1D3N :1;
[; ;pic18f47q10.h: 8314: unsigned LC7G1D3T :1;
[; ;pic18f47q10.h: 8315: unsigned LC7G1D4N :1;
[; ;pic18f47q10.h: 8316: unsigned LC7G1D4T :1;
[; ;pic18f47q10.h: 8317: };
[; ;pic18f47q10.h: 8318: } CLC7GLS0bits_t;
[; ;pic18f47q10.h: 8319: extern volatile CLC7GLS0bits_t CLC7GLS0bits @ 0xE69;
[; ;pic18f47q10.h: 8404: extern volatile unsigned char CLC7GLS1 @ 0xE6A;
"8406
[; ;pic18f47q10.h: 8406: asm("CLC7GLS1 equ 0E6Ah");
[; <" CLC7GLS1 equ 0E6Ah ;# ">
[; ;pic18f47q10.h: 8409: typedef union {
[; ;pic18f47q10.h: 8410: struct {
[; ;pic18f47q10.h: 8411: unsigned G2D1N :1;
[; ;pic18f47q10.h: 8412: unsigned G2D1T :1;
[; ;pic18f47q10.h: 8413: unsigned G2D2N :1;
[; ;pic18f47q10.h: 8414: unsigned G2D2T :1;
[; ;pic18f47q10.h: 8415: unsigned G2D3N :1;
[; ;pic18f47q10.h: 8416: unsigned G2D3T :1;
[; ;pic18f47q10.h: 8417: unsigned G2D4N :1;
[; ;pic18f47q10.h: 8418: unsigned G2D4T :1;
[; ;pic18f47q10.h: 8419: };
[; ;pic18f47q10.h: 8420: struct {
[; ;pic18f47q10.h: 8421: unsigned LC7G2D1N :1;
[; ;pic18f47q10.h: 8422: unsigned LC7G2D1T :1;
[; ;pic18f47q10.h: 8423: unsigned LC7G2D2N :1;
[; ;pic18f47q10.h: 8424: unsigned LC7G2D2T :1;
[; ;pic18f47q10.h: 8425: unsigned LC7G2D3N :1;
[; ;pic18f47q10.h: 8426: unsigned LC7G2D3T :1;
[; ;pic18f47q10.h: 8427: unsigned LC7G2D4N :1;
[; ;pic18f47q10.h: 8428: unsigned LC7G2D4T :1;
[; ;pic18f47q10.h: 8429: };
[; ;pic18f47q10.h: 8430: } CLC7GLS1bits_t;
[; ;pic18f47q10.h: 8431: extern volatile CLC7GLS1bits_t CLC7GLS1bits @ 0xE6A;
[; ;pic18f47q10.h: 8516: extern volatile unsigned char CLC7GLS2 @ 0xE6B;
"8518
[; ;pic18f47q10.h: 8518: asm("CLC7GLS2 equ 0E6Bh");
[; <" CLC7GLS2 equ 0E6Bh ;# ">
[; ;pic18f47q10.h: 8521: typedef union {
[; ;pic18f47q10.h: 8522: struct {
[; ;pic18f47q10.h: 8523: unsigned G3D1N :1;
[; ;pic18f47q10.h: 8524: unsigned G3D1T :1;
[; ;pic18f47q10.h: 8525: unsigned G3D2N :1;
[; ;pic18f47q10.h: 8526: unsigned G3D2T :1;
[; ;pic18f47q10.h: 8527: unsigned G3D3N :1;
[; ;pic18f47q10.h: 8528: unsigned G3D3T :1;
[; ;pic18f47q10.h: 8529: unsigned G3D4N :1;
[; ;pic18f47q10.h: 8530: unsigned G3D4T :1;
[; ;pic18f47q10.h: 8531: };
[; ;pic18f47q10.h: 8532: struct {
[; ;pic18f47q10.h: 8533: unsigned LC7G3D1N :1;
[; ;pic18f47q10.h: 8534: unsigned LC7G3D1T :1;
[; ;pic18f47q10.h: 8535: unsigned LC7G3D2N :1;
[; ;pic18f47q10.h: 8536: unsigned LC7G3D2T :1;
[; ;pic18f47q10.h: 8537: unsigned LC7G3D3N :1;
[; ;pic18f47q10.h: 8538: unsigned LC7G3D3T :1;
[; ;pic18f47q10.h: 8539: unsigned LC7G3D4N :1;
[; ;pic18f47q10.h: 8540: unsigned LC7G3D4T :1;
[; ;pic18f47q10.h: 8541: };
[; ;pic18f47q10.h: 8542: } CLC7GLS2bits_t;
[; ;pic18f47q10.h: 8543: extern volatile CLC7GLS2bits_t CLC7GLS2bits @ 0xE6B;
[; ;pic18f47q10.h: 8628: extern volatile unsigned char CLC7GLS3 @ 0xE6C;
"8630
[; ;pic18f47q10.h: 8630: asm("CLC7GLS3 equ 0E6Ch");
[; <" CLC7GLS3 equ 0E6Ch ;# ">
[; ;pic18f47q10.h: 8633: typedef union {
[; ;pic18f47q10.h: 8634: struct {
[; ;pic18f47q10.h: 8635: unsigned G4D1N :1;
[; ;pic18f47q10.h: 8636: unsigned G4D1T :1;
[; ;pic18f47q10.h: 8637: unsigned G4D2N :1;
[; ;pic18f47q10.h: 8638: unsigned G4D2T :1;
[; ;pic18f47q10.h: 8639: unsigned G4D3N :1;
[; ;pic18f47q10.h: 8640: unsigned G4D3T :1;
[; ;pic18f47q10.h: 8641: unsigned G4D4N :1;
[; ;pic18f47q10.h: 8642: unsigned G4D4T :1;
[; ;pic18f47q10.h: 8643: };
[; ;pic18f47q10.h: 8644: struct {
[; ;pic18f47q10.h: 8645: unsigned LC7G4D1N :1;
[; ;pic18f47q10.h: 8646: unsigned LC7G4D1T :1;
[; ;pic18f47q10.h: 8647: unsigned LC7G4D2N :1;
[; ;pic18f47q10.h: 8648: unsigned LC7G4D2T :1;
[; ;pic18f47q10.h: 8649: unsigned LC7G4D3N :1;
[; ;pic18f47q10.h: 8650: unsigned LC7G4D3T :1;
[; ;pic18f47q10.h: 8651: unsigned LC7G4D4N :1;
[; ;pic18f47q10.h: 8652: unsigned LC7G4D4T :1;
[; ;pic18f47q10.h: 8653: };
[; ;pic18f47q10.h: 8654: } CLC7GLS3bits_t;
[; ;pic18f47q10.h: 8655: extern volatile CLC7GLS3bits_t CLC7GLS3bits @ 0xE6C;
[; ;pic18f47q10.h: 8740: extern volatile unsigned char CLC8CON @ 0xE6D;
"8742
[; ;pic18f47q10.h: 8742: asm("CLC8CON equ 0E6Dh");
[; <" CLC8CON equ 0E6Dh ;# ">
[; ;pic18f47q10.h: 8745: typedef union {
[; ;pic18f47q10.h: 8746: struct {
[; ;pic18f47q10.h: 8747: unsigned MODE :3;
[; ;pic18f47q10.h: 8748: unsigned INTN :1;
[; ;pic18f47q10.h: 8749: unsigned INTP :1;
[; ;pic18f47q10.h: 8750: unsigned OUT :1;
[; ;pic18f47q10.h: 8751: unsigned OE :1;
[; ;pic18f47q10.h: 8752: unsigned EN :1;
[; ;pic18f47q10.h: 8753: };
[; ;pic18f47q10.h: 8754: struct {
[; ;pic18f47q10.h: 8755: unsigned MODE0 :1;
[; ;pic18f47q10.h: 8756: unsigned MODE1 :1;
[; ;pic18f47q10.h: 8757: unsigned MODE2 :1;
[; ;pic18f47q10.h: 8758: };
[; ;pic18f47q10.h: 8759: struct {
[; ;pic18f47q10.h: 8760: unsigned LC8MODE :3;
[; ;pic18f47q10.h: 8761: unsigned LC8INTN :1;
[; ;pic18f47q10.h: 8762: unsigned LC8INTP :1;
[; ;pic18f47q10.h: 8763: unsigned LC8OUT :1;
[; ;pic18f47q10.h: 8764: unsigned LC8OE :1;
[; ;pic18f47q10.h: 8765: unsigned LC8EN :1;
[; ;pic18f47q10.h: 8766: };
[; ;pic18f47q10.h: 8767: struct {
[; ;pic18f47q10.h: 8768: unsigned LC8MODE0 :1;
[; ;pic18f47q10.h: 8769: unsigned LC8MODE1 :1;
[; ;pic18f47q10.h: 8770: unsigned LC8MODE2 :1;
[; ;pic18f47q10.h: 8771: };
[; ;pic18f47q10.h: 8772: } CLC8CONbits_t;
[; ;pic18f47q10.h: 8773: extern volatile CLC8CONbits_t CLC8CONbits @ 0xE6D;
[; ;pic18f47q10.h: 8868: extern volatile unsigned char CLC8POL @ 0xE6E;
"8870
[; ;pic18f47q10.h: 8870: asm("CLC8POL equ 0E6Eh");
[; <" CLC8POL equ 0E6Eh ;# ">
[; ;pic18f47q10.h: 8873: typedef union {
[; ;pic18f47q10.h: 8874: struct {
[; ;pic18f47q10.h: 8875: unsigned G1POL :1;
[; ;pic18f47q10.h: 8876: unsigned G2POL :1;
[; ;pic18f47q10.h: 8877: unsigned G3POL :1;
[; ;pic18f47q10.h: 8878: unsigned G4POL :1;
[; ;pic18f47q10.h: 8879: unsigned :3;
[; ;pic18f47q10.h: 8880: unsigned POL :1;
[; ;pic18f47q10.h: 8881: };
[; ;pic18f47q10.h: 8882: struct {
[; ;pic18f47q10.h: 8883: unsigned LC8G1POL :1;
[; ;pic18f47q10.h: 8884: unsigned LC8G2POL :1;
[; ;pic18f47q10.h: 8885: unsigned LC8G3POL :1;
[; ;pic18f47q10.h: 8886: unsigned LC8G4POL :1;
[; ;pic18f47q10.h: 8887: unsigned :3;
[; ;pic18f47q10.h: 8888: unsigned LC8POL :1;
[; ;pic18f47q10.h: 8889: };
[; ;pic18f47q10.h: 8890: } CLC8POLbits_t;
[; ;pic18f47q10.h: 8891: extern volatile CLC8POLbits_t CLC8POLbits @ 0xE6E;
[; ;pic18f47q10.h: 8946: extern volatile unsigned char CLC8SEL0 @ 0xE6F;
"8948
[; ;pic18f47q10.h: 8948: asm("CLC8SEL0 equ 0E6Fh");
[; <" CLC8SEL0 equ 0E6Fh ;# ">
[; ;pic18f47q10.h: 8951: typedef union {
[; ;pic18f47q10.h: 8952: struct {
[; ;pic18f47q10.h: 8953: unsigned D1S :8;
[; ;pic18f47q10.h: 8954: };
[; ;pic18f47q10.h: 8955: struct {
[; ;pic18f47q10.h: 8956: unsigned LC8D1S :8;
[; ;pic18f47q10.h: 8957: };
[; ;pic18f47q10.h: 8958: struct {
[; ;pic18f47q10.h: 8959: unsigned D1S0 :1;
[; ;pic18f47q10.h: 8960: unsigned D1S1 :1;
[; ;pic18f47q10.h: 8961: unsigned D1S2 :1;
[; ;pic18f47q10.h: 8962: unsigned D1S3 :1;
[; ;pic18f47q10.h: 8963: unsigned D1S4 :1;
[; ;pic18f47q10.h: 8964: unsigned D1S5 :1;
[; ;pic18f47q10.h: 8965: unsigned D1S6 :1;
[; ;pic18f47q10.h: 8966: unsigned D1S7 :1;
[; ;pic18f47q10.h: 8967: };
[; ;pic18f47q10.h: 8968: struct {
[; ;pic18f47q10.h: 8969: unsigned LC8D1S0 :1;
[; ;pic18f47q10.h: 8970: unsigned LC8D1S1 :1;
[; ;pic18f47q10.h: 8971: unsigned LC8D1S2 :1;
[; ;pic18f47q10.h: 8972: unsigned LC8D1S3 :1;
[; ;pic18f47q10.h: 8973: unsigned LC8D1S4 :1;
[; ;pic18f47q10.h: 8974: unsigned LC8D1S5 :1;
[; ;pic18f47q10.h: 8975: unsigned LC8D1S6 :1;
[; ;pic18f47q10.h: 8976: unsigned LC8D1S7 :1;
[; ;pic18f47q10.h: 8977: };
[; ;pic18f47q10.h: 8978: } CLC8SEL0bits_t;
[; ;pic18f47q10.h: 8979: extern volatile CLC8SEL0bits_t CLC8SEL0bits @ 0xE6F;
[; ;pic18f47q10.h: 9074: extern volatile unsigned char CLC8SEL1 @ 0xE70;
"9076
[; ;pic18f47q10.h: 9076: asm("CLC8SEL1 equ 0E70h");
[; <" CLC8SEL1 equ 0E70h ;# ">
[; ;pic18f47q10.h: 9079: typedef union {
[; ;pic18f47q10.h: 9080: struct {
[; ;pic18f47q10.h: 9081: unsigned D2S :8;
[; ;pic18f47q10.h: 9082: };
[; ;pic18f47q10.h: 9083: struct {
[; ;pic18f47q10.h: 9084: unsigned LC8D2S :8;
[; ;pic18f47q10.h: 9085: };
[; ;pic18f47q10.h: 9086: struct {
[; ;pic18f47q10.h: 9087: unsigned D2S0 :1;
[; ;pic18f47q10.h: 9088: unsigned D2S1 :1;
[; ;pic18f47q10.h: 9089: unsigned D2S2 :1;
[; ;pic18f47q10.h: 9090: unsigned D2S3 :1;
[; ;pic18f47q10.h: 9091: unsigned D2S4 :1;
[; ;pic18f47q10.h: 9092: unsigned D2S5 :1;
[; ;pic18f47q10.h: 9093: unsigned D2S6 :1;
[; ;pic18f47q10.h: 9094: unsigned D2S7 :1;
[; ;pic18f47q10.h: 9095: };
[; ;pic18f47q10.h: 9096: struct {
[; ;pic18f47q10.h: 9097: unsigned LC8D2S0 :1;
[; ;pic18f47q10.h: 9098: unsigned LC8D2S1 :1;
[; ;pic18f47q10.h: 9099: unsigned LC8D2S2 :1;
[; ;pic18f47q10.h: 9100: unsigned LC8D2S3 :1;
[; ;pic18f47q10.h: 9101: unsigned LC8D2S4 :1;
[; ;pic18f47q10.h: 9102: unsigned LC8D2S5 :1;
[; ;pic18f47q10.h: 9103: unsigned LC8D2S6 :1;
[; ;pic18f47q10.h: 9104: unsigned LC8D2S7 :1;
[; ;pic18f47q10.h: 9105: };
[; ;pic18f47q10.h: 9106: } CLC8SEL1bits_t;
[; ;pic18f47q10.h: 9107: extern volatile CLC8SEL1bits_t CLC8SEL1bits @ 0xE70;
[; ;pic18f47q10.h: 9202: extern volatile unsigned char CLC8SEL2 @ 0xE71;
"9204
[; ;pic18f47q10.h: 9204: asm("CLC8SEL2 equ 0E71h");
[; <" CLC8SEL2 equ 0E71h ;# ">
[; ;pic18f47q10.h: 9207: typedef union {
[; ;pic18f47q10.h: 9208: struct {
[; ;pic18f47q10.h: 9209: unsigned D3S :8;
[; ;pic18f47q10.h: 9210: };
[; ;pic18f47q10.h: 9211: struct {
[; ;pic18f47q10.h: 9212: unsigned LC8D3S :8;
[; ;pic18f47q10.h: 9213: };
[; ;pic18f47q10.h: 9214: struct {
[; ;pic18f47q10.h: 9215: unsigned D3S0 :1;
[; ;pic18f47q10.h: 9216: unsigned D3S1 :1;
[; ;pic18f47q10.h: 9217: unsigned D3S2 :1;
[; ;pic18f47q10.h: 9218: unsigned D3S3 :1;
[; ;pic18f47q10.h: 9219: unsigned D3S4 :1;
[; ;pic18f47q10.h: 9220: unsigned D3S5 :1;
[; ;pic18f47q10.h: 9221: unsigned D3S6 :1;
[; ;pic18f47q10.h: 9222: unsigned D3S7 :1;
[; ;pic18f47q10.h: 9223: };
[; ;pic18f47q10.h: 9224: struct {
[; ;pic18f47q10.h: 9225: unsigned LC8D3S0 :1;
[; ;pic18f47q10.h: 9226: unsigned LC8D3S1 :1;
[; ;pic18f47q10.h: 9227: unsigned LC8D3S2 :1;
[; ;pic18f47q10.h: 9228: unsigned LC8D3S3 :1;
[; ;pic18f47q10.h: 9229: unsigned LC8D3S4 :1;
[; ;pic18f47q10.h: 9230: unsigned LC8D3S5 :1;
[; ;pic18f47q10.h: 9231: unsigned LC8D3S6 :1;
[; ;pic18f47q10.h: 9232: unsigned LC8D3S7 :1;
[; ;pic18f47q10.h: 9233: };
[; ;pic18f47q10.h: 9234: } CLC8SEL2bits_t;
[; ;pic18f47q10.h: 9235: extern volatile CLC8SEL2bits_t CLC8SEL2bits @ 0xE71;
[; ;pic18f47q10.h: 9330: extern volatile unsigned char CLC8SEL3 @ 0xE72;
"9332
[; ;pic18f47q10.h: 9332: asm("CLC8SEL3 equ 0E72h");
[; <" CLC8SEL3 equ 0E72h ;# ">
[; ;pic18f47q10.h: 9335: typedef union {
[; ;pic18f47q10.h: 9336: struct {
[; ;pic18f47q10.h: 9337: unsigned D4S :8;
[; ;pic18f47q10.h: 9338: };
[; ;pic18f47q10.h: 9339: struct {
[; ;pic18f47q10.h: 9340: unsigned LC8D4S :8;
[; ;pic18f47q10.h: 9341: };
[; ;pic18f47q10.h: 9342: struct {
[; ;pic18f47q10.h: 9343: unsigned D4S0 :1;
[; ;pic18f47q10.h: 9344: unsigned D4S1 :1;
[; ;pic18f47q10.h: 9345: unsigned D4S2 :1;
[; ;pic18f47q10.h: 9346: unsigned D4S3 :1;
[; ;pic18f47q10.h: 9347: unsigned D4S4 :1;
[; ;pic18f47q10.h: 9348: unsigned D4S5 :1;
[; ;pic18f47q10.h: 9349: unsigned D4S6 :1;
[; ;pic18f47q10.h: 9350: unsigned D4S7 :1;
[; ;pic18f47q10.h: 9351: };
[; ;pic18f47q10.h: 9352: struct {
[; ;pic18f47q10.h: 9353: unsigned LC8D4S0 :1;
[; ;pic18f47q10.h: 9354: unsigned LC8D4S1 :1;
[; ;pic18f47q10.h: 9355: unsigned LC8D4S2 :1;
[; ;pic18f47q10.h: 9356: unsigned LC8D4S3 :1;
[; ;pic18f47q10.h: 9357: unsigned LC8D4S4 :1;
[; ;pic18f47q10.h: 9358: unsigned LC8D4S5 :1;
[; ;pic18f47q10.h: 9359: unsigned LC8D4S6 :1;
[; ;pic18f47q10.h: 9360: unsigned LC8D4S7 :1;
[; ;pic18f47q10.h: 9361: };
[; ;pic18f47q10.h: 9362: } CLC8SEL3bits_t;
[; ;pic18f47q10.h: 9363: extern volatile CLC8SEL3bits_t CLC8SEL3bits @ 0xE72;
[; ;pic18f47q10.h: 9458: extern volatile unsigned char CLC8GLS0 @ 0xE73;
"9460
[; ;pic18f47q10.h: 9460: asm("CLC8GLS0 equ 0E73h");
[; <" CLC8GLS0 equ 0E73h ;# ">
[; ;pic18f47q10.h: 9463: typedef union {
[; ;pic18f47q10.h: 9464: struct {
[; ;pic18f47q10.h: 9465: unsigned G1D1N :1;
[; ;pic18f47q10.h: 9466: unsigned G1D1T :1;
[; ;pic18f47q10.h: 9467: unsigned G1D2N :1;
[; ;pic18f47q10.h: 9468: unsigned G1D2T :1;
[; ;pic18f47q10.h: 9469: unsigned G1D3N :1;
[; ;pic18f47q10.h: 9470: unsigned G1D3T :1;
[; ;pic18f47q10.h: 9471: unsigned G1D4N :1;
[; ;pic18f47q10.h: 9472: unsigned G1D4T :1;
[; ;pic18f47q10.h: 9473: };
[; ;pic18f47q10.h: 9474: struct {
[; ;pic18f47q10.h: 9475: unsigned LC8G1D1N :1;
[; ;pic18f47q10.h: 9476: unsigned LC8G1D1T :1;
[; ;pic18f47q10.h: 9477: unsigned LC8G1D2N :1;
[; ;pic18f47q10.h: 9478: unsigned LC8G1D2T :1;
[; ;pic18f47q10.h: 9479: unsigned LC8G1D3N :1;
[; ;pic18f47q10.h: 9480: unsigned LC8G1D3T :1;
[; ;pic18f47q10.h: 9481: unsigned LC8G1D4N :1;
[; ;pic18f47q10.h: 9482: unsigned LC8G1D4T :1;
[; ;pic18f47q10.h: 9483: };
[; ;pic18f47q10.h: 9484: } CLC8GLS0bits_t;
[; ;pic18f47q10.h: 9485: extern volatile CLC8GLS0bits_t CLC8GLS0bits @ 0xE73;
[; ;pic18f47q10.h: 9570: extern volatile unsigned char CLC8GLS1 @ 0xE74;
"9572
[; ;pic18f47q10.h: 9572: asm("CLC8GLS1 equ 0E74h");
[; <" CLC8GLS1 equ 0E74h ;# ">
[; ;pic18f47q10.h: 9575: typedef union {
[; ;pic18f47q10.h: 9576: struct {
[; ;pic18f47q10.h: 9577: unsigned G2D1N :1;
[; ;pic18f47q10.h: 9578: unsigned G2D1T :1;
[; ;pic18f47q10.h: 9579: unsigned G2D2N :1;
[; ;pic18f47q10.h: 9580: unsigned G2D2T :1;
[; ;pic18f47q10.h: 9581: unsigned G2D3N :1;
[; ;pic18f47q10.h: 9582: unsigned G2D3T :1;
[; ;pic18f47q10.h: 9583: unsigned G2D4N :1;
[; ;pic18f47q10.h: 9584: unsigned G2D4T :1;
[; ;pic18f47q10.h: 9585: };
[; ;pic18f47q10.h: 9586: struct {
[; ;pic18f47q10.h: 9587: unsigned LC8G2D1N :1;
[; ;pic18f47q10.h: 9588: unsigned LC8G2D1T :1;
[; ;pic18f47q10.h: 9589: unsigned LC8G2D2N :1;
[; ;pic18f47q10.h: 9590: unsigned LC8G2D2T :1;
[; ;pic18f47q10.h: 9591: unsigned LC8G2D3N :1;
[; ;pic18f47q10.h: 9592: unsigned LC8G2D3T :1;
[; ;pic18f47q10.h: 9593: unsigned LC8G2D4N :1;
[; ;pic18f47q10.h: 9594: unsigned LC8G2D4T :1;
[; ;pic18f47q10.h: 9595: };
[; ;pic18f47q10.h: 9596: } CLC8GLS1bits_t;
[; ;pic18f47q10.h: 9597: extern volatile CLC8GLS1bits_t CLC8GLS1bits @ 0xE74;
[; ;pic18f47q10.h: 9682: extern volatile unsigned char CLC8GLS2 @ 0xE75;
"9684
[; ;pic18f47q10.h: 9684: asm("CLC8GLS2 equ 0E75h");
[; <" CLC8GLS2 equ 0E75h ;# ">
[; ;pic18f47q10.h: 9687: typedef union {
[; ;pic18f47q10.h: 9688: struct {
[; ;pic18f47q10.h: 9689: unsigned G3D1N :1;
[; ;pic18f47q10.h: 9690: unsigned G3D1T :1;
[; ;pic18f47q10.h: 9691: unsigned G3D2N :1;
[; ;pic18f47q10.h: 9692: unsigned G3D2T :1;
[; ;pic18f47q10.h: 9693: unsigned G3D3N :1;
[; ;pic18f47q10.h: 9694: unsigned G3D3T :1;
[; ;pic18f47q10.h: 9695: unsigned G3D4N :1;
[; ;pic18f47q10.h: 9696: unsigned G3D4T :1;
[; ;pic18f47q10.h: 9697: };
[; ;pic18f47q10.h: 9698: struct {
[; ;pic18f47q10.h: 9699: unsigned LC8G3D1N :1;
[; ;pic18f47q10.h: 9700: unsigned LC8G3D1T :1;
[; ;pic18f47q10.h: 9701: unsigned LC8G3D2N :1;
[; ;pic18f47q10.h: 9702: unsigned LC8G3D2T :1;
[; ;pic18f47q10.h: 9703: unsigned LC8G3D3N :1;
[; ;pic18f47q10.h: 9704: unsigned LC8G3D3T :1;
[; ;pic18f47q10.h: 9705: unsigned LC8G3D4N :1;
[; ;pic18f47q10.h: 9706: unsigned LC8G3D4T :1;
[; ;pic18f47q10.h: 9707: };
[; ;pic18f47q10.h: 9708: } CLC8GLS2bits_t;
[; ;pic18f47q10.h: 9709: extern volatile CLC8GLS2bits_t CLC8GLS2bits @ 0xE75;
[; ;pic18f47q10.h: 9794: extern volatile unsigned char CLC8GLS3 @ 0xE76;
"9796
[; ;pic18f47q10.h: 9796: asm("CLC8GLS3 equ 0E76h");
[; <" CLC8GLS3 equ 0E76h ;# ">
[; ;pic18f47q10.h: 9799: typedef union {
[; ;pic18f47q10.h: 9800: struct {
[; ;pic18f47q10.h: 9801: unsigned G4D1N :1;
[; ;pic18f47q10.h: 9802: unsigned G4D1T :1;
[; ;pic18f47q10.h: 9803: unsigned G4D2N :1;
[; ;pic18f47q10.h: 9804: unsigned G4D2T :1;
[; ;pic18f47q10.h: 9805: unsigned G4D3N :1;
[; ;pic18f47q10.h: 9806: unsigned G4D3T :1;
[; ;pic18f47q10.h: 9807: unsigned G4D4N :1;
[; ;pic18f47q10.h: 9808: unsigned G4D4T :1;
[; ;pic18f47q10.h: 9809: };
[; ;pic18f47q10.h: 9810: struct {
[; ;pic18f47q10.h: 9811: unsigned LC8G4D1N :1;
[; ;pic18f47q10.h: 9812: unsigned LC8G4D1T :1;
[; ;pic18f47q10.h: 9813: unsigned LC8G4D2N :1;
[; ;pic18f47q10.h: 9814: unsigned LC8G4D2T :1;
[; ;pic18f47q10.h: 9815: unsigned LC8G4D3N :1;
[; ;pic18f47q10.h: 9816: unsigned LC8G4D3T :1;
[; ;pic18f47q10.h: 9817: unsigned LC8G4D4N :1;
[; ;pic18f47q10.h: 9818: unsigned LC8G4D4T :1;
[; ;pic18f47q10.h: 9819: };
[; ;pic18f47q10.h: 9820: } CLC8GLS3bits_t;
[; ;pic18f47q10.h: 9821: extern volatile CLC8GLS3bits_t CLC8GLS3bits @ 0xE76;
[; ;pic18f47q10.h: 9906: extern volatile unsigned char CLCDATA @ 0xE77;
"9908
[; ;pic18f47q10.h: 9908: asm("CLCDATA equ 0E77h");
[; <" CLCDATA equ 0E77h ;# ">
[; ;pic18f47q10.h: 9911: typedef union {
[; ;pic18f47q10.h: 9912: struct {
[; ;pic18f47q10.h: 9913: unsigned MCL1OUT :1;
[; ;pic18f47q10.h: 9914: unsigned MLC2OUT :1;
[; ;pic18f47q10.h: 9915: unsigned MLC3OUT :1;
[; ;pic18f47q10.h: 9916: unsigned MLC4OUT :1;
[; ;pic18f47q10.h: 9917: unsigned MLC5OUT :1;
[; ;pic18f47q10.h: 9918: unsigned MLC6OUT :1;
[; ;pic18f47q10.h: 9919: unsigned MLC7OUT :1;
[; ;pic18f47q10.h: 9920: unsigned MLC8OUT :1;
[; ;pic18f47q10.h: 9921: };
[; ;pic18f47q10.h: 9922: } CLCDATAbits_t;
[; ;pic18f47q10.h: 9923: extern volatile CLCDATAbits_t CLCDATAbits @ 0xE77;
[; ;pic18f47q10.h: 9968: extern volatile unsigned char RX2PPS @ 0xE88;
"9970
[; ;pic18f47q10.h: 9970: asm("RX2PPS equ 0E88h");
[; <" RX2PPS equ 0E88h ;# ">
[; ;pic18f47q10.h: 9973: extern volatile unsigned char RXDT2PPS @ 0xE88;
"9975
[; ;pic18f47q10.h: 9975: asm("RXDT2PPS equ 0E88h");
[; <" RXDT2PPS equ 0E88h ;# ">
[; ;pic18f47q10.h: 9978: typedef union {
[; ;pic18f47q10.h: 9979: struct {
[; ;pic18f47q10.h: 9980: unsigned PORT :3;
[; ;pic18f47q10.h: 9981: unsigned PIN :2;
[; ;pic18f47q10.h: 9982: };
[; ;pic18f47q10.h: 9983: struct {
[; ;pic18f47q10.h: 9984: unsigned RX2PPS :5;
[; ;pic18f47q10.h: 9985: };
[; ;pic18f47q10.h: 9986: struct {
[; ;pic18f47q10.h: 9987: unsigned RX2PPS0 :1;
[; ;pic18f47q10.h: 9988: unsigned RX2PPS1 :1;
[; ;pic18f47q10.h: 9989: unsigned RX2PPS2 :1;
[; ;pic18f47q10.h: 9990: unsigned RX2PPS3 :1;
[; ;pic18f47q10.h: 9991: unsigned RX2PPS4 :1;
[; ;pic18f47q10.h: 9992: };
[; ;pic18f47q10.h: 9993: } RX2PPSbits_t;
[; ;pic18f47q10.h: 9994: extern volatile RX2PPSbits_t RX2PPSbits @ 0xE88;
[; ;pic18f47q10.h: 10037: typedef union {
[; ;pic18f47q10.h: 10038: struct {
[; ;pic18f47q10.h: 10039: unsigned PORT :3;
[; ;pic18f47q10.h: 10040: unsigned PIN :2;
[; ;pic18f47q10.h: 10041: };
[; ;pic18f47q10.h: 10042: struct {
[; ;pic18f47q10.h: 10043: unsigned RX2PPS :5;
[; ;pic18f47q10.h: 10044: };
[; ;pic18f47q10.h: 10045: struct {
[; ;pic18f47q10.h: 10046: unsigned RX2PPS0 :1;
[; ;pic18f47q10.h: 10047: unsigned RX2PPS1 :1;
[; ;pic18f47q10.h: 10048: unsigned RX2PPS2 :1;
[; ;pic18f47q10.h: 10049: unsigned RX2PPS3 :1;
[; ;pic18f47q10.h: 10050: unsigned RX2PPS4 :1;
[; ;pic18f47q10.h: 10051: };
[; ;pic18f47q10.h: 10052: } RXDT2PPSbits_t;
[; ;pic18f47q10.h: 10053: extern volatile RXDT2PPSbits_t RXDT2PPSbits @ 0xE88;
[; ;pic18f47q10.h: 10098: extern volatile unsigned char CK2PPS @ 0xE89;
"10100
[; ;pic18f47q10.h: 10100: asm("CK2PPS equ 0E89h");
[; <" CK2PPS equ 0E89h ;# ">
[; ;pic18f47q10.h: 10103: extern volatile unsigned char TXCK2PPS @ 0xE89;
"10105
[; ;pic18f47q10.h: 10105: asm("TXCK2PPS equ 0E89h");
[; <" TXCK2PPS equ 0E89h ;# ">
[; ;pic18f47q10.h: 10107: extern volatile unsigned char TX2PPS @ 0xE89;
"10109
[; ;pic18f47q10.h: 10109: asm("TX2PPS equ 0E89h");
[; <" TX2PPS equ 0E89h ;# ">
[; ;pic18f47q10.h: 10112: typedef union {
[; ;pic18f47q10.h: 10113: struct {
[; ;pic18f47q10.h: 10114: unsigned PORT :3;
[; ;pic18f47q10.h: 10115: unsigned PIN :2;
[; ;pic18f47q10.h: 10116: };
[; ;pic18f47q10.h: 10117: struct {
[; ;pic18f47q10.h: 10118: unsigned CK2PPS0 :1;
[; ;pic18f47q10.h: 10119: unsigned CK2PPS1 :1;
[; ;pic18f47q10.h: 10120: unsigned CK2PPS2 :1;
[; ;pic18f47q10.h: 10121: unsigned CK2PPS3 :1;
[; ;pic18f47q10.h: 10122: unsigned CK2PPS4 :1;
[; ;pic18f47q10.h: 10123: };
[; ;pic18f47q10.h: 10124: struct {
[; ;pic18f47q10.h: 10125: unsigned CK2PPS :5;
[; ;pic18f47q10.h: 10126: };
[; ;pic18f47q10.h: 10127: } CK2PPSbits_t;
[; ;pic18f47q10.h: 10128: extern volatile CK2PPSbits_t CK2PPSbits @ 0xE89;
[; ;pic18f47q10.h: 10171: typedef union {
[; ;pic18f47q10.h: 10172: struct {
[; ;pic18f47q10.h: 10173: unsigned PORT :3;
[; ;pic18f47q10.h: 10174: unsigned PIN :2;
[; ;pic18f47q10.h: 10175: };
[; ;pic18f47q10.h: 10176: struct {
[; ;pic18f47q10.h: 10177: unsigned CK2PPS0 :1;
[; ;pic18f47q10.h: 10178: unsigned CK2PPS1 :1;
[; ;pic18f47q10.h: 10179: unsigned CK2PPS2 :1;
[; ;pic18f47q10.h: 10180: unsigned CK2PPS3 :1;
[; ;pic18f47q10.h: 10181: unsigned CK2PPS4 :1;
[; ;pic18f47q10.h: 10182: };
[; ;pic18f47q10.h: 10183: struct {
[; ;pic18f47q10.h: 10184: unsigned CK2PPS :5;
[; ;pic18f47q10.h: 10185: };
[; ;pic18f47q10.h: 10186: } TXCK2PPSbits_t;
[; ;pic18f47q10.h: 10187: extern volatile TXCK2PPSbits_t TXCK2PPSbits @ 0xE89;
[; ;pic18f47q10.h: 10229: typedef union {
[; ;pic18f47q10.h: 10230: struct {
[; ;pic18f47q10.h: 10231: unsigned PORT :3;
[; ;pic18f47q10.h: 10232: unsigned PIN :2;
[; ;pic18f47q10.h: 10233: };
[; ;pic18f47q10.h: 10234: struct {
[; ;pic18f47q10.h: 10235: unsigned CK2PPS0 :1;
[; ;pic18f47q10.h: 10236: unsigned CK2PPS1 :1;
[; ;pic18f47q10.h: 10237: unsigned CK2PPS2 :1;
[; ;pic18f47q10.h: 10238: unsigned CK2PPS3 :1;
[; ;pic18f47q10.h: 10239: unsigned CK2PPS4 :1;
[; ;pic18f47q10.h: 10240: };
[; ;pic18f47q10.h: 10241: struct {
[; ;pic18f47q10.h: 10242: unsigned CK2PPS :5;
[; ;pic18f47q10.h: 10243: };
[; ;pic18f47q10.h: 10244: } TX2PPSbits_t;
[; ;pic18f47q10.h: 10245: extern volatile TX2PPSbits_t TX2PPSbits @ 0xE89;
[; ;pic18f47q10.h: 10290: extern volatile unsigned char SSP2CLKPPS @ 0xE8A;
"10292
[; ;pic18f47q10.h: 10292: asm("SSP2CLKPPS equ 0E8Ah");
[; <" SSP2CLKPPS equ 0E8Ah ;# ">
[; ;pic18f47q10.h: 10295: typedef union {
[; ;pic18f47q10.h: 10296: struct {
[; ;pic18f47q10.h: 10297: unsigned PIN :3;
[; ;pic18f47q10.h: 10298: unsigned PORT :2;
[; ;pic18f47q10.h: 10299: };
[; ;pic18f47q10.h: 10300: struct {
[; ;pic18f47q10.h: 10301: unsigned SSP2CLKPPS0 :1;
[; ;pic18f47q10.h: 10302: unsigned SSP2CLKPPS1 :1;
[; ;pic18f47q10.h: 10303: unsigned SSP2CLKPPS2 :1;
[; ;pic18f47q10.h: 10304: unsigned SSP2CLKPPS3 :1;
[; ;pic18f47q10.h: 10305: unsigned SSP2CLKPPS4 :1;
[; ;pic18f47q10.h: 10306: };
[; ;pic18f47q10.h: 10307: struct {
[; ;pic18f47q10.h: 10308: unsigned SSP2PPS :5;
[; ;pic18f47q10.h: 10309: };
[; ;pic18f47q10.h: 10310: } SSP2CLKPPSbits_t;
[; ;pic18f47q10.h: 10311: extern volatile SSP2CLKPPSbits_t SSP2CLKPPSbits @ 0xE8A;
[; ;pic18f47q10.h: 10356: extern volatile unsigned char SSP2DATPPS @ 0xE8B;
"10358
[; ;pic18f47q10.h: 10358: asm("SSP2DATPPS equ 0E8Bh");
[; <" SSP2DATPPS equ 0E8Bh ;# ">
[; ;pic18f47q10.h: 10361: typedef union {
[; ;pic18f47q10.h: 10362: struct {
[; ;pic18f47q10.h: 10363: unsigned PIN :3;
[; ;pic18f47q10.h: 10364: unsigned PORT :2;
[; ;pic18f47q10.h: 10365: };
[; ;pic18f47q10.h: 10366: struct {
[; ;pic18f47q10.h: 10367: unsigned SSP2DATPPS0 :1;
[; ;pic18f47q10.h: 10368: unsigned SSP2DATPPS1 :1;
[; ;pic18f47q10.h: 10369: unsigned SSP2DATPPS2 :1;
[; ;pic18f47q10.h: 10370: unsigned SSP2DATPPS3 :1;
[; ;pic18f47q10.h: 10371: unsigned SSP2DATPPS4 :1;
[; ;pic18f47q10.h: 10372: };
[; ;pic18f47q10.h: 10373: struct {
[; ;pic18f47q10.h: 10374: unsigned SSP2DATPPS :5;
[; ;pic18f47q10.h: 10375: };
[; ;pic18f47q10.h: 10376: } SSP2DATPPSbits_t;
[; ;pic18f47q10.h: 10377: extern volatile SSP2DATPPSbits_t SSP2DATPPSbits @ 0xE8B;
[; ;pic18f47q10.h: 10422: extern volatile unsigned char SSP2SSPPS @ 0xE8C;
"10424
[; ;pic18f47q10.h: 10424: asm("SSP2SSPPS equ 0E8Ch");
[; <" SSP2SSPPS equ 0E8Ch ;# ">
[; ;pic18f47q10.h: 10427: typedef union {
[; ;pic18f47q10.h: 10428: struct {
[; ;pic18f47q10.h: 10429: unsigned PIN :3;
[; ;pic18f47q10.h: 10430: unsigned PORT :2;
[; ;pic18f47q10.h: 10431: };
[; ;pic18f47q10.h: 10432: struct {
[; ;pic18f47q10.h: 10433: unsigned SSP2SSPPS0 :1;
[; ;pic18f47q10.h: 10434: unsigned SSP2SSPPS1 :1;
[; ;pic18f47q10.h: 10435: unsigned SSP2SSPPS2 :1;
[; ;pic18f47q10.h: 10436: unsigned SSP2SSPPS3 :1;
[; ;pic18f47q10.h: 10437: unsigned SSP2SSPPS4 :1;
[; ;pic18f47q10.h: 10438: };
[; ;pic18f47q10.h: 10439: struct {
[; ;pic18f47q10.h: 10440: unsigned SSP2SSPPS :5;
[; ;pic18f47q10.h: 10441: };
[; ;pic18f47q10.h: 10442: } SSP2SSPPSbits_t;
[; ;pic18f47q10.h: 10443: extern volatile SSP2SSPPSbits_t SSP2SSPPSbits @ 0xE8C;
[; ;pic18f47q10.h: 10488: extern volatile unsigned char SSP2BUF @ 0xE8D;
"10490
[; ;pic18f47q10.h: 10490: asm("SSP2BUF equ 0E8Dh");
[; <" SSP2BUF equ 0E8Dh ;# ">
[; ;pic18f47q10.h: 10493: typedef union {
[; ;pic18f47q10.h: 10494: struct {
[; ;pic18f47q10.h: 10495: unsigned SSPBUF :8;
[; ;pic18f47q10.h: 10496: };
[; ;pic18f47q10.h: 10497: } SSP2BUFbits_t;
[; ;pic18f47q10.h: 10498: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xE8D;
[; ;pic18f47q10.h: 10508: extern volatile unsigned char SSP2ADD @ 0xE8E;
"10510
[; ;pic18f47q10.h: 10510: asm("SSP2ADD equ 0E8Eh");
[; <" SSP2ADD equ 0E8Eh ;# ">
[; ;pic18f47q10.h: 10513: typedef union {
[; ;pic18f47q10.h: 10514: struct {
[; ;pic18f47q10.h: 10515: unsigned SSPADD :8;
[; ;pic18f47q10.h: 10516: };
[; ;pic18f47q10.h: 10517: struct {
[; ;pic18f47q10.h: 10518: unsigned MSK0 :1;
[; ;pic18f47q10.h: 10519: unsigned MSK1 :1;
[; ;pic18f47q10.h: 10520: unsigned MSK2 :1;
[; ;pic18f47q10.h: 10521: unsigned MSK3 :1;
[; ;pic18f47q10.h: 10522: unsigned MSK4 :1;
[; ;pic18f47q10.h: 10523: unsigned MSK5 :1;
[; ;pic18f47q10.h: 10524: unsigned MSK6 :1;
[; ;pic18f47q10.h: 10525: unsigned MSK7 :1;
[; ;pic18f47q10.h: 10526: };
[; ;pic18f47q10.h: 10527: struct {
[; ;pic18f47q10.h: 10528: unsigned MSK02 :1;
[; ;pic18f47q10.h: 10529: unsigned MSK12 :1;
[; ;pic18f47q10.h: 10530: unsigned MSK22 :1;
[; ;pic18f47q10.h: 10531: unsigned MSK32 :1;
[; ;pic18f47q10.h: 10532: unsigned MSK42 :1;
[; ;pic18f47q10.h: 10533: unsigned MSK52 :1;
[; ;pic18f47q10.h: 10534: unsigned MSK62 :1;
[; ;pic18f47q10.h: 10535: unsigned MSK72 :1;
[; ;pic18f47q10.h: 10536: };
[; ;pic18f47q10.h: 10537: } SSP2ADDbits_t;
[; ;pic18f47q10.h: 10538: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xE8E;
[; ;pic18f47q10.h: 10628: extern volatile unsigned char SSP2MSK @ 0xE8F;
"10630
[; ;pic18f47q10.h: 10630: asm("SSP2MSK equ 0E8Fh");
[; <" SSP2MSK equ 0E8Fh ;# ">
[; ;pic18f47q10.h: 10633: typedef union {
[; ;pic18f47q10.h: 10634: struct {
[; ;pic18f47q10.h: 10635: unsigned SSPMSK :8;
[; ;pic18f47q10.h: 10636: };
[; ;pic18f47q10.h: 10637: struct {
[; ;pic18f47q10.h: 10638: unsigned MSK0 :1;
[; ;pic18f47q10.h: 10639: unsigned MSK1 :1;
[; ;pic18f47q10.h: 10640: unsigned MSK2 :1;
[; ;pic18f47q10.h: 10641: unsigned MSK3 :1;
[; ;pic18f47q10.h: 10642: unsigned MSK4 :1;
[; ;pic18f47q10.h: 10643: unsigned MSK5 :1;
[; ;pic18f47q10.h: 10644: unsigned MSK6 :1;
[; ;pic18f47q10.h: 10645: unsigned MSK7 :1;
[; ;pic18f47q10.h: 10646: };
[; ;pic18f47q10.h: 10647: } SSP2MSKbits_t;
[; ;pic18f47q10.h: 10648: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xE8F;
[; ;pic18f47q10.h: 10698: extern volatile unsigned char SSP2STAT @ 0xE90;
"10700
[; ;pic18f47q10.h: 10700: asm("SSP2STAT equ 0E90h");
[; <" SSP2STAT equ 0E90h ;# ">
[; ;pic18f47q10.h: 10703: typedef union {
[; ;pic18f47q10.h: 10704: struct {
[; ;pic18f47q10.h: 10705: unsigned :2;
[; ;pic18f47q10.h: 10706: unsigned R_NOT_W :1;
[; ;pic18f47q10.h: 10707: };
[; ;pic18f47q10.h: 10708: struct {
[; ;pic18f47q10.h: 10709: unsigned :5;
[; ;pic18f47q10.h: 10710: unsigned D_NOT_A :1;
[; ;pic18f47q10.h: 10711: };
[; ;pic18f47q10.h: 10712: struct {
[; ;pic18f47q10.h: 10713: unsigned BF :1;
[; ;pic18f47q10.h: 10714: unsigned UA :1;
[; ;pic18f47q10.h: 10715: unsigned R_nW :1;
[; ;pic18f47q10.h: 10716: unsigned S :1;
[; ;pic18f47q10.h: 10717: unsigned P :1;
[; ;pic18f47q10.h: 10718: unsigned D_nA :1;
[; ;pic18f47q10.h: 10719: unsigned CKE :1;
[; ;pic18f47q10.h: 10720: unsigned SMP :1;
[; ;pic18f47q10.h: 10721: };
[; ;pic18f47q10.h: 10722: struct {
[; ;pic18f47q10.h: 10723: unsigned :2;
[; ;pic18f47q10.h: 10724: unsigned R_W :1;
[; ;pic18f47q10.h: 10725: unsigned :2;
[; ;pic18f47q10.h: 10726: unsigned D_A :1;
[; ;pic18f47q10.h: 10727: };
[; ;pic18f47q10.h: 10728: struct {
[; ;pic18f47q10.h: 10729: unsigned :2;
[; ;pic18f47q10.h: 10730: unsigned nW :1;
[; ;pic18f47q10.h: 10731: unsigned :2;
[; ;pic18f47q10.h: 10732: unsigned nA :1;
[; ;pic18f47q10.h: 10733: };
[; ;pic18f47q10.h: 10734: struct {
[; ;pic18f47q10.h: 10735: unsigned :2;
[; ;pic18f47q10.h: 10736: unsigned NOT_WRITE :1;
[; ;pic18f47q10.h: 10737: };
[; ;pic18f47q10.h: 10738: struct {
[; ;pic18f47q10.h: 10739: unsigned :5;
[; ;pic18f47q10.h: 10740: unsigned NOT_ADDRESS :1;
[; ;pic18f47q10.h: 10741: };
[; ;pic18f47q10.h: 10742: struct {
[; ;pic18f47q10.h: 10743: unsigned :2;
[; ;pic18f47q10.h: 10744: unsigned nWRITE :1;
[; ;pic18f47q10.h: 10745: unsigned :2;
[; ;pic18f47q10.h: 10746: unsigned nADDRESS :1;
[; ;pic18f47q10.h: 10747: };
[; ;pic18f47q10.h: 10748: struct {
[; ;pic18f47q10.h: 10749: unsigned :2;
[; ;pic18f47q10.h: 10750: unsigned READ_WRITE :1;
[; ;pic18f47q10.h: 10751: unsigned :2;
[; ;pic18f47q10.h: 10752: unsigned DATA_ADDRESS :1;
[; ;pic18f47q10.h: 10753: };
[; ;pic18f47q10.h: 10754: struct {
[; ;pic18f47q10.h: 10755: unsigned :2;
[; ;pic18f47q10.h: 10756: unsigned I2C_READ :1;
[; ;pic18f47q10.h: 10757: unsigned I2C_START :1;
[; ;pic18f47q10.h: 10758: unsigned I2C_STOP :1;
[; ;pic18f47q10.h: 10759: unsigned I2C_DAT :1;
[; ;pic18f47q10.h: 10760: };
[; ;pic18f47q10.h: 10761: struct {
[; ;pic18f47q10.h: 10762: unsigned BF2 :1;
[; ;pic18f47q10.h: 10763: unsigned UA2 :1;
[; ;pic18f47q10.h: 10764: unsigned R :1;
[; ;pic18f47q10.h: 10765: unsigned START :1;
[; ;pic18f47q10.h: 10766: unsigned STOP :1;
[; ;pic18f47q10.h: 10767: unsigned D :1;
[; ;pic18f47q10.h: 10768: unsigned CKE2 :1;
[; ;pic18f47q10.h: 10769: unsigned SMP2 :1;
[; ;pic18f47q10.h: 10770: };
[; ;pic18f47q10.h: 10771: struct {
[; ;pic18f47q10.h: 10772: unsigned :2;
[; ;pic18f47q10.h: 10773: unsigned RW :1;
[; ;pic18f47q10.h: 10774: unsigned START2 :1;
[; ;pic18f47q10.h: 10775: unsigned STOP2 :1;
[; ;pic18f47q10.h: 10776: unsigned DA :1;
[; ;pic18f47q10.h: 10777: };
[; ;pic18f47q10.h: 10778: struct {
[; ;pic18f47q10.h: 10779: unsigned :2;
[; ;pic18f47q10.h: 10780: unsigned RW2 :1;
[; ;pic18f47q10.h: 10781: unsigned I2C_START2 :1;
[; ;pic18f47q10.h: 10782: unsigned I2C_STOP2 :1;
[; ;pic18f47q10.h: 10783: unsigned DA2 :1;
[; ;pic18f47q10.h: 10784: };
[; ;pic18f47q10.h: 10785: struct {
[; ;pic18f47q10.h: 10786: unsigned :2;
[; ;pic18f47q10.h: 10787: unsigned I2C_READ2 :1;
[; ;pic18f47q10.h: 10788: unsigned S2 :1;
[; ;pic18f47q10.h: 10789: unsigned P2 :1;
[; ;pic18f47q10.h: 10790: unsigned DATA_ADDRESS2 :1;
[; ;pic18f47q10.h: 10791: };
[; ;pic18f47q10.h: 10792: struct {
[; ;pic18f47q10.h: 10793: unsigned :2;
[; ;pic18f47q10.h: 10794: unsigned READ_WRITE2 :1;
[; ;pic18f47q10.h: 10795: unsigned :2;
[; ;pic18f47q10.h: 10796: unsigned D_A2 :1;
[; ;pic18f47q10.h: 10797: };
[; ;pic18f47q10.h: 10798: struct {
[; ;pic18f47q10.h: 10799: unsigned :5;
[; ;pic18f47q10.h: 10800: unsigned D_NOT_A2 :1;
[; ;pic18f47q10.h: 10801: };
[; ;pic18f47q10.h: 10802: struct {
[; ;pic18f47q10.h: 10803: unsigned :2;
[; ;pic18f47q10.h: 10804: unsigned R_W2 :1;
[; ;pic18f47q10.h: 10805: unsigned :2;
[; ;pic18f47q10.h: 10806: unsigned D_nA2 :1;
[; ;pic18f47q10.h: 10807: };
[; ;pic18f47q10.h: 10808: struct {
[; ;pic18f47q10.h: 10809: unsigned :2;
[; ;pic18f47q10.h: 10810: unsigned R_NOT_W2 :1;
[; ;pic18f47q10.h: 10811: };
[; ;pic18f47q10.h: 10812: struct {
[; ;pic18f47q10.h: 10813: unsigned :2;
[; ;pic18f47q10.h: 10814: unsigned R_nW2 :1;
[; ;pic18f47q10.h: 10815: unsigned :2;
[; ;pic18f47q10.h: 10816: unsigned I2C_DAT2 :1;
[; ;pic18f47q10.h: 10817: };
[; ;pic18f47q10.h: 10818: struct {
[; ;pic18f47q10.h: 10819: unsigned :2;
[; ;pic18f47q10.h: 10820: unsigned NOT_W2 :1;
[; ;pic18f47q10.h: 10821: };
[; ;pic18f47q10.h: 10822: struct {
[; ;pic18f47q10.h: 10823: unsigned :5;
[; ;pic18f47q10.h: 10824: unsigned NOT_A2 :1;
[; ;pic18f47q10.h: 10825: };
[; ;pic18f47q10.h: 10826: struct {
[; ;pic18f47q10.h: 10827: unsigned :2;
[; ;pic18f47q10.h: 10828: unsigned nW2 :1;
[; ;pic18f47q10.h: 10829: unsigned :2;
[; ;pic18f47q10.h: 10830: unsigned nA2 :1;
[; ;pic18f47q10.h: 10831: };
[; ;pic18f47q10.h: 10832: struct {
[; ;pic18f47q10.h: 10833: unsigned :2;
[; ;pic18f47q10.h: 10834: unsigned NOT_WRITE2 :1;
[; ;pic18f47q10.h: 10835: };
[; ;pic18f47q10.h: 10836: struct {
[; ;pic18f47q10.h: 10837: unsigned :5;
[; ;pic18f47q10.h: 10838: unsigned NOT_ADDRESS2 :1;
[; ;pic18f47q10.h: 10839: };
[; ;pic18f47q10.h: 10840: struct {
[; ;pic18f47q10.h: 10841: unsigned :2;
[; ;pic18f47q10.h: 10842: unsigned nWRITE2 :1;
[; ;pic18f47q10.h: 10843: unsigned :2;
[; ;pic18f47q10.h: 10844: unsigned nADDRESS2 :1;
[; ;pic18f47q10.h: 10845: };
[; ;pic18f47q10.h: 10846: } SSP2STATbits_t;
[; ;pic18f47q10.h: 10847: extern volatile SSP2STATbits_t SSP2STATbits @ 0xE90;
[; ;pic18f47q10.h: 11152: extern volatile unsigned char SSP2CON1 @ 0xE91;
"11154
[; ;pic18f47q10.h: 11154: asm("SSP2CON1 equ 0E91h");
[; <" SSP2CON1 equ 0E91h ;# ">
[; ;pic18f47q10.h: 11157: typedef union {
[; ;pic18f47q10.h: 11158: struct {
[; ;pic18f47q10.h: 11159: unsigned SSPM :4;
[; ;pic18f47q10.h: 11160: unsigned CKP :1;
[; ;pic18f47q10.h: 11161: unsigned SSPEN :1;
[; ;pic18f47q10.h: 11162: unsigned SSPOV :1;
[; ;pic18f47q10.h: 11163: unsigned WCOL :1;
[; ;pic18f47q10.h: 11164: };
[; ;pic18f47q10.h: 11165: struct {
[; ;pic18f47q10.h: 11166: unsigned SSPM0 :1;
[; ;pic18f47q10.h: 11167: unsigned SSPM1 :1;
[; ;pic18f47q10.h: 11168: unsigned SSPM2 :1;
[; ;pic18f47q10.h: 11169: unsigned SSPM3 :1;
[; ;pic18f47q10.h: 11170: };
[; ;pic18f47q10.h: 11171: struct {
[; ;pic18f47q10.h: 11172: unsigned SSPM02 :1;
[; ;pic18f47q10.h: 11173: unsigned SSPM12 :1;
[; ;pic18f47q10.h: 11174: unsigned SSPM22 :1;
[; ;pic18f47q10.h: 11175: unsigned SSPM32 :1;
[; ;pic18f47q10.h: 11176: unsigned CKP2 :1;
[; ;pic18f47q10.h: 11177: unsigned SSPEN2 :1;
[; ;pic18f47q10.h: 11178: unsigned SSPOV2 :1;
[; ;pic18f47q10.h: 11179: unsigned WCOL2 :1;
[; ;pic18f47q10.h: 11180: };
[; ;pic18f47q10.h: 11181: } SSP2CON1bits_t;
[; ;pic18f47q10.h: 11182: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xE91;
[; ;pic18f47q10.h: 11272: extern volatile unsigned char SSP2CON2 @ 0xE92;
"11274
[; ;pic18f47q10.h: 11274: asm("SSP2CON2 equ 0E92h");
[; <" SSP2CON2 equ 0E92h ;# ">
[; ;pic18f47q10.h: 11277: typedef union {
[; ;pic18f47q10.h: 11278: struct {
[; ;pic18f47q10.h: 11279: unsigned SEN :1;
[; ;pic18f47q10.h: 11280: unsigned RSEN :1;
[; ;pic18f47q10.h: 11281: unsigned PEN :1;
[; ;pic18f47q10.h: 11282: unsigned RCEN :1;
[; ;pic18f47q10.h: 11283: unsigned ACKEN :1;
[; ;pic18f47q10.h: 11284: unsigned ACKDT :1;
[; ;pic18f47q10.h: 11285: unsigned ACKSTAT :1;
[; ;pic18f47q10.h: 11286: unsigned GCEN :1;
[; ;pic18f47q10.h: 11287: };
[; ;pic18f47q10.h: 11288: struct {
[; ;pic18f47q10.h: 11289: unsigned :1;
[; ;pic18f47q10.h: 11290: unsigned ADMSK :5;
[; ;pic18f47q10.h: 11291: };
[; ;pic18f47q10.h: 11292: struct {
[; ;pic18f47q10.h: 11293: unsigned :1;
[; ;pic18f47q10.h: 11294: unsigned ADMSK1 :1;
[; ;pic18f47q10.h: 11295: unsigned ADMSK2 :1;
[; ;pic18f47q10.h: 11296: unsigned ADMSK3 :1;
[; ;pic18f47q10.h: 11297: unsigned ADMSK4 :1;
[; ;pic18f47q10.h: 11298: unsigned ADMSK5 :1;
[; ;pic18f47q10.h: 11299: };
[; ;pic18f47q10.h: 11300: struct {
[; ;pic18f47q10.h: 11301: unsigned SEN2 :1;
[; ;pic18f47q10.h: 11302: unsigned ADMSK12 :1;
[; ;pic18f47q10.h: 11303: unsigned ADMSK22 :1;
[; ;pic18f47q10.h: 11304: unsigned ADMSK32 :1;
[; ;pic18f47q10.h: 11305: unsigned ACKEN2 :1;
[; ;pic18f47q10.h: 11306: unsigned ACKDT2 :1;
[; ;pic18f47q10.h: 11307: unsigned ACKSTAT2 :1;
[; ;pic18f47q10.h: 11308: unsigned GCEN2 :1;
[; ;pic18f47q10.h: 11309: };
[; ;pic18f47q10.h: 11310: struct {
[; ;pic18f47q10.h: 11311: unsigned :1;
[; ;pic18f47q10.h: 11312: unsigned RSEN2 :1;
[; ;pic18f47q10.h: 11313: unsigned PEN2 :1;
[; ;pic18f47q10.h: 11314: unsigned RCEN2 :1;
[; ;pic18f47q10.h: 11315: unsigned ADMSK42 :1;
[; ;pic18f47q10.h: 11316: unsigned ADMSK52 :1;
[; ;pic18f47q10.h: 11317: };
[; ;pic18f47q10.h: 11318: } SSP2CON2bits_t;
[; ;pic18f47q10.h: 11319: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xE92;
[; ;pic18f47q10.h: 11459: extern volatile unsigned char SSP2CON3 @ 0xE93;
"11461
[; ;pic18f47q10.h: 11461: asm("SSP2CON3 equ 0E93h");
[; <" SSP2CON3 equ 0E93h ;# ">
[; ;pic18f47q10.h: 11464: typedef union {
[; ;pic18f47q10.h: 11465: struct {
[; ;pic18f47q10.h: 11466: unsigned DHEN :1;
[; ;pic18f47q10.h: 11467: unsigned AHEN :1;
[; ;pic18f47q10.h: 11468: unsigned SBCDE :1;
[; ;pic18f47q10.h: 11469: unsigned SDAHT :1;
[; ;pic18f47q10.h: 11470: unsigned BOEN :1;
[; ;pic18f47q10.h: 11471: unsigned SCIE :1;
[; ;pic18f47q10.h: 11472: unsigned PCIE :1;
[; ;pic18f47q10.h: 11473: unsigned ACKTIM :1;
[; ;pic18f47q10.h: 11474: };
[; ;pic18f47q10.h: 11475: } SSP2CON3bits_t;
[; ;pic18f47q10.h: 11476: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xE93;
[; ;pic18f47q10.h: 11521: extern volatile unsigned char RC2REG @ 0xE94;
"11523
[; ;pic18f47q10.h: 11523: asm("RC2REG equ 0E94h");
[; <" RC2REG equ 0E94h ;# ">
[; ;pic18f47q10.h: 11526: extern volatile unsigned char RCREG2 @ 0xE94;
"11528
[; ;pic18f47q10.h: 11528: asm("RCREG2 equ 0E94h");
[; <" RCREG2 equ 0E94h ;# ">
[; ;pic18f47q10.h: 11531: typedef union {
[; ;pic18f47q10.h: 11532: struct {
[; ;pic18f47q10.h: 11533: unsigned RC2REG :8;
[; ;pic18f47q10.h: 11534: };
[; ;pic18f47q10.h: 11535: } RC2REGbits_t;
[; ;pic18f47q10.h: 11536: extern volatile RC2REGbits_t RC2REGbits @ 0xE94;
[; ;pic18f47q10.h: 11544: typedef union {
[; ;pic18f47q10.h: 11545: struct {
[; ;pic18f47q10.h: 11546: unsigned RC2REG :8;
[; ;pic18f47q10.h: 11547: };
[; ;pic18f47q10.h: 11548: } RCREG2bits_t;
[; ;pic18f47q10.h: 11549: extern volatile RCREG2bits_t RCREG2bits @ 0xE94;
[; ;pic18f47q10.h: 11559: extern volatile unsigned char TX2REG @ 0xE95;
"11561
[; ;pic18f47q10.h: 11561: asm("TX2REG equ 0E95h");
[; <" TX2REG equ 0E95h ;# ">
[; ;pic18f47q10.h: 11564: extern volatile unsigned char TXREG2 @ 0xE95;
"11566
[; ;pic18f47q10.h: 11566: asm("TXREG2 equ 0E95h");
[; <" TXREG2 equ 0E95h ;# ">
[; ;pic18f47q10.h: 11569: typedef union {
[; ;pic18f47q10.h: 11570: struct {
[; ;pic18f47q10.h: 11571: unsigned TX2REG :8;
[; ;pic18f47q10.h: 11572: };
[; ;pic18f47q10.h: 11573: } TX2REGbits_t;
[; ;pic18f47q10.h: 11574: extern volatile TX2REGbits_t TX2REGbits @ 0xE95;
[; ;pic18f47q10.h: 11582: typedef union {
[; ;pic18f47q10.h: 11583: struct {
[; ;pic18f47q10.h: 11584: unsigned TX2REG :8;
[; ;pic18f47q10.h: 11585: };
[; ;pic18f47q10.h: 11586: } TXREG2bits_t;
[; ;pic18f47q10.h: 11587: extern volatile TXREG2bits_t TXREG2bits @ 0xE95;
[; ;pic18f47q10.h: 11597: extern volatile unsigned short SP2BRG @ 0xE96;
"11599
[; ;pic18f47q10.h: 11599: asm("SP2BRG equ 0E96h");
[; <" SP2BRG equ 0E96h ;# ">
[; ;pic18f47q10.h: 11604: extern volatile unsigned char SP2BRGL @ 0xE96;
"11606
[; ;pic18f47q10.h: 11606: asm("SP2BRGL equ 0E96h");
[; <" SP2BRGL equ 0E96h ;# ">
[; ;pic18f47q10.h: 11609: extern volatile unsigned char SPBRG2 @ 0xE96;
"11611
[; ;pic18f47q10.h: 11611: asm("SPBRG2 equ 0E96h");
[; <" SPBRG2 equ 0E96h ;# ">
[; ;pic18f47q10.h: 11614: typedef union {
[; ;pic18f47q10.h: 11615: struct {
[; ;pic18f47q10.h: 11616: unsigned SP2BRGL :8;
[; ;pic18f47q10.h: 11617: };
[; ;pic18f47q10.h: 11618: } SP2BRGLbits_t;
[; ;pic18f47q10.h: 11619: extern volatile SP2BRGLbits_t SP2BRGLbits @ 0xE96;
[; ;pic18f47q10.h: 11627: typedef union {
[; ;pic18f47q10.h: 11628: struct {
[; ;pic18f47q10.h: 11629: unsigned SP2BRGL :8;
[; ;pic18f47q10.h: 11630: };
[; ;pic18f47q10.h: 11631: } SPBRG2bits_t;
[; ;pic18f47q10.h: 11632: extern volatile SPBRG2bits_t SPBRG2bits @ 0xE96;
[; ;pic18f47q10.h: 11642: extern volatile unsigned char SP2BRGH @ 0xE97;
"11644
[; ;pic18f47q10.h: 11644: asm("SP2BRGH equ 0E97h");
[; <" SP2BRGH equ 0E97h ;# ">
[; ;pic18f47q10.h: 11647: extern volatile unsigned char SPBRGH2 @ 0xE97;
"11649
[; ;pic18f47q10.h: 11649: asm("SPBRGH2 equ 0E97h");
[; <" SPBRGH2 equ 0E97h ;# ">
[; ;pic18f47q10.h: 11652: typedef union {
[; ;pic18f47q10.h: 11653: struct {
[; ;pic18f47q10.h: 11654: unsigned SP2BRGH :8;
[; ;pic18f47q10.h: 11655: };
[; ;pic18f47q10.h: 11656: } SP2BRGHbits_t;
[; ;pic18f47q10.h: 11657: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xE97;
[; ;pic18f47q10.h: 11665: typedef union {
[; ;pic18f47q10.h: 11666: struct {
[; ;pic18f47q10.h: 11667: unsigned SP2BRGH :8;
[; ;pic18f47q10.h: 11668: };
[; ;pic18f47q10.h: 11669: } SPBRGH2bits_t;
[; ;pic18f47q10.h: 11670: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xE97;
[; ;pic18f47q10.h: 11680: extern volatile unsigned char RC2STA @ 0xE98;
"11682
[; ;pic18f47q10.h: 11682: asm("RC2STA equ 0E98h");
[; <" RC2STA equ 0E98h ;# ">
[; ;pic18f47q10.h: 11685: extern volatile unsigned char RCSTA2 @ 0xE98;
"11687
[; ;pic18f47q10.h: 11687: asm("RCSTA2 equ 0E98h");
[; <" RCSTA2 equ 0E98h ;# ">
[; ;pic18f47q10.h: 11690: typedef union {
[; ;pic18f47q10.h: 11691: struct {
[; ;pic18f47q10.h: 11692: unsigned RX9D :1;
[; ;pic18f47q10.h: 11693: unsigned OERR :1;
[; ;pic18f47q10.h: 11694: unsigned FERR :1;
[; ;pic18f47q10.h: 11695: unsigned ADDEN :1;
[; ;pic18f47q10.h: 11696: unsigned CREN :1;
[; ;pic18f47q10.h: 11697: unsigned SREN :1;
[; ;pic18f47q10.h: 11698: unsigned RX9 :1;
[; ;pic18f47q10.h: 11699: unsigned SPEN :1;
[; ;pic18f47q10.h: 11700: };
[; ;pic18f47q10.h: 11701: } RC2STAbits_t;
[; ;pic18f47q10.h: 11702: extern volatile RC2STAbits_t RC2STAbits @ 0xE98;
[; ;pic18f47q10.h: 11745: typedef union {
[; ;pic18f47q10.h: 11746: struct {
[; ;pic18f47q10.h: 11747: unsigned RX9D :1;
[; ;pic18f47q10.h: 11748: unsigned OERR :1;
[; ;pic18f47q10.h: 11749: unsigned FERR :1;
[; ;pic18f47q10.h: 11750: unsigned ADDEN :1;
[; ;pic18f47q10.h: 11751: unsigned CREN :1;
[; ;pic18f47q10.h: 11752: unsigned SREN :1;
[; ;pic18f47q10.h: 11753: unsigned RX9 :1;
[; ;pic18f47q10.h: 11754: unsigned SPEN :1;
[; ;pic18f47q10.h: 11755: };
[; ;pic18f47q10.h: 11756: } RCSTA2bits_t;
[; ;pic18f47q10.h: 11757: extern volatile RCSTA2bits_t RCSTA2bits @ 0xE98;
[; ;pic18f47q10.h: 11802: extern volatile unsigned char TX2STA @ 0xE99;
"11804
[; ;pic18f47q10.h: 11804: asm("TX2STA equ 0E99h");
[; <" TX2STA equ 0E99h ;# ">
[; ;pic18f47q10.h: 11807: extern volatile unsigned char TXSTA2 @ 0xE99;
"11809
[; ;pic18f47q10.h: 11809: asm("TXSTA2 equ 0E99h");
[; <" TXSTA2 equ 0E99h ;# ">
[; ;pic18f47q10.h: 11812: typedef union {
[; ;pic18f47q10.h: 11813: struct {
[; ;pic18f47q10.h: 11814: unsigned TX9D :1;
[; ;pic18f47q10.h: 11815: unsigned TRMT :1;
[; ;pic18f47q10.h: 11816: unsigned BRGH :1;
[; ;pic18f47q10.h: 11817: unsigned SENDB :1;
[; ;pic18f47q10.h: 11818: unsigned SYNC :1;
[; ;pic18f47q10.h: 11819: unsigned TXEN :1;
[; ;pic18f47q10.h: 11820: unsigned TX9 :1;
[; ;pic18f47q10.h: 11821: unsigned CSRC :1;
[; ;pic18f47q10.h: 11822: };
[; ;pic18f47q10.h: 11823: } TX2STAbits_t;
[; ;pic18f47q10.h: 11824: extern volatile TX2STAbits_t TX2STAbits @ 0xE99;
[; ;pic18f47q10.h: 11867: typedef union {
[; ;pic18f47q10.h: 11868: struct {
[; ;pic18f47q10.h: 11869: unsigned TX9D :1;
[; ;pic18f47q10.h: 11870: unsigned TRMT :1;
[; ;pic18f47q10.h: 11871: unsigned BRGH :1;
[; ;pic18f47q10.h: 11872: unsigned SENDB :1;
[; ;pic18f47q10.h: 11873: unsigned SYNC :1;
[; ;pic18f47q10.h: 11874: unsigned TXEN :1;
[; ;pic18f47q10.h: 11875: unsigned TX9 :1;
[; ;pic18f47q10.h: 11876: unsigned CSRC :1;
[; ;pic18f47q10.h: 11877: };
[; ;pic18f47q10.h: 11878: } TXSTA2bits_t;
[; ;pic18f47q10.h: 11879: extern volatile TXSTA2bits_t TXSTA2bits @ 0xE99;
[; ;pic18f47q10.h: 11924: extern volatile unsigned char BAUD2CON @ 0xE9A;
"11926
[; ;pic18f47q10.h: 11926: asm("BAUD2CON equ 0E9Ah");
[; <" BAUD2CON equ 0E9Ah ;# ">
[; ;pic18f47q10.h: 11929: extern volatile unsigned char BAUDCON2 @ 0xE9A;
"11931
[; ;pic18f47q10.h: 11931: asm("BAUDCON2 equ 0E9Ah");
[; <" BAUDCON2 equ 0E9Ah ;# ">
[; ;pic18f47q10.h: 11933: extern volatile unsigned char BAUDCTL2 @ 0xE9A;
"11935
[; ;pic18f47q10.h: 11935: asm("BAUDCTL2 equ 0E9Ah");
[; <" BAUDCTL2 equ 0E9Ah ;# ">
[; ;pic18f47q10.h: 11938: typedef union {
[; ;pic18f47q10.h: 11939: struct {
[; ;pic18f47q10.h: 11940: unsigned ABDEN :1;
[; ;pic18f47q10.h: 11941: unsigned WUE :1;
[; ;pic18f47q10.h: 11942: unsigned :1;
[; ;pic18f47q10.h: 11943: unsigned BRG16 :1;
[; ;pic18f47q10.h: 11944: unsigned SCKP :1;
[; ;pic18f47q10.h: 11945: unsigned :1;
[; ;pic18f47q10.h: 11946: unsigned RCIDL :1;
[; ;pic18f47q10.h: 11947: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 11948: };
[; ;pic18f47q10.h: 11949: } BAUD2CONbits_t;
[; ;pic18f47q10.h: 11950: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xE9A;
[; ;pic18f47q10.h: 11983: typedef union {
[; ;pic18f47q10.h: 11984: struct {
[; ;pic18f47q10.h: 11985: unsigned ABDEN :1;
[; ;pic18f47q10.h: 11986: unsigned WUE :1;
[; ;pic18f47q10.h: 11987: unsigned :1;
[; ;pic18f47q10.h: 11988: unsigned BRG16 :1;
[; ;pic18f47q10.h: 11989: unsigned SCKP :1;
[; ;pic18f47q10.h: 11990: unsigned :1;
[; ;pic18f47q10.h: 11991: unsigned RCIDL :1;
[; ;pic18f47q10.h: 11992: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 11993: };
[; ;pic18f47q10.h: 11994: } BAUDCON2bits_t;
[; ;pic18f47q10.h: 11995: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xE9A;
[; ;pic18f47q10.h: 12027: typedef union {
[; ;pic18f47q10.h: 12028: struct {
[; ;pic18f47q10.h: 12029: unsigned ABDEN :1;
[; ;pic18f47q10.h: 12030: unsigned WUE :1;
[; ;pic18f47q10.h: 12031: unsigned :1;
[; ;pic18f47q10.h: 12032: unsigned BRG16 :1;
[; ;pic18f47q10.h: 12033: unsigned SCKP :1;
[; ;pic18f47q10.h: 12034: unsigned :1;
[; ;pic18f47q10.h: 12035: unsigned RCIDL :1;
[; ;pic18f47q10.h: 12036: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 12037: };
[; ;pic18f47q10.h: 12038: } BAUDCTL2bits_t;
[; ;pic18f47q10.h: 12039: extern volatile BAUDCTL2bits_t BAUDCTL2bits @ 0xE9A;
[; ;pic18f47q10.h: 12074: extern volatile unsigned char PPSLOCK @ 0xE9B;
"12076
[; ;pic18f47q10.h: 12076: asm("PPSLOCK equ 0E9Bh");
[; <" PPSLOCK equ 0E9Bh ;# ">
[; ;pic18f47q10.h: 12079: typedef union {
[; ;pic18f47q10.h: 12080: struct {
[; ;pic18f47q10.h: 12081: unsigned PPSLOCKED :1;
[; ;pic18f47q10.h: 12082: };
[; ;pic18f47q10.h: 12083: } PPSLOCKbits_t;
[; ;pic18f47q10.h: 12084: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE9B;
[; ;pic18f47q10.h: 12094: extern volatile unsigned char INT0PPS @ 0xE9C;
"12096
[; ;pic18f47q10.h: 12096: asm("INT0PPS equ 0E9Ch");
[; <" INT0PPS equ 0E9Ch ;# ">
[; ;pic18f47q10.h: 12099: typedef union {
[; ;pic18f47q10.h: 12100: struct {
[; ;pic18f47q10.h: 12101: unsigned PIN :3;
[; ;pic18f47q10.h: 12102: unsigned PORT :1;
[; ;pic18f47q10.h: 12103: };
[; ;pic18f47q10.h: 12104: struct {
[; ;pic18f47q10.h: 12105: unsigned INT0PPS0 :1;
[; ;pic18f47q10.h: 12106: unsigned INT0PPS1 :1;
[; ;pic18f47q10.h: 12107: unsigned INT0PPS2 :1;
[; ;pic18f47q10.h: 12108: unsigned INT0PPS3 :1;
[; ;pic18f47q10.h: 12109: };
[; ;pic18f47q10.h: 12110: struct {
[; ;pic18f47q10.h: 12111: unsigned INT0PPS :4;
[; ;pic18f47q10.h: 12112: };
[; ;pic18f47q10.h: 12113: } INT0PPSbits_t;
[; ;pic18f47q10.h: 12114: extern volatile INT0PPSbits_t INT0PPSbits @ 0xE9C;
[; ;pic18f47q10.h: 12154: extern volatile unsigned char INT1PPS @ 0xE9D;
"12156
[; ;pic18f47q10.h: 12156: asm("INT1PPS equ 0E9Dh");
[; <" INT1PPS equ 0E9Dh ;# ">
[; ;pic18f47q10.h: 12159: typedef union {
[; ;pic18f47q10.h: 12160: struct {
[; ;pic18f47q10.h: 12161: unsigned PIN :3;
[; ;pic18f47q10.h: 12162: unsigned PORT :1;
[; ;pic18f47q10.h: 12163: };
[; ;pic18f47q10.h: 12164: struct {
[; ;pic18f47q10.h: 12165: unsigned INT1PPS0 :1;
[; ;pic18f47q10.h: 12166: unsigned INT1PPS1 :1;
[; ;pic18f47q10.h: 12167: unsigned INT1PPS2 :1;
[; ;pic18f47q10.h: 12168: unsigned INT1PPS3 :1;
[; ;pic18f47q10.h: 12169: };
[; ;pic18f47q10.h: 12170: struct {
[; ;pic18f47q10.h: 12171: unsigned INT1PPS :4;
[; ;pic18f47q10.h: 12172: };
[; ;pic18f47q10.h: 12173: } INT1PPSbits_t;
[; ;pic18f47q10.h: 12174: extern volatile INT1PPSbits_t INT1PPSbits @ 0xE9D;
[; ;pic18f47q10.h: 12214: extern volatile unsigned char INT2PPS @ 0xE9E;
"12216
[; ;pic18f47q10.h: 12216: asm("INT2PPS equ 0E9Eh");
[; <" INT2PPS equ 0E9Eh ;# ">
[; ;pic18f47q10.h: 12219: typedef union {
[; ;pic18f47q10.h: 12220: struct {
[; ;pic18f47q10.h: 12221: unsigned PIN :3;
[; ;pic18f47q10.h: 12222: unsigned PORT :1;
[; ;pic18f47q10.h: 12223: };
[; ;pic18f47q10.h: 12224: struct {
[; ;pic18f47q10.h: 12225: unsigned INT2PPS0 :1;
[; ;pic18f47q10.h: 12226: unsigned INT2PPS1 :1;
[; ;pic18f47q10.h: 12227: unsigned INT2PPS2 :1;
[; ;pic18f47q10.h: 12228: unsigned INT2PPS3 :1;
[; ;pic18f47q10.h: 12229: };
[; ;pic18f47q10.h: 12230: struct {
[; ;pic18f47q10.h: 12231: unsigned INT2PPS :4;
[; ;pic18f47q10.h: 12232: };
[; ;pic18f47q10.h: 12233: } INT2PPSbits_t;
[; ;pic18f47q10.h: 12234: extern volatile INT2PPSbits_t INT2PPSbits @ 0xE9E;
[; ;pic18f47q10.h: 12274: extern volatile unsigned char T0CKIPPS @ 0xE9F;
"12276
[; ;pic18f47q10.h: 12276: asm("T0CKIPPS equ 0E9Fh");
[; <" T0CKIPPS equ 0E9Fh ;# ">
[; ;pic18f47q10.h: 12279: typedef union {
[; ;pic18f47q10.h: 12280: struct {
[; ;pic18f47q10.h: 12281: unsigned PIN :3;
[; ;pic18f47q10.h: 12282: unsigned PORT :1;
[; ;pic18f47q10.h: 12283: };
[; ;pic18f47q10.h: 12284: struct {
[; ;pic18f47q10.h: 12285: unsigned T0CKIPPS0 :1;
[; ;pic18f47q10.h: 12286: unsigned T0CKIPPS1 :1;
[; ;pic18f47q10.h: 12287: unsigned T0CKIPPS2 :1;
[; ;pic18f47q10.h: 12288: unsigned T0CKIPPS3 :1;
[; ;pic18f47q10.h: 12289: };
[; ;pic18f47q10.h: 12290: struct {
[; ;pic18f47q10.h: 12291: unsigned T0CKIPPS :4;
[; ;pic18f47q10.h: 12292: };
[; ;pic18f47q10.h: 12293: } T0CKIPPSbits_t;
[; ;pic18f47q10.h: 12294: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE9F;
[; ;pic18f47q10.h: 12334: extern volatile unsigned char T1CKIPPS @ 0xEA0;
"12336
[; ;pic18f47q10.h: 12336: asm("T1CKIPPS equ 0EA0h");
[; <" T1CKIPPS equ 0EA0h ;# ">
[; ;pic18f47q10.h: 12339: typedef union {
[; ;pic18f47q10.h: 12340: struct {
[; ;pic18f47q10.h: 12341: unsigned PIN :3;
[; ;pic18f47q10.h: 12342: unsigned PORT :2;
[; ;pic18f47q10.h: 12343: };
[; ;pic18f47q10.h: 12344: struct {
[; ;pic18f47q10.h: 12345: unsigned T1CKIPPS0 :1;
[; ;pic18f47q10.h: 12346: unsigned T1CKIPPS1 :1;
[; ;pic18f47q10.h: 12347: unsigned T1CKIPPS2 :1;
[; ;pic18f47q10.h: 12348: unsigned T1CKIPPS3 :1;
[; ;pic18f47q10.h: 12349: unsigned T1CKIPPS4 :1;
[; ;pic18f47q10.h: 12350: };
[; ;pic18f47q10.h: 12351: struct {
[; ;pic18f47q10.h: 12352: unsigned T1CKIPPS :5;
[; ;pic18f47q10.h: 12353: };
[; ;pic18f47q10.h: 12354: } T1CKIPPSbits_t;
[; ;pic18f47q10.h: 12355: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xEA0;
[; ;pic18f47q10.h: 12400: extern volatile unsigned char T1GPPS @ 0xEA1;
"12402
[; ;pic18f47q10.h: 12402: asm("T1GPPS equ 0EA1h");
[; <" T1GPPS equ 0EA1h ;# ">
[; ;pic18f47q10.h: 12405: typedef union {
[; ;pic18f47q10.h: 12406: struct {
[; ;pic18f47q10.h: 12407: unsigned PIN :3;
[; ;pic18f47q10.h: 12408: unsigned PORT :2;
[; ;pic18f47q10.h: 12409: };
[; ;pic18f47q10.h: 12410: struct {
[; ;pic18f47q10.h: 12411: unsigned T1GPPS0 :1;
[; ;pic18f47q10.h: 12412: unsigned T1GPPS1 :1;
[; ;pic18f47q10.h: 12413: unsigned T1GPPS2 :1;
[; ;pic18f47q10.h: 12414: unsigned T1GPPS3 :1;
[; ;pic18f47q10.h: 12415: unsigned T1GPPS4 :1;
[; ;pic18f47q10.h: 12416: };
[; ;pic18f47q10.h: 12417: struct {
[; ;pic18f47q10.h: 12418: unsigned T1GPPS :5;
[; ;pic18f47q10.h: 12419: };
[; ;pic18f47q10.h: 12420: } T1GPPSbits_t;
[; ;pic18f47q10.h: 12421: extern volatile T1GPPSbits_t T1GPPSbits @ 0xEA1;
[; ;pic18f47q10.h: 12466: extern volatile unsigned char T3CKIPPS @ 0xEA2;
"12468
[; ;pic18f47q10.h: 12468: asm("T3CKIPPS equ 0EA2h");
[; <" T3CKIPPS equ 0EA2h ;# ">
[; ;pic18f47q10.h: 12471: typedef union {
[; ;pic18f47q10.h: 12472: struct {
[; ;pic18f47q10.h: 12473: unsigned PIN :3;
[; ;pic18f47q10.h: 12474: unsigned PORT :2;
[; ;pic18f47q10.h: 12475: };
[; ;pic18f47q10.h: 12476: struct {
[; ;pic18f47q10.h: 12477: unsigned T3CKIPPS0 :1;
[; ;pic18f47q10.h: 12478: unsigned T3CKIPPS1 :1;
[; ;pic18f47q10.h: 12479: unsigned T3CKIPPS2 :1;
[; ;pic18f47q10.h: 12480: unsigned T3CKIPPS3 :1;
[; ;pic18f47q10.h: 12481: unsigned T3CKIPPS4 :1;
[; ;pic18f47q10.h: 12482: };
[; ;pic18f47q10.h: 12483: struct {
[; ;pic18f47q10.h: 12484: unsigned T3CKIPPS :5;
[; ;pic18f47q10.h: 12485: };
[; ;pic18f47q10.h: 12486: } T3CKIPPSbits_t;
[; ;pic18f47q10.h: 12487: extern volatile T3CKIPPSbits_t T3CKIPPSbits @ 0xEA2;
[; ;pic18f47q10.h: 12532: extern volatile unsigned char T3GPPS @ 0xEA3;
"12534
[; ;pic18f47q10.h: 12534: asm("T3GPPS equ 0EA3h");
[; <" T3GPPS equ 0EA3h ;# ">
[; ;pic18f47q10.h: 12537: typedef union {
[; ;pic18f47q10.h: 12538: struct {
[; ;pic18f47q10.h: 12539: unsigned PIN :3;
[; ;pic18f47q10.h: 12540: unsigned PORT :2;
[; ;pic18f47q10.h: 12541: };
[; ;pic18f47q10.h: 12542: struct {
[; ;pic18f47q10.h: 12543: unsigned T3GPPS0 :1;
[; ;pic18f47q10.h: 12544: unsigned T3GPPS1 :1;
[; ;pic18f47q10.h: 12545: unsigned T3GPPS2 :1;
[; ;pic18f47q10.h: 12546: unsigned T3GPPS3 :1;
[; ;pic18f47q10.h: 12547: unsigned T3GPPS4 :1;
[; ;pic18f47q10.h: 12548: };
[; ;pic18f47q10.h: 12549: struct {
[; ;pic18f47q10.h: 12550: unsigned T3GPPS :5;
[; ;pic18f47q10.h: 12551: };
[; ;pic18f47q10.h: 12552: } T3GPPSbits_t;
[; ;pic18f47q10.h: 12553: extern volatile T3GPPSbits_t T3GPPSbits @ 0xEA3;
[; ;pic18f47q10.h: 12598: extern volatile unsigned char T5CKIPPS @ 0xEA4;
"12600
[; ;pic18f47q10.h: 12600: asm("T5CKIPPS equ 0EA4h");
[; <" T5CKIPPS equ 0EA4h ;# ">
[; ;pic18f47q10.h: 12603: typedef union {
[; ;pic18f47q10.h: 12604: struct {
[; ;pic18f47q10.h: 12605: unsigned PIN :3;
[; ;pic18f47q10.h: 12606: unsigned PORT :2;
[; ;pic18f47q10.h: 12607: };
[; ;pic18f47q10.h: 12608: struct {
[; ;pic18f47q10.h: 12609: unsigned T5CKIPPS0 :1;
[; ;pic18f47q10.h: 12610: unsigned T5CKIPPS1 :1;
[; ;pic18f47q10.h: 12611: unsigned T5CKIPPS2 :1;
[; ;pic18f47q10.h: 12612: unsigned T5CKIPPS3 :1;
[; ;pic18f47q10.h: 12613: unsigned T5CKIPPS4 :1;
[; ;pic18f47q10.h: 12614: };
[; ;pic18f47q10.h: 12615: struct {
[; ;pic18f47q10.h: 12616: unsigned T5CKIPPS :5;
[; ;pic18f47q10.h: 12617: };
[; ;pic18f47q10.h: 12618: } T5CKIPPSbits_t;
[; ;pic18f47q10.h: 12619: extern volatile T5CKIPPSbits_t T5CKIPPSbits @ 0xEA4;
[; ;pic18f47q10.h: 12664: extern volatile unsigned char T5GPPS @ 0xEA5;
"12666
[; ;pic18f47q10.h: 12666: asm("T5GPPS equ 0EA5h");
[; <" T5GPPS equ 0EA5h ;# ">
[; ;pic18f47q10.h: 12669: typedef union {
[; ;pic18f47q10.h: 12670: struct {
[; ;pic18f47q10.h: 12671: unsigned PIN :3;
[; ;pic18f47q10.h: 12672: unsigned PORT :2;
[; ;pic18f47q10.h: 12673: };
[; ;pic18f47q10.h: 12674: struct {
[; ;pic18f47q10.h: 12675: unsigned T5GPPS0 :1;
[; ;pic18f47q10.h: 12676: unsigned T5GPPS1 :1;
[; ;pic18f47q10.h: 12677: unsigned T5GPPS2 :1;
[; ;pic18f47q10.h: 12678: unsigned T5GPPS3 :1;
[; ;pic18f47q10.h: 12679: unsigned T5GPPS4 :1;
[; ;pic18f47q10.h: 12680: };
[; ;pic18f47q10.h: 12681: struct {
[; ;pic18f47q10.h: 12682: unsigned T5GPPS :5;
[; ;pic18f47q10.h: 12683: };
[; ;pic18f47q10.h: 12684: } T5GPPSbits_t;
[; ;pic18f47q10.h: 12685: extern volatile T5GPPSbits_t T5GPPSbits @ 0xEA5;
[; ;pic18f47q10.h: 12730: extern volatile unsigned char T2INPPS @ 0xEA6;
"12732
[; ;pic18f47q10.h: 12732: asm("T2INPPS equ 0EA6h");
[; <" T2INPPS equ 0EA6h ;# ">
[; ;pic18f47q10.h: 12735: typedef union {
[; ;pic18f47q10.h: 12736: struct {
[; ;pic18f47q10.h: 12737: unsigned PIN :3;
[; ;pic18f47q10.h: 12738: unsigned PORT :2;
[; ;pic18f47q10.h: 12739: };
[; ;pic18f47q10.h: 12740: struct {
[; ;pic18f47q10.h: 12741: unsigned T2INPPS0 :1;
[; ;pic18f47q10.h: 12742: unsigned T2INPPS1 :1;
[; ;pic18f47q10.h: 12743: unsigned T2INPPS2 :1;
[; ;pic18f47q10.h: 12744: unsigned T2INPPS3 :1;
[; ;pic18f47q10.h: 12745: unsigned T2INPPS4 :1;
[; ;pic18f47q10.h: 12746: };
[; ;pic18f47q10.h: 12747: struct {
[; ;pic18f47q10.h: 12748: unsigned T2INPPS :5;
[; ;pic18f47q10.h: 12749: };
[; ;pic18f47q10.h: 12750: } T2INPPSbits_t;
[; ;pic18f47q10.h: 12751: extern volatile T2INPPSbits_t T2INPPSbits @ 0xEA6;
[; ;pic18f47q10.h: 12796: extern volatile unsigned char T4INPPS @ 0xEA7;
"12798
[; ;pic18f47q10.h: 12798: asm("T4INPPS equ 0EA7h");
[; <" T4INPPS equ 0EA7h ;# ">
[; ;pic18f47q10.h: 12801: typedef union {
[; ;pic18f47q10.h: 12802: struct {
[; ;pic18f47q10.h: 12803: unsigned PIN :3;
[; ;pic18f47q10.h: 12804: unsigned PORT :2;
[; ;pic18f47q10.h: 12805: };
[; ;pic18f47q10.h: 12806: struct {
[; ;pic18f47q10.h: 12807: unsigned T4INPPS0 :1;
[; ;pic18f47q10.h: 12808: unsigned T4INPPS1 :1;
[; ;pic18f47q10.h: 12809: unsigned T4INPPS2 :1;
[; ;pic18f47q10.h: 12810: unsigned T4INPPS3 :1;
[; ;pic18f47q10.h: 12811: unsigned T4INPPS4 :1;
[; ;pic18f47q10.h: 12812: };
[; ;pic18f47q10.h: 12813: struct {
[; ;pic18f47q10.h: 12814: unsigned T4INPPS :5;
[; ;pic18f47q10.h: 12815: };
[; ;pic18f47q10.h: 12816: } T4INPPSbits_t;
[; ;pic18f47q10.h: 12817: extern volatile T4INPPSbits_t T4INPPSbits @ 0xEA7;
[; ;pic18f47q10.h: 12862: extern volatile unsigned char T6INPPS @ 0xEA8;
"12864
[; ;pic18f47q10.h: 12864: asm("T6INPPS equ 0EA8h");
[; <" T6INPPS equ 0EA8h ;# ">
[; ;pic18f47q10.h: 12867: typedef union {
[; ;pic18f47q10.h: 12868: struct {
[; ;pic18f47q10.h: 12869: unsigned PIN :3;
[; ;pic18f47q10.h: 12870: unsigned PORT :2;
[; ;pic18f47q10.h: 12871: };
[; ;pic18f47q10.h: 12872: struct {
[; ;pic18f47q10.h: 12873: unsigned T6INPPS0 :1;
[; ;pic18f47q10.h: 12874: unsigned T6INPPS1 :1;
[; ;pic18f47q10.h: 12875: unsigned T6INPPS2 :1;
[; ;pic18f47q10.h: 12876: unsigned T6INPPS3 :1;
[; ;pic18f47q10.h: 12877: unsigned T6INPPS4 :1;
[; ;pic18f47q10.h: 12878: };
[; ;pic18f47q10.h: 12879: struct {
[; ;pic18f47q10.h: 12880: unsigned T6INPPS :5;
[; ;pic18f47q10.h: 12881: };
[; ;pic18f47q10.h: 12882: } T6INPPSbits_t;
[; ;pic18f47q10.h: 12883: extern volatile T6INPPSbits_t T6INPPSbits @ 0xEA8;
[; ;pic18f47q10.h: 12928: extern volatile unsigned char ADACTPPS @ 0xEA9;
"12930
[; ;pic18f47q10.h: 12930: asm("ADACTPPS equ 0EA9h");
[; <" ADACTPPS equ 0EA9h ;# ">
[; ;pic18f47q10.h: 12933: typedef union {
[; ;pic18f47q10.h: 12934: struct {
[; ;pic18f47q10.h: 12935: unsigned PIN :3;
[; ;pic18f47q10.h: 12936: unsigned PORT :2;
[; ;pic18f47q10.h: 12937: };
[; ;pic18f47q10.h: 12938: struct {
[; ;pic18f47q10.h: 12939: unsigned ADACTPPS0 :1;
[; ;pic18f47q10.h: 12940: unsigned ADACTPPS1 :1;
[; ;pic18f47q10.h: 12941: unsigned ADACTPPS2 :1;
[; ;pic18f47q10.h: 12942: unsigned ADACTPPS3 :1;
[; ;pic18f47q10.h: 12943: unsigned ADACTPPS4 :1;
[; ;pic18f47q10.h: 12944: };
[; ;pic18f47q10.h: 12945: struct {
[; ;pic18f47q10.h: 12946: unsigned ADACTPPS :5;
[; ;pic18f47q10.h: 12947: };
[; ;pic18f47q10.h: 12948: } ADACTPPSbits_t;
[; ;pic18f47q10.h: 12949: extern volatile ADACTPPSbits_t ADACTPPSbits @ 0xEA9;
[; ;pic18f47q10.h: 12994: extern volatile unsigned char CCP1PPS @ 0xEAA;
"12996
[; ;pic18f47q10.h: 12996: asm("CCP1PPS equ 0EAAh");
[; <" CCP1PPS equ 0EAAh ;# ">
[; ;pic18f47q10.h: 12999: typedef union {
[; ;pic18f47q10.h: 13000: struct {
[; ;pic18f47q10.h: 13001: unsigned PIN :3;
[; ;pic18f47q10.h: 13002: unsigned PORT :2;
[; ;pic18f47q10.h: 13003: };
[; ;pic18f47q10.h: 13004: struct {
[; ;pic18f47q10.h: 13005: unsigned CCP1PPS0 :1;
[; ;pic18f47q10.h: 13006: unsigned CCP1PPS1 :1;
[; ;pic18f47q10.h: 13007: unsigned CCP1PPS2 :1;
[; ;pic18f47q10.h: 13008: unsigned CCP1PPS3 :1;
[; ;pic18f47q10.h: 13009: unsigned CCP1PPS4 :1;
[; ;pic18f47q10.h: 13010: };
[; ;pic18f47q10.h: 13011: struct {
[; ;pic18f47q10.h: 13012: unsigned CCP1PPS :5;
[; ;pic18f47q10.h: 13013: };
[; ;pic18f47q10.h: 13014: } CCP1PPSbits_t;
[; ;pic18f47q10.h: 13015: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xEAA;
[; ;pic18f47q10.h: 13060: extern volatile unsigned char CCP2PPS @ 0xEAB;
"13062
[; ;pic18f47q10.h: 13062: asm("CCP2PPS equ 0EABh");
[; <" CCP2PPS equ 0EABh ;# ">
[; ;pic18f47q10.h: 13065: typedef union {
[; ;pic18f47q10.h: 13066: struct {
[; ;pic18f47q10.h: 13067: unsigned PIN :3;
[; ;pic18f47q10.h: 13068: unsigned PORT :2;
[; ;pic18f47q10.h: 13069: };
[; ;pic18f47q10.h: 13070: struct {
[; ;pic18f47q10.h: 13071: unsigned CCP2PPS0 :1;
[; ;pic18f47q10.h: 13072: unsigned CCP2PPS1 :1;
[; ;pic18f47q10.h: 13073: unsigned CCP2PPS2 :1;
[; ;pic18f47q10.h: 13074: unsigned CCP2PPS3 :1;
[; ;pic18f47q10.h: 13075: unsigned CCP2PPS4 :1;
[; ;pic18f47q10.h: 13076: };
[; ;pic18f47q10.h: 13077: struct {
[; ;pic18f47q10.h: 13078: unsigned CCP2PPS :5;
[; ;pic18f47q10.h: 13079: };
[; ;pic18f47q10.h: 13080: } CCP2PPSbits_t;
[; ;pic18f47q10.h: 13081: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xEAB;
[; ;pic18f47q10.h: 13126: extern volatile unsigned char CWGINPPS @ 0xEAC;
"13128
[; ;pic18f47q10.h: 13128: asm("CWGINPPS equ 0EACh");
[; <" CWGINPPS equ 0EACh ;# ">
[; ;pic18f47q10.h: 13131: extern volatile unsigned char CWG1PPS @ 0xEAC;
"13133
[; ;pic18f47q10.h: 13133: asm("CWG1PPS equ 0EACh");
[; <" CWG1PPS equ 0EACh ;# ">
[; ;pic18f47q10.h: 13135: extern volatile unsigned char CWG1INPPS @ 0xEAC;
"13137
[; ;pic18f47q10.h: 13137: asm("CWG1INPPS equ 0EACh");
[; <" CWG1INPPS equ 0EACh ;# ">
[; ;pic18f47q10.h: 13140: typedef union {
[; ;pic18f47q10.h: 13141: struct {
[; ;pic18f47q10.h: 13142: unsigned PIN :3;
[; ;pic18f47q10.h: 13143: unsigned PORT :2;
[; ;pic18f47q10.h: 13144: };
[; ;pic18f47q10.h: 13145: struct {
[; ;pic18f47q10.h: 13146: unsigned CWGINPPS0 :1;
[; ;pic18f47q10.h: 13147: unsigned CWGINPPS1 :1;
[; ;pic18f47q10.h: 13148: unsigned CWGINPPS2 :1;
[; ;pic18f47q10.h: 13149: unsigned CWGINPPS3 :1;
[; ;pic18f47q10.h: 13150: unsigned CWGINPPS4 :1;
[; ;pic18f47q10.h: 13151: };
[; ;pic18f47q10.h: 13152: struct {
[; ;pic18f47q10.h: 13153: unsigned CWG1INPPS :5;
[; ;pic18f47q10.h: 13154: };
[; ;pic18f47q10.h: 13155: struct {
[; ;pic18f47q10.h: 13156: unsigned CWG1INPPS0 :1;
[; ;pic18f47q10.h: 13157: unsigned CWG1INPPS1 :1;
[; ;pic18f47q10.h: 13158: unsigned CWG1INPPS2 :1;
[; ;pic18f47q10.h: 13159: unsigned CWG1INPPS3 :1;
[; ;pic18f47q10.h: 13160: unsigned CWG1INPPS4 :1;
[; ;pic18f47q10.h: 13161: };
[; ;pic18f47q10.h: 13162: struct {
[; ;pic18f47q10.h: 13163: unsigned CWGINPPS :5;
[; ;pic18f47q10.h: 13164: };
[; ;pic18f47q10.h: 13165: } CWGINPPSbits_t;
[; ;pic18f47q10.h: 13166: extern volatile CWGINPPSbits_t CWGINPPSbits @ 0xEAC;
[; ;pic18f47q10.h: 13239: typedef union {
[; ;pic18f47q10.h: 13240: struct {
[; ;pic18f47q10.h: 13241: unsigned PIN :3;
[; ;pic18f47q10.h: 13242: unsigned PORT :2;
[; ;pic18f47q10.h: 13243: };
[; ;pic18f47q10.h: 13244: struct {
[; ;pic18f47q10.h: 13245: unsigned CWGINPPS0 :1;
[; ;pic18f47q10.h: 13246: unsigned CWGINPPS1 :1;
[; ;pic18f47q10.h: 13247: unsigned CWGINPPS2 :1;
[; ;pic18f47q10.h: 13248: unsigned CWGINPPS3 :1;
[; ;pic18f47q10.h: 13249: unsigned CWGINPPS4 :1;
[; ;pic18f47q10.h: 13250: };
[; ;pic18f47q10.h: 13251: struct {
[; ;pic18f47q10.h: 13252: unsigned CWG1INPPS :5;
[; ;pic18f47q10.h: 13253: };
[; ;pic18f47q10.h: 13254: struct {
[; ;pic18f47q10.h: 13255: unsigned CWG1INPPS0 :1;
[; ;pic18f47q10.h: 13256: unsigned CWG1INPPS1 :1;
[; ;pic18f47q10.h: 13257: unsigned CWG1INPPS2 :1;
[; ;pic18f47q10.h: 13258: unsigned CWG1INPPS3 :1;
[; ;pic18f47q10.h: 13259: unsigned CWG1INPPS4 :1;
[; ;pic18f47q10.h: 13260: };
[; ;pic18f47q10.h: 13261: struct {
[; ;pic18f47q10.h: 13262: unsigned CWGINPPS :5;
[; ;pic18f47q10.h: 13263: };
[; ;pic18f47q10.h: 13264: } CWG1PPSbits_t;
[; ;pic18f47q10.h: 13265: extern volatile CWG1PPSbits_t CWG1PPSbits @ 0xEAC;
[; ;pic18f47q10.h: 13337: typedef union {
[; ;pic18f47q10.h: 13338: struct {
[; ;pic18f47q10.h: 13339: unsigned PIN :3;
[; ;pic18f47q10.h: 13340: unsigned PORT :2;
[; ;pic18f47q10.h: 13341: };
[; ;pic18f47q10.h: 13342: struct {
[; ;pic18f47q10.h: 13343: unsigned CWGINPPS0 :1;
[; ;pic18f47q10.h: 13344: unsigned CWGINPPS1 :1;
[; ;pic18f47q10.h: 13345: unsigned CWGINPPS2 :1;
[; ;pic18f47q10.h: 13346: unsigned CWGINPPS3 :1;
[; ;pic18f47q10.h: 13347: unsigned CWGINPPS4 :1;
[; ;pic18f47q10.h: 13348: };
[; ;pic18f47q10.h: 13349: struct {
[; ;pic18f47q10.h: 13350: unsigned CWG1INPPS :5;
[; ;pic18f47q10.h: 13351: };
[; ;pic18f47q10.h: 13352: struct {
[; ;pic18f47q10.h: 13353: unsigned CWG1INPPS0 :1;
[; ;pic18f47q10.h: 13354: unsigned CWG1INPPS1 :1;
[; ;pic18f47q10.h: 13355: unsigned CWG1INPPS2 :1;
[; ;pic18f47q10.h: 13356: unsigned CWG1INPPS3 :1;
[; ;pic18f47q10.h: 13357: unsigned CWG1INPPS4 :1;
[; ;pic18f47q10.h: 13358: };
[; ;pic18f47q10.h: 13359: struct {
[; ;pic18f47q10.h: 13360: unsigned CWGINPPS :5;
[; ;pic18f47q10.h: 13361: };
[; ;pic18f47q10.h: 13362: } CWG1INPPSbits_t;
[; ;pic18f47q10.h: 13363: extern volatile CWG1INPPSbits_t CWG1INPPSbits @ 0xEAC;
[; ;pic18f47q10.h: 13438: extern volatile unsigned char MDCARLPPS @ 0xEAD;
"13440
[; ;pic18f47q10.h: 13440: asm("MDCARLPPS equ 0EADh");
[; <" MDCARLPPS equ 0EADh ;# ">
[; ;pic18f47q10.h: 13443: typedef union {
[; ;pic18f47q10.h: 13444: struct {
[; ;pic18f47q10.h: 13445: unsigned PIN :3;
[; ;pic18f47q10.h: 13446: unsigned PORT :2;
[; ;pic18f47q10.h: 13447: };
[; ;pic18f47q10.h: 13448: struct {
[; ;pic18f47q10.h: 13449: unsigned MDCARLPPS0 :1;
[; ;pic18f47q10.h: 13450: unsigned MDCARLPPS1 :1;
[; ;pic18f47q10.h: 13451: unsigned MDCARLPPS2 :1;
[; ;pic18f47q10.h: 13452: unsigned MDCARLPPS3 :1;
[; ;pic18f47q10.h: 13453: unsigned MDCARLPPS4 :1;
[; ;pic18f47q10.h: 13454: };
[; ;pic18f47q10.h: 13455: struct {
[; ;pic18f47q10.h: 13456: unsigned MDCARLPPS :5;
[; ;pic18f47q10.h: 13457: };
[; ;pic18f47q10.h: 13458: } MDCARLPPSbits_t;
[; ;pic18f47q10.h: 13459: extern volatile MDCARLPPSbits_t MDCARLPPSbits @ 0xEAD;
[; ;pic18f47q10.h: 13504: extern volatile unsigned char MDCARHPPS @ 0xEAE;
"13506
[; ;pic18f47q10.h: 13506: asm("MDCARHPPS equ 0EAEh");
[; <" MDCARHPPS equ 0EAEh ;# ">
[; ;pic18f47q10.h: 13509: typedef union {
[; ;pic18f47q10.h: 13510: struct {
[; ;pic18f47q10.h: 13511: unsigned PIN :3;
[; ;pic18f47q10.h: 13512: unsigned PORT :2;
[; ;pic18f47q10.h: 13513: };
[; ;pic18f47q10.h: 13514: struct {
[; ;pic18f47q10.h: 13515: unsigned MDCARHPPS0 :1;
[; ;pic18f47q10.h: 13516: unsigned MDCARHPPS1 :1;
[; ;pic18f47q10.h: 13517: unsigned MDCARHPPS2 :1;
[; ;pic18f47q10.h: 13518: unsigned MDCARHPPS3 :1;
[; ;pic18f47q10.h: 13519: unsigned MDCARHPPS4 :1;
[; ;pic18f47q10.h: 13520: };
[; ;pic18f47q10.h: 13521: struct {
[; ;pic18f47q10.h: 13522: unsigned MDCARHPPS :5;
[; ;pic18f47q10.h: 13523: };
[; ;pic18f47q10.h: 13524: } MDCARHPPSbits_t;
[; ;pic18f47q10.h: 13525: extern volatile MDCARHPPSbits_t MDCARHPPSbits @ 0xEAE;
[; ;pic18f47q10.h: 13570: extern volatile unsigned char MDSRCPPS @ 0xEAF;
"13572
[; ;pic18f47q10.h: 13572: asm("MDSRCPPS equ 0EAFh");
[; <" MDSRCPPS equ 0EAFh ;# ">
[; ;pic18f47q10.h: 13575: typedef union {
[; ;pic18f47q10.h: 13576: struct {
[; ;pic18f47q10.h: 13577: unsigned PIN :3;
[; ;pic18f47q10.h: 13578: unsigned PORT :2;
[; ;pic18f47q10.h: 13579: };
[; ;pic18f47q10.h: 13580: struct {
[; ;pic18f47q10.h: 13581: unsigned MDSRCPPS0 :1;
[; ;pic18f47q10.h: 13582: unsigned MDSRCPPS1 :1;
[; ;pic18f47q10.h: 13583: unsigned MDSRCPPS2 :1;
[; ;pic18f47q10.h: 13584: unsigned MDSRCPPS3 :1;
[; ;pic18f47q10.h: 13585: unsigned MDSRCPPS4 :1;
[; ;pic18f47q10.h: 13586: };
[; ;pic18f47q10.h: 13587: struct {
[; ;pic18f47q10.h: 13588: unsigned MDSRCPPS :5;
[; ;pic18f47q10.h: 13589: };
[; ;pic18f47q10.h: 13590: } MDSRCPPSbits_t;
[; ;pic18f47q10.h: 13591: extern volatile MDSRCPPSbits_t MDSRCPPSbits @ 0xEAF;
[; ;pic18f47q10.h: 13636: extern volatile unsigned char RX1PPS @ 0xEB0;
"13638
[; ;pic18f47q10.h: 13638: asm("RX1PPS equ 0EB0h");
[; <" RX1PPS equ 0EB0h ;# ">
[; ;pic18f47q10.h: 13641: extern volatile unsigned char RXPPS @ 0xEB0;
"13643
[; ;pic18f47q10.h: 13643: asm("RXPPS equ 0EB0h");
[; <" RXPPS equ 0EB0h ;# ">
[; ;pic18f47q10.h: 13645: extern volatile unsigned char RXDT1PPS @ 0xEB0;
"13647
[; ;pic18f47q10.h: 13647: asm("RXDT1PPS equ 0EB0h");
[; <" RXDT1PPS equ 0EB0h ;# ">
[; ;pic18f47q10.h: 13650: typedef union {
[; ;pic18f47q10.h: 13651: struct {
[; ;pic18f47q10.h: 13652: unsigned PIN :3;
[; ;pic18f47q10.h: 13653: unsigned PORT :2;
[; ;pic18f47q10.h: 13654: };
[; ;pic18f47q10.h: 13655: struct {
[; ;pic18f47q10.h: 13656: unsigned RXPPS0 :1;
[; ;pic18f47q10.h: 13657: unsigned RXPPS1 :1;
[; ;pic18f47q10.h: 13658: unsigned RXPPS2 :1;
[; ;pic18f47q10.h: 13659: unsigned RXPPS3 :1;
[; ;pic18f47q10.h: 13660: unsigned RXPPS4 :1;
[; ;pic18f47q10.h: 13661: };
[; ;pic18f47q10.h: 13662: struct {
[; ;pic18f47q10.h: 13663: unsigned RXPPS :5;
[; ;pic18f47q10.h: 13664: };
[; ;pic18f47q10.h: 13665: } RX1PPSbits_t;
[; ;pic18f47q10.h: 13666: extern volatile RX1PPSbits_t RX1PPSbits @ 0xEB0;
[; ;pic18f47q10.h: 13709: typedef union {
[; ;pic18f47q10.h: 13710: struct {
[; ;pic18f47q10.h: 13711: unsigned PIN :3;
[; ;pic18f47q10.h: 13712: unsigned PORT :2;
[; ;pic18f47q10.h: 13713: };
[; ;pic18f47q10.h: 13714: struct {
[; ;pic18f47q10.h: 13715: unsigned RXPPS0 :1;
[; ;pic18f47q10.h: 13716: unsigned RXPPS1 :1;
[; ;pic18f47q10.h: 13717: unsigned RXPPS2 :1;
[; ;pic18f47q10.h: 13718: unsigned RXPPS3 :1;
[; ;pic18f47q10.h: 13719: unsigned RXPPS4 :1;
[; ;pic18f47q10.h: 13720: };
[; ;pic18f47q10.h: 13721: struct {
[; ;pic18f47q10.h: 13722: unsigned RXPPS :5;
[; ;pic18f47q10.h: 13723: };
[; ;pic18f47q10.h: 13724: } RXPPSbits_t;
[; ;pic18f47q10.h: 13725: extern volatile RXPPSbits_t RXPPSbits @ 0xEB0;
[; ;pic18f47q10.h: 13767: typedef union {
[; ;pic18f47q10.h: 13768: struct {
[; ;pic18f47q10.h: 13769: unsigned PIN :3;
[; ;pic18f47q10.h: 13770: unsigned PORT :2;
[; ;pic18f47q10.h: 13771: };
[; ;pic18f47q10.h: 13772: struct {
[; ;pic18f47q10.h: 13773: unsigned RXPPS0 :1;
[; ;pic18f47q10.h: 13774: unsigned RXPPS1 :1;
[; ;pic18f47q10.h: 13775: unsigned RXPPS2 :1;
[; ;pic18f47q10.h: 13776: unsigned RXPPS3 :1;
[; ;pic18f47q10.h: 13777: unsigned RXPPS4 :1;
[; ;pic18f47q10.h: 13778: };
[; ;pic18f47q10.h: 13779: struct {
[; ;pic18f47q10.h: 13780: unsigned RXPPS :5;
[; ;pic18f47q10.h: 13781: };
[; ;pic18f47q10.h: 13782: } RXDT1PPSbits_t;
[; ;pic18f47q10.h: 13783: extern volatile RXDT1PPSbits_t RXDT1PPSbits @ 0xEB0;
[; ;pic18f47q10.h: 13828: extern volatile unsigned char CK1PPS @ 0xEB1;
"13830
[; ;pic18f47q10.h: 13830: asm("CK1PPS equ 0EB1h");
[; <" CK1PPS equ 0EB1h ;# ">
[; ;pic18f47q10.h: 13833: extern volatile unsigned char TXPPS @ 0xEB1;
"13835
[; ;pic18f47q10.h: 13835: asm("TXPPS equ 0EB1h");
[; <" TXPPS equ 0EB1h ;# ">
[; ;pic18f47q10.h: 13837: extern volatile unsigned char CKPPS @ 0xEB1;
"13839
[; ;pic18f47q10.h: 13839: asm("CKPPS equ 0EB1h");
[; <" CKPPS equ 0EB1h ;# ">
[; ;pic18f47q10.h: 13841: extern volatile unsigned char TX1PPS @ 0xEB1;
"13843
[; ;pic18f47q10.h: 13843: asm("TX1PPS equ 0EB1h");
[; <" TX1PPS equ 0EB1h ;# ">
[; ;pic18f47q10.h: 13845: extern volatile unsigned char TXCK1PPS @ 0xEB1;
"13847
[; ;pic18f47q10.h: 13847: asm("TXCK1PPS equ 0EB1h");
[; <" TXCK1PPS equ 0EB1h ;# ">
[; ;pic18f47q10.h: 13850: typedef union {
[; ;pic18f47q10.h: 13851: struct {
[; ;pic18f47q10.h: 13852: unsigned PIN :3;
[; ;pic18f47q10.h: 13853: unsigned PORT :2;
[; ;pic18f47q10.h: 13854: };
[; ;pic18f47q10.h: 13855: struct {
[; ;pic18f47q10.h: 13856: unsigned TXPPS0 :1;
[; ;pic18f47q10.h: 13857: unsigned TXPPS1 :1;
[; ;pic18f47q10.h: 13858: unsigned TXPPS2 :1;
[; ;pic18f47q10.h: 13859: unsigned TXPPS3 :1;
[; ;pic18f47q10.h: 13860: unsigned TXPPS4 :1;
[; ;pic18f47q10.h: 13861: };
[; ;pic18f47q10.h: 13862: struct {
[; ;pic18f47q10.h: 13863: unsigned TXPPS :5;
[; ;pic18f47q10.h: 13864: };
[; ;pic18f47q10.h: 13865: } CK1PPSbits_t;
[; ;pic18f47q10.h: 13866: extern volatile CK1PPSbits_t CK1PPSbits @ 0xEB1;
[; ;pic18f47q10.h: 13909: typedef union {
[; ;pic18f47q10.h: 13910: struct {
[; ;pic18f47q10.h: 13911: unsigned PIN :3;
[; ;pic18f47q10.h: 13912: unsigned PORT :2;
[; ;pic18f47q10.h: 13913: };
[; ;pic18f47q10.h: 13914: struct {
[; ;pic18f47q10.h: 13915: unsigned TXPPS0 :1;
[; ;pic18f47q10.h: 13916: unsigned TXPPS1 :1;
[; ;pic18f47q10.h: 13917: unsigned TXPPS2 :1;
[; ;pic18f47q10.h: 13918: unsigned TXPPS3 :1;
[; ;pic18f47q10.h: 13919: unsigned TXPPS4 :1;
[; ;pic18f47q10.h: 13920: };
[; ;pic18f47q10.h: 13921: struct {
[; ;pic18f47q10.h: 13922: unsigned TXPPS :5;
[; ;pic18f47q10.h: 13923: };
[; ;pic18f47q10.h: 13924: } TXPPSbits_t;
[; ;pic18f47q10.h: 13925: extern volatile TXPPSbits_t TXPPSbits @ 0xEB1;
[; ;pic18f47q10.h: 13967: typedef union {
[; ;pic18f47q10.h: 13968: struct {
[; ;pic18f47q10.h: 13969: unsigned PIN :3;
[; ;pic18f47q10.h: 13970: unsigned PORT :2;
[; ;pic18f47q10.h: 13971: };
[; ;pic18f47q10.h: 13972: struct {
[; ;pic18f47q10.h: 13973: unsigned TXPPS0 :1;
[; ;pic18f47q10.h: 13974: unsigned TXPPS1 :1;
[; ;pic18f47q10.h: 13975: unsigned TXPPS2 :1;
[; ;pic18f47q10.h: 13976: unsigned TXPPS3 :1;
[; ;pic18f47q10.h: 13977: unsigned TXPPS4 :1;
[; ;pic18f47q10.h: 13978: };
[; ;pic18f47q10.h: 13979: struct {
[; ;pic18f47q10.h: 13980: unsigned TXPPS :5;
[; ;pic18f47q10.h: 13981: };
[; ;pic18f47q10.h: 13982: } CKPPSbits_t;
[; ;pic18f47q10.h: 13983: extern volatile CKPPSbits_t CKPPSbits @ 0xEB1;
[; ;pic18f47q10.h: 14025: typedef union {
[; ;pic18f47q10.h: 14026: struct {
[; ;pic18f47q10.h: 14027: unsigned PIN :3;
[; ;pic18f47q10.h: 14028: unsigned PORT :2;
[; ;pic18f47q10.h: 14029: };
[; ;pic18f47q10.h: 14030: struct {
[; ;pic18f47q10.h: 14031: unsigned TXPPS0 :1;
[; ;pic18f47q10.h: 14032: unsigned TXPPS1 :1;
[; ;pic18f47q10.h: 14033: unsigned TXPPS2 :1;
[; ;pic18f47q10.h: 14034: unsigned TXPPS3 :1;
[; ;pic18f47q10.h: 14035: unsigned TXPPS4 :1;
[; ;pic18f47q10.h: 14036: };
[; ;pic18f47q10.h: 14037: struct {
[; ;pic18f47q10.h: 14038: unsigned TXPPS :5;
[; ;pic18f47q10.h: 14039: };
[; ;pic18f47q10.h: 14040: } TX1PPSbits_t;
[; ;pic18f47q10.h: 14041: extern volatile TX1PPSbits_t TX1PPSbits @ 0xEB1;
[; ;pic18f47q10.h: 14083: typedef union {
[; ;pic18f47q10.h: 14084: struct {
[; ;pic18f47q10.h: 14085: unsigned PIN :3;
[; ;pic18f47q10.h: 14086: unsigned PORT :2;
[; ;pic18f47q10.h: 14087: };
[; ;pic18f47q10.h: 14088: struct {
[; ;pic18f47q10.h: 14089: unsigned TXPPS0 :1;
[; ;pic18f47q10.h: 14090: unsigned TXPPS1 :1;
[; ;pic18f47q10.h: 14091: unsigned TXPPS2 :1;
[; ;pic18f47q10.h: 14092: unsigned TXPPS3 :1;
[; ;pic18f47q10.h: 14093: unsigned TXPPS4 :1;
[; ;pic18f47q10.h: 14094: };
[; ;pic18f47q10.h: 14095: struct {
[; ;pic18f47q10.h: 14096: unsigned TXPPS :5;
[; ;pic18f47q10.h: 14097: };
[; ;pic18f47q10.h: 14098: } TXCK1PPSbits_t;
[; ;pic18f47q10.h: 14099: extern volatile TXCK1PPSbits_t TXCK1PPSbits @ 0xEB1;
[; ;pic18f47q10.h: 14144: extern volatile unsigned char SSP1CLKPPS @ 0xEB2;
"14146
[; ;pic18f47q10.h: 14146: asm("SSP1CLKPPS equ 0EB2h");
[; <" SSP1CLKPPS equ 0EB2h ;# ">
[; ;pic18f47q10.h: 14149: extern volatile unsigned char SSPCLKPPS @ 0xEB2;
"14151
[; ;pic18f47q10.h: 14151: asm("SSPCLKPPS equ 0EB2h");
[; <" SSPCLKPPS equ 0EB2h ;# ">
[; ;pic18f47q10.h: 14154: typedef union {
[; ;pic18f47q10.h: 14155: struct {
[; ;pic18f47q10.h: 14156: unsigned PIN :3;
[; ;pic18f47q10.h: 14157: unsigned PORT :2;
[; ;pic18f47q10.h: 14158: };
[; ;pic18f47q10.h: 14159: struct {
[; ;pic18f47q10.h: 14160: unsigned SSPCLKPPS0 :1;
[; ;pic18f47q10.h: 14161: unsigned SSPCLKPPS1 :1;
[; ;pic18f47q10.h: 14162: unsigned SSPCLKPPS2 :1;
[; ;pic18f47q10.h: 14163: unsigned SSPCLKPPS3 :1;
[; ;pic18f47q10.h: 14164: unsigned SSPCLKPPS4 :1;
[; ;pic18f47q10.h: 14165: };
[; ;pic18f47q10.h: 14166: struct {
[; ;pic18f47q10.h: 14167: unsigned SSP1CLKPPS :5;
[; ;pic18f47q10.h: 14168: };
[; ;pic18f47q10.h: 14169: struct {
[; ;pic18f47q10.h: 14170: unsigned SSP1CLKPPS0 :1;
[; ;pic18f47q10.h: 14171: unsigned SSP1CLKPPS1 :1;
[; ;pic18f47q10.h: 14172: unsigned SSP1CLKPPS2 :1;
[; ;pic18f47q10.h: 14173: unsigned SSP1CLKPPS3 :1;
[; ;pic18f47q10.h: 14174: unsigned SSP1CLKPPS4 :1;
[; ;pic18f47q10.h: 14175: };
[; ;pic18f47q10.h: 14176: struct {
[; ;pic18f47q10.h: 14177: unsigned SSPCLKPPS :5;
[; ;pic18f47q10.h: 14178: };
[; ;pic18f47q10.h: 14179: } SSP1CLKPPSbits_t;
[; ;pic18f47q10.h: 14180: extern volatile SSP1CLKPPSbits_t SSP1CLKPPSbits @ 0xEB2;
[; ;pic18f47q10.h: 14253: typedef union {
[; ;pic18f47q10.h: 14254: struct {
[; ;pic18f47q10.h: 14255: unsigned PIN :3;
[; ;pic18f47q10.h: 14256: unsigned PORT :2;
[; ;pic18f47q10.h: 14257: };
[; ;pic18f47q10.h: 14258: struct {
[; ;pic18f47q10.h: 14259: unsigned SSPCLKPPS0 :1;
[; ;pic18f47q10.h: 14260: unsigned SSPCLKPPS1 :1;
[; ;pic18f47q10.h: 14261: unsigned SSPCLKPPS2 :1;
[; ;pic18f47q10.h: 14262: unsigned SSPCLKPPS3 :1;
[; ;pic18f47q10.h: 14263: unsigned SSPCLKPPS4 :1;
[; ;pic18f47q10.h: 14264: };
[; ;pic18f47q10.h: 14265: struct {
[; ;pic18f47q10.h: 14266: unsigned SSP1CLKPPS :5;
[; ;pic18f47q10.h: 14267: };
[; ;pic18f47q10.h: 14268: struct {
[; ;pic18f47q10.h: 14269: unsigned SSP1CLKPPS0 :1;
[; ;pic18f47q10.h: 14270: unsigned SSP1CLKPPS1 :1;
[; ;pic18f47q10.h: 14271: unsigned SSP1CLKPPS2 :1;
[; ;pic18f47q10.h: 14272: unsigned SSP1CLKPPS3 :1;
[; ;pic18f47q10.h: 14273: unsigned SSP1CLKPPS4 :1;
[; ;pic18f47q10.h: 14274: };
[; ;pic18f47q10.h: 14275: struct {
[; ;pic18f47q10.h: 14276: unsigned SSPCLKPPS :5;
[; ;pic18f47q10.h: 14277: };
[; ;pic18f47q10.h: 14278: } SSPCLKPPSbits_t;
[; ;pic18f47q10.h: 14279: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xEB2;
[; ;pic18f47q10.h: 14354: extern volatile unsigned char SSP1DATPPS @ 0xEB3;
"14356
[; ;pic18f47q10.h: 14356: asm("SSP1DATPPS equ 0EB3h");
[; <" SSP1DATPPS equ 0EB3h ;# ">
[; ;pic18f47q10.h: 14359: extern volatile unsigned char SSPDATPPS @ 0xEB3;
"14361
[; ;pic18f47q10.h: 14361: asm("SSPDATPPS equ 0EB3h");
[; <" SSPDATPPS equ 0EB3h ;# ">
[; ;pic18f47q10.h: 14364: typedef union {
[; ;pic18f47q10.h: 14365: struct {
[; ;pic18f47q10.h: 14366: unsigned PIN :3;
[; ;pic18f47q10.h: 14367: unsigned PORT :2;
[; ;pic18f47q10.h: 14368: };
[; ;pic18f47q10.h: 14369: struct {
[; ;pic18f47q10.h: 14370: unsigned SSPDATPPS0 :1;
[; ;pic18f47q10.h: 14371: unsigned SSPDATPPS1 :1;
[; ;pic18f47q10.h: 14372: unsigned SSPDATPPS2 :1;
[; ;pic18f47q10.h: 14373: unsigned SSPDATPPS3 :1;
[; ;pic18f47q10.h: 14374: unsigned SSPDATPPS4 :1;
[; ;pic18f47q10.h: 14375: };
[; ;pic18f47q10.h: 14376: struct {
[; ;pic18f47q10.h: 14377: unsigned SSP1DATPPS :5;
[; ;pic18f47q10.h: 14378: };
[; ;pic18f47q10.h: 14379: struct {
[; ;pic18f47q10.h: 14380: unsigned SSP1DATPPS0 :1;
[; ;pic18f47q10.h: 14381: unsigned SSP1DATPPS1 :1;
[; ;pic18f47q10.h: 14382: unsigned SSP1DATPPS2 :1;
[; ;pic18f47q10.h: 14383: unsigned SSP1DATPPS3 :1;
[; ;pic18f47q10.h: 14384: unsigned SSP1DATPPS4 :1;
[; ;pic18f47q10.h: 14385: };
[; ;pic18f47q10.h: 14386: struct {
[; ;pic18f47q10.h: 14387: unsigned SSPDATPPS :5;
[; ;pic18f47q10.h: 14388: };
[; ;pic18f47q10.h: 14389: } SSP1DATPPSbits_t;
[; ;pic18f47q10.h: 14390: extern volatile SSP1DATPPSbits_t SSP1DATPPSbits @ 0xEB3;
[; ;pic18f47q10.h: 14463: typedef union {
[; ;pic18f47q10.h: 14464: struct {
[; ;pic18f47q10.h: 14465: unsigned PIN :3;
[; ;pic18f47q10.h: 14466: unsigned PORT :2;
[; ;pic18f47q10.h: 14467: };
[; ;pic18f47q10.h: 14468: struct {
[; ;pic18f47q10.h: 14469: unsigned SSPDATPPS0 :1;
[; ;pic18f47q10.h: 14470: unsigned SSPDATPPS1 :1;
[; ;pic18f47q10.h: 14471: unsigned SSPDATPPS2 :1;
[; ;pic18f47q10.h: 14472: unsigned SSPDATPPS3 :1;
[; ;pic18f47q10.h: 14473: unsigned SSPDATPPS4 :1;
[; ;pic18f47q10.h: 14474: };
[; ;pic18f47q10.h: 14475: struct {
[; ;pic18f47q10.h: 14476: unsigned SSP1DATPPS :5;
[; ;pic18f47q10.h: 14477: };
[; ;pic18f47q10.h: 14478: struct {
[; ;pic18f47q10.h: 14479: unsigned SSP1DATPPS0 :1;
[; ;pic18f47q10.h: 14480: unsigned SSP1DATPPS1 :1;
[; ;pic18f47q10.h: 14481: unsigned SSP1DATPPS2 :1;
[; ;pic18f47q10.h: 14482: unsigned SSP1DATPPS3 :1;
[; ;pic18f47q10.h: 14483: unsigned SSP1DATPPS4 :1;
[; ;pic18f47q10.h: 14484: };
[; ;pic18f47q10.h: 14485: struct {
[; ;pic18f47q10.h: 14486: unsigned SSPDATPPS :5;
[; ;pic18f47q10.h: 14487: };
[; ;pic18f47q10.h: 14488: } SSPDATPPSbits_t;
[; ;pic18f47q10.h: 14489: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xEB3;
[; ;pic18f47q10.h: 14564: extern volatile unsigned char SSP1SSPPS @ 0xEB4;
"14566
[; ;pic18f47q10.h: 14566: asm("SSP1SSPPS equ 0EB4h");
[; <" SSP1SSPPS equ 0EB4h ;# ">
[; ;pic18f47q10.h: 14569: extern volatile unsigned char SSPSSPPS @ 0xEB4;
"14571
[; ;pic18f47q10.h: 14571: asm("SSPSSPPS equ 0EB4h");
[; <" SSPSSPPS equ 0EB4h ;# ">
[; ;pic18f47q10.h: 14574: typedef union {
[; ;pic18f47q10.h: 14575: struct {
[; ;pic18f47q10.h: 14576: unsigned PIN :3;
[; ;pic18f47q10.h: 14577: unsigned PORT :2;
[; ;pic18f47q10.h: 14578: };
[; ;pic18f47q10.h: 14579: struct {
[; ;pic18f47q10.h: 14580: unsigned SSPSSPPS0 :1;
[; ;pic18f47q10.h: 14581: unsigned SSPSSPPS1 :1;
[; ;pic18f47q10.h: 14582: unsigned SSPSSPPS2 :1;
[; ;pic18f47q10.h: 14583: unsigned SSPSSPPS3 :1;
[; ;pic18f47q10.h: 14584: unsigned SSPSSPPS4 :1;
[; ;pic18f47q10.h: 14585: };
[; ;pic18f47q10.h: 14586: struct {
[; ;pic18f47q10.h: 14587: unsigned SSP1SSPPS :5;
[; ;pic18f47q10.h: 14588: };
[; ;pic18f47q10.h: 14589: struct {
[; ;pic18f47q10.h: 14590: unsigned SSP1SSPPS0 :1;
[; ;pic18f47q10.h: 14591: unsigned SSP1SSPPS1 :1;
[; ;pic18f47q10.h: 14592: unsigned SSP1SSPPS2 :1;
[; ;pic18f47q10.h: 14593: unsigned SSP1SSPPS3 :1;
[; ;pic18f47q10.h: 14594: unsigned SSP1SSPPS4 :1;
[; ;pic18f47q10.h: 14595: };
[; ;pic18f47q10.h: 14596: struct {
[; ;pic18f47q10.h: 14597: unsigned SSPSSPPS :5;
[; ;pic18f47q10.h: 14598: };
[; ;pic18f47q10.h: 14599: } SSP1SSPPSbits_t;
[; ;pic18f47q10.h: 14600: extern volatile SSP1SSPPSbits_t SSP1SSPPSbits @ 0xEB4;
[; ;pic18f47q10.h: 14673: typedef union {
[; ;pic18f47q10.h: 14674: struct {
[; ;pic18f47q10.h: 14675: unsigned PIN :3;
[; ;pic18f47q10.h: 14676: unsigned PORT :2;
[; ;pic18f47q10.h: 14677: };
[; ;pic18f47q10.h: 14678: struct {
[; ;pic18f47q10.h: 14679: unsigned SSPSSPPS0 :1;
[; ;pic18f47q10.h: 14680: unsigned SSPSSPPS1 :1;
[; ;pic18f47q10.h: 14681: unsigned SSPSSPPS2 :1;
[; ;pic18f47q10.h: 14682: unsigned SSPSSPPS3 :1;
[; ;pic18f47q10.h: 14683: unsigned SSPSSPPS4 :1;
[; ;pic18f47q10.h: 14684: };
[; ;pic18f47q10.h: 14685: struct {
[; ;pic18f47q10.h: 14686: unsigned SSP1SSPPS :5;
[; ;pic18f47q10.h: 14687: };
[; ;pic18f47q10.h: 14688: struct {
[; ;pic18f47q10.h: 14689: unsigned SSP1SSPPS0 :1;
[; ;pic18f47q10.h: 14690: unsigned SSP1SSPPS1 :1;
[; ;pic18f47q10.h: 14691: unsigned SSP1SSPPS2 :1;
[; ;pic18f47q10.h: 14692: unsigned SSP1SSPPS3 :1;
[; ;pic18f47q10.h: 14693: unsigned SSP1SSPPS4 :1;
[; ;pic18f47q10.h: 14694: };
[; ;pic18f47q10.h: 14695: struct {
[; ;pic18f47q10.h: 14696: unsigned SSPSSPPS :5;
[; ;pic18f47q10.h: 14697: };
[; ;pic18f47q10.h: 14698: } SSPSSPPSbits_t;
[; ;pic18f47q10.h: 14699: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xEB4;
[; ;pic18f47q10.h: 14774: extern volatile unsigned char IPR0 @ 0xEB5;
"14776
[; ;pic18f47q10.h: 14776: asm("IPR0 equ 0EB5h");
[; <" IPR0 equ 0EB5h ;# ">
[; ;pic18f47q10.h: 14779: typedef union {
[; ;pic18f47q10.h: 14780: struct {
[; ;pic18f47q10.h: 14781: unsigned INT0IP :1;
[; ;pic18f47q10.h: 14782: unsigned INT1IP :1;
[; ;pic18f47q10.h: 14783: unsigned INT2IP :1;
[; ;pic18f47q10.h: 14784: unsigned :1;
[; ;pic18f47q10.h: 14785: unsigned IOCIP :1;
[; ;pic18f47q10.h: 14786: unsigned TMR0IP :1;
[; ;pic18f47q10.h: 14787: };
[; ;pic18f47q10.h: 14788: } IPR0bits_t;
[; ;pic18f47q10.h: 14789: extern volatile IPR0bits_t IPR0bits @ 0xEB5;
[; ;pic18f47q10.h: 14819: extern volatile unsigned char IPR1 @ 0xEB6;
"14821
[; ;pic18f47q10.h: 14821: asm("IPR1 equ 0EB6h");
[; <" IPR1 equ 0EB6h ;# ">
[; ;pic18f47q10.h: 14824: typedef union {
[; ;pic18f47q10.h: 14825: struct {
[; ;pic18f47q10.h: 14826: unsigned ADIP :1;
[; ;pic18f47q10.h: 14827: unsigned ADTIP :1;
[; ;pic18f47q10.h: 14828: unsigned :4;
[; ;pic18f47q10.h: 14829: unsigned CSWIP :1;
[; ;pic18f47q10.h: 14830: unsigned OSCFIP :1;
[; ;pic18f47q10.h: 14831: };
[; ;pic18f47q10.h: 14832: } IPR1bits_t;
[; ;pic18f47q10.h: 14833: extern volatile IPR1bits_t IPR1bits @ 0xEB6;
[; ;pic18f47q10.h: 14858: extern volatile unsigned char IPR2 @ 0xEB7;
"14860
[; ;pic18f47q10.h: 14860: asm("IPR2 equ 0EB7h");
[; <" IPR2 equ 0EB7h ;# ">
[; ;pic18f47q10.h: 14863: typedef union {
[; ;pic18f47q10.h: 14864: struct {
[; ;pic18f47q10.h: 14865: unsigned C1IP :1;
[; ;pic18f47q10.h: 14866: unsigned C2IP :1;
[; ;pic18f47q10.h: 14867: unsigned :4;
[; ;pic18f47q10.h: 14868: unsigned ZCDIP :1;
[; ;pic18f47q10.h: 14869: unsigned HLVDIP :1;
[; ;pic18f47q10.h: 14870: };
[; ;pic18f47q10.h: 14871: } IPR2bits_t;
[; ;pic18f47q10.h: 14872: extern volatile IPR2bits_t IPR2bits @ 0xEB7;
[; ;pic18f47q10.h: 14897: extern volatile unsigned char IPR3 @ 0xEB8;
"14899
[; ;pic18f47q10.h: 14899: asm("IPR3 equ 0EB8h");
[; <" IPR3 equ 0EB8h ;# ">
[; ;pic18f47q10.h: 14902: typedef union {
[; ;pic18f47q10.h: 14903: struct {
[; ;pic18f47q10.h: 14904: unsigned SSPIP :1;
[; ;pic18f47q10.h: 14905: unsigned BCLIP :1;
[; ;pic18f47q10.h: 14906: unsigned SSP2IP :1;
[; ;pic18f47q10.h: 14907: unsigned BCL2IP :1;
[; ;pic18f47q10.h: 14908: unsigned TXIP :1;
[; ;pic18f47q10.h: 14909: unsigned RCIP :1;
[; ;pic18f47q10.h: 14910: unsigned TX2IP :1;
[; ;pic18f47q10.h: 14911: unsigned RC2IP :1;
[; ;pic18f47q10.h: 14912: };
[; ;pic18f47q10.h: 14913: struct {
[; ;pic18f47q10.h: 14914: unsigned SSP1IP :1;
[; ;pic18f47q10.h: 14915: unsigned BCL1IP :1;
[; ;pic18f47q10.h: 14916: unsigned :2;
[; ;pic18f47q10.h: 14917: unsigned TX1IP :1;
[; ;pic18f47q10.h: 14918: unsigned RC1IP :1;
[; ;pic18f47q10.h: 14919: };
[; ;pic18f47q10.h: 14920: } IPR3bits_t;
[; ;pic18f47q10.h: 14921: extern volatile IPR3bits_t IPR3bits @ 0xEB8;
[; ;pic18f47q10.h: 14986: extern volatile unsigned char IPR4 @ 0xEB9;
"14988
[; ;pic18f47q10.h: 14988: asm("IPR4 equ 0EB9h");
[; <" IPR4 equ 0EB9h ;# ">
[; ;pic18f47q10.h: 14991: typedef union {
[; ;pic18f47q10.h: 14992: struct {
[; ;pic18f47q10.h: 14993: unsigned TMR1IP :1;
[; ;pic18f47q10.h: 14994: unsigned TMR2IP :1;
[; ;pic18f47q10.h: 14995: unsigned TMR3IP :1;
[; ;pic18f47q10.h: 14996: unsigned TMR4IP :1;
[; ;pic18f47q10.h: 14997: unsigned TMR5IP :1;
[; ;pic18f47q10.h: 14998: unsigned TMR6IP :1;
[; ;pic18f47q10.h: 14999: };
[; ;pic18f47q10.h: 15000: } IPR4bits_t;
[; ;pic18f47q10.h: 15001: extern volatile IPR4bits_t IPR4bits @ 0xEB9;
[; ;pic18f47q10.h: 15036: extern volatile unsigned char IPR5 @ 0xEBA;
"15038
[; ;pic18f47q10.h: 15038: asm("IPR5 equ 0EBAh");
[; <" IPR5 equ 0EBAh ;# ">
[; ;pic18f47q10.h: 15041: typedef union {
[; ;pic18f47q10.h: 15042: struct {
[; ;pic18f47q10.h: 15043: unsigned TMR1GIP :1;
[; ;pic18f47q10.h: 15044: unsigned TMR3GIP :1;
[; ;pic18f47q10.h: 15045: unsigned TMR5GIP :1;
[; ;pic18f47q10.h: 15046: unsigned :1;
[; ;pic18f47q10.h: 15047: unsigned CLC1IP :1;
[; ;pic18f47q10.h: 15048: unsigned CLC2IP :1;
[; ;pic18f47q10.h: 15049: unsigned CLC3IP :1;
[; ;pic18f47q10.h: 15050: unsigned CLC4IP :1;
[; ;pic18f47q10.h: 15051: };
[; ;pic18f47q10.h: 15052: } IPR5bits_t;
[; ;pic18f47q10.h: 15053: extern volatile IPR5bits_t IPR5bits @ 0xEBA;
[; ;pic18f47q10.h: 15093: extern volatile unsigned char IPR6 @ 0xEBB;
"15095
[; ;pic18f47q10.h: 15095: asm("IPR6 equ 0EBBh");
[; <" IPR6 equ 0EBBh ;# ">
[; ;pic18f47q10.h: 15098: typedef union {
[; ;pic18f47q10.h: 15099: struct {
[; ;pic18f47q10.h: 15100: unsigned CCP1IP :1;
[; ;pic18f47q10.h: 15101: unsigned CCP2IP :1;
[; ;pic18f47q10.h: 15102: unsigned :2;
[; ;pic18f47q10.h: 15103: unsigned CLC5IP :1;
[; ;pic18f47q10.h: 15104: unsigned CLC6IP :1;
[; ;pic18f47q10.h: 15105: unsigned CLC7IP :1;
[; ;pic18f47q10.h: 15106: unsigned CLC8IP :1;
[; ;pic18f47q10.h: 15107: };
[; ;pic18f47q10.h: 15108: } IPR6bits_t;
[; ;pic18f47q10.h: 15109: extern volatile IPR6bits_t IPR6bits @ 0xEBB;
[; ;pic18f47q10.h: 15144: extern volatile unsigned char IPR7 @ 0xEBC;
"15146
[; ;pic18f47q10.h: 15146: asm("IPR7 equ 0EBCh");
[; <" IPR7 equ 0EBCh ;# ">
[; ;pic18f47q10.h: 15149: typedef union {
[; ;pic18f47q10.h: 15150: struct {
[; ;pic18f47q10.h: 15151: unsigned CWGIP :1;
[; ;pic18f47q10.h: 15152: unsigned :4;
[; ;pic18f47q10.h: 15153: unsigned NVMIP :1;
[; ;pic18f47q10.h: 15154: unsigned CRCIP :1;
[; ;pic18f47q10.h: 15155: unsigned SCANIP :1;
[; ;pic18f47q10.h: 15156: };
[; ;pic18f47q10.h: 15157: struct {
[; ;pic18f47q10.h: 15158: unsigned CWG1IP :1;
[; ;pic18f47q10.h: 15159: };
[; ;pic18f47q10.h: 15160: } IPR7bits_t;
[; ;pic18f47q10.h: 15161: extern volatile IPR7bits_t IPR7bits @ 0xEBC;
[; ;pic18f47q10.h: 15191: extern volatile unsigned char PIE0 @ 0xEBD;
"15193
[; ;pic18f47q10.h: 15193: asm("PIE0 equ 0EBDh");
[; <" PIE0 equ 0EBDh ;# ">
[; ;pic18f47q10.h: 15196: typedef union {
[; ;pic18f47q10.h: 15197: struct {
[; ;pic18f47q10.h: 15198: unsigned INT0IE :1;
[; ;pic18f47q10.h: 15199: unsigned INT1IE :1;
[; ;pic18f47q10.h: 15200: unsigned INT2IE :1;
[; ;pic18f47q10.h: 15201: unsigned :1;
[; ;pic18f47q10.h: 15202: unsigned IOCIE :1;
[; ;pic18f47q10.h: 15203: unsigned TMR0IE :1;
[; ;pic18f47q10.h: 15204: };
[; ;pic18f47q10.h: 15205: } PIE0bits_t;
[; ;pic18f47q10.h: 15206: extern volatile PIE0bits_t PIE0bits @ 0xEBD;
[; ;pic18f47q10.h: 15236: extern volatile unsigned char PIE1 @ 0xEBE;
"15238
[; ;pic18f47q10.h: 15238: asm("PIE1 equ 0EBEh");
[; <" PIE1 equ 0EBEh ;# ">
[; ;pic18f47q10.h: 15241: typedef union {
[; ;pic18f47q10.h: 15242: struct {
[; ;pic18f47q10.h: 15243: unsigned ADIE :1;
[; ;pic18f47q10.h: 15244: unsigned ADTIE :1;
[; ;pic18f47q10.h: 15245: unsigned :4;
[; ;pic18f47q10.h: 15246: unsigned CSWIE :1;
[; ;pic18f47q10.h: 15247: unsigned OSCFIE :1;
[; ;pic18f47q10.h: 15248: };
[; ;pic18f47q10.h: 15249: } PIE1bits_t;
[; ;pic18f47q10.h: 15250: extern volatile PIE1bits_t PIE1bits @ 0xEBE;
[; ;pic18f47q10.h: 15275: extern volatile unsigned char PIE2 @ 0xEBF;
"15277
[; ;pic18f47q10.h: 15277: asm("PIE2 equ 0EBFh");
[; <" PIE2 equ 0EBFh ;# ">
[; ;pic18f47q10.h: 15280: typedef union {
[; ;pic18f47q10.h: 15281: struct {
[; ;pic18f47q10.h: 15282: unsigned C1IE :1;
[; ;pic18f47q10.h: 15283: unsigned C2IE :1;
[; ;pic18f47q10.h: 15284: unsigned :4;
[; ;pic18f47q10.h: 15285: unsigned ZCDIE :1;
[; ;pic18f47q10.h: 15286: unsigned HLVDIE :1;
[; ;pic18f47q10.h: 15287: };
[; ;pic18f47q10.h: 15288: } PIE2bits_t;
[; ;pic18f47q10.h: 15289: extern volatile PIE2bits_t PIE2bits @ 0xEBF;
[; ;pic18f47q10.h: 15314: extern volatile unsigned char PIE3 @ 0xEC0;
"15316
[; ;pic18f47q10.h: 15316: asm("PIE3 equ 0EC0h");
[; <" PIE3 equ 0EC0h ;# ">
[; ;pic18f47q10.h: 15319: typedef union {
[; ;pic18f47q10.h: 15320: struct {
[; ;pic18f47q10.h: 15321: unsigned SSPIE :1;
[; ;pic18f47q10.h: 15322: unsigned BCLIE :1;
[; ;pic18f47q10.h: 15323: unsigned SSP2IE :1;
[; ;pic18f47q10.h: 15324: unsigned BCL2IE :1;
[; ;pic18f47q10.h: 15325: unsigned TXIE :1;
[; ;pic18f47q10.h: 15326: unsigned RCIE :1;
[; ;pic18f47q10.h: 15327: unsigned TX2IE :1;
[; ;pic18f47q10.h: 15328: unsigned RC2IE :1;
[; ;pic18f47q10.h: 15329: };
[; ;pic18f47q10.h: 15330: struct {
[; ;pic18f47q10.h: 15331: unsigned SSP1IE :1;
[; ;pic18f47q10.h: 15332: unsigned BCL1IE :1;
[; ;pic18f47q10.h: 15333: unsigned :2;
[; ;pic18f47q10.h: 15334: unsigned TX1IE :1;
[; ;pic18f47q10.h: 15335: unsigned RC1IE :1;
[; ;pic18f47q10.h: 15336: };
[; ;pic18f47q10.h: 15337: } PIE3bits_t;
[; ;pic18f47q10.h: 15338: extern volatile PIE3bits_t PIE3bits @ 0xEC0;
[; ;pic18f47q10.h: 15403: extern volatile unsigned char PIE4 @ 0xEC1;
"15405
[; ;pic18f47q10.h: 15405: asm("PIE4 equ 0EC1h");
[; <" PIE4 equ 0EC1h ;# ">
[; ;pic18f47q10.h: 15408: typedef union {
[; ;pic18f47q10.h: 15409: struct {
[; ;pic18f47q10.h: 15410: unsigned TMR1IE :1;
[; ;pic18f47q10.h: 15411: unsigned TMR2IE :1;
[; ;pic18f47q10.h: 15412: unsigned TMR3IE :1;
[; ;pic18f47q10.h: 15413: unsigned TMR4IE :1;
[; ;pic18f47q10.h: 15414: unsigned TMR5IE :1;
[; ;pic18f47q10.h: 15415: unsigned TMR6IE :1;
[; ;pic18f47q10.h: 15416: };
[; ;pic18f47q10.h: 15417: } PIE4bits_t;
[; ;pic18f47q10.h: 15418: extern volatile PIE4bits_t PIE4bits @ 0xEC1;
[; ;pic18f47q10.h: 15453: extern volatile unsigned char PIE5 @ 0xEC2;
"15455
[; ;pic18f47q10.h: 15455: asm("PIE5 equ 0EC2h");
[; <" PIE5 equ 0EC2h ;# ">
[; ;pic18f47q10.h: 15458: typedef union {
[; ;pic18f47q10.h: 15459: struct {
[; ;pic18f47q10.h: 15460: unsigned TMR1GIE :1;
[; ;pic18f47q10.h: 15461: unsigned TMR3GIE :1;
[; ;pic18f47q10.h: 15462: unsigned TMR5GIE :1;
[; ;pic18f47q10.h: 15463: unsigned :1;
[; ;pic18f47q10.h: 15464: unsigned CLC1IE :1;
[; ;pic18f47q10.h: 15465: unsigned CLC2IE :1;
[; ;pic18f47q10.h: 15466: unsigned CLC3IE :1;
[; ;pic18f47q10.h: 15467: unsigned CLC4IE :1;
[; ;pic18f47q10.h: 15468: };
[; ;pic18f47q10.h: 15469: } PIE5bits_t;
[; ;pic18f47q10.h: 15470: extern volatile PIE5bits_t PIE5bits @ 0xEC2;
[; ;pic18f47q10.h: 15510: extern volatile unsigned char PIE6 @ 0xEC3;
"15512
[; ;pic18f47q10.h: 15512: asm("PIE6 equ 0EC3h");
[; <" PIE6 equ 0EC3h ;# ">
[; ;pic18f47q10.h: 15515: typedef union {
[; ;pic18f47q10.h: 15516: struct {
[; ;pic18f47q10.h: 15517: unsigned CCP1IE :1;
[; ;pic18f47q10.h: 15518: unsigned CCP2IE :1;
[; ;pic18f47q10.h: 15519: unsigned :2;
[; ;pic18f47q10.h: 15520: unsigned CLC5IE :1;
[; ;pic18f47q10.h: 15521: unsigned CLC6IE :1;
[; ;pic18f47q10.h: 15522: unsigned CLC7IE :1;
[; ;pic18f47q10.h: 15523: unsigned CLC8IE :1;
[; ;pic18f47q10.h: 15524: };
[; ;pic18f47q10.h: 15525: } PIE6bits_t;
[; ;pic18f47q10.h: 15526: extern volatile PIE6bits_t PIE6bits @ 0xEC3;
[; ;pic18f47q10.h: 15561: extern volatile unsigned char PIE7 @ 0xEC4;
"15563
[; ;pic18f47q10.h: 15563: asm("PIE7 equ 0EC4h");
[; <" PIE7 equ 0EC4h ;# ">
[; ;pic18f47q10.h: 15566: typedef union {
[; ;pic18f47q10.h: 15567: struct {
[; ;pic18f47q10.h: 15568: unsigned CWGIE :1;
[; ;pic18f47q10.h: 15569: unsigned :4;
[; ;pic18f47q10.h: 15570: unsigned NVMIE :1;
[; ;pic18f47q10.h: 15571: unsigned CRCIE :1;
[; ;pic18f47q10.h: 15572: unsigned SCANIE :1;
[; ;pic18f47q10.h: 15573: };
[; ;pic18f47q10.h: 15574: struct {
[; ;pic18f47q10.h: 15575: unsigned CWG1IE :1;
[; ;pic18f47q10.h: 15576: };
[; ;pic18f47q10.h: 15577: } PIE7bits_t;
[; ;pic18f47q10.h: 15578: extern volatile PIE7bits_t PIE7bits @ 0xEC4;
[; ;pic18f47q10.h: 15608: extern volatile unsigned char PIR0 @ 0xEC5;
"15610
[; ;pic18f47q10.h: 15610: asm("PIR0 equ 0EC5h");
[; <" PIR0 equ 0EC5h ;# ">
[; ;pic18f47q10.h: 15613: typedef union {
[; ;pic18f47q10.h: 15614: struct {
[; ;pic18f47q10.h: 15615: unsigned INT0IF :1;
[; ;pic18f47q10.h: 15616: unsigned INT1IF :1;
[; ;pic18f47q10.h: 15617: unsigned INT2IF :1;
[; ;pic18f47q10.h: 15618: unsigned :1;
[; ;pic18f47q10.h: 15619: unsigned IOCIF :1;
[; ;pic18f47q10.h: 15620: unsigned TMR0IF :1;
[; ;pic18f47q10.h: 15621: };
[; ;pic18f47q10.h: 15622: } PIR0bits_t;
[; ;pic18f47q10.h: 15623: extern volatile PIR0bits_t PIR0bits @ 0xEC5;
[; ;pic18f47q10.h: 15653: extern volatile unsigned char PIR1 @ 0xEC6;
"15655
[; ;pic18f47q10.h: 15655: asm("PIR1 equ 0EC6h");
[; <" PIR1 equ 0EC6h ;# ">
[; ;pic18f47q10.h: 15658: typedef union {
[; ;pic18f47q10.h: 15659: struct {
[; ;pic18f47q10.h: 15660: unsigned ADIF :1;
[; ;pic18f47q10.h: 15661: unsigned ADTIF :1;
[; ;pic18f47q10.h: 15662: unsigned :4;
[; ;pic18f47q10.h: 15663: unsigned CSWIF :1;
[; ;pic18f47q10.h: 15664: unsigned OSCFIF :1;
[; ;pic18f47q10.h: 15665: };
[; ;pic18f47q10.h: 15666: } PIR1bits_t;
[; ;pic18f47q10.h: 15667: extern volatile PIR1bits_t PIR1bits @ 0xEC6;
[; ;pic18f47q10.h: 15692: extern volatile unsigned char PIR2 @ 0xEC7;
"15694
[; ;pic18f47q10.h: 15694: asm("PIR2 equ 0EC7h");
[; <" PIR2 equ 0EC7h ;# ">
[; ;pic18f47q10.h: 15697: typedef union {
[; ;pic18f47q10.h: 15698: struct {
[; ;pic18f47q10.h: 15699: unsigned C1IF :1;
[; ;pic18f47q10.h: 15700: unsigned C2IF :1;
[; ;pic18f47q10.h: 15701: unsigned :4;
[; ;pic18f47q10.h: 15702: unsigned ZCDIF :1;
[; ;pic18f47q10.h: 15703: unsigned HLVDIF :1;
[; ;pic18f47q10.h: 15704: };
[; ;pic18f47q10.h: 15705: } PIR2bits_t;
[; ;pic18f47q10.h: 15706: extern volatile PIR2bits_t PIR2bits @ 0xEC7;
[; ;pic18f47q10.h: 15731: extern volatile unsigned char PIR3 @ 0xEC8;
"15733
[; ;pic18f47q10.h: 15733: asm("PIR3 equ 0EC8h");
[; <" PIR3 equ 0EC8h ;# ">
[; ;pic18f47q10.h: 15736: typedef union {
[; ;pic18f47q10.h: 15737: struct {
[; ;pic18f47q10.h: 15738: unsigned SSPIF :1;
[; ;pic18f47q10.h: 15739: unsigned BCLIF :1;
[; ;pic18f47q10.h: 15740: unsigned SSP2IF :1;
[; ;pic18f47q10.h: 15741: unsigned BCL2IF :1;
[; ;pic18f47q10.h: 15742: unsigned TXIF :1;
[; ;pic18f47q10.h: 15743: unsigned RCIF :1;
[; ;pic18f47q10.h: 15744: unsigned TX2IF :1;
[; ;pic18f47q10.h: 15745: unsigned RC2IF :1;
[; ;pic18f47q10.h: 15746: };
[; ;pic18f47q10.h: 15747: struct {
[; ;pic18f47q10.h: 15748: unsigned SSP1IF :1;
[; ;pic18f47q10.h: 15749: unsigned BCL1IF :1;
[; ;pic18f47q10.h: 15750: unsigned :2;
[; ;pic18f47q10.h: 15751: unsigned TX1IF :1;
[; ;pic18f47q10.h: 15752: unsigned RC1IF :1;
[; ;pic18f47q10.h: 15753: };
[; ;pic18f47q10.h: 15754: } PIR3bits_t;
[; ;pic18f47q10.h: 15755: extern volatile PIR3bits_t PIR3bits @ 0xEC8;
[; ;pic18f47q10.h: 15820: extern volatile unsigned char PIR4 @ 0xEC9;
"15822
[; ;pic18f47q10.h: 15822: asm("PIR4 equ 0EC9h");
[; <" PIR4 equ 0EC9h ;# ">
[; ;pic18f47q10.h: 15825: typedef union {
[; ;pic18f47q10.h: 15826: struct {
[; ;pic18f47q10.h: 15827: unsigned TMR1IF :1;
[; ;pic18f47q10.h: 15828: unsigned TMR2IF :1;
[; ;pic18f47q10.h: 15829: unsigned TMR3IF :1;
[; ;pic18f47q10.h: 15830: unsigned TMR4IF :1;
[; ;pic18f47q10.h: 15831: unsigned TMR5IF :1;
[; ;pic18f47q10.h: 15832: unsigned TMR6IF :1;
[; ;pic18f47q10.h: 15833: };
[; ;pic18f47q10.h: 15834: } PIR4bits_t;
[; ;pic18f47q10.h: 15835: extern volatile PIR4bits_t PIR4bits @ 0xEC9;
[; ;pic18f47q10.h: 15870: extern volatile unsigned char PIR5 @ 0xECA;
"15872
[; ;pic18f47q10.h: 15872: asm("PIR5 equ 0ECAh");
[; <" PIR5 equ 0ECAh ;# ">
[; ;pic18f47q10.h: 15875: typedef union {
[; ;pic18f47q10.h: 15876: struct {
[; ;pic18f47q10.h: 15877: unsigned TMR1GIF :1;
[; ;pic18f47q10.h: 15878: unsigned TMR3GIF :1;
[; ;pic18f47q10.h: 15879: unsigned TMR5GIF :1;
[; ;pic18f47q10.h: 15880: unsigned :1;
[; ;pic18f47q10.h: 15881: unsigned CLC1IF :1;
[; ;pic18f47q10.h: 15882: unsigned CLC2IF :1;
[; ;pic18f47q10.h: 15883: unsigned CLC3IF :1;
[; ;pic18f47q10.h: 15884: unsigned CLC4IF :1;
[; ;pic18f47q10.h: 15885: };
[; ;pic18f47q10.h: 15886: } PIR5bits_t;
[; ;pic18f47q10.h: 15887: extern volatile PIR5bits_t PIR5bits @ 0xECA;
[; ;pic18f47q10.h: 15927: extern volatile unsigned char PIR6 @ 0xECB;
"15929
[; ;pic18f47q10.h: 15929: asm("PIR6 equ 0ECBh");
[; <" PIR6 equ 0ECBh ;# ">
[; ;pic18f47q10.h: 15932: typedef union {
[; ;pic18f47q10.h: 15933: struct {
[; ;pic18f47q10.h: 15934: unsigned CCP1IF :1;
[; ;pic18f47q10.h: 15935: unsigned CCP2IF :1;
[; ;pic18f47q10.h: 15936: unsigned :2;
[; ;pic18f47q10.h: 15937: unsigned CLC5IF :1;
[; ;pic18f47q10.h: 15938: unsigned CLC6IF :1;
[; ;pic18f47q10.h: 15939: unsigned CLC7IF :1;
[; ;pic18f47q10.h: 15940: unsigned CLC8IF :1;
[; ;pic18f47q10.h: 15941: };
[; ;pic18f47q10.h: 15942: } PIR6bits_t;
[; ;pic18f47q10.h: 15943: extern volatile PIR6bits_t PIR6bits @ 0xECB;
[; ;pic18f47q10.h: 15978: extern volatile unsigned char PIR7 @ 0xECC;
"15980
[; ;pic18f47q10.h: 15980: asm("PIR7 equ 0ECCh");
[; <" PIR7 equ 0ECCh ;# ">
[; ;pic18f47q10.h: 15983: typedef union {
[; ;pic18f47q10.h: 15984: struct {
[; ;pic18f47q10.h: 15985: unsigned CWGIF :1;
[; ;pic18f47q10.h: 15986: unsigned :4;
[; ;pic18f47q10.h: 15987: unsigned NVMIF :1;
[; ;pic18f47q10.h: 15988: unsigned CRCIF :1;
[; ;pic18f47q10.h: 15989: unsigned SCANIF :1;
[; ;pic18f47q10.h: 15990: };
[; ;pic18f47q10.h: 15991: struct {
[; ;pic18f47q10.h: 15992: unsigned CWG1IF :1;
[; ;pic18f47q10.h: 15993: };
[; ;pic18f47q10.h: 15994: } PIR7bits_t;
[; ;pic18f47q10.h: 15995: extern volatile PIR7bits_t PIR7bits @ 0xECC;
[; ;pic18f47q10.h: 16025: extern volatile unsigned char WDTCON0 @ 0xECD;
"16027
[; ;pic18f47q10.h: 16027: asm("WDTCON0 equ 0ECDh");
[; <" WDTCON0 equ 0ECDh ;# ">
[; ;pic18f47q10.h: 16030: typedef union {
[; ;pic18f47q10.h: 16031: struct {
[; ;pic18f47q10.h: 16032: unsigned SEN :1;
[; ;pic18f47q10.h: 16033: unsigned WDTPS :5;
[; ;pic18f47q10.h: 16034: };
[; ;pic18f47q10.h: 16035: struct {
[; ;pic18f47q10.h: 16036: unsigned SWDTEN :1;
[; ;pic18f47q10.h: 16037: };
[; ;pic18f47q10.h: 16038: struct {
[; ;pic18f47q10.h: 16039: unsigned WDTSEN :1;
[; ;pic18f47q10.h: 16040: };
[; ;pic18f47q10.h: 16041: struct {
[; ;pic18f47q10.h: 16042: unsigned :1;
[; ;pic18f47q10.h: 16043: unsigned WDTPS0 :1;
[; ;pic18f47q10.h: 16044: unsigned WDTPS1 :1;
[; ;pic18f47q10.h: 16045: unsigned WDTPS2 :1;
[; ;pic18f47q10.h: 16046: unsigned WDTPS3 :1;
[; ;pic18f47q10.h: 16047: unsigned WDTPS4 :1;
[; ;pic18f47q10.h: 16048: };
[; ;pic18f47q10.h: 16049: } WDTCON0bits_t;
[; ;pic18f47q10.h: 16050: extern volatile WDTCON0bits_t WDTCON0bits @ 0xECD;
[; ;pic18f47q10.h: 16100: extern volatile unsigned char WDTCON1 @ 0xECE;
"16102
[; ;pic18f47q10.h: 16102: asm("WDTCON1 equ 0ECEh");
[; <" WDTCON1 equ 0ECEh ;# ">
[; ;pic18f47q10.h: 16105: typedef union {
[; ;pic18f47q10.h: 16106: struct {
[; ;pic18f47q10.h: 16107: unsigned WINDOW :3;
[; ;pic18f47q10.h: 16108: unsigned :1;
[; ;pic18f47q10.h: 16109: unsigned WDTCS :3;
[; ;pic18f47q10.h: 16110: };
[; ;pic18f47q10.h: 16111: struct {
[; ;pic18f47q10.h: 16112: unsigned WINDOW0 :1;
[; ;pic18f47q10.h: 16113: unsigned WINDOW1 :1;
[; ;pic18f47q10.h: 16114: unsigned WINDOW2 :1;
[; ;pic18f47q10.h: 16115: };
[; ;pic18f47q10.h: 16116: struct {
[; ;pic18f47q10.h: 16117: unsigned WDTWINDOW :3;
[; ;pic18f47q10.h: 16118: };
[; ;pic18f47q10.h: 16119: struct {
[; ;pic18f47q10.h: 16120: unsigned WDTWINDOW0 :1;
[; ;pic18f47q10.h: 16121: unsigned WDTWINDOW1 :1;
[; ;pic18f47q10.h: 16122: unsigned WDTWINDOW2 :1;
[; ;pic18f47q10.h: 16123: unsigned :1;
[; ;pic18f47q10.h: 16124: unsigned WDTCS0 :1;
[; ;pic18f47q10.h: 16125: unsigned WDTCS1 :1;
[; ;pic18f47q10.h: 16126: unsigned WDTCS2 :1;
[; ;pic18f47q10.h: 16127: };
[; ;pic18f47q10.h: 16128: } WDTCON1bits_t;
[; ;pic18f47q10.h: 16129: extern volatile WDTCON1bits_t WDTCON1bits @ 0xECE;
[; ;pic18f47q10.h: 16194: extern volatile unsigned char WDTPSL @ 0xECF;
"16196
[; ;pic18f47q10.h: 16196: asm("WDTPSL equ 0ECFh");
[; <" WDTPSL equ 0ECFh ;# ">
[; ;pic18f47q10.h: 16199: typedef union {
[; ;pic18f47q10.h: 16200: struct {
[; ;pic18f47q10.h: 16201: unsigned PSCNT :8;
[; ;pic18f47q10.h: 16202: };
[; ;pic18f47q10.h: 16203: struct {
[; ;pic18f47q10.h: 16204: unsigned PSCNT0 :1;
[; ;pic18f47q10.h: 16205: unsigned PSCNT1 :1;
[; ;pic18f47q10.h: 16206: unsigned PSCNT2 :1;
[; ;pic18f47q10.h: 16207: unsigned PSCNT3 :1;
[; ;pic18f47q10.h: 16208: unsigned PSCNT4 :1;
[; ;pic18f47q10.h: 16209: unsigned PSCNT5 :1;
[; ;pic18f47q10.h: 16210: unsigned PSCNT6 :1;
[; ;pic18f47q10.h: 16211: unsigned PSCNT7 :1;
[; ;pic18f47q10.h: 16212: };
[; ;pic18f47q10.h: 16213: struct {
[; ;pic18f47q10.h: 16214: unsigned WDTPSCNT :8;
[; ;pic18f47q10.h: 16215: };
[; ;pic18f47q10.h: 16216: struct {
[; ;pic18f47q10.h: 16217: unsigned WDTPSCNT0 :1;
[; ;pic18f47q10.h: 16218: unsigned WDTPSCNT1 :1;
[; ;pic18f47q10.h: 16219: unsigned WDTPSCNT2 :1;
[; ;pic18f47q10.h: 16220: unsigned WDTPSCNT3 :1;
[; ;pic18f47q10.h: 16221: unsigned WDTPSCNT4 :1;
[; ;pic18f47q10.h: 16222: unsigned WDTPSCNT5 :1;
[; ;pic18f47q10.h: 16223: unsigned WDTPSCNT6 :1;
[; ;pic18f47q10.h: 16224: unsigned WDTPSCNT7 :1;
[; ;pic18f47q10.h: 16225: };
[; ;pic18f47q10.h: 16226: } WDTPSLbits_t;
[; ;pic18f47q10.h: 16227: extern volatile WDTPSLbits_t WDTPSLbits @ 0xECF;
[; ;pic18f47q10.h: 16322: extern volatile unsigned char WDTPSH @ 0xED0;
"16324
[; ;pic18f47q10.h: 16324: asm("WDTPSH equ 0ED0h");
[; <" WDTPSH equ 0ED0h ;# ">
[; ;pic18f47q10.h: 16327: typedef union {
[; ;pic18f47q10.h: 16328: struct {
[; ;pic18f47q10.h: 16329: unsigned PSCNT :8;
[; ;pic18f47q10.h: 16330: };
[; ;pic18f47q10.h: 16331: struct {
[; ;pic18f47q10.h: 16332: unsigned PSCNT8 :1;
[; ;pic18f47q10.h: 16333: unsigned PSCNT9 :1;
[; ;pic18f47q10.h: 16334: unsigned PSCNT10 :1;
[; ;pic18f47q10.h: 16335: unsigned PSCNT11 :1;
[; ;pic18f47q10.h: 16336: unsigned PSCNT12 :1;
[; ;pic18f47q10.h: 16337: unsigned PSCNT13 :1;
[; ;pic18f47q10.h: 16338: unsigned PSCNT14 :1;
[; ;pic18f47q10.h: 16339: unsigned PSCNT15 :1;
[; ;pic18f47q10.h: 16340: };
[; ;pic18f47q10.h: 16341: struct {
[; ;pic18f47q10.h: 16342: unsigned WDTPSCNT :8;
[; ;pic18f47q10.h: 16343: };
[; ;pic18f47q10.h: 16344: struct {
[; ;pic18f47q10.h: 16345: unsigned WDTPSCNT8 :1;
[; ;pic18f47q10.h: 16346: unsigned WDTPSCNT9 :1;
[; ;pic18f47q10.h: 16347: unsigned WDTPSCNT10 :1;
[; ;pic18f47q10.h: 16348: unsigned WDTPSCNT11 :1;
[; ;pic18f47q10.h: 16349: unsigned WDTPSCNT12 :1;
[; ;pic18f47q10.h: 16350: unsigned WDTPSCNT13 :1;
[; ;pic18f47q10.h: 16351: unsigned WDTPSCNT14 :1;
[; ;pic18f47q10.h: 16352: unsigned WDTPSCNT15 :1;
[; ;pic18f47q10.h: 16353: };
[; ;pic18f47q10.h: 16354: } WDTPSHbits_t;
[; ;pic18f47q10.h: 16355: extern volatile WDTPSHbits_t WDTPSHbits @ 0xED0;
[; ;pic18f47q10.h: 16450: extern volatile unsigned char WDTTMR @ 0xED1;
"16452
[; ;pic18f47q10.h: 16452: asm("WDTTMR equ 0ED1h");
[; <" WDTTMR equ 0ED1h ;# ">
[; ;pic18f47q10.h: 16455: typedef union {
[; ;pic18f47q10.h: 16456: struct {
[; ;pic18f47q10.h: 16457: unsigned PSCNT16 :1;
[; ;pic18f47q10.h: 16458: unsigned PSCNT17 :1;
[; ;pic18f47q10.h: 16459: unsigned STATE :1;
[; ;pic18f47q10.h: 16460: unsigned WDTTMR :5;
[; ;pic18f47q10.h: 16461: };
[; ;pic18f47q10.h: 16462: struct {
[; ;pic18f47q10.h: 16463: unsigned WDTPSCNT16 :1;
[; ;pic18f47q10.h: 16464: unsigned WDTPSCNT17 :1;
[; ;pic18f47q10.h: 16465: unsigned WDTSTATE :1;
[; ;pic18f47q10.h: 16466: unsigned WDTTMR0 :1;
[; ;pic18f47q10.h: 16467: unsigned WDTTMR1 :1;
[; ;pic18f47q10.h: 16468: unsigned WDTTMR2 :1;
[; ;pic18f47q10.h: 16469: unsigned WDTTMR3 :1;
[; ;pic18f47q10.h: 16470: unsigned WDTTMR4 :1;
[; ;pic18f47q10.h: 16471: };
[; ;pic18f47q10.h: 16472: } WDTTMRbits_t;
[; ;pic18f47q10.h: 16473: extern volatile WDTTMRbits_t WDTTMRbits @ 0xED1;
[; ;pic18f47q10.h: 16538: extern volatile unsigned char CPUDOZE @ 0xED2;
"16540
[; ;pic18f47q10.h: 16540: asm("CPUDOZE equ 0ED2h");
[; <" CPUDOZE equ 0ED2h ;# ">
[; ;pic18f47q10.h: 16543: typedef union {
[; ;pic18f47q10.h: 16544: struct {
[; ;pic18f47q10.h: 16545: unsigned DOZE :3;
[; ;pic18f47q10.h: 16546: unsigned :1;
[; ;pic18f47q10.h: 16547: unsigned DOE :1;
[; ;pic18f47q10.h: 16548: unsigned ROI :1;
[; ;pic18f47q10.h: 16549: unsigned DOZEN :1;
[; ;pic18f47q10.h: 16550: unsigned IDLEN :1;
[; ;pic18f47q10.h: 16551: };
[; ;pic18f47q10.h: 16552: struct {
[; ;pic18f47q10.h: 16553: unsigned DOZE0 :1;
[; ;pic18f47q10.h: 16554: unsigned DOZE1 :1;
[; ;pic18f47q10.h: 16555: unsigned DOZE2 :1;
[; ;pic18f47q10.h: 16556: };
[; ;pic18f47q10.h: 16557: } CPUDOZEbits_t;
[; ;pic18f47q10.h: 16558: extern volatile CPUDOZEbits_t CPUDOZEbits @ 0xED2;
[; ;pic18f47q10.h: 16603: extern volatile unsigned char OSCCON1 @ 0xED3;
"16605
[; ;pic18f47q10.h: 16605: asm("OSCCON1 equ 0ED3h");
[; <" OSCCON1 equ 0ED3h ;# ">
[; ;pic18f47q10.h: 16608: typedef union {
[; ;pic18f47q10.h: 16609: struct {
[; ;pic18f47q10.h: 16610: unsigned NDIV :4;
[; ;pic18f47q10.h: 16611: unsigned NOSC :3;
[; ;pic18f47q10.h: 16612: };
[; ;pic18f47q10.h: 16613: struct {
[; ;pic18f47q10.h: 16614: unsigned NDIV0 :1;
[; ;pic18f47q10.h: 16615: unsigned NDIV1 :1;
[; ;pic18f47q10.h: 16616: unsigned NDIV2 :1;
[; ;pic18f47q10.h: 16617: unsigned NDIV3 :1;
[; ;pic18f47q10.h: 16618: unsigned NOSC0 :1;
[; ;pic18f47q10.h: 16619: unsigned NOSC1 :1;
[; ;pic18f47q10.h: 16620: unsigned NOSC2 :1;
[; ;pic18f47q10.h: 16621: };
[; ;pic18f47q10.h: 16622: } OSCCON1bits_t;
[; ;pic18f47q10.h: 16623: extern volatile OSCCON1bits_t OSCCON1bits @ 0xED3;
[; ;pic18f47q10.h: 16673: extern volatile unsigned char OSCCON2 @ 0xED4;
"16675
[; ;pic18f47q10.h: 16675: asm("OSCCON2 equ 0ED4h");
[; <" OSCCON2 equ 0ED4h ;# ">
[; ;pic18f47q10.h: 16678: typedef union {
[; ;pic18f47q10.h: 16679: struct {
[; ;pic18f47q10.h: 16680: unsigned CDIV :4;
[; ;pic18f47q10.h: 16681: unsigned COSC :3;
[; ;pic18f47q10.h: 16682: };
[; ;pic18f47q10.h: 16683: struct {
[; ;pic18f47q10.h: 16684: unsigned CDIV0 :1;
[; ;pic18f47q10.h: 16685: unsigned CDIV1 :1;
[; ;pic18f47q10.h: 16686: unsigned CDIV2 :1;
[; ;pic18f47q10.h: 16687: unsigned CDIV3 :1;
[; ;pic18f47q10.h: 16688: unsigned COSC0 :1;
[; ;pic18f47q10.h: 16689: unsigned COSC1 :1;
[; ;pic18f47q10.h: 16690: unsigned COSC2 :1;
[; ;pic18f47q10.h: 16691: };
[; ;pic18f47q10.h: 16692: } OSCCON2bits_t;
[; ;pic18f47q10.h: 16693: extern volatile OSCCON2bits_t OSCCON2bits @ 0xED4;
[; ;pic18f47q10.h: 16743: extern volatile unsigned char OSCCON3 @ 0xED5;
"16745
[; ;pic18f47q10.h: 16745: asm("OSCCON3 equ 0ED5h");
[; <" OSCCON3 equ 0ED5h ;# ">
[; ;pic18f47q10.h: 16748: typedef union {
[; ;pic18f47q10.h: 16749: struct {
[; ;pic18f47q10.h: 16750: unsigned :3;
[; ;pic18f47q10.h: 16751: unsigned NOSCR :1;
[; ;pic18f47q10.h: 16752: unsigned ORDY :1;
[; ;pic18f47q10.h: 16753: unsigned :1;
[; ;pic18f47q10.h: 16754: unsigned SOSCPWR :1;
[; ;pic18f47q10.h: 16755: unsigned CSWHOLD :1;
[; ;pic18f47q10.h: 16756: };
[; ;pic18f47q10.h: 16757: } OSCCON3bits_t;
[; ;pic18f47q10.h: 16758: extern volatile OSCCON3bits_t OSCCON3bits @ 0xED5;
[; ;pic18f47q10.h: 16783: extern volatile unsigned char OSCSTAT @ 0xED6;
"16785
[; ;pic18f47q10.h: 16785: asm("OSCSTAT equ 0ED6h");
[; <" OSCSTAT equ 0ED6h ;# ">
[; ;pic18f47q10.h: 16788: extern volatile unsigned char OSCSTAT1 @ 0xED6;
"16790
[; ;pic18f47q10.h: 16790: asm("OSCSTAT1 equ 0ED6h");
[; <" OSCSTAT1 equ 0ED6h ;# ">
[; ;pic18f47q10.h: 16793: typedef union {
[; ;pic18f47q10.h: 16794: struct {
[; ;pic18f47q10.h: 16795: unsigned PLLR :1;
[; ;pic18f47q10.h: 16796: unsigned :1;
[; ;pic18f47q10.h: 16797: unsigned ADOR :1;
[; ;pic18f47q10.h: 16798: unsigned SOR :1;
[; ;pic18f47q10.h: 16799: unsigned LFOR :1;
[; ;pic18f47q10.h: 16800: unsigned MFOR :1;
[; ;pic18f47q10.h: 16801: unsigned HFOR :1;
[; ;pic18f47q10.h: 16802: unsigned EXTOR :1;
[; ;pic18f47q10.h: 16803: };
[; ;pic18f47q10.h: 16804: } OSCSTATbits_t;
[; ;pic18f47q10.h: 16805: extern volatile OSCSTATbits_t OSCSTATbits @ 0xED6;
[; ;pic18f47q10.h: 16843: typedef union {
[; ;pic18f47q10.h: 16844: struct {
[; ;pic18f47q10.h: 16845: unsigned PLLR :1;
[; ;pic18f47q10.h: 16846: unsigned :1;
[; ;pic18f47q10.h: 16847: unsigned ADOR :1;
[; ;pic18f47q10.h: 16848: unsigned SOR :1;
[; ;pic18f47q10.h: 16849: unsigned LFOR :1;
[; ;pic18f47q10.h: 16850: unsigned MFOR :1;
[; ;pic18f47q10.h: 16851: unsigned HFOR :1;
[; ;pic18f47q10.h: 16852: unsigned EXTOR :1;
[; ;pic18f47q10.h: 16853: };
[; ;pic18f47q10.h: 16854: } OSCSTAT1bits_t;
[; ;pic18f47q10.h: 16855: extern volatile OSCSTAT1bits_t OSCSTAT1bits @ 0xED6;
[; ;pic18f47q10.h: 16895: extern volatile unsigned char OSCEN @ 0xED7;
"16897
[; ;pic18f47q10.h: 16897: asm("OSCEN equ 0ED7h");
[; <" OSCEN equ 0ED7h ;# ">
[; ;pic18f47q10.h: 16900: typedef union {
[; ;pic18f47q10.h: 16901: struct {
[; ;pic18f47q10.h: 16902: unsigned :2;
[; ;pic18f47q10.h: 16903: unsigned ADOEN :1;
[; ;pic18f47q10.h: 16904: unsigned SOSCEN :1;
[; ;pic18f47q10.h: 16905: unsigned LFOEN :1;
[; ;pic18f47q10.h: 16906: unsigned MFOEN :1;
[; ;pic18f47q10.h: 16907: unsigned HFOEN :1;
[; ;pic18f47q10.h: 16908: unsigned EXTOEN :1;
[; ;pic18f47q10.h: 16909: };
[; ;pic18f47q10.h: 16910: } OSCENbits_t;
[; ;pic18f47q10.h: 16911: extern volatile OSCENbits_t OSCENbits @ 0xED7;
[; ;pic18f47q10.h: 16946: extern volatile unsigned char OSCTUNE @ 0xED8;
"16948
[; ;pic18f47q10.h: 16948: asm("OSCTUNE equ 0ED8h");
[; <" OSCTUNE equ 0ED8h ;# ">
[; ;pic18f47q10.h: 16951: typedef union {
[; ;pic18f47q10.h: 16952: struct {
[; ;pic18f47q10.h: 16953: unsigned TUN :6;
[; ;pic18f47q10.h: 16954: };
[; ;pic18f47q10.h: 16955: struct {
[; ;pic18f47q10.h: 16956: unsigned TUN0 :1;
[; ;pic18f47q10.h: 16957: unsigned TUN1 :1;
[; ;pic18f47q10.h: 16958: unsigned TUN2 :1;
[; ;pic18f47q10.h: 16959: unsigned TUN3 :1;
[; ;pic18f47q10.h: 16960: unsigned TUN4 :1;
[; ;pic18f47q10.h: 16961: unsigned TUN5 :1;
[; ;pic18f47q10.h: 16962: };
[; ;pic18f47q10.h: 16963: } OSCTUNEbits_t;
[; ;pic18f47q10.h: 16964: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xED8;
[; ;pic18f47q10.h: 17004: extern volatile unsigned char OSCFRQ @ 0xED9;
"17006
[; ;pic18f47q10.h: 17006: asm("OSCFRQ equ 0ED9h");
[; <" OSCFRQ equ 0ED9h ;# ">
[; ;pic18f47q10.h: 17009: extern volatile unsigned char OSCFREQ @ 0xED9;
"17011
[; ;pic18f47q10.h: 17011: asm("OSCFREQ equ 0ED9h");
[; <" OSCFREQ equ 0ED9h ;# ">
[; ;pic18f47q10.h: 17014: typedef union {
[; ;pic18f47q10.h: 17015: struct {
[; ;pic18f47q10.h: 17016: unsigned HFFRQ :4;
[; ;pic18f47q10.h: 17017: };
[; ;pic18f47q10.h: 17018: struct {
[; ;pic18f47q10.h: 17019: unsigned FRQ0 :1;
[; ;pic18f47q10.h: 17020: unsigned FRQ1 :1;
[; ;pic18f47q10.h: 17021: unsigned FRQ2 :1;
[; ;pic18f47q10.h: 17022: unsigned FRQ3 :1;
[; ;pic18f47q10.h: 17023: };
[; ;pic18f47q10.h: 17024: } OSCFRQbits_t;
[; ;pic18f47q10.h: 17025: extern volatile OSCFRQbits_t OSCFRQbits @ 0xED9;
[; ;pic18f47q10.h: 17053: typedef union {
[; ;pic18f47q10.h: 17054: struct {
[; ;pic18f47q10.h: 17055: unsigned HFFRQ :4;
[; ;pic18f47q10.h: 17056: };
[; ;pic18f47q10.h: 17057: struct {
[; ;pic18f47q10.h: 17058: unsigned FRQ0 :1;
[; ;pic18f47q10.h: 17059: unsigned FRQ1 :1;
[; ;pic18f47q10.h: 17060: unsigned FRQ2 :1;
[; ;pic18f47q10.h: 17061: unsigned FRQ3 :1;
[; ;pic18f47q10.h: 17062: };
[; ;pic18f47q10.h: 17063: } OSCFREQbits_t;
[; ;pic18f47q10.h: 17064: extern volatile OSCFREQbits_t OSCFREQbits @ 0xED9;
[; ;pic18f47q10.h: 17094: extern volatile unsigned char VREGCON @ 0xEDA;
"17096
[; ;pic18f47q10.h: 17096: asm("VREGCON equ 0EDAh");
[; <" VREGCON equ 0EDAh ;# ">
[; ;pic18f47q10.h: 17099: typedef union {
[; ;pic18f47q10.h: 17100: struct {
[; ;pic18f47q10.h: 17101: unsigned VREGPM :2;
[; ;pic18f47q10.h: 17102: unsigned :2;
[; ;pic18f47q10.h: 17103: unsigned PMSYS :2;
[; ;pic18f47q10.h: 17104: };
[; ;pic18f47q10.h: 17105: struct {
[; ;pic18f47q10.h: 17106: unsigned VREGPM0 :1;
[; ;pic18f47q10.h: 17107: unsigned VREGPM1 :1;
[; ;pic18f47q10.h: 17108: unsigned :2;
[; ;pic18f47q10.h: 17109: unsigned PMSYS0 :1;
[; ;pic18f47q10.h: 17110: unsigned PMSYS1 :1;
[; ;pic18f47q10.h: 17111: };
[; ;pic18f47q10.h: 17112: } VREGCONbits_t;
[; ;pic18f47q10.h: 17113: extern volatile VREGCONbits_t VREGCONbits @ 0xEDA;
[; ;pic18f47q10.h: 17148: extern volatile unsigned char BORCON @ 0xEDB;
"17150
[; ;pic18f47q10.h: 17150: asm("BORCON equ 0EDBh");
[; <" BORCON equ 0EDBh ;# ">
[; ;pic18f47q10.h: 17153: typedef union {
[; ;pic18f47q10.h: 17154: struct {
[; ;pic18f47q10.h: 17155: unsigned BORRDY :1;
[; ;pic18f47q10.h: 17156: unsigned :6;
[; ;pic18f47q10.h: 17157: unsigned SBOREN :1;
[; ;pic18f47q10.h: 17158: };
[; ;pic18f47q10.h: 17159: } BORCONbits_t;
[; ;pic18f47q10.h: 17160: extern volatile BORCONbits_t BORCONbits @ 0xEDB;
[; ;pic18f47q10.h: 17175: extern volatile unsigned char PMD0 @ 0xEDC;
"17177
[; ;pic18f47q10.h: 17177: asm("PMD0 equ 0EDCh");
[; <" PMD0 equ 0EDCh ;# ">
[; ;pic18f47q10.h: 17180: typedef union {
[; ;pic18f47q10.h: 17181: struct {
[; ;pic18f47q10.h: 17182: unsigned IOCMD :1;
[; ;pic18f47q10.h: 17183: unsigned CLKRMD :1;
[; ;pic18f47q10.h: 17184: unsigned NVMMD :1;
[; ;pic18f47q10.h: 17185: unsigned SCANMD :1;
[; ;pic18f47q10.h: 17186: unsigned CRCMD :1;
[; ;pic18f47q10.h: 17187: unsigned HLVDMD :1;
[; ;pic18f47q10.h: 17188: unsigned FVRMD :1;
[; ;pic18f47q10.h: 17189: unsigned SYSCMD :1;
[; ;pic18f47q10.h: 17190: };
[; ;pic18f47q10.h: 17191: struct {
[; ;pic18f47q10.h: 17192: unsigned :1;
[; ;pic18f47q10.h: 17193: unsigned SPI1MD :1;
[; ;pic18f47q10.h: 17194: unsigned SPI2MD :1;
[; ;pic18f47q10.h: 17195: };
[; ;pic18f47q10.h: 17196: } PMD0bits_t;
[; ;pic18f47q10.h: 17197: extern volatile PMD0bits_t PMD0bits @ 0xEDC;
[; ;pic18f47q10.h: 17252: extern volatile unsigned char PMD1 @ 0xEDD;
"17254
[; ;pic18f47q10.h: 17254: asm("PMD1 equ 0EDDh");
[; <" PMD1 equ 0EDDh ;# ">
[; ;pic18f47q10.h: 17257: typedef union {
[; ;pic18f47q10.h: 17258: struct {
[; ;pic18f47q10.h: 17259: unsigned TMR0MD :1;
[; ;pic18f47q10.h: 17260: unsigned TMR1MD :1;
[; ;pic18f47q10.h: 17261: unsigned TMR2MD :1;
[; ;pic18f47q10.h: 17262: unsigned TMR3MD :1;
[; ;pic18f47q10.h: 17263: unsigned TMR4MD :1;
[; ;pic18f47q10.h: 17264: unsigned TMR5MD :1;
[; ;pic18f47q10.h: 17265: unsigned TMR6MD :1;
[; ;pic18f47q10.h: 17266: };
[; ;pic18f47q10.h: 17267: struct {
[; ;pic18f47q10.h: 17268: unsigned EMBMD :1;
[; ;pic18f47q10.h: 17269: };
[; ;pic18f47q10.h: 17270: } PMD1bits_t;
[; ;pic18f47q10.h: 17271: extern volatile PMD1bits_t PMD1bits @ 0xEDD;
[; ;pic18f47q10.h: 17316: extern volatile unsigned char PMD2 @ 0xEDE;
"17318
[; ;pic18f47q10.h: 17318: asm("PMD2 equ 0EDEh");
[; <" PMD2 equ 0EDEh ;# ">
[; ;pic18f47q10.h: 17321: typedef union {
[; ;pic18f47q10.h: 17322: struct {
[; ;pic18f47q10.h: 17323: unsigned ZCDMD :1;
[; ;pic18f47q10.h: 17324: unsigned CMP1MD :1;
[; ;pic18f47q10.h: 17325: unsigned CMP2MD :1;
[; ;pic18f47q10.h: 17326: unsigned :2;
[; ;pic18f47q10.h: 17327: unsigned ADCMD :1;
[; ;pic18f47q10.h: 17328: unsigned DACMD :1;
[; ;pic18f47q10.h: 17329: };
[; ;pic18f47q10.h: 17330: } PMD2bits_t;
[; ;pic18f47q10.h: 17331: extern volatile PMD2bits_t PMD2bits @ 0xEDE;
[; ;pic18f47q10.h: 17361: extern volatile unsigned char PMD3 @ 0xEDF;
"17363
[; ;pic18f47q10.h: 17363: asm("PMD3 equ 0EDFh");
[; <" PMD3 equ 0EDFh ;# ">
[; ;pic18f47q10.h: 17366: typedef union {
[; ;pic18f47q10.h: 17367: struct {
[; ;pic18f47q10.h: 17368: unsigned CCP1MD :1;
[; ;pic18f47q10.h: 17369: unsigned CCP2MD :1;
[; ;pic18f47q10.h: 17370: unsigned PWM3MD :1;
[; ;pic18f47q10.h: 17371: unsigned PWM4MD :1;
[; ;pic18f47q10.h: 17372: unsigned CLC5MD :1;
[; ;pic18f47q10.h: 17373: unsigned CLC6MD :1;
[; ;pic18f47q10.h: 17374: unsigned CLC7MD :1;
[; ;pic18f47q10.h: 17375: unsigned CLC8MD :1;
[; ;pic18f47q10.h: 17376: };
[; ;pic18f47q10.h: 17377: } PMD3bits_t;
[; ;pic18f47q10.h: 17378: extern volatile PMD3bits_t PMD3bits @ 0xEDF;
[; ;pic18f47q10.h: 17423: extern volatile unsigned char PMD4 @ 0xEE0;
"17425
[; ;pic18f47q10.h: 17425: asm("PMD4 equ 0EE0h");
[; <" PMD4 equ 0EE0h ;# ">
[; ;pic18f47q10.h: 17428: typedef union {
[; ;pic18f47q10.h: 17429: struct {
[; ;pic18f47q10.h: 17430: unsigned CWGMD :1;
[; ;pic18f47q10.h: 17431: unsigned :3;
[; ;pic18f47q10.h: 17432: unsigned MSSP1MD :1;
[; ;pic18f47q10.h: 17433: unsigned MSSP2MD :1;
[; ;pic18f47q10.h: 17434: unsigned UART1MD :1;
[; ;pic18f47q10.h: 17435: unsigned UART2MD :1;
[; ;pic18f47q10.h: 17436: };
[; ;pic18f47q10.h: 17437: struct {
[; ;pic18f47q10.h: 17438: unsigned CWG1MD :1;
[; ;pic18f47q10.h: 17439: };
[; ;pic18f47q10.h: 17440: } PMD4bits_t;
[; ;pic18f47q10.h: 17441: extern volatile PMD4bits_t PMD4bits @ 0xEE0;
[; ;pic18f47q10.h: 17476: extern volatile unsigned char PMD5 @ 0xEE1;
"17478
[; ;pic18f47q10.h: 17478: asm("PMD5 equ 0EE1h");
[; <" PMD5 equ 0EE1h ;# ">
[; ;pic18f47q10.h: 17481: typedef union {
[; ;pic18f47q10.h: 17482: struct {
[; ;pic18f47q10.h: 17483: unsigned DSMMD :1;
[; ;pic18f47q10.h: 17484: unsigned :3;
[; ;pic18f47q10.h: 17485: unsigned CLC1MD :1;
[; ;pic18f47q10.h: 17486: unsigned CLC2MD :1;
[; ;pic18f47q10.h: 17487: unsigned CLC3MD :1;
[; ;pic18f47q10.h: 17488: unsigned CLC4MD :1;
[; ;pic18f47q10.h: 17489: };
[; ;pic18f47q10.h: 17490: } PMD5bits_t;
[; ;pic18f47q10.h: 17491: extern volatile PMD5bits_t PMD5bits @ 0xEE1;
[; ;pic18f47q10.h: 17521: extern volatile unsigned char RA0PPS @ 0xEE2;
"17523
[; ;pic18f47q10.h: 17523: asm("RA0PPS equ 0EE2h");
[; <" RA0PPS equ 0EE2h ;# ">
[; ;pic18f47q10.h: 17526: typedef union {
[; ;pic18f47q10.h: 17527: struct {
[; ;pic18f47q10.h: 17528: unsigned RA0PPS0 :1;
[; ;pic18f47q10.h: 17529: unsigned RA0PPS1 :1;
[; ;pic18f47q10.h: 17530: unsigned RA0PPS2 :1;
[; ;pic18f47q10.h: 17531: unsigned RA0PPS3 :1;
[; ;pic18f47q10.h: 17532: unsigned RA0PPS4 :1;
[; ;pic18f47q10.h: 17533: };
[; ;pic18f47q10.h: 17534: } RA0PPSbits_t;
[; ;pic18f47q10.h: 17535: extern volatile RA0PPSbits_t RA0PPSbits @ 0xEE2;
[; ;pic18f47q10.h: 17565: extern volatile unsigned char RA1PPS @ 0xEE3;
"17567
[; ;pic18f47q10.h: 17567: asm("RA1PPS equ 0EE3h");
[; <" RA1PPS equ 0EE3h ;# ">
[; ;pic18f47q10.h: 17570: typedef union {
[; ;pic18f47q10.h: 17571: struct {
[; ;pic18f47q10.h: 17572: unsigned RA1PPS0 :1;
[; ;pic18f47q10.h: 17573: unsigned RA1PPS1 :1;
[; ;pic18f47q10.h: 17574: unsigned RA1PPS2 :1;
[; ;pic18f47q10.h: 17575: unsigned RA1PPS3 :1;
[; ;pic18f47q10.h: 17576: unsigned RA1PPS4 :1;
[; ;pic18f47q10.h: 17577: };
[; ;pic18f47q10.h: 17578: } RA1PPSbits_t;
[; ;pic18f47q10.h: 17579: extern volatile RA1PPSbits_t RA1PPSbits @ 0xEE3;
[; ;pic18f47q10.h: 17609: extern volatile unsigned char RA2PPS @ 0xEE4;
"17611
[; ;pic18f47q10.h: 17611: asm("RA2PPS equ 0EE4h");
[; <" RA2PPS equ 0EE4h ;# ">
[; ;pic18f47q10.h: 17614: typedef union {
[; ;pic18f47q10.h: 17615: struct {
[; ;pic18f47q10.h: 17616: unsigned RA2PPS0 :1;
[; ;pic18f47q10.h: 17617: unsigned RA2PPS1 :1;
[; ;pic18f47q10.h: 17618: unsigned RA2PPS2 :1;
[; ;pic18f47q10.h: 17619: unsigned RA2PPS3 :1;
[; ;pic18f47q10.h: 17620: unsigned RA2PPS4 :1;
[; ;pic18f47q10.h: 17621: };
[; ;pic18f47q10.h: 17622: } RA2PPSbits_t;
[; ;pic18f47q10.h: 17623: extern volatile RA2PPSbits_t RA2PPSbits @ 0xEE4;
[; ;pic18f47q10.h: 17653: extern volatile unsigned char RA3PPS @ 0xEE5;
"17655
[; ;pic18f47q10.h: 17655: asm("RA3PPS equ 0EE5h");
[; <" RA3PPS equ 0EE5h ;# ">
[; ;pic18f47q10.h: 17658: typedef union {
[; ;pic18f47q10.h: 17659: struct {
[; ;pic18f47q10.h: 17660: unsigned RA3PPS0 :1;
[; ;pic18f47q10.h: 17661: unsigned RA3PPS1 :1;
[; ;pic18f47q10.h: 17662: unsigned RA3PPS2 :1;
[; ;pic18f47q10.h: 17663: unsigned RA3PPS3 :1;
[; ;pic18f47q10.h: 17664: unsigned RA3PPS4 :1;
[; ;pic18f47q10.h: 17665: };
[; ;pic18f47q10.h: 17666: } RA3PPSbits_t;
[; ;pic18f47q10.h: 17667: extern volatile RA3PPSbits_t RA3PPSbits @ 0xEE5;
[; ;pic18f47q10.h: 17697: extern volatile unsigned char RA4PPS @ 0xEE6;
"17699
[; ;pic18f47q10.h: 17699: asm("RA4PPS equ 0EE6h");
[; <" RA4PPS equ 0EE6h ;# ">
[; ;pic18f47q10.h: 17702: typedef union {
[; ;pic18f47q10.h: 17703: struct {
[; ;pic18f47q10.h: 17704: unsigned RA4PPS0 :1;
[; ;pic18f47q10.h: 17705: unsigned RA4PPS1 :1;
[; ;pic18f47q10.h: 17706: unsigned RA4PPS2 :1;
[; ;pic18f47q10.h: 17707: unsigned RA4PPS3 :1;
[; ;pic18f47q10.h: 17708: unsigned RA4PPS4 :1;
[; ;pic18f47q10.h: 17709: };
[; ;pic18f47q10.h: 17710: } RA4PPSbits_t;
[; ;pic18f47q10.h: 17711: extern volatile RA4PPSbits_t RA4PPSbits @ 0xEE6;
[; ;pic18f47q10.h: 17741: extern volatile unsigned char RA5PPS @ 0xEE7;
"17743
[; ;pic18f47q10.h: 17743: asm("RA5PPS equ 0EE7h");
[; <" RA5PPS equ 0EE7h ;# ">
[; ;pic18f47q10.h: 17746: typedef union {
[; ;pic18f47q10.h: 17747: struct {
[; ;pic18f47q10.h: 17748: unsigned RA5PPS0 :1;
[; ;pic18f47q10.h: 17749: unsigned RA5PPS1 :1;
[; ;pic18f47q10.h: 17750: unsigned RA5PPS2 :1;
[; ;pic18f47q10.h: 17751: unsigned RA5PPS3 :1;
[; ;pic18f47q10.h: 17752: unsigned RA5PPS4 :1;
[; ;pic18f47q10.h: 17753: };
[; ;pic18f47q10.h: 17754: } RA5PPSbits_t;
[; ;pic18f47q10.h: 17755: extern volatile RA5PPSbits_t RA5PPSbits @ 0xEE7;
[; ;pic18f47q10.h: 17785: extern volatile unsigned char RA6PPS @ 0xEE8;
"17787
[; ;pic18f47q10.h: 17787: asm("RA6PPS equ 0EE8h");
[; <" RA6PPS equ 0EE8h ;# ">
[; ;pic18f47q10.h: 17790: typedef union {
[; ;pic18f47q10.h: 17791: struct {
[; ;pic18f47q10.h: 17792: unsigned RA6PPS0 :1;
[; ;pic18f47q10.h: 17793: unsigned RA6PPS1 :1;
[; ;pic18f47q10.h: 17794: unsigned RA6PPS2 :1;
[; ;pic18f47q10.h: 17795: unsigned RA6PPS3 :1;
[; ;pic18f47q10.h: 17796: unsigned RA6PPS4 :1;
[; ;pic18f47q10.h: 17797: };
[; ;pic18f47q10.h: 17798: } RA6PPSbits_t;
[; ;pic18f47q10.h: 17799: extern volatile RA6PPSbits_t RA6PPSbits @ 0xEE8;
[; ;pic18f47q10.h: 17829: extern volatile unsigned char RA7PPS @ 0xEE9;
"17831
[; ;pic18f47q10.h: 17831: asm("RA7PPS equ 0EE9h");
[; <" RA7PPS equ 0EE9h ;# ">
[; ;pic18f47q10.h: 17834: typedef union {
[; ;pic18f47q10.h: 17835: struct {
[; ;pic18f47q10.h: 17836: unsigned RA7PPS0 :1;
[; ;pic18f47q10.h: 17837: unsigned RA7PPS1 :1;
[; ;pic18f47q10.h: 17838: unsigned RA7PPS2 :1;
[; ;pic18f47q10.h: 17839: unsigned RA7PPS3 :1;
[; ;pic18f47q10.h: 17840: unsigned RA7PPS4 :1;
[; ;pic18f47q10.h: 17841: };
[; ;pic18f47q10.h: 17842: } RA7PPSbits_t;
[; ;pic18f47q10.h: 17843: extern volatile RA7PPSbits_t RA7PPSbits @ 0xEE9;
[; ;pic18f47q10.h: 17873: extern volatile unsigned char RB0PPS @ 0xEEA;
"17875
[; ;pic18f47q10.h: 17875: asm("RB0PPS equ 0EEAh");
[; <" RB0PPS equ 0EEAh ;# ">
[; ;pic18f47q10.h: 17878: typedef union {
[; ;pic18f47q10.h: 17879: struct {
[; ;pic18f47q10.h: 17880: unsigned RB0PPS0 :1;
[; ;pic18f47q10.h: 17881: unsigned RB0PPS1 :1;
[; ;pic18f47q10.h: 17882: unsigned RB0PPS2 :1;
[; ;pic18f47q10.h: 17883: unsigned RB0PPS3 :1;
[; ;pic18f47q10.h: 17884: unsigned RB0PPS4 :1;
[; ;pic18f47q10.h: 17885: };
[; ;pic18f47q10.h: 17886: } RB0PPSbits_t;
[; ;pic18f47q10.h: 17887: extern volatile RB0PPSbits_t RB0PPSbits @ 0xEEA;
[; ;pic18f47q10.h: 17917: extern volatile unsigned char RB1PPS @ 0xEEB;
"17919
[; ;pic18f47q10.h: 17919: asm("RB1PPS equ 0EEBh");
[; <" RB1PPS equ 0EEBh ;# ">
[; ;pic18f47q10.h: 17922: typedef union {
[; ;pic18f47q10.h: 17923: struct {
[; ;pic18f47q10.h: 17924: unsigned RB1PPS0 :1;
[; ;pic18f47q10.h: 17925: unsigned RB1PPS1 :1;
[; ;pic18f47q10.h: 17926: unsigned RB1PPS2 :1;
[; ;pic18f47q10.h: 17927: unsigned RB1PPS3 :1;
[; ;pic18f47q10.h: 17928: unsigned RB1PPS4 :1;
[; ;pic18f47q10.h: 17929: };
[; ;pic18f47q10.h: 17930: } RB1PPSbits_t;
[; ;pic18f47q10.h: 17931: extern volatile RB1PPSbits_t RB1PPSbits @ 0xEEB;
[; ;pic18f47q10.h: 17961: extern volatile unsigned char RB2PPS @ 0xEEC;
"17963
[; ;pic18f47q10.h: 17963: asm("RB2PPS equ 0EECh");
[; <" RB2PPS equ 0EECh ;# ">
[; ;pic18f47q10.h: 17966: typedef union {
[; ;pic18f47q10.h: 17967: struct {
[; ;pic18f47q10.h: 17968: unsigned RB2PPS0 :1;
[; ;pic18f47q10.h: 17969: unsigned RB2PPS1 :1;
[; ;pic18f47q10.h: 17970: unsigned RB2PPS2 :1;
[; ;pic18f47q10.h: 17971: unsigned RB2PPS3 :1;
[; ;pic18f47q10.h: 17972: unsigned RB2PPS4 :1;
[; ;pic18f47q10.h: 17973: };
[; ;pic18f47q10.h: 17974: } RB2PPSbits_t;
[; ;pic18f47q10.h: 17975: extern volatile RB2PPSbits_t RB2PPSbits @ 0xEEC;
[; ;pic18f47q10.h: 18005: extern volatile unsigned char RB3PPS @ 0xEED;
"18007
[; ;pic18f47q10.h: 18007: asm("RB3PPS equ 0EEDh");
[; <" RB3PPS equ 0EEDh ;# ">
[; ;pic18f47q10.h: 18010: typedef union {
[; ;pic18f47q10.h: 18011: struct {
[; ;pic18f47q10.h: 18012: unsigned RB3PPS0 :1;
[; ;pic18f47q10.h: 18013: unsigned RB3PPS1 :1;
[; ;pic18f47q10.h: 18014: unsigned RB3PPS2 :1;
[; ;pic18f47q10.h: 18015: unsigned RB3PPS3 :1;
[; ;pic18f47q10.h: 18016: unsigned RB3PPS4 :1;
[; ;pic18f47q10.h: 18017: };
[; ;pic18f47q10.h: 18018: } RB3PPSbits_t;
[; ;pic18f47q10.h: 18019: extern volatile RB3PPSbits_t RB3PPSbits @ 0xEED;
[; ;pic18f47q10.h: 18049: extern volatile unsigned char RB4PPS @ 0xEEE;
"18051
[; ;pic18f47q10.h: 18051: asm("RB4PPS equ 0EEEh");
[; <" RB4PPS equ 0EEEh ;# ">
[; ;pic18f47q10.h: 18054: typedef union {
[; ;pic18f47q10.h: 18055: struct {
[; ;pic18f47q10.h: 18056: unsigned RB4PPS0 :1;
[; ;pic18f47q10.h: 18057: unsigned RB4PPS1 :1;
[; ;pic18f47q10.h: 18058: unsigned RB4PPS2 :1;
[; ;pic18f47q10.h: 18059: unsigned RB4PPS3 :1;
[; ;pic18f47q10.h: 18060: unsigned RB4PPS4 :1;
[; ;pic18f47q10.h: 18061: };
[; ;pic18f47q10.h: 18062: } RB4PPSbits_t;
[; ;pic18f47q10.h: 18063: extern volatile RB4PPSbits_t RB4PPSbits @ 0xEEE;
[; ;pic18f47q10.h: 18093: extern volatile unsigned char RB5PPS @ 0xEEF;
"18095
[; ;pic18f47q10.h: 18095: asm("RB5PPS equ 0EEFh");
[; <" RB5PPS equ 0EEFh ;# ">
[; ;pic18f47q10.h: 18098: typedef union {
[; ;pic18f47q10.h: 18099: struct {
[; ;pic18f47q10.h: 18100: unsigned RB5PPS0 :1;
[; ;pic18f47q10.h: 18101: unsigned RB5PPS1 :1;
[; ;pic18f47q10.h: 18102: unsigned RB5PPS2 :1;
[; ;pic18f47q10.h: 18103: unsigned RB5PPS3 :1;
[; ;pic18f47q10.h: 18104: unsigned RB5PPS4 :1;
[; ;pic18f47q10.h: 18105: };
[; ;pic18f47q10.h: 18106: } RB5PPSbits_t;
[; ;pic18f47q10.h: 18107: extern volatile RB5PPSbits_t RB5PPSbits @ 0xEEF;
[; ;pic18f47q10.h: 18137: extern volatile unsigned char RB6PPS @ 0xEF0;
"18139
[; ;pic18f47q10.h: 18139: asm("RB6PPS equ 0EF0h");
[; <" RB6PPS equ 0EF0h ;# ">
[; ;pic18f47q10.h: 18142: typedef union {
[; ;pic18f47q10.h: 18143: struct {
[; ;pic18f47q10.h: 18144: unsigned RB6PPS0 :1;
[; ;pic18f47q10.h: 18145: unsigned RB6PPS1 :1;
[; ;pic18f47q10.h: 18146: unsigned RB6PPS2 :1;
[; ;pic18f47q10.h: 18147: unsigned RB6PPS3 :1;
[; ;pic18f47q10.h: 18148: unsigned RB6PPS4 :1;
[; ;pic18f47q10.h: 18149: };
[; ;pic18f47q10.h: 18150: } RB6PPSbits_t;
[; ;pic18f47q10.h: 18151: extern volatile RB6PPSbits_t RB6PPSbits @ 0xEF0;
[; ;pic18f47q10.h: 18181: extern volatile unsigned char RB7PPS @ 0xEF1;
"18183
[; ;pic18f47q10.h: 18183: asm("RB7PPS equ 0EF1h");
[; <" RB7PPS equ 0EF1h ;# ">
[; ;pic18f47q10.h: 18186: typedef union {
[; ;pic18f47q10.h: 18187: struct {
[; ;pic18f47q10.h: 18188: unsigned RB7PPS0 :1;
[; ;pic18f47q10.h: 18189: unsigned RB7PPS1 :1;
[; ;pic18f47q10.h: 18190: unsigned RB7PPS2 :1;
[; ;pic18f47q10.h: 18191: unsigned RB7PPS3 :1;
[; ;pic18f47q10.h: 18192: unsigned RB7PPS4 :1;
[; ;pic18f47q10.h: 18193: };
[; ;pic18f47q10.h: 18194: } RB7PPSbits_t;
[; ;pic18f47q10.h: 18195: extern volatile RB7PPSbits_t RB7PPSbits @ 0xEF1;
[; ;pic18f47q10.h: 18225: extern volatile unsigned char RC0PPS @ 0xEF2;
"18227
[; ;pic18f47q10.h: 18227: asm("RC0PPS equ 0EF2h");
[; <" RC0PPS equ 0EF2h ;# ">
[; ;pic18f47q10.h: 18230: typedef union {
[; ;pic18f47q10.h: 18231: struct {
[; ;pic18f47q10.h: 18232: unsigned RC0PPS0 :1;
[; ;pic18f47q10.h: 18233: unsigned RC0PPS1 :1;
[; ;pic18f47q10.h: 18234: unsigned RC0PPS2 :1;
[; ;pic18f47q10.h: 18235: unsigned RC0PPS3 :1;
[; ;pic18f47q10.h: 18236: unsigned RC0PPS4 :1;
[; ;pic18f47q10.h: 18237: };
[; ;pic18f47q10.h: 18238: } RC0PPSbits_t;
[; ;pic18f47q10.h: 18239: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEF2;
[; ;pic18f47q10.h: 18269: extern volatile unsigned char RC1PPS @ 0xEF3;
"18271
[; ;pic18f47q10.h: 18271: asm("RC1PPS equ 0EF3h");
[; <" RC1PPS equ 0EF3h ;# ">
[; ;pic18f47q10.h: 18274: typedef union {
[; ;pic18f47q10.h: 18275: struct {
[; ;pic18f47q10.h: 18276: unsigned RC1PPS0 :1;
[; ;pic18f47q10.h: 18277: unsigned RC1PPS1 :1;
[; ;pic18f47q10.h: 18278: unsigned RC1PPS2 :1;
[; ;pic18f47q10.h: 18279: unsigned RC1PPS3 :1;
[; ;pic18f47q10.h: 18280: unsigned RC1PPS4 :1;
[; ;pic18f47q10.h: 18281: };
[; ;pic18f47q10.h: 18282: } RC1PPSbits_t;
[; ;pic18f47q10.h: 18283: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEF3;
[; ;pic18f47q10.h: 18313: extern volatile unsigned char RC2PPS @ 0xEF4;
"18315
[; ;pic18f47q10.h: 18315: asm("RC2PPS equ 0EF4h");
[; <" RC2PPS equ 0EF4h ;# ">
[; ;pic18f47q10.h: 18318: typedef union {
[; ;pic18f47q10.h: 18319: struct {
[; ;pic18f47q10.h: 18320: unsigned RC2PPS0 :1;
[; ;pic18f47q10.h: 18321: unsigned RC2PPS1 :1;
[; ;pic18f47q10.h: 18322: unsigned RC2PPS2 :1;
[; ;pic18f47q10.h: 18323: unsigned RC2PPS3 :1;
[; ;pic18f47q10.h: 18324: unsigned RC2PPS4 :1;
[; ;pic18f47q10.h: 18325: };
[; ;pic18f47q10.h: 18326: } RC2PPSbits_t;
[; ;pic18f47q10.h: 18327: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEF4;
[; ;pic18f47q10.h: 18357: extern volatile unsigned char RC3PPS @ 0xEF5;
"18359
[; ;pic18f47q10.h: 18359: asm("RC3PPS equ 0EF5h");
[; <" RC3PPS equ 0EF5h ;# ">
[; ;pic18f47q10.h: 18362: typedef union {
[; ;pic18f47q10.h: 18363: struct {
[; ;pic18f47q10.h: 18364: unsigned RC3PPS0 :1;
[; ;pic18f47q10.h: 18365: unsigned RC3PPS1 :1;
[; ;pic18f47q10.h: 18366: unsigned RC3PPS2 :1;
[; ;pic18f47q10.h: 18367: unsigned RC3PPS3 :1;
[; ;pic18f47q10.h: 18368: unsigned RC3PPS4 :1;
[; ;pic18f47q10.h: 18369: };
[; ;pic18f47q10.h: 18370: } RC3PPSbits_t;
[; ;pic18f47q10.h: 18371: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEF5;
[; ;pic18f47q10.h: 18401: extern volatile unsigned char RC4PPS @ 0xEF6;
"18403
[; ;pic18f47q10.h: 18403: asm("RC4PPS equ 0EF6h");
[; <" RC4PPS equ 0EF6h ;# ">
[; ;pic18f47q10.h: 18406: typedef union {
[; ;pic18f47q10.h: 18407: struct {
[; ;pic18f47q10.h: 18408: unsigned RC4PPS0 :1;
[; ;pic18f47q10.h: 18409: unsigned RC4PPS1 :1;
[; ;pic18f47q10.h: 18410: unsigned RC4PPS2 :1;
[; ;pic18f47q10.h: 18411: unsigned RC4PPS3 :1;
[; ;pic18f47q10.h: 18412: unsigned RC4PPS4 :1;
[; ;pic18f47q10.h: 18413: };
[; ;pic18f47q10.h: 18414: } RC4PPSbits_t;
[; ;pic18f47q10.h: 18415: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEF6;
[; ;pic18f47q10.h: 18445: extern volatile unsigned char RC5PPS @ 0xEF7;
"18447
[; ;pic18f47q10.h: 18447: asm("RC5PPS equ 0EF7h");
[; <" RC5PPS equ 0EF7h ;# ">
[; ;pic18f47q10.h: 18450: typedef union {
[; ;pic18f47q10.h: 18451: struct {
[; ;pic18f47q10.h: 18452: unsigned RC5PPS0 :1;
[; ;pic18f47q10.h: 18453: unsigned RC5PPS1 :1;
[; ;pic18f47q10.h: 18454: unsigned RC5PPS2 :1;
[; ;pic18f47q10.h: 18455: unsigned RC5PPS3 :1;
[; ;pic18f47q10.h: 18456: unsigned RC5PPS4 :1;
[; ;pic18f47q10.h: 18457: };
[; ;pic18f47q10.h: 18458: } RC5PPSbits_t;
[; ;pic18f47q10.h: 18459: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEF7;
[; ;pic18f47q10.h: 18489: extern volatile unsigned char RC6PPS @ 0xEF8;
"18491
[; ;pic18f47q10.h: 18491: asm("RC6PPS equ 0EF8h");
[; <" RC6PPS equ 0EF8h ;# ">
[; ;pic18f47q10.h: 18494: typedef union {
[; ;pic18f47q10.h: 18495: struct {
[; ;pic18f47q10.h: 18496: unsigned RC6PPS0 :1;
[; ;pic18f47q10.h: 18497: unsigned RC6PPS1 :1;
[; ;pic18f47q10.h: 18498: unsigned RC6PPS2 :1;
[; ;pic18f47q10.h: 18499: unsigned RC6PPS3 :1;
[; ;pic18f47q10.h: 18500: unsigned RC6PPS4 :1;
[; ;pic18f47q10.h: 18501: };
[; ;pic18f47q10.h: 18502: } RC6PPSbits_t;
[; ;pic18f47q10.h: 18503: extern volatile RC6PPSbits_t RC6PPSbits @ 0xEF8;
[; ;pic18f47q10.h: 18533: extern volatile unsigned char RC7PPS @ 0xEF9;
"18535
[; ;pic18f47q10.h: 18535: asm("RC7PPS equ 0EF9h");
[; <" RC7PPS equ 0EF9h ;# ">
[; ;pic18f47q10.h: 18538: typedef union {
[; ;pic18f47q10.h: 18539: struct {
[; ;pic18f47q10.h: 18540: unsigned RC7PPS0 :1;
[; ;pic18f47q10.h: 18541: unsigned RC7PPS1 :1;
[; ;pic18f47q10.h: 18542: unsigned RC7PPS2 :1;
[; ;pic18f47q10.h: 18543: unsigned RC7PPS3 :1;
[; ;pic18f47q10.h: 18544: unsigned RC7PPS4 :1;
[; ;pic18f47q10.h: 18545: };
[; ;pic18f47q10.h: 18546: } RC7PPSbits_t;
[; ;pic18f47q10.h: 18547: extern volatile RC7PPSbits_t RC7PPSbits @ 0xEF9;
[; ;pic18f47q10.h: 18577: extern volatile unsigned char RD0PPS @ 0xEFA;
"18579
[; ;pic18f47q10.h: 18579: asm("RD0PPS equ 0EFAh");
[; <" RD0PPS equ 0EFAh ;# ">
[; ;pic18f47q10.h: 18582: typedef union {
[; ;pic18f47q10.h: 18583: struct {
[; ;pic18f47q10.h: 18584: unsigned RD0PPS0 :1;
[; ;pic18f47q10.h: 18585: unsigned RD0PPS1 :1;
[; ;pic18f47q10.h: 18586: unsigned RD0PPS2 :1;
[; ;pic18f47q10.h: 18587: unsigned RD0PPS3 :1;
[; ;pic18f47q10.h: 18588: unsigned RD0PPS4 :1;
[; ;pic18f47q10.h: 18589: };
[; ;pic18f47q10.h: 18590: } RD0PPSbits_t;
[; ;pic18f47q10.h: 18591: extern volatile RD0PPSbits_t RD0PPSbits @ 0xEFA;
[; ;pic18f47q10.h: 18621: extern volatile unsigned char RD1PPS @ 0xEFB;
"18623
[; ;pic18f47q10.h: 18623: asm("RD1PPS equ 0EFBh");
[; <" RD1PPS equ 0EFBh ;# ">
[; ;pic18f47q10.h: 18626: typedef union {
[; ;pic18f47q10.h: 18627: struct {
[; ;pic18f47q10.h: 18628: unsigned RD1PPS0 :1;
[; ;pic18f47q10.h: 18629: unsigned RD1PPS1 :1;
[; ;pic18f47q10.h: 18630: unsigned RD1PPS2 :1;
[; ;pic18f47q10.h: 18631: unsigned RD1PPS3 :1;
[; ;pic18f47q10.h: 18632: unsigned RD1PPS4 :1;
[; ;pic18f47q10.h: 18633: };
[; ;pic18f47q10.h: 18634: } RD1PPSbits_t;
[; ;pic18f47q10.h: 18635: extern volatile RD1PPSbits_t RD1PPSbits @ 0xEFB;
[; ;pic18f47q10.h: 18665: extern volatile unsigned char RD2PPS @ 0xEFC;
"18667
[; ;pic18f47q10.h: 18667: asm("RD2PPS equ 0EFCh");
[; <" RD2PPS equ 0EFCh ;# ">
[; ;pic18f47q10.h: 18670: typedef union {
[; ;pic18f47q10.h: 18671: struct {
[; ;pic18f47q10.h: 18672: unsigned RD2PPS0 :1;
[; ;pic18f47q10.h: 18673: unsigned RD2PPS1 :1;
[; ;pic18f47q10.h: 18674: unsigned RD2PPS2 :1;
[; ;pic18f47q10.h: 18675: unsigned RD2PPS3 :1;
[; ;pic18f47q10.h: 18676: unsigned RD2PPS4 :1;
[; ;pic18f47q10.h: 18677: };
[; ;pic18f47q10.h: 18678: } RD2PPSbits_t;
[; ;pic18f47q10.h: 18679: extern volatile RD2PPSbits_t RD2PPSbits @ 0xEFC;
[; ;pic18f47q10.h: 18709: extern volatile unsigned char RD3PPS @ 0xEFD;
"18711
[; ;pic18f47q10.h: 18711: asm("RD3PPS equ 0EFDh");
[; <" RD3PPS equ 0EFDh ;# ">
[; ;pic18f47q10.h: 18714: typedef union {
[; ;pic18f47q10.h: 18715: struct {
[; ;pic18f47q10.h: 18716: unsigned RD3PPS0 :1;
[; ;pic18f47q10.h: 18717: unsigned RD3PPS1 :1;
[; ;pic18f47q10.h: 18718: unsigned RD3PPS2 :1;
[; ;pic18f47q10.h: 18719: unsigned RD3PPS3 :1;
[; ;pic18f47q10.h: 18720: unsigned RD3PPS4 :1;
[; ;pic18f47q10.h: 18721: };
[; ;pic18f47q10.h: 18722: } RD3PPSbits_t;
[; ;pic18f47q10.h: 18723: extern volatile RD3PPSbits_t RD3PPSbits @ 0xEFD;
[; ;pic18f47q10.h: 18753: extern volatile unsigned char RD4PPS @ 0xEFE;
"18755
[; ;pic18f47q10.h: 18755: asm("RD4PPS equ 0EFEh");
[; <" RD4PPS equ 0EFEh ;# ">
[; ;pic18f47q10.h: 18758: typedef union {
[; ;pic18f47q10.h: 18759: struct {
[; ;pic18f47q10.h: 18760: unsigned RD4PPS0 :1;
[; ;pic18f47q10.h: 18761: unsigned RD4PPS1 :1;
[; ;pic18f47q10.h: 18762: unsigned RD4PPS2 :1;
[; ;pic18f47q10.h: 18763: unsigned RD4PPS3 :1;
[; ;pic18f47q10.h: 18764: unsigned RD4PPS4 :1;
[; ;pic18f47q10.h: 18765: };
[; ;pic18f47q10.h: 18766: } RD4PPSbits_t;
[; ;pic18f47q10.h: 18767: extern volatile RD4PPSbits_t RD4PPSbits @ 0xEFE;
[; ;pic18f47q10.h: 18797: extern volatile unsigned char RD5PPS @ 0xEFF;
"18799
[; ;pic18f47q10.h: 18799: asm("RD5PPS equ 0EFFh");
[; <" RD5PPS equ 0EFFh ;# ">
[; ;pic18f47q10.h: 18802: typedef union {
[; ;pic18f47q10.h: 18803: struct {
[; ;pic18f47q10.h: 18804: unsigned RD5PPS0 :1;
[; ;pic18f47q10.h: 18805: unsigned RD5PPS1 :1;
[; ;pic18f47q10.h: 18806: unsigned RD5PPS2 :1;
[; ;pic18f47q10.h: 18807: unsigned RD5PPS3 :1;
[; ;pic18f47q10.h: 18808: unsigned RD5PPS4 :1;
[; ;pic18f47q10.h: 18809: };
[; ;pic18f47q10.h: 18810: } RD5PPSbits_t;
[; ;pic18f47q10.h: 18811: extern volatile RD5PPSbits_t RD5PPSbits @ 0xEFF;
[; ;pic18f47q10.h: 18841: extern volatile unsigned char RD6PPS @ 0xF00;
"18843
[; ;pic18f47q10.h: 18843: asm("RD6PPS equ 0F00h");
[; <" RD6PPS equ 0F00h ;# ">
[; ;pic18f47q10.h: 18846: typedef union {
[; ;pic18f47q10.h: 18847: struct {
[; ;pic18f47q10.h: 18848: unsigned RD6PPS0 :1;
[; ;pic18f47q10.h: 18849: unsigned RD6PPS1 :1;
[; ;pic18f47q10.h: 18850: unsigned RD6PPS2 :1;
[; ;pic18f47q10.h: 18851: unsigned RD6PPS3 :1;
[; ;pic18f47q10.h: 18852: unsigned RD6PPS4 :1;
[; ;pic18f47q10.h: 18853: };
[; ;pic18f47q10.h: 18854: } RD6PPSbits_t;
[; ;pic18f47q10.h: 18855: extern volatile RD6PPSbits_t RD6PPSbits @ 0xF00;
[; ;pic18f47q10.h: 18885: extern volatile unsigned char RD7PPS @ 0xF01;
"18887
[; ;pic18f47q10.h: 18887: asm("RD7PPS equ 0F01h");
[; <" RD7PPS equ 0F01h ;# ">
[; ;pic18f47q10.h: 18890: typedef union {
[; ;pic18f47q10.h: 18891: struct {
[; ;pic18f47q10.h: 18892: unsigned RD7PPS0 :1;
[; ;pic18f47q10.h: 18893: unsigned RD7PPS1 :1;
[; ;pic18f47q10.h: 18894: unsigned RD7PPS2 :1;
[; ;pic18f47q10.h: 18895: unsigned RD7PPS3 :1;
[; ;pic18f47q10.h: 18896: unsigned RD7PPS4 :1;
[; ;pic18f47q10.h: 18897: };
[; ;pic18f47q10.h: 18898: } RD7PPSbits_t;
[; ;pic18f47q10.h: 18899: extern volatile RD7PPSbits_t RD7PPSbits @ 0xF01;
[; ;pic18f47q10.h: 18929: extern volatile unsigned char RE0PPS @ 0xF02;
"18931
[; ;pic18f47q10.h: 18931: asm("RE0PPS equ 0F02h");
[; <" RE0PPS equ 0F02h ;# ">
[; ;pic18f47q10.h: 18934: typedef union {
[; ;pic18f47q10.h: 18935: struct {
[; ;pic18f47q10.h: 18936: unsigned RE0PPS0 :1;
[; ;pic18f47q10.h: 18937: unsigned RE0PPS1 :1;
[; ;pic18f47q10.h: 18938: unsigned RE0PPS2 :1;
[; ;pic18f47q10.h: 18939: unsigned RE0PPS3 :1;
[; ;pic18f47q10.h: 18940: unsigned RE0PPS4 :1;
[; ;pic18f47q10.h: 18941: };
[; ;pic18f47q10.h: 18942: } RE0PPSbits_t;
[; ;pic18f47q10.h: 18943: extern volatile RE0PPSbits_t RE0PPSbits @ 0xF02;
[; ;pic18f47q10.h: 18973: extern volatile unsigned char RE1PPS @ 0xF03;
"18975
[; ;pic18f47q10.h: 18975: asm("RE1PPS equ 0F03h");
[; <" RE1PPS equ 0F03h ;# ">
[; ;pic18f47q10.h: 18978: typedef union {
[; ;pic18f47q10.h: 18979: struct {
[; ;pic18f47q10.h: 18980: unsigned RE1PPS0 :1;
[; ;pic18f47q10.h: 18981: unsigned RE1PPS1 :1;
[; ;pic18f47q10.h: 18982: unsigned RE1PPS2 :1;
[; ;pic18f47q10.h: 18983: unsigned RE1PPS3 :1;
[; ;pic18f47q10.h: 18984: unsigned RE1PPS4 :1;
[; ;pic18f47q10.h: 18985: };
[; ;pic18f47q10.h: 18986: } RE1PPSbits_t;
[; ;pic18f47q10.h: 18987: extern volatile RE1PPSbits_t RE1PPSbits @ 0xF03;
[; ;pic18f47q10.h: 19017: extern volatile unsigned char RE2PPS @ 0xF04;
"19019
[; ;pic18f47q10.h: 19019: asm("RE2PPS equ 0F04h");
[; <" RE2PPS equ 0F04h ;# ">
[; ;pic18f47q10.h: 19022: typedef union {
[; ;pic18f47q10.h: 19023: struct {
[; ;pic18f47q10.h: 19024: unsigned RE2PPS0 :1;
[; ;pic18f47q10.h: 19025: unsigned RE2PPS1 :1;
[; ;pic18f47q10.h: 19026: unsigned RE2PPS2 :1;
[; ;pic18f47q10.h: 19027: unsigned RE2PPS3 :1;
[; ;pic18f47q10.h: 19028: unsigned RE2PPS4 :1;
[; ;pic18f47q10.h: 19029: };
[; ;pic18f47q10.h: 19030: } RE2PPSbits_t;
[; ;pic18f47q10.h: 19031: extern volatile RE2PPSbits_t RE2PPSbits @ 0xF04;
[; ;pic18f47q10.h: 19061: extern volatile unsigned char IOCAF @ 0xF05;
"19063
[; ;pic18f47q10.h: 19063: asm("IOCAF equ 0F05h");
[; <" IOCAF equ 0F05h ;# ">
[; ;pic18f47q10.h: 19066: typedef union {
[; ;pic18f47q10.h: 19067: struct {
[; ;pic18f47q10.h: 19068: unsigned IOCAF0 :1;
[; ;pic18f47q10.h: 19069: unsigned IOCAF1 :1;
[; ;pic18f47q10.h: 19070: unsigned IOCAF2 :1;
[; ;pic18f47q10.h: 19071: unsigned IOCAF3 :1;
[; ;pic18f47q10.h: 19072: unsigned IOCAF4 :1;
[; ;pic18f47q10.h: 19073: unsigned IOCAF5 :1;
[; ;pic18f47q10.h: 19074: unsigned IOCAF6 :1;
[; ;pic18f47q10.h: 19075: unsigned IOCAF7 :1;
[; ;pic18f47q10.h: 19076: };
[; ;pic18f47q10.h: 19077: } IOCAFbits_t;
[; ;pic18f47q10.h: 19078: extern volatile IOCAFbits_t IOCAFbits @ 0xF05;
[; ;pic18f47q10.h: 19123: extern volatile unsigned char IOCAN @ 0xF06;
"19125
[; ;pic18f47q10.h: 19125: asm("IOCAN equ 0F06h");
[; <" IOCAN equ 0F06h ;# ">
[; ;pic18f47q10.h: 19128: typedef union {
[; ;pic18f47q10.h: 19129: struct {
[; ;pic18f47q10.h: 19130: unsigned IOCAN0 :1;
[; ;pic18f47q10.h: 19131: unsigned IOCAN1 :1;
[; ;pic18f47q10.h: 19132: unsigned IOCAN2 :1;
[; ;pic18f47q10.h: 19133: unsigned IOCAN3 :1;
[; ;pic18f47q10.h: 19134: unsigned IOCAN4 :1;
[; ;pic18f47q10.h: 19135: unsigned IOCAN5 :1;
[; ;pic18f47q10.h: 19136: unsigned IOCAN6 :1;
[; ;pic18f47q10.h: 19137: unsigned IOCAN7 :1;
[; ;pic18f47q10.h: 19138: };
[; ;pic18f47q10.h: 19139: } IOCANbits_t;
[; ;pic18f47q10.h: 19140: extern volatile IOCANbits_t IOCANbits @ 0xF06;
[; ;pic18f47q10.h: 19185: extern volatile unsigned char IOCAP @ 0xF07;
"19187
[; ;pic18f47q10.h: 19187: asm("IOCAP equ 0F07h");
[; <" IOCAP equ 0F07h ;# ">
[; ;pic18f47q10.h: 19190: typedef union {
[; ;pic18f47q10.h: 19191: struct {
[; ;pic18f47q10.h: 19192: unsigned IOCAP0 :1;
[; ;pic18f47q10.h: 19193: unsigned IOCAP1 :1;
[; ;pic18f47q10.h: 19194: unsigned IOCAP2 :1;
[; ;pic18f47q10.h: 19195: unsigned IOCAP3 :1;
[; ;pic18f47q10.h: 19196: unsigned IOCAP4 :1;
[; ;pic18f47q10.h: 19197: unsigned IOCAP5 :1;
[; ;pic18f47q10.h: 19198: unsigned IOCAP6 :1;
[; ;pic18f47q10.h: 19199: unsigned IOCAP7 :1;
[; ;pic18f47q10.h: 19200: };
[; ;pic18f47q10.h: 19201: } IOCAPbits_t;
[; ;pic18f47q10.h: 19202: extern volatile IOCAPbits_t IOCAPbits @ 0xF07;
[; ;pic18f47q10.h: 19247: extern volatile unsigned char INLVLA @ 0xF08;
"19249
[; ;pic18f47q10.h: 19249: asm("INLVLA equ 0F08h");
[; <" INLVLA equ 0F08h ;# ">
[; ;pic18f47q10.h: 19252: typedef union {
[; ;pic18f47q10.h: 19253: struct {
[; ;pic18f47q10.h: 19254: unsigned INLVLA0 :1;
[; ;pic18f47q10.h: 19255: unsigned INLVLA1 :1;
[; ;pic18f47q10.h: 19256: unsigned INLVLA2 :1;
[; ;pic18f47q10.h: 19257: unsigned INLVLA3 :1;
[; ;pic18f47q10.h: 19258: unsigned INLVLA4 :1;
[; ;pic18f47q10.h: 19259: unsigned INLVLA5 :1;
[; ;pic18f47q10.h: 19260: unsigned INLVLA6 :1;
[; ;pic18f47q10.h: 19261: unsigned INLVLA7 :1;
[; ;pic18f47q10.h: 19262: };
[; ;pic18f47q10.h: 19263: } INLVLAbits_t;
[; ;pic18f47q10.h: 19264: extern volatile INLVLAbits_t INLVLAbits @ 0xF08;
[; ;pic18f47q10.h: 19309: extern volatile unsigned char SLRCONA @ 0xF09;
"19311
[; ;pic18f47q10.h: 19311: asm("SLRCONA equ 0F09h");
[; <" SLRCONA equ 0F09h ;# ">
[; ;pic18f47q10.h: 19314: typedef union {
[; ;pic18f47q10.h: 19315: struct {
[; ;pic18f47q10.h: 19316: unsigned SLRA0 :1;
[; ;pic18f47q10.h: 19317: unsigned SLRA1 :1;
[; ;pic18f47q10.h: 19318: unsigned SLRA2 :1;
[; ;pic18f47q10.h: 19319: unsigned SLRA3 :1;
[; ;pic18f47q10.h: 19320: unsigned SLRA4 :1;
[; ;pic18f47q10.h: 19321: unsigned SLRA5 :1;
[; ;pic18f47q10.h: 19322: unsigned SLRA6 :1;
[; ;pic18f47q10.h: 19323: unsigned SLRA7 :1;
[; ;pic18f47q10.h: 19324: };
[; ;pic18f47q10.h: 19325: } SLRCONAbits_t;
[; ;pic18f47q10.h: 19326: extern volatile SLRCONAbits_t SLRCONAbits @ 0xF09;
[; ;pic18f47q10.h: 19371: extern volatile unsigned char ODCONA @ 0xF0A;
"19373
[; ;pic18f47q10.h: 19373: asm("ODCONA equ 0F0Ah");
[; <" ODCONA equ 0F0Ah ;# ">
[; ;pic18f47q10.h: 19376: typedef union {
[; ;pic18f47q10.h: 19377: struct {
[; ;pic18f47q10.h: 19378: unsigned ODCA0 :1;
[; ;pic18f47q10.h: 19379: unsigned ODCA1 :1;
[; ;pic18f47q10.h: 19380: unsigned ODCA2 :1;
[; ;pic18f47q10.h: 19381: unsigned ODCA3 :1;
[; ;pic18f47q10.h: 19382: unsigned ODCA4 :1;
[; ;pic18f47q10.h: 19383: unsigned ODCA5 :1;
[; ;pic18f47q10.h: 19384: unsigned ODCA6 :1;
[; ;pic18f47q10.h: 19385: unsigned ODCA7 :1;
[; ;pic18f47q10.h: 19386: };
[; ;pic18f47q10.h: 19387: } ODCONAbits_t;
[; ;pic18f47q10.h: 19388: extern volatile ODCONAbits_t ODCONAbits @ 0xF0A;
[; ;pic18f47q10.h: 19433: extern volatile unsigned char WPUA @ 0xF0B;
"19435
[; ;pic18f47q10.h: 19435: asm("WPUA equ 0F0Bh");
[; <" WPUA equ 0F0Bh ;# ">
[; ;pic18f47q10.h: 19438: typedef union {
[; ;pic18f47q10.h: 19439: struct {
[; ;pic18f47q10.h: 19440: unsigned WPUA0 :1;
[; ;pic18f47q10.h: 19441: unsigned WPUA1 :1;
[; ;pic18f47q10.h: 19442: unsigned WPUA2 :1;
[; ;pic18f47q10.h: 19443: unsigned WPUA3 :1;
[; ;pic18f47q10.h: 19444: unsigned WPUA4 :1;
[; ;pic18f47q10.h: 19445: unsigned WPUA5 :1;
[; ;pic18f47q10.h: 19446: unsigned WPUA6 :1;
[; ;pic18f47q10.h: 19447: unsigned WPUA7 :1;
[; ;pic18f47q10.h: 19448: };
[; ;pic18f47q10.h: 19449: } WPUAbits_t;
[; ;pic18f47q10.h: 19450: extern volatile WPUAbits_t WPUAbits @ 0xF0B;
[; ;pic18f47q10.h: 19495: extern volatile unsigned char ANSELA @ 0xF0C;
"19497
[; ;pic18f47q10.h: 19497: asm("ANSELA equ 0F0Ch");
[; <" ANSELA equ 0F0Ch ;# ">
[; ;pic18f47q10.h: 19500: typedef union {
[; ;pic18f47q10.h: 19501: struct {
[; ;pic18f47q10.h: 19502: unsigned ANSELA0 :1;
[; ;pic18f47q10.h: 19503: unsigned ANSELA1 :1;
[; ;pic18f47q10.h: 19504: unsigned ANSELA2 :1;
[; ;pic18f47q10.h: 19505: unsigned ANSELA3 :1;
[; ;pic18f47q10.h: 19506: unsigned ANSELA4 :1;
[; ;pic18f47q10.h: 19507: unsigned ANSELA5 :1;
[; ;pic18f47q10.h: 19508: unsigned ANSELA6 :1;
[; ;pic18f47q10.h: 19509: unsigned ANSELA7 :1;
[; ;pic18f47q10.h: 19510: };
[; ;pic18f47q10.h: 19511: } ANSELAbits_t;
[; ;pic18f47q10.h: 19512: extern volatile ANSELAbits_t ANSELAbits @ 0xF0C;
[; ;pic18f47q10.h: 19557: extern volatile unsigned char IOCBF @ 0xF0D;
"19559
[; ;pic18f47q10.h: 19559: asm("IOCBF equ 0F0Dh");
[; <" IOCBF equ 0F0Dh ;# ">
[; ;pic18f47q10.h: 19562: typedef union {
[; ;pic18f47q10.h: 19563: struct {
[; ;pic18f47q10.h: 19564: unsigned IOCBF0 :1;
[; ;pic18f47q10.h: 19565: unsigned IOCBF1 :1;
[; ;pic18f47q10.h: 19566: unsigned IOCBF2 :1;
[; ;pic18f47q10.h: 19567: unsigned IOCBF3 :1;
[; ;pic18f47q10.h: 19568: unsigned IOCBF4 :1;
[; ;pic18f47q10.h: 19569: unsigned IOCBF5 :1;
[; ;pic18f47q10.h: 19570: unsigned IOCBF6 :1;
[; ;pic18f47q10.h: 19571: unsigned IOCBF7 :1;
[; ;pic18f47q10.h: 19572: };
[; ;pic18f47q10.h: 19573: } IOCBFbits_t;
[; ;pic18f47q10.h: 19574: extern volatile IOCBFbits_t IOCBFbits @ 0xF0D;
[; ;pic18f47q10.h: 19619: extern volatile unsigned char IOCBN @ 0xF0E;
"19621
[; ;pic18f47q10.h: 19621: asm("IOCBN equ 0F0Eh");
[; <" IOCBN equ 0F0Eh ;# ">
[; ;pic18f47q10.h: 19624: typedef union {
[; ;pic18f47q10.h: 19625: struct {
[; ;pic18f47q10.h: 19626: unsigned IOCBN0 :1;
[; ;pic18f47q10.h: 19627: unsigned IOCBN1 :1;
[; ;pic18f47q10.h: 19628: unsigned IOCBN2 :1;
[; ;pic18f47q10.h: 19629: unsigned IOCBN3 :1;
[; ;pic18f47q10.h: 19630: unsigned IOCBN4 :1;
[; ;pic18f47q10.h: 19631: unsigned IOCBN5 :1;
[; ;pic18f47q10.h: 19632: unsigned IOCBN6 :1;
[; ;pic18f47q10.h: 19633: unsigned IOCBN7 :1;
[; ;pic18f47q10.h: 19634: };
[; ;pic18f47q10.h: 19635: } IOCBNbits_t;
[; ;pic18f47q10.h: 19636: extern volatile IOCBNbits_t IOCBNbits @ 0xF0E;
[; ;pic18f47q10.h: 19681: extern volatile unsigned char IOCBP @ 0xF0F;
"19683
[; ;pic18f47q10.h: 19683: asm("IOCBP equ 0F0Fh");
[; <" IOCBP equ 0F0Fh ;# ">
[; ;pic18f47q10.h: 19686: typedef union {
[; ;pic18f47q10.h: 19687: struct {
[; ;pic18f47q10.h: 19688: unsigned IOCBP0 :1;
[; ;pic18f47q10.h: 19689: unsigned IOCBP1 :1;
[; ;pic18f47q10.h: 19690: unsigned IOCBP2 :1;
[; ;pic18f47q10.h: 19691: unsigned IOCBP3 :1;
[; ;pic18f47q10.h: 19692: unsigned IOCBP4 :1;
[; ;pic18f47q10.h: 19693: unsigned IOCBP5 :1;
[; ;pic18f47q10.h: 19694: unsigned IOCBP6 :1;
[; ;pic18f47q10.h: 19695: unsigned IOCBP7 :1;
[; ;pic18f47q10.h: 19696: };
[; ;pic18f47q10.h: 19697: } IOCBPbits_t;
[; ;pic18f47q10.h: 19698: extern volatile IOCBPbits_t IOCBPbits @ 0xF0F;
[; ;pic18f47q10.h: 19743: extern volatile unsigned char INLVLB @ 0xF10;
"19745
[; ;pic18f47q10.h: 19745: asm("INLVLB equ 0F10h");
[; <" INLVLB equ 0F10h ;# ">
[; ;pic18f47q10.h: 19748: typedef union {
[; ;pic18f47q10.h: 19749: struct {
[; ;pic18f47q10.h: 19750: unsigned INLVLB0 :1;
[; ;pic18f47q10.h: 19751: unsigned INLVLB1 :1;
[; ;pic18f47q10.h: 19752: unsigned INLVLB2 :1;
[; ;pic18f47q10.h: 19753: unsigned INLVLB3 :1;
[; ;pic18f47q10.h: 19754: unsigned INLVLB4 :1;
[; ;pic18f47q10.h: 19755: unsigned INLVLB5 :1;
[; ;pic18f47q10.h: 19756: unsigned INLVLB6 :1;
[; ;pic18f47q10.h: 19757: unsigned INLVLB7 :1;
[; ;pic18f47q10.h: 19758: };
[; ;pic18f47q10.h: 19759: } INLVLBbits_t;
[; ;pic18f47q10.h: 19760: extern volatile INLVLBbits_t INLVLBbits @ 0xF10;
[; ;pic18f47q10.h: 19805: extern volatile unsigned char SLRCONB @ 0xF11;
"19807
[; ;pic18f47q10.h: 19807: asm("SLRCONB equ 0F11h");
[; <" SLRCONB equ 0F11h ;# ">
[; ;pic18f47q10.h: 19810: typedef union {
[; ;pic18f47q10.h: 19811: struct {
[; ;pic18f47q10.h: 19812: unsigned SLRB0 :1;
[; ;pic18f47q10.h: 19813: unsigned SLRB1 :1;
[; ;pic18f47q10.h: 19814: unsigned SLRB2 :1;
[; ;pic18f47q10.h: 19815: unsigned SLRB3 :1;
[; ;pic18f47q10.h: 19816: unsigned SLRB4 :1;
[; ;pic18f47q10.h: 19817: unsigned SLRB5 :1;
[; ;pic18f47q10.h: 19818: unsigned SLRB6 :1;
[; ;pic18f47q10.h: 19819: unsigned SLRB7 :1;
[; ;pic18f47q10.h: 19820: };
[; ;pic18f47q10.h: 19821: } SLRCONBbits_t;
[; ;pic18f47q10.h: 19822: extern volatile SLRCONBbits_t SLRCONBbits @ 0xF11;
[; ;pic18f47q10.h: 19867: extern volatile unsigned char ODCONB @ 0xF12;
"19869
[; ;pic18f47q10.h: 19869: asm("ODCONB equ 0F12h");
[; <" ODCONB equ 0F12h ;# ">
[; ;pic18f47q10.h: 19872: typedef union {
[; ;pic18f47q10.h: 19873: struct {
[; ;pic18f47q10.h: 19874: unsigned ODCB0 :1;
[; ;pic18f47q10.h: 19875: unsigned ODCB1 :1;
[; ;pic18f47q10.h: 19876: unsigned ODCB2 :1;
[; ;pic18f47q10.h: 19877: unsigned ODCB3 :1;
[; ;pic18f47q10.h: 19878: unsigned ODCB4 :1;
[; ;pic18f47q10.h: 19879: unsigned ODCB5 :1;
[; ;pic18f47q10.h: 19880: unsigned ODCB6 :1;
[; ;pic18f47q10.h: 19881: unsigned ODCB7 :1;
[; ;pic18f47q10.h: 19882: };
[; ;pic18f47q10.h: 19883: } ODCONBbits_t;
[; ;pic18f47q10.h: 19884: extern volatile ODCONBbits_t ODCONBbits @ 0xF12;
[; ;pic18f47q10.h: 19929: extern volatile unsigned char WPUB @ 0xF13;
"19931
[; ;pic18f47q10.h: 19931: asm("WPUB equ 0F13h");
[; <" WPUB equ 0F13h ;# ">
[; ;pic18f47q10.h: 19934: typedef union {
[; ;pic18f47q10.h: 19935: struct {
[; ;pic18f47q10.h: 19936: unsigned WPUB0 :1;
[; ;pic18f47q10.h: 19937: unsigned WPUB1 :1;
[; ;pic18f47q10.h: 19938: unsigned WPUB2 :1;
[; ;pic18f47q10.h: 19939: unsigned WPUB3 :1;
[; ;pic18f47q10.h: 19940: unsigned WPUB4 :1;
[; ;pic18f47q10.h: 19941: unsigned WPUB5 :1;
[; ;pic18f47q10.h: 19942: unsigned WPUB6 :1;
[; ;pic18f47q10.h: 19943: unsigned WPUB7 :1;
[; ;pic18f47q10.h: 19944: };
[; ;pic18f47q10.h: 19945: } WPUBbits_t;
[; ;pic18f47q10.h: 19946: extern volatile WPUBbits_t WPUBbits @ 0xF13;
[; ;pic18f47q10.h: 19991: extern volatile unsigned char ANSELB @ 0xF14;
"19993
[; ;pic18f47q10.h: 19993: asm("ANSELB equ 0F14h");
[; <" ANSELB equ 0F14h ;# ">
[; ;pic18f47q10.h: 19996: typedef union {
[; ;pic18f47q10.h: 19997: struct {
[; ;pic18f47q10.h: 19998: unsigned ANSELB0 :1;
[; ;pic18f47q10.h: 19999: unsigned ANSELB1 :1;
[; ;pic18f47q10.h: 20000: unsigned ANSELB2 :1;
[; ;pic18f47q10.h: 20001: unsigned ANSELB3 :1;
[; ;pic18f47q10.h: 20002: unsigned ANSELB4 :1;
[; ;pic18f47q10.h: 20003: unsigned ANSELB5 :1;
[; ;pic18f47q10.h: 20004: unsigned ANSELB6 :1;
[; ;pic18f47q10.h: 20005: unsigned ANSELB7 :1;
[; ;pic18f47q10.h: 20006: };
[; ;pic18f47q10.h: 20007: } ANSELBbits_t;
[; ;pic18f47q10.h: 20008: extern volatile ANSELBbits_t ANSELBbits @ 0xF14;
[; ;pic18f47q10.h: 20053: extern volatile unsigned char IOCCF @ 0xF15;
"20055
[; ;pic18f47q10.h: 20055: asm("IOCCF equ 0F15h");
[; <" IOCCF equ 0F15h ;# ">
[; ;pic18f47q10.h: 20058: typedef union {
[; ;pic18f47q10.h: 20059: struct {
[; ;pic18f47q10.h: 20060: unsigned IOCCF0 :1;
[; ;pic18f47q10.h: 20061: unsigned IOCCF1 :1;
[; ;pic18f47q10.h: 20062: unsigned IOCCF2 :1;
[; ;pic18f47q10.h: 20063: unsigned IOCCF3 :1;
[; ;pic18f47q10.h: 20064: unsigned IOCCF4 :1;
[; ;pic18f47q10.h: 20065: unsigned IOCCF5 :1;
[; ;pic18f47q10.h: 20066: unsigned IOCCF6 :1;
[; ;pic18f47q10.h: 20067: unsigned IOCCF7 :1;
[; ;pic18f47q10.h: 20068: };
[; ;pic18f47q10.h: 20069: } IOCCFbits_t;
[; ;pic18f47q10.h: 20070: extern volatile IOCCFbits_t IOCCFbits @ 0xF15;
[; ;pic18f47q10.h: 20115: extern volatile unsigned char IOCCN @ 0xF16;
"20117
[; ;pic18f47q10.h: 20117: asm("IOCCN equ 0F16h");
[; <" IOCCN equ 0F16h ;# ">
[; ;pic18f47q10.h: 20120: typedef union {
[; ;pic18f47q10.h: 20121: struct {
[; ;pic18f47q10.h: 20122: unsigned IOCCN0 :1;
[; ;pic18f47q10.h: 20123: unsigned IOCCN1 :1;
[; ;pic18f47q10.h: 20124: unsigned IOCCN2 :1;
[; ;pic18f47q10.h: 20125: unsigned IOCCN3 :1;
[; ;pic18f47q10.h: 20126: unsigned IOCCN4 :1;
[; ;pic18f47q10.h: 20127: unsigned IOCCN5 :1;
[; ;pic18f47q10.h: 20128: unsigned IOCCN6 :1;
[; ;pic18f47q10.h: 20129: unsigned IOCCN7 :1;
[; ;pic18f47q10.h: 20130: };
[; ;pic18f47q10.h: 20131: } IOCCNbits_t;
[; ;pic18f47q10.h: 20132: extern volatile IOCCNbits_t IOCCNbits @ 0xF16;
[; ;pic18f47q10.h: 20177: extern volatile unsigned char IOCCP @ 0xF17;
"20179
[; ;pic18f47q10.h: 20179: asm("IOCCP equ 0F17h");
[; <" IOCCP equ 0F17h ;# ">
[; ;pic18f47q10.h: 20182: typedef union {
[; ;pic18f47q10.h: 20183: struct {
[; ;pic18f47q10.h: 20184: unsigned IOCCP0 :1;
[; ;pic18f47q10.h: 20185: unsigned IOCCP1 :1;
[; ;pic18f47q10.h: 20186: unsigned IOCCP2 :1;
[; ;pic18f47q10.h: 20187: unsigned IOCCP3 :1;
[; ;pic18f47q10.h: 20188: unsigned IOCCP4 :1;
[; ;pic18f47q10.h: 20189: unsigned IOCCP5 :1;
[; ;pic18f47q10.h: 20190: unsigned IOCCP6 :1;
[; ;pic18f47q10.h: 20191: unsigned IOCCP7 :1;
[; ;pic18f47q10.h: 20192: };
[; ;pic18f47q10.h: 20193: } IOCCPbits_t;
[; ;pic18f47q10.h: 20194: extern volatile IOCCPbits_t IOCCPbits @ 0xF17;
[; ;pic18f47q10.h: 20239: extern volatile unsigned char INLVLC @ 0xF18;
"20241
[; ;pic18f47q10.h: 20241: asm("INLVLC equ 0F18h");
[; <" INLVLC equ 0F18h ;# ">
[; ;pic18f47q10.h: 20244: typedef union {
[; ;pic18f47q10.h: 20245: struct {
[; ;pic18f47q10.h: 20246: unsigned INLVLC0 :1;
[; ;pic18f47q10.h: 20247: unsigned INLVLC1 :1;
[; ;pic18f47q10.h: 20248: unsigned INLVLC2 :1;
[; ;pic18f47q10.h: 20249: unsigned INLVLC3 :1;
[; ;pic18f47q10.h: 20250: unsigned INLVLC4 :1;
[; ;pic18f47q10.h: 20251: unsigned INLVLC5 :1;
[; ;pic18f47q10.h: 20252: unsigned INLVLC6 :1;
[; ;pic18f47q10.h: 20253: unsigned INLVLC7 :1;
[; ;pic18f47q10.h: 20254: };
[; ;pic18f47q10.h: 20255: } INLVLCbits_t;
[; ;pic18f47q10.h: 20256: extern volatile INLVLCbits_t INLVLCbits @ 0xF18;
[; ;pic18f47q10.h: 20301: extern volatile unsigned char SLRCONC @ 0xF19;
"20303
[; ;pic18f47q10.h: 20303: asm("SLRCONC equ 0F19h");
[; <" SLRCONC equ 0F19h ;# ">
[; ;pic18f47q10.h: 20306: typedef union {
[; ;pic18f47q10.h: 20307: struct {
[; ;pic18f47q10.h: 20308: unsigned SLRC0 :1;
[; ;pic18f47q10.h: 20309: unsigned SLRC1 :1;
[; ;pic18f47q10.h: 20310: unsigned SLRC2 :1;
[; ;pic18f47q10.h: 20311: unsigned SLRC3 :1;
[; ;pic18f47q10.h: 20312: unsigned SLRC4 :1;
[; ;pic18f47q10.h: 20313: unsigned SLRC5 :1;
[; ;pic18f47q10.h: 20314: unsigned SLRC6 :1;
[; ;pic18f47q10.h: 20315: unsigned SLRC7 :1;
[; ;pic18f47q10.h: 20316: };
[; ;pic18f47q10.h: 20317: } SLRCONCbits_t;
[; ;pic18f47q10.h: 20318: extern volatile SLRCONCbits_t SLRCONCbits @ 0xF19;
[; ;pic18f47q10.h: 20363: extern volatile unsigned char ODCONC @ 0xF1A;
"20365
[; ;pic18f47q10.h: 20365: asm("ODCONC equ 0F1Ah");
[; <" ODCONC equ 0F1Ah ;# ">
[; ;pic18f47q10.h: 20368: typedef union {
[; ;pic18f47q10.h: 20369: struct {
[; ;pic18f47q10.h: 20370: unsigned ODCC0 :1;
[; ;pic18f47q10.h: 20371: unsigned ODCC1 :1;
[; ;pic18f47q10.h: 20372: unsigned ODCC2 :1;
[; ;pic18f47q10.h: 20373: unsigned ODCC3 :1;
[; ;pic18f47q10.h: 20374: unsigned ODCC4 :1;
[; ;pic18f47q10.h: 20375: unsigned ODCC5 :1;
[; ;pic18f47q10.h: 20376: unsigned ODCC6 :1;
[; ;pic18f47q10.h: 20377: unsigned ODCC7 :1;
[; ;pic18f47q10.h: 20378: };
[; ;pic18f47q10.h: 20379: } ODCONCbits_t;
[; ;pic18f47q10.h: 20380: extern volatile ODCONCbits_t ODCONCbits @ 0xF1A;
[; ;pic18f47q10.h: 20425: extern volatile unsigned char WPUC @ 0xF1B;
"20427
[; ;pic18f47q10.h: 20427: asm("WPUC equ 0F1Bh");
[; <" WPUC equ 0F1Bh ;# ">
[; ;pic18f47q10.h: 20430: typedef union {
[; ;pic18f47q10.h: 20431: struct {
[; ;pic18f47q10.h: 20432: unsigned WPUC0 :1;
[; ;pic18f47q10.h: 20433: unsigned WPUC1 :1;
[; ;pic18f47q10.h: 20434: unsigned WPUC2 :1;
[; ;pic18f47q10.h: 20435: unsigned WPUC3 :1;
[; ;pic18f47q10.h: 20436: unsigned WPUC4 :1;
[; ;pic18f47q10.h: 20437: unsigned WPUC5 :1;
[; ;pic18f47q10.h: 20438: unsigned WPUC6 :1;
[; ;pic18f47q10.h: 20439: unsigned WPUC7 :1;
[; ;pic18f47q10.h: 20440: };
[; ;pic18f47q10.h: 20441: } WPUCbits_t;
[; ;pic18f47q10.h: 20442: extern volatile WPUCbits_t WPUCbits @ 0xF1B;
[; ;pic18f47q10.h: 20487: extern volatile unsigned char ANSELC @ 0xF1C;
"20489
[; ;pic18f47q10.h: 20489: asm("ANSELC equ 0F1Ch");
[; <" ANSELC equ 0F1Ch ;# ">
[; ;pic18f47q10.h: 20492: typedef union {
[; ;pic18f47q10.h: 20493: struct {
[; ;pic18f47q10.h: 20494: unsigned ANSELC0 :1;
[; ;pic18f47q10.h: 20495: unsigned ANSELC1 :1;
[; ;pic18f47q10.h: 20496: unsigned ANSELC2 :1;
[; ;pic18f47q10.h: 20497: unsigned ANSELC3 :1;
[; ;pic18f47q10.h: 20498: unsigned ANSELC4 :1;
[; ;pic18f47q10.h: 20499: unsigned ANSELC5 :1;
[; ;pic18f47q10.h: 20500: unsigned ANSELC6 :1;
[; ;pic18f47q10.h: 20501: unsigned ANSELC7 :1;
[; ;pic18f47q10.h: 20502: };
[; ;pic18f47q10.h: 20503: } ANSELCbits_t;
[; ;pic18f47q10.h: 20504: extern volatile ANSELCbits_t ANSELCbits @ 0xF1C;
[; ;pic18f47q10.h: 20549: extern volatile unsigned char INLVLD @ 0xF1D;
"20551
[; ;pic18f47q10.h: 20551: asm("INLVLD equ 0F1Dh");
[; <" INLVLD equ 0F1Dh ;# ">
[; ;pic18f47q10.h: 20554: typedef union {
[; ;pic18f47q10.h: 20555: struct {
[; ;pic18f47q10.h: 20556: unsigned INLVLD0 :1;
[; ;pic18f47q10.h: 20557: unsigned INLVLD1 :1;
[; ;pic18f47q10.h: 20558: unsigned INLVLD2 :1;
[; ;pic18f47q10.h: 20559: unsigned INLVLD3 :1;
[; ;pic18f47q10.h: 20560: unsigned INLVLD4 :1;
[; ;pic18f47q10.h: 20561: unsigned INLVLD5 :1;
[; ;pic18f47q10.h: 20562: unsigned INLVLD6 :1;
[; ;pic18f47q10.h: 20563: unsigned INLVLD7 :1;
[; ;pic18f47q10.h: 20564: };
[; ;pic18f47q10.h: 20565: } INLVLDbits_t;
[; ;pic18f47q10.h: 20566: extern volatile INLVLDbits_t INLVLDbits @ 0xF1D;
[; ;pic18f47q10.h: 20611: extern volatile unsigned char SLRCOND @ 0xF1E;
"20613
[; ;pic18f47q10.h: 20613: asm("SLRCOND equ 0F1Eh");
[; <" SLRCOND equ 0F1Eh ;# ">
[; ;pic18f47q10.h: 20616: typedef union {
[; ;pic18f47q10.h: 20617: struct {
[; ;pic18f47q10.h: 20618: unsigned SLRD0 :1;
[; ;pic18f47q10.h: 20619: unsigned SLRD1 :1;
[; ;pic18f47q10.h: 20620: unsigned SLRD2 :1;
[; ;pic18f47q10.h: 20621: unsigned SLRD3 :1;
[; ;pic18f47q10.h: 20622: unsigned SLRD4 :1;
[; ;pic18f47q10.h: 20623: unsigned SLRD5 :1;
[; ;pic18f47q10.h: 20624: unsigned SLRD6 :1;
[; ;pic18f47q10.h: 20625: unsigned SLRD7 :1;
[; ;pic18f47q10.h: 20626: };
[; ;pic18f47q10.h: 20627: } SLRCONDbits_t;
[; ;pic18f47q10.h: 20628: extern volatile SLRCONDbits_t SLRCONDbits @ 0xF1E;
[; ;pic18f47q10.h: 20673: extern volatile unsigned char ODCOND @ 0xF1F;
"20675
[; ;pic18f47q10.h: 20675: asm("ODCOND equ 0F1Fh");
[; <" ODCOND equ 0F1Fh ;# ">
[; ;pic18f47q10.h: 20678: typedef union {
[; ;pic18f47q10.h: 20679: struct {
[; ;pic18f47q10.h: 20680: unsigned ODCD0 :1;
[; ;pic18f47q10.h: 20681: unsigned ODCD1 :1;
[; ;pic18f47q10.h: 20682: unsigned ODCD2 :1;
[; ;pic18f47q10.h: 20683: unsigned ODCD3 :1;
[; ;pic18f47q10.h: 20684: unsigned ODCD4 :1;
[; ;pic18f47q10.h: 20685: unsigned ODCD5 :1;
[; ;pic18f47q10.h: 20686: unsigned ODCD6 :1;
[; ;pic18f47q10.h: 20687: unsigned ODCD7 :1;
[; ;pic18f47q10.h: 20688: };
[; ;pic18f47q10.h: 20689: } ODCONDbits_t;
[; ;pic18f47q10.h: 20690: extern volatile ODCONDbits_t ODCONDbits @ 0xF1F;
[; ;pic18f47q10.h: 20735: extern volatile unsigned char WPUD @ 0xF20;
"20737
[; ;pic18f47q10.h: 20737: asm("WPUD equ 0F20h");
[; <" WPUD equ 0F20h ;# ">
[; ;pic18f47q10.h: 20740: typedef union {
[; ;pic18f47q10.h: 20741: struct {
[; ;pic18f47q10.h: 20742: unsigned WPUD0 :1;
[; ;pic18f47q10.h: 20743: unsigned WPUD1 :1;
[; ;pic18f47q10.h: 20744: unsigned WPUD2 :1;
[; ;pic18f47q10.h: 20745: unsigned WPUD3 :1;
[; ;pic18f47q10.h: 20746: unsigned WPUD4 :1;
[; ;pic18f47q10.h: 20747: unsigned WPUD5 :1;
[; ;pic18f47q10.h: 20748: unsigned WPUD6 :1;
[; ;pic18f47q10.h: 20749: unsigned WPUD7 :1;
[; ;pic18f47q10.h: 20750: };
[; ;pic18f47q10.h: 20751: } WPUDbits_t;
[; ;pic18f47q10.h: 20752: extern volatile WPUDbits_t WPUDbits @ 0xF20;
[; ;pic18f47q10.h: 20797: extern volatile unsigned char ANSELD @ 0xF21;
"20799
[; ;pic18f47q10.h: 20799: asm("ANSELD equ 0F21h");
[; <" ANSELD equ 0F21h ;# ">
[; ;pic18f47q10.h: 20802: typedef union {
[; ;pic18f47q10.h: 20803: struct {
[; ;pic18f47q10.h: 20804: unsigned ANSELD0 :1;
[; ;pic18f47q10.h: 20805: unsigned ANSELD1 :1;
[; ;pic18f47q10.h: 20806: unsigned ANSELD2 :1;
[; ;pic18f47q10.h: 20807: unsigned ANSELD3 :1;
[; ;pic18f47q10.h: 20808: unsigned ANSELD4 :1;
[; ;pic18f47q10.h: 20809: unsigned ANSELD5 :1;
[; ;pic18f47q10.h: 20810: unsigned ANSELD6 :1;
[; ;pic18f47q10.h: 20811: unsigned ANSELD7 :1;
[; ;pic18f47q10.h: 20812: };
[; ;pic18f47q10.h: 20813: } ANSELDbits_t;
[; ;pic18f47q10.h: 20814: extern volatile ANSELDbits_t ANSELDbits @ 0xF21;
[; ;pic18f47q10.h: 20859: extern volatile unsigned char IOCEF @ 0xF22;
"20861
[; ;pic18f47q10.h: 20861: asm("IOCEF equ 0F22h");
[; <" IOCEF equ 0F22h ;# ">
[; ;pic18f47q10.h: 20864: typedef union {
[; ;pic18f47q10.h: 20865: struct {
[; ;pic18f47q10.h: 20866: unsigned IOCEF0 :1;
[; ;pic18f47q10.h: 20867: unsigned IOCEF1 :1;
[; ;pic18f47q10.h: 20868: unsigned IOCEF2 :1;
[; ;pic18f47q10.h: 20869: unsigned IOCEF3 :1;
[; ;pic18f47q10.h: 20870: };
[; ;pic18f47q10.h: 20871: } IOCEFbits_t;
[; ;pic18f47q10.h: 20872: extern volatile IOCEFbits_t IOCEFbits @ 0xF22;
[; ;pic18f47q10.h: 20897: extern volatile unsigned char IOCEN @ 0xF23;
"20899
[; ;pic18f47q10.h: 20899: asm("IOCEN equ 0F23h");
[; <" IOCEN equ 0F23h ;# ">
[; ;pic18f47q10.h: 20902: typedef union {
[; ;pic18f47q10.h: 20903: struct {
[; ;pic18f47q10.h: 20904: unsigned IOCEN0 :1;
[; ;pic18f47q10.h: 20905: unsigned IOCEN1 :1;
[; ;pic18f47q10.h: 20906: unsigned IOCEN2 :1;
[; ;pic18f47q10.h: 20907: unsigned IOCEN3 :1;
[; ;pic18f47q10.h: 20908: };
[; ;pic18f47q10.h: 20909: } IOCENbits_t;
[; ;pic18f47q10.h: 20910: extern volatile IOCENbits_t IOCENbits @ 0xF23;
[; ;pic18f47q10.h: 20935: extern volatile unsigned char IOCEP @ 0xF24;
"20937
[; ;pic18f47q10.h: 20937: asm("IOCEP equ 0F24h");
[; <" IOCEP equ 0F24h ;# ">
[; ;pic18f47q10.h: 20940: typedef union {
[; ;pic18f47q10.h: 20941: struct {
[; ;pic18f47q10.h: 20942: unsigned IOCEP0 :1;
[; ;pic18f47q10.h: 20943: unsigned IOCEP1 :1;
[; ;pic18f47q10.h: 20944: unsigned IOCEP2 :1;
[; ;pic18f47q10.h: 20945: unsigned IOCEP3 :1;
[; ;pic18f47q10.h: 20946: };
[; ;pic18f47q10.h: 20947: } IOCEPbits_t;
[; ;pic18f47q10.h: 20948: extern volatile IOCEPbits_t IOCEPbits @ 0xF24;
[; ;pic18f47q10.h: 20973: extern volatile unsigned char INLVLE @ 0xF25;
"20975
[; ;pic18f47q10.h: 20975: asm("INLVLE equ 0F25h");
[; <" INLVLE equ 0F25h ;# ">
[; ;pic18f47q10.h: 20978: typedef union {
[; ;pic18f47q10.h: 20979: struct {
[; ;pic18f47q10.h: 20980: unsigned INLVLE0 :1;
[; ;pic18f47q10.h: 20981: unsigned INLVLE1 :1;
[; ;pic18f47q10.h: 20982: unsigned INLVLE2 :1;
[; ;pic18f47q10.h: 20983: unsigned INLVLE3 :1;
[; ;pic18f47q10.h: 20984: };
[; ;pic18f47q10.h: 20985: } INLVLEbits_t;
[; ;pic18f47q10.h: 20986: extern volatile INLVLEbits_t INLVLEbits @ 0xF25;
[; ;pic18f47q10.h: 21011: extern volatile unsigned char SLRCONE @ 0xF26;
"21013
[; ;pic18f47q10.h: 21013: asm("SLRCONE equ 0F26h");
[; <" SLRCONE equ 0F26h ;# ">
[; ;pic18f47q10.h: 21016: typedef union {
[; ;pic18f47q10.h: 21017: struct {
[; ;pic18f47q10.h: 21018: unsigned SLRE0 :1;
[; ;pic18f47q10.h: 21019: unsigned SLRE1 :1;
[; ;pic18f47q10.h: 21020: unsigned SLRE2 :1;
[; ;pic18f47q10.h: 21021: };
[; ;pic18f47q10.h: 21022: } SLRCONEbits_t;
[; ;pic18f47q10.h: 21023: extern volatile SLRCONEbits_t SLRCONEbits @ 0xF26;
[; ;pic18f47q10.h: 21043: extern volatile unsigned char ODCONE @ 0xF27;
"21045
[; ;pic18f47q10.h: 21045: asm("ODCONE equ 0F27h");
[; <" ODCONE equ 0F27h ;# ">
[; ;pic18f47q10.h: 21048: typedef union {
[; ;pic18f47q10.h: 21049: struct {
[; ;pic18f47q10.h: 21050: unsigned ODCE0 :1;
[; ;pic18f47q10.h: 21051: unsigned ODCE1 :1;
[; ;pic18f47q10.h: 21052: unsigned ODCE2 :1;
[; ;pic18f47q10.h: 21053: };
[; ;pic18f47q10.h: 21054: } ODCONEbits_t;
[; ;pic18f47q10.h: 21055: extern volatile ODCONEbits_t ODCONEbits @ 0xF27;
[; ;pic18f47q10.h: 21075: extern volatile unsigned char WPUE @ 0xF28;
"21077
[; ;pic18f47q10.h: 21077: asm("WPUE equ 0F28h");
[; <" WPUE equ 0F28h ;# ">
[; ;pic18f47q10.h: 21080: typedef union {
[; ;pic18f47q10.h: 21081: struct {
[; ;pic18f47q10.h: 21082: unsigned WPUE0 :1;
[; ;pic18f47q10.h: 21083: unsigned WPUE1 :1;
[; ;pic18f47q10.h: 21084: unsigned WPUE2 :1;
[; ;pic18f47q10.h: 21085: unsigned WPUE3 :1;
[; ;pic18f47q10.h: 21086: };
[; ;pic18f47q10.h: 21087: } WPUEbits_t;
[; ;pic18f47q10.h: 21088: extern volatile WPUEbits_t WPUEbits @ 0xF28;
[; ;pic18f47q10.h: 21113: extern volatile unsigned char ANSELE @ 0xF29;
"21115
[; ;pic18f47q10.h: 21115: asm("ANSELE equ 0F29h");
[; <" ANSELE equ 0F29h ;# ">
[; ;pic18f47q10.h: 21118: typedef union {
[; ;pic18f47q10.h: 21119: struct {
[; ;pic18f47q10.h: 21120: unsigned ANSELE0 :1;
[; ;pic18f47q10.h: 21121: unsigned ANSELE1 :1;
[; ;pic18f47q10.h: 21122: unsigned ANSELE2 :1;
[; ;pic18f47q10.h: 21123: };
[; ;pic18f47q10.h: 21124: } ANSELEbits_t;
[; ;pic18f47q10.h: 21125: extern volatile ANSELEbits_t ANSELEbits @ 0xF29;
[; ;pic18f47q10.h: 21145: extern volatile unsigned char HLVDCON0 @ 0xF2A;
"21147
[; ;pic18f47q10.h: 21147: asm("HLVDCON0 equ 0F2Ah");
[; <" HLVDCON0 equ 0F2Ah ;# ">
[; ;pic18f47q10.h: 21150: typedef union {
[; ;pic18f47q10.h: 21151: struct {
[; ;pic18f47q10.h: 21152: unsigned INTL :1;
[; ;pic18f47q10.h: 21153: unsigned INTH :1;
[; ;pic18f47q10.h: 21154: unsigned :2;
[; ;pic18f47q10.h: 21155: unsigned RDY :1;
[; ;pic18f47q10.h: 21156: unsigned OUT :1;
[; ;pic18f47q10.h: 21157: unsigned :1;
[; ;pic18f47q10.h: 21158: unsigned EN :1;
[; ;pic18f47q10.h: 21159: };
[; ;pic18f47q10.h: 21160: struct {
[; ;pic18f47q10.h: 21161: unsigned HLVDINTL :1;
[; ;pic18f47q10.h: 21162: unsigned HLVDINTH :1;
[; ;pic18f47q10.h: 21163: unsigned :2;
[; ;pic18f47q10.h: 21164: unsigned HLVDRDY :1;
[; ;pic18f47q10.h: 21165: unsigned HLVDOUT :1;
[; ;pic18f47q10.h: 21166: unsigned :1;
[; ;pic18f47q10.h: 21167: unsigned HLVDEN :1;
[; ;pic18f47q10.h: 21168: };
[; ;pic18f47q10.h: 21169: } HLVDCON0bits_t;
[; ;pic18f47q10.h: 21170: extern volatile HLVDCON0bits_t HLVDCON0bits @ 0xF2A;
[; ;pic18f47q10.h: 21225: extern volatile unsigned char HLVDCON1 @ 0xF2B;
"21227
[; ;pic18f47q10.h: 21227: asm("HLVDCON1 equ 0F2Bh");
[; <" HLVDCON1 equ 0F2Bh ;# ">
[; ;pic18f47q10.h: 21230: typedef union {
[; ;pic18f47q10.h: 21231: struct {
[; ;pic18f47q10.h: 21232: unsigned SEL :4;
[; ;pic18f47q10.h: 21233: };
[; ;pic18f47q10.h: 21234: struct {
[; ;pic18f47q10.h: 21235: unsigned SEL0 :1;
[; ;pic18f47q10.h: 21236: unsigned SEL1 :1;
[; ;pic18f47q10.h: 21237: unsigned SEL2 :1;
[; ;pic18f47q10.h: 21238: unsigned SEL3 :1;
[; ;pic18f47q10.h: 21239: };
[; ;pic18f47q10.h: 21240: struct {
[; ;pic18f47q10.h: 21241: unsigned HLVDSEL0 :1;
[; ;pic18f47q10.h: 21242: unsigned HLVDSEL1 :1;
[; ;pic18f47q10.h: 21243: unsigned HLVDSEL2 :1;
[; ;pic18f47q10.h: 21244: unsigned HLVDSEL3 :1;
[; ;pic18f47q10.h: 21245: };
[; ;pic18f47q10.h: 21246: } HLVDCON1bits_t;
[; ;pic18f47q10.h: 21247: extern volatile HLVDCON1bits_t HLVDCON1bits @ 0xF2B;
[; ;pic18f47q10.h: 21297: extern volatile unsigned char FVRCON @ 0xF2C;
"21299
[; ;pic18f47q10.h: 21299: asm("FVRCON equ 0F2Ch");
[; <" FVRCON equ 0F2Ch ;# ">
[; ;pic18f47q10.h: 21302: typedef union {
[; ;pic18f47q10.h: 21303: struct {
[; ;pic18f47q10.h: 21304: unsigned ADFVR :2;
[; ;pic18f47q10.h: 21305: unsigned CDAFVR :2;
[; ;pic18f47q10.h: 21306: unsigned TSRNG :1;
[; ;pic18f47q10.h: 21307: unsigned TSEN :1;
[; ;pic18f47q10.h: 21308: unsigned RDY :1;
[; ;pic18f47q10.h: 21309: unsigned EN :1;
[; ;pic18f47q10.h: 21310: };
[; ;pic18f47q10.h: 21311: struct {
[; ;pic18f47q10.h: 21312: unsigned ADFVR0 :1;
[; ;pic18f47q10.h: 21313: unsigned ADFVR1 :1;
[; ;pic18f47q10.h: 21314: unsigned CDAFVR0 :1;
[; ;pic18f47q10.h: 21315: unsigned CDAFVR1 :1;
[; ;pic18f47q10.h: 21316: unsigned :2;
[; ;pic18f47q10.h: 21317: unsigned FVRRDY :1;
[; ;pic18f47q10.h: 21318: unsigned FVREN :1;
[; ;pic18f47q10.h: 21319: };
[; ;pic18f47q10.h: 21320: } FVRCONbits_t;
[; ;pic18f47q10.h: 21321: extern volatile FVRCONbits_t FVRCONbits @ 0xF2C;
[; ;pic18f47q10.h: 21386: extern volatile unsigned char ZCDCON @ 0xF2D;
"21388
[; ;pic18f47q10.h: 21388: asm("ZCDCON equ 0F2Dh");
[; <" ZCDCON equ 0F2Dh ;# ">
[; ;pic18f47q10.h: 21391: typedef union {
[; ;pic18f47q10.h: 21392: struct {
[; ;pic18f47q10.h: 21393: unsigned INTN :1;
[; ;pic18f47q10.h: 21394: unsigned INTP :1;
[; ;pic18f47q10.h: 21395: unsigned :2;
[; ;pic18f47q10.h: 21396: unsigned POL :1;
[; ;pic18f47q10.h: 21397: unsigned OUT :1;
[; ;pic18f47q10.h: 21398: unsigned :1;
[; ;pic18f47q10.h: 21399: unsigned SEN :1;
[; ;pic18f47q10.h: 21400: };
[; ;pic18f47q10.h: 21401: struct {
[; ;pic18f47q10.h: 21402: unsigned ZCDINTN :1;
[; ;pic18f47q10.h: 21403: unsigned ZCDINTP :1;
[; ;pic18f47q10.h: 21404: unsigned :2;
[; ;pic18f47q10.h: 21405: unsigned ZCDPOL :1;
[; ;pic18f47q10.h: 21406: unsigned ZCDOUT :1;
[; ;pic18f47q10.h: 21407: unsigned :1;
[; ;pic18f47q10.h: 21408: unsigned ZCDSEN :1;
[; ;pic18f47q10.h: 21409: };
[; ;pic18f47q10.h: 21410: } ZCDCONbits_t;
[; ;pic18f47q10.h: 21411: extern volatile ZCDCONbits_t ZCDCONbits @ 0xF2D;
[; ;pic18f47q10.h: 21466: extern volatile unsigned char DAC1CON0 @ 0xF2E;
"21468
[; ;pic18f47q10.h: 21468: asm("DAC1CON0 equ 0F2Eh");
[; <" DAC1CON0 equ 0F2Eh ;# ">
[; ;pic18f47q10.h: 21471: typedef union {
[; ;pic18f47q10.h: 21472: struct {
[; ;pic18f47q10.h: 21473: unsigned NSS :1;
[; ;pic18f47q10.h: 21474: unsigned :1;
[; ;pic18f47q10.h: 21475: unsigned PSS :2;
[; ;pic18f47q10.h: 21476: unsigned OE2 :1;
[; ;pic18f47q10.h: 21477: unsigned OE1 :1;
[; ;pic18f47q10.h: 21478: unsigned :1;
[; ;pic18f47q10.h: 21479: unsigned EN :1;
[; ;pic18f47q10.h: 21480: };
[; ;pic18f47q10.h: 21481: struct {
[; ;pic18f47q10.h: 21482: unsigned DAC1NSS :1;
[; ;pic18f47q10.h: 21483: unsigned :1;
[; ;pic18f47q10.h: 21484: unsigned DAC1PSS0 :1;
[; ;pic18f47q10.h: 21485: unsigned DAC1PSS1 :1;
[; ;pic18f47q10.h: 21486: unsigned DAC1OE2 :1;
[; ;pic18f47q10.h: 21487: unsigned DAC1OE1 :1;
[; ;pic18f47q10.h: 21488: unsigned :1;
[; ;pic18f47q10.h: 21489: unsigned DAC1EN :1;
[; ;pic18f47q10.h: 21490: };
[; ;pic18f47q10.h: 21491: struct {
[; ;pic18f47q10.h: 21492: unsigned :2;
[; ;pic18f47q10.h: 21493: unsigned PSS0 :1;
[; ;pic18f47q10.h: 21494: unsigned PSS1 :1;
[; ;pic18f47q10.h: 21495: };
[; ;pic18f47q10.h: 21496: } DAC1CON0bits_t;
[; ;pic18f47q10.h: 21497: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0xF2E;
[; ;pic18f47q10.h: 21567: extern volatile unsigned char DAC1CON1 @ 0xF2F;
"21569
[; ;pic18f47q10.h: 21569: asm("DAC1CON1 equ 0F2Fh");
[; <" DAC1CON1 equ 0F2Fh ;# ">
[; ;pic18f47q10.h: 21572: typedef union {
[; ;pic18f47q10.h: 21573: struct {
[; ;pic18f47q10.h: 21574: unsigned DAC1R :5;
[; ;pic18f47q10.h: 21575: };
[; ;pic18f47q10.h: 21576: struct {
[; ;pic18f47q10.h: 21577: unsigned DAC1R0 :1;
[; ;pic18f47q10.h: 21578: unsigned DAC1R1 :1;
[; ;pic18f47q10.h: 21579: unsigned DAC1R2 :1;
[; ;pic18f47q10.h: 21580: unsigned DAC1R3 :1;
[; ;pic18f47q10.h: 21581: unsigned DAC1R4 :1;
[; ;pic18f47q10.h: 21582: };
[; ;pic18f47q10.h: 21583: } DAC1CON1bits_t;
[; ;pic18f47q10.h: 21584: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0xF2F;
[; ;pic18f47q10.h: 21619: extern volatile unsigned char CM2CON0 @ 0xF30;
"21621
[; ;pic18f47q10.h: 21621: asm("CM2CON0 equ 0F30h");
[; <" CM2CON0 equ 0F30h ;# ">
[; ;pic18f47q10.h: 21624: typedef union {
[; ;pic18f47q10.h: 21625: struct {
[; ;pic18f47q10.h: 21626: unsigned SYNC :1;
[; ;pic18f47q10.h: 21627: unsigned HYS :1;
[; ;pic18f47q10.h: 21628: unsigned :2;
[; ;pic18f47q10.h: 21629: unsigned POL :1;
[; ;pic18f47q10.h: 21630: unsigned :1;
[; ;pic18f47q10.h: 21631: unsigned OUT :1;
[; ;pic18f47q10.h: 21632: unsigned EN :1;
[; ;pic18f47q10.h: 21633: };
[; ;pic18f47q10.h: 21634: struct {
[; ;pic18f47q10.h: 21635: unsigned C2SYNC :1;
[; ;pic18f47q10.h: 21636: unsigned C2HYS :1;
[; ;pic18f47q10.h: 21637: unsigned :2;
[; ;pic18f47q10.h: 21638: unsigned C2POL :1;
[; ;pic18f47q10.h: 21639: unsigned :1;
[; ;pic18f47q10.h: 21640: unsigned C2OUT :1;
[; ;pic18f47q10.h: 21641: unsigned C2EN :1;
[; ;pic18f47q10.h: 21642: };
[; ;pic18f47q10.h: 21643: } CM2CON0bits_t;
[; ;pic18f47q10.h: 21644: extern volatile CM2CON0bits_t CM2CON0bits @ 0xF30;
[; ;pic18f47q10.h: 21699: extern volatile unsigned char CM2CON1 @ 0xF31;
"21701
[; ;pic18f47q10.h: 21701: asm("CM2CON1 equ 0F31h");
[; <" CM2CON1 equ 0F31h ;# ">
[; ;pic18f47q10.h: 21704: typedef union {
[; ;pic18f47q10.h: 21705: struct {
[; ;pic18f47q10.h: 21706: unsigned INTN :1;
[; ;pic18f47q10.h: 21707: unsigned INTP :1;
[; ;pic18f47q10.h: 21708: };
[; ;pic18f47q10.h: 21709: struct {
[; ;pic18f47q10.h: 21710: unsigned C2INTN :1;
[; ;pic18f47q10.h: 21711: unsigned C2INTP :1;
[; ;pic18f47q10.h: 21712: };
[; ;pic18f47q10.h: 21713: } CM2CON1bits_t;
[; ;pic18f47q10.h: 21714: extern volatile CM2CON1bits_t CM2CON1bits @ 0xF31;
[; ;pic18f47q10.h: 21739: extern volatile unsigned char CM2NCH @ 0xF32;
"21741
[; ;pic18f47q10.h: 21741: asm("CM2NCH equ 0F32h");
[; <" CM2NCH equ 0F32h ;# ">
[; ;pic18f47q10.h: 21744: typedef union {
[; ;pic18f47q10.h: 21745: struct {
[; ;pic18f47q10.h: 21746: unsigned NCH :3;
[; ;pic18f47q10.h: 21747: };
[; ;pic18f47q10.h: 21748: struct {
[; ;pic18f47q10.h: 21749: unsigned NCH0 :1;
[; ;pic18f47q10.h: 21750: unsigned NCH1 :1;
[; ;pic18f47q10.h: 21751: unsigned NCH2 :1;
[; ;pic18f47q10.h: 21752: };
[; ;pic18f47q10.h: 21753: struct {
[; ;pic18f47q10.h: 21754: unsigned C2NCH0 :1;
[; ;pic18f47q10.h: 21755: unsigned C2NCH1 :1;
[; ;pic18f47q10.h: 21756: unsigned C2NCH2 :1;
[; ;pic18f47q10.h: 21757: };
[; ;pic18f47q10.h: 21758: } CM2NCHbits_t;
[; ;pic18f47q10.h: 21759: extern volatile CM2NCHbits_t CM2NCHbits @ 0xF32;
[; ;pic18f47q10.h: 21799: extern volatile unsigned char CM2PCH @ 0xF33;
"21801
[; ;pic18f47q10.h: 21801: asm("CM2PCH equ 0F33h");
[; <" CM2PCH equ 0F33h ;# ">
[; ;pic18f47q10.h: 21804: typedef union {
[; ;pic18f47q10.h: 21805: struct {
[; ;pic18f47q10.h: 21806: unsigned PCH :3;
[; ;pic18f47q10.h: 21807: };
[; ;pic18f47q10.h: 21808: struct {
[; ;pic18f47q10.h: 21809: unsigned PCH0 :1;
[; ;pic18f47q10.h: 21810: unsigned PCH1 :1;
[; ;pic18f47q10.h: 21811: unsigned PCH2 :1;
[; ;pic18f47q10.h: 21812: };
[; ;pic18f47q10.h: 21813: struct {
[; ;pic18f47q10.h: 21814: unsigned C2PCH0 :1;
[; ;pic18f47q10.h: 21815: unsigned C2PCH1 :1;
[; ;pic18f47q10.h: 21816: unsigned C2PCH2 :1;
[; ;pic18f47q10.h: 21817: };
[; ;pic18f47q10.h: 21818: } CM2PCHbits_t;
[; ;pic18f47q10.h: 21819: extern volatile CM2PCHbits_t CM2PCHbits @ 0xF33;
[; ;pic18f47q10.h: 21859: extern volatile unsigned char CM1CON0 @ 0xF34;
"21861
[; ;pic18f47q10.h: 21861: asm("CM1CON0 equ 0F34h");
[; <" CM1CON0 equ 0F34h ;# ">
[; ;pic18f47q10.h: 21864: typedef union {
[; ;pic18f47q10.h: 21865: struct {
[; ;pic18f47q10.h: 21866: unsigned SYNC :1;
[; ;pic18f47q10.h: 21867: unsigned HYS :1;
[; ;pic18f47q10.h: 21868: unsigned :2;
[; ;pic18f47q10.h: 21869: unsigned POL :1;
[; ;pic18f47q10.h: 21870: unsigned :1;
[; ;pic18f47q10.h: 21871: unsigned OUT :1;
[; ;pic18f47q10.h: 21872: unsigned EN :1;
[; ;pic18f47q10.h: 21873: };
[; ;pic18f47q10.h: 21874: struct {
[; ;pic18f47q10.h: 21875: unsigned C1SYNC :1;
[; ;pic18f47q10.h: 21876: unsigned C1HYS :1;
[; ;pic18f47q10.h: 21877: unsigned :2;
[; ;pic18f47q10.h: 21878: unsigned C1POL :1;
[; ;pic18f47q10.h: 21879: unsigned :1;
[; ;pic18f47q10.h: 21880: unsigned C1OUT :1;
[; ;pic18f47q10.h: 21881: unsigned C1EN :1;
[; ;pic18f47q10.h: 21882: };
[; ;pic18f47q10.h: 21883: } CM1CON0bits_t;
[; ;pic18f47q10.h: 21884: extern volatile CM1CON0bits_t CM1CON0bits @ 0xF34;
[; ;pic18f47q10.h: 21939: extern volatile unsigned char CM1CON1 @ 0xF35;
"21941
[; ;pic18f47q10.h: 21941: asm("CM1CON1 equ 0F35h");
[; <" CM1CON1 equ 0F35h ;# ">
[; ;pic18f47q10.h: 21944: typedef union {
[; ;pic18f47q10.h: 21945: struct {
[; ;pic18f47q10.h: 21946: unsigned INTN :1;
[; ;pic18f47q10.h: 21947: unsigned INTP :1;
[; ;pic18f47q10.h: 21948: };
[; ;pic18f47q10.h: 21949: struct {
[; ;pic18f47q10.h: 21950: unsigned C1INTN :1;
[; ;pic18f47q10.h: 21951: unsigned C1INTP :1;
[; ;pic18f47q10.h: 21952: };
[; ;pic18f47q10.h: 21953: } CM1CON1bits_t;
[; ;pic18f47q10.h: 21954: extern volatile CM1CON1bits_t CM1CON1bits @ 0xF35;
[; ;pic18f47q10.h: 21979: extern volatile unsigned char CM1NCH @ 0xF36;
"21981
[; ;pic18f47q10.h: 21981: asm("CM1NCH equ 0F36h");
[; <" CM1NCH equ 0F36h ;# ">
[; ;pic18f47q10.h: 21984: typedef union {
[; ;pic18f47q10.h: 21985: struct {
[; ;pic18f47q10.h: 21986: unsigned NCH :3;
[; ;pic18f47q10.h: 21987: };
[; ;pic18f47q10.h: 21988: struct {
[; ;pic18f47q10.h: 21989: unsigned NCH0 :1;
[; ;pic18f47q10.h: 21990: unsigned NCH1 :1;
[; ;pic18f47q10.h: 21991: unsigned NCH2 :1;
[; ;pic18f47q10.h: 21992: };
[; ;pic18f47q10.h: 21993: struct {
[; ;pic18f47q10.h: 21994: unsigned C1NCH0 :1;
[; ;pic18f47q10.h: 21995: unsigned C1NCH1 :1;
[; ;pic18f47q10.h: 21996: unsigned C1NCH2 :1;
[; ;pic18f47q10.h: 21997: };
[; ;pic18f47q10.h: 21998: } CM1NCHbits_t;
[; ;pic18f47q10.h: 21999: extern volatile CM1NCHbits_t CM1NCHbits @ 0xF36;
[; ;pic18f47q10.h: 22039: extern volatile unsigned char CM1PCH @ 0xF37;
"22041
[; ;pic18f47q10.h: 22041: asm("CM1PCH equ 0F37h");
[; <" CM1PCH equ 0F37h ;# ">
[; ;pic18f47q10.h: 22044: typedef union {
[; ;pic18f47q10.h: 22045: struct {
[; ;pic18f47q10.h: 22046: unsigned PCH :3;
[; ;pic18f47q10.h: 22047: };
[; ;pic18f47q10.h: 22048: struct {
[; ;pic18f47q10.h: 22049: unsigned PCH0 :1;
[; ;pic18f47q10.h: 22050: unsigned PCH1 :1;
[; ;pic18f47q10.h: 22051: unsigned PCH2 :1;
[; ;pic18f47q10.h: 22052: };
[; ;pic18f47q10.h: 22053: struct {
[; ;pic18f47q10.h: 22054: unsigned C1PCH0 :1;
[; ;pic18f47q10.h: 22055: unsigned C1PCH1 :1;
[; ;pic18f47q10.h: 22056: unsigned C1PCH2 :1;
[; ;pic18f47q10.h: 22057: };
[; ;pic18f47q10.h: 22058: } CM1PCHbits_t;
[; ;pic18f47q10.h: 22059: extern volatile CM1PCHbits_t CM1PCHbits @ 0xF37;
[; ;pic18f47q10.h: 22099: extern volatile unsigned char CMOUT @ 0xF38;
"22101
[; ;pic18f47q10.h: 22101: asm("CMOUT equ 0F38h");
[; <" CMOUT equ 0F38h ;# ">
[; ;pic18f47q10.h: 22104: typedef union {
[; ;pic18f47q10.h: 22105: struct {
[; ;pic18f47q10.h: 22106: unsigned MC1OUT :1;
[; ;pic18f47q10.h: 22107: unsigned MC2OUT :1;
[; ;pic18f47q10.h: 22108: };
[; ;pic18f47q10.h: 22109: } CMOUTbits_t;
[; ;pic18f47q10.h: 22110: extern volatile CMOUTbits_t CMOUTbits @ 0xF38;
[; ;pic18f47q10.h: 22125: extern volatile unsigned char CLKRCON @ 0xF39;
"22127
[; ;pic18f47q10.h: 22127: asm("CLKRCON equ 0F39h");
[; <" CLKRCON equ 0F39h ;# ">
[; ;pic18f47q10.h: 22130: typedef union {
[; ;pic18f47q10.h: 22131: struct {
[; ;pic18f47q10.h: 22132: unsigned DIV :3;
[; ;pic18f47q10.h: 22133: unsigned DC :2;
[; ;pic18f47q10.h: 22134: unsigned :2;
[; ;pic18f47q10.h: 22135: unsigned EN :1;
[; ;pic18f47q10.h: 22136: };
[; ;pic18f47q10.h: 22137: struct {
[; ;pic18f47q10.h: 22138: unsigned CLKRDIV0 :1;
[; ;pic18f47q10.h: 22139: unsigned CLKRDIV1 :1;
[; ;pic18f47q10.h: 22140: unsigned CLKRDIV2 :1;
[; ;pic18f47q10.h: 22141: unsigned CLKRDC0 :1;
[; ;pic18f47q10.h: 22142: unsigned CLKRDC1 :1;
[; ;pic18f47q10.h: 22143: unsigned :2;
[; ;pic18f47q10.h: 22144: unsigned CLKREN :1;
[; ;pic18f47q10.h: 22145: };
[; ;pic18f47q10.h: 22146: struct {
[; ;pic18f47q10.h: 22147: unsigned DIV0 :1;
[; ;pic18f47q10.h: 22148: unsigned DIV1 :1;
[; ;pic18f47q10.h: 22149: unsigned DIV2 :1;
[; ;pic18f47q10.h: 22150: unsigned DC0 :1;
[; ;pic18f47q10.h: 22151: unsigned DC1 :1;
[; ;pic18f47q10.h: 22152: };
[; ;pic18f47q10.h: 22153: } CLKRCONbits_t;
[; ;pic18f47q10.h: 22154: extern volatile CLKRCONbits_t CLKRCONbits @ 0xF39;
[; ;pic18f47q10.h: 22229: extern volatile unsigned char CLKRCLK @ 0xF3A;
"22231
[; ;pic18f47q10.h: 22231: asm("CLKRCLK equ 0F3Ah");
[; <" CLKRCLK equ 0F3Ah ;# ">
[; ;pic18f47q10.h: 22234: typedef union {
[; ;pic18f47q10.h: 22235: struct {
[; ;pic18f47q10.h: 22236: unsigned CLK :3;
[; ;pic18f47q10.h: 22237: };
[; ;pic18f47q10.h: 22238: struct {
[; ;pic18f47q10.h: 22239: unsigned CLKRCLK0 :1;
[; ;pic18f47q10.h: 22240: unsigned CLKRCLK1 :1;
[; ;pic18f47q10.h: 22241: unsigned CLKRCLK2 :1;
[; ;pic18f47q10.h: 22242: };
[; ;pic18f47q10.h: 22243: struct {
[; ;pic18f47q10.h: 22244: unsigned CLK0 :1;
[; ;pic18f47q10.h: 22245: unsigned CLK1 :1;
[; ;pic18f47q10.h: 22246: unsigned CLK2 :1;
[; ;pic18f47q10.h: 22247: };
[; ;pic18f47q10.h: 22248: } CLKRCLKbits_t;
[; ;pic18f47q10.h: 22249: extern volatile CLKRCLKbits_t CLKRCLKbits @ 0xF3A;
[; ;pic18f47q10.h: 22289: extern volatile unsigned char CWG1CLK @ 0xF3B;
"22291
[; ;pic18f47q10.h: 22291: asm("CWG1CLK equ 0F3Bh");
[; <" CWG1CLK equ 0F3Bh ;# ">
[; ;pic18f47q10.h: 22294: extern volatile unsigned char CWG1CLKCON @ 0xF3B;
"22296
[; ;pic18f47q10.h: 22296: asm("CWG1CLKCON equ 0F3Bh");
[; <" CWG1CLKCON equ 0F3Bh ;# ">
[; ;pic18f47q10.h: 22299: typedef union {
[; ;pic18f47q10.h: 22300: struct {
[; ;pic18f47q10.h: 22301: unsigned CS :1;
[; ;pic18f47q10.h: 22302: };
[; ;pic18f47q10.h: 22303: struct {
[; ;pic18f47q10.h: 22304: unsigned CWG1CS :1;
[; ;pic18f47q10.h: 22305: };
[; ;pic18f47q10.h: 22306: } CWG1CLKbits_t;
[; ;pic18f47q10.h: 22307: extern volatile CWG1CLKbits_t CWG1CLKbits @ 0xF3B;
[; ;pic18f47q10.h: 22320: typedef union {
[; ;pic18f47q10.h: 22321: struct {
[; ;pic18f47q10.h: 22322: unsigned CS :1;
[; ;pic18f47q10.h: 22323: };
[; ;pic18f47q10.h: 22324: struct {
[; ;pic18f47q10.h: 22325: unsigned CWG1CS :1;
[; ;pic18f47q10.h: 22326: };
[; ;pic18f47q10.h: 22327: } CWG1CLKCONbits_t;
[; ;pic18f47q10.h: 22328: extern volatile CWG1CLKCONbits_t CWG1CLKCONbits @ 0xF3B;
[; ;pic18f47q10.h: 22343: extern volatile unsigned char CWG1ISM @ 0xF3C;
"22345
[; ;pic18f47q10.h: 22345: asm("CWG1ISM equ 0F3Ch");
[; <" CWG1ISM equ 0F3Ch ;# ">
[; ;pic18f47q10.h: 22348: typedef union {
[; ;pic18f47q10.h: 22349: struct {
[; ;pic18f47q10.h: 22350: unsigned IS :4;
[; ;pic18f47q10.h: 22351: };
[; ;pic18f47q10.h: 22352: struct {
[; ;pic18f47q10.h: 22353: unsigned CWG1ISM0 :1;
[; ;pic18f47q10.h: 22354: unsigned CWG1ISM1 :1;
[; ;pic18f47q10.h: 22355: unsigned CWG1ISM2 :1;
[; ;pic18f47q10.h: 22356: unsigned CWG1ISM3 :1;
[; ;pic18f47q10.h: 22357: };
[; ;pic18f47q10.h: 22358: } CWG1ISMbits_t;
[; ;pic18f47q10.h: 22359: extern volatile CWG1ISMbits_t CWG1ISMbits @ 0xF3C;
[; ;pic18f47q10.h: 22389: extern volatile unsigned char CWG1DBR @ 0xF3D;
"22391
[; ;pic18f47q10.h: 22391: asm("CWG1DBR equ 0F3Dh");
[; <" CWG1DBR equ 0F3Dh ;# ">
[; ;pic18f47q10.h: 22394: typedef union {
[; ;pic18f47q10.h: 22395: struct {
[; ;pic18f47q10.h: 22396: unsigned DBR :6;
[; ;pic18f47q10.h: 22397: };
[; ;pic18f47q10.h: 22398: struct {
[; ;pic18f47q10.h: 22399: unsigned DBR0 :1;
[; ;pic18f47q10.h: 22400: unsigned DBR1 :1;
[; ;pic18f47q10.h: 22401: unsigned DBR2 :1;
[; ;pic18f47q10.h: 22402: unsigned DBR3 :1;
[; ;pic18f47q10.h: 22403: unsigned DBR4 :1;
[; ;pic18f47q10.h: 22404: unsigned DBR5 :1;
[; ;pic18f47q10.h: 22405: };
[; ;pic18f47q10.h: 22406: struct {
[; ;pic18f47q10.h: 22407: unsigned CWG1DBR :6;
[; ;pic18f47q10.h: 22408: };
[; ;pic18f47q10.h: 22409: struct {
[; ;pic18f47q10.h: 22410: unsigned CWG1DBR0 :1;
[; ;pic18f47q10.h: 22411: unsigned CWG1DBR1 :1;
[; ;pic18f47q10.h: 22412: unsigned CWG1DBR2 :1;
[; ;pic18f47q10.h: 22413: unsigned CWG1DBR3 :1;
[; ;pic18f47q10.h: 22414: unsigned CWG1DBR4 :1;
[; ;pic18f47q10.h: 22415: unsigned CWG1DBR5 :1;
[; ;pic18f47q10.h: 22416: };
[; ;pic18f47q10.h: 22417: } CWG1DBRbits_t;
[; ;pic18f47q10.h: 22418: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0xF3D;
[; ;pic18f47q10.h: 22493: extern volatile unsigned char CWG1DBF @ 0xF3E;
"22495
[; ;pic18f47q10.h: 22495: asm("CWG1DBF equ 0F3Eh");
[; <" CWG1DBF equ 0F3Eh ;# ">
[; ;pic18f47q10.h: 22498: typedef union {
[; ;pic18f47q10.h: 22499: struct {
[; ;pic18f47q10.h: 22500: unsigned DBF :6;
[; ;pic18f47q10.h: 22501: };
[; ;pic18f47q10.h: 22502: struct {
[; ;pic18f47q10.h: 22503: unsigned DBF0 :1;
[; ;pic18f47q10.h: 22504: unsigned DBF1 :1;
[; ;pic18f47q10.h: 22505: unsigned DBF2 :1;
[; ;pic18f47q10.h: 22506: unsigned DBF3 :1;
[; ;pic18f47q10.h: 22507: unsigned DBF4 :1;
[; ;pic18f47q10.h: 22508: unsigned DBF5 :1;
[; ;pic18f47q10.h: 22509: };
[; ;pic18f47q10.h: 22510: struct {
[; ;pic18f47q10.h: 22511: unsigned CWG1DBF :6;
[; ;pic18f47q10.h: 22512: };
[; ;pic18f47q10.h: 22513: struct {
[; ;pic18f47q10.h: 22514: unsigned CWG1DBF0 :1;
[; ;pic18f47q10.h: 22515: unsigned CWG1DBF1 :1;
[; ;pic18f47q10.h: 22516: unsigned CWG1DBF2 :1;
[; ;pic18f47q10.h: 22517: unsigned CWG1DBF3 :1;
[; ;pic18f47q10.h: 22518: unsigned CWG1DBF4 :1;
[; ;pic18f47q10.h: 22519: unsigned CWG1DBF5 :1;
[; ;pic18f47q10.h: 22520: };
[; ;pic18f47q10.h: 22521: } CWG1DBFbits_t;
[; ;pic18f47q10.h: 22522: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0xF3E;
[; ;pic18f47q10.h: 22597: extern volatile unsigned char CWG1CON0 @ 0xF3F;
"22599
[; ;pic18f47q10.h: 22599: asm("CWG1CON0 equ 0F3Fh");
[; <" CWG1CON0 equ 0F3Fh ;# ">
[; ;pic18f47q10.h: 22602: typedef union {
[; ;pic18f47q10.h: 22603: struct {
[; ;pic18f47q10.h: 22604: unsigned MODE :3;
[; ;pic18f47q10.h: 22605: unsigned :3;
[; ;pic18f47q10.h: 22606: unsigned LD :1;
[; ;pic18f47q10.h: 22607: unsigned EN :1;
[; ;pic18f47q10.h: 22608: };
[; ;pic18f47q10.h: 22609: struct {
[; ;pic18f47q10.h: 22610: unsigned MODE0 :1;
[; ;pic18f47q10.h: 22611: unsigned MODE1 :1;
[; ;pic18f47q10.h: 22612: unsigned MODE2 :1;
[; ;pic18f47q10.h: 22613: unsigned :4;
[; ;pic18f47q10.h: 22614: unsigned G1EN :1;
[; ;pic18f47q10.h: 22615: };
[; ;pic18f47q10.h: 22616: struct {
[; ;pic18f47q10.h: 22617: unsigned CWG1MODE :3;
[; ;pic18f47q10.h: 22618: unsigned :3;
[; ;pic18f47q10.h: 22619: unsigned CWG1LD :1;
[; ;pic18f47q10.h: 22620: unsigned CWG1EN :1;
[; ;pic18f47q10.h: 22621: };
[; ;pic18f47q10.h: 22622: struct {
[; ;pic18f47q10.h: 22623: unsigned CWG1MODE0 :1;
[; ;pic18f47q10.h: 22624: unsigned CWG1MODE1 :1;
[; ;pic18f47q10.h: 22625: unsigned CWG1MODE2 :1;
[; ;pic18f47q10.h: 22626: };
[; ;pic18f47q10.h: 22627: } CWG1CON0bits_t;
[; ;pic18f47q10.h: 22628: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0xF3F;
[; ;pic18f47q10.h: 22698: extern volatile unsigned char CWG1CON1 @ 0xF40;
"22700
[; ;pic18f47q10.h: 22700: asm("CWG1CON1 equ 0F40h");
[; <" CWG1CON1 equ 0F40h ;# ">
[; ;pic18f47q10.h: 22703: typedef union {
[; ;pic18f47q10.h: 22704: struct {
[; ;pic18f47q10.h: 22705: unsigned POLA :1;
[; ;pic18f47q10.h: 22706: unsigned POLB :1;
[; ;pic18f47q10.h: 22707: unsigned POLC :1;
[; ;pic18f47q10.h: 22708: unsigned POLD :1;
[; ;pic18f47q10.h: 22709: unsigned :1;
[; ;pic18f47q10.h: 22710: unsigned IN :1;
[; ;pic18f47q10.h: 22711: };
[; ;pic18f47q10.h: 22712: struct {
[; ;pic18f47q10.h: 22713: unsigned CWG1POLA :1;
[; ;pic18f47q10.h: 22714: unsigned CWG1POLB :1;
[; ;pic18f47q10.h: 22715: unsigned CWG1POLC :1;
[; ;pic18f47q10.h: 22716: unsigned CWG1POLD :1;
[; ;pic18f47q10.h: 22717: unsigned :1;
[; ;pic18f47q10.h: 22718: unsigned CWG1IN :1;
[; ;pic18f47q10.h: 22719: };
[; ;pic18f47q10.h: 22720: } CWG1CON1bits_t;
[; ;pic18f47q10.h: 22721: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0xF40;
[; ;pic18f47q10.h: 22776: extern volatile unsigned char CWG1AS0 @ 0xF41;
"22778
[; ;pic18f47q10.h: 22778: asm("CWG1AS0 equ 0F41h");
[; <" CWG1AS0 equ 0F41h ;# ">
[; ;pic18f47q10.h: 22781: typedef union {
[; ;pic18f47q10.h: 22782: struct {
[; ;pic18f47q10.h: 22783: unsigned :2;
[; ;pic18f47q10.h: 22784: unsigned LSAC :2;
[; ;pic18f47q10.h: 22785: unsigned LSBD :2;
[; ;pic18f47q10.h: 22786: unsigned REN :1;
[; ;pic18f47q10.h: 22787: unsigned SHUTDOWN :1;
[; ;pic18f47q10.h: 22788: };
[; ;pic18f47q10.h: 22789: struct {
[; ;pic18f47q10.h: 22790: unsigned :2;
[; ;pic18f47q10.h: 22791: unsigned LSAC0 :1;
[; ;pic18f47q10.h: 22792: unsigned LSAC1 :1;
[; ;pic18f47q10.h: 22793: unsigned LSBD0 :1;
[; ;pic18f47q10.h: 22794: unsigned LSBD1 :1;
[; ;pic18f47q10.h: 22795: };
[; ;pic18f47q10.h: 22796: struct {
[; ;pic18f47q10.h: 22797: unsigned :2;
[; ;pic18f47q10.h: 22798: unsigned CWG1LSAC :2;
[; ;pic18f47q10.h: 22799: unsigned CWG1LSBD :2;
[; ;pic18f47q10.h: 22800: unsigned CWG1REN :1;
[; ;pic18f47q10.h: 22801: unsigned CWG1SHUTDOWN :1;
[; ;pic18f47q10.h: 22802: };
[; ;pic18f47q10.h: 22803: struct {
[; ;pic18f47q10.h: 22804: unsigned :2;
[; ;pic18f47q10.h: 22805: unsigned CWG1LSAC0 :1;
[; ;pic18f47q10.h: 22806: unsigned CWG1LSAC1 :1;
[; ;pic18f47q10.h: 22807: unsigned CWG1LSBD0 :1;
[; ;pic18f47q10.h: 22808: unsigned CWG1LSBD1 :1;
[; ;pic18f47q10.h: 22809: };
[; ;pic18f47q10.h: 22810: } CWG1AS0bits_t;
[; ;pic18f47q10.h: 22811: extern volatile CWG1AS0bits_t CWG1AS0bits @ 0xF41;
[; ;pic18f47q10.h: 22896: extern volatile unsigned char CWG1AS1 @ 0xF42;
"22898
[; ;pic18f47q10.h: 22898: asm("CWG1AS1 equ 0F42h");
[; <" CWG1AS1 equ 0F42h ;# ">
[; ;pic18f47q10.h: 22901: typedef union {
[; ;pic18f47q10.h: 22902: struct {
[; ;pic18f47q10.h: 22903: unsigned AS0E :1;
[; ;pic18f47q10.h: 22904: unsigned AS1E :1;
[; ;pic18f47q10.h: 22905: unsigned AS2E :1;
[; ;pic18f47q10.h: 22906: unsigned AS3E :1;
[; ;pic18f47q10.h: 22907: unsigned AS4E :1;
[; ;pic18f47q10.h: 22908: unsigned AS5E :1;
[; ;pic18f47q10.h: 22909: };
[; ;pic18f47q10.h: 22910: } CWG1AS1bits_t;
[; ;pic18f47q10.h: 22911: extern volatile CWG1AS1bits_t CWG1AS1bits @ 0xF42;
[; ;pic18f47q10.h: 22946: extern volatile unsigned char CWG1STR @ 0xF43;
"22948
[; ;pic18f47q10.h: 22948: asm("CWG1STR equ 0F43h");
[; <" CWG1STR equ 0F43h ;# ">
[; ;pic18f47q10.h: 22951: typedef union {
[; ;pic18f47q10.h: 22952: struct {
[; ;pic18f47q10.h: 22953: unsigned STRA :1;
[; ;pic18f47q10.h: 22954: unsigned STRB :1;
[; ;pic18f47q10.h: 22955: unsigned STRC :1;
[; ;pic18f47q10.h: 22956: unsigned STRD :1;
[; ;pic18f47q10.h: 22957: unsigned OVRA :1;
[; ;pic18f47q10.h: 22958: unsigned OVRB :1;
[; ;pic18f47q10.h: 22959: unsigned OVRC :1;
[; ;pic18f47q10.h: 22960: unsigned OVRD :1;
[; ;pic18f47q10.h: 22961: };
[; ;pic18f47q10.h: 22962: struct {
[; ;pic18f47q10.h: 22963: unsigned CWG1STRA :1;
[; ;pic18f47q10.h: 22964: unsigned CWG1STRB :1;
[; ;pic18f47q10.h: 22965: unsigned CWG1STRC :1;
[; ;pic18f47q10.h: 22966: unsigned CWG1STRD :1;
[; ;pic18f47q10.h: 22967: unsigned CWG1OVRA :1;
[; ;pic18f47q10.h: 22968: unsigned CWG1OVRB :1;
[; ;pic18f47q10.h: 22969: unsigned CWG1OVRC :1;
[; ;pic18f47q10.h: 22970: unsigned CWG1OVRD :1;
[; ;pic18f47q10.h: 22971: };
[; ;pic18f47q10.h: 22972: } CWG1STRbits_t;
[; ;pic18f47q10.h: 22973: extern volatile CWG1STRbits_t CWG1STRbits @ 0xF43;
[; ;pic18f47q10.h: 23059: extern volatile unsigned short long SCANLADR @ 0xF44;
"23062
[; ;pic18f47q10.h: 23062: asm("SCANLADR equ 0F44h");
[; <" SCANLADR equ 0F44h ;# ">
[; ;pic18f47q10.h: 23067: extern volatile unsigned char SCANLADRL @ 0xF44;
"23069
[; ;pic18f47q10.h: 23069: asm("SCANLADRL equ 0F44h");
[; <" SCANLADRL equ 0F44h ;# ">
[; ;pic18f47q10.h: 23072: typedef union {
[; ;pic18f47q10.h: 23073: struct {
[; ;pic18f47q10.h: 23074: unsigned LADR :8;
[; ;pic18f47q10.h: 23075: };
[; ;pic18f47q10.h: 23076: struct {
[; ;pic18f47q10.h: 23077: unsigned LADR0 :1;
[; ;pic18f47q10.h: 23078: unsigned LADR1 :1;
[; ;pic18f47q10.h: 23079: unsigned LADR2 :1;
[; ;pic18f47q10.h: 23080: unsigned LADR3 :1;
[; ;pic18f47q10.h: 23081: unsigned LADR4 :1;
[; ;pic18f47q10.h: 23082: unsigned LADR5 :1;
[; ;pic18f47q10.h: 23083: unsigned LADR6 :1;
[; ;pic18f47q10.h: 23084: unsigned LADR7 :1;
[; ;pic18f47q10.h: 23085: };
[; ;pic18f47q10.h: 23086: struct {
[; ;pic18f47q10.h: 23087: unsigned SCANLADR :8;
[; ;pic18f47q10.h: 23088: };
[; ;pic18f47q10.h: 23089: struct {
[; ;pic18f47q10.h: 23090: unsigned SCANLADR0 :1;
[; ;pic18f47q10.h: 23091: unsigned SCANLADR1 :1;
[; ;pic18f47q10.h: 23092: unsigned SCANLADR2 :1;
[; ;pic18f47q10.h: 23093: unsigned SCANLADR3 :1;
[; ;pic18f47q10.h: 23094: unsigned SCANLADR4 :1;
[; ;pic18f47q10.h: 23095: unsigned SCANLADR5 :1;
[; ;pic18f47q10.h: 23096: unsigned SCANLADR6 :1;
[; ;pic18f47q10.h: 23097: unsigned SCANLADR7 :1;
[; ;pic18f47q10.h: 23098: };
[; ;pic18f47q10.h: 23099: } SCANLADRLbits_t;
[; ;pic18f47q10.h: 23100: extern volatile SCANLADRLbits_t SCANLADRLbits @ 0xF44;
[; ;pic18f47q10.h: 23195: extern volatile unsigned char SCANLADRH @ 0xF45;
"23197
[; ;pic18f47q10.h: 23197: asm("SCANLADRH equ 0F45h");
[; <" SCANLADRH equ 0F45h ;# ">
[; ;pic18f47q10.h: 23200: typedef union {
[; ;pic18f47q10.h: 23201: struct {
[; ;pic18f47q10.h: 23202: unsigned LADR :8;
[; ;pic18f47q10.h: 23203: };
[; ;pic18f47q10.h: 23204: struct {
[; ;pic18f47q10.h: 23205: unsigned LADR8 :1;
[; ;pic18f47q10.h: 23206: unsigned LADR9 :1;
[; ;pic18f47q10.h: 23207: unsigned LADR10 :1;
[; ;pic18f47q10.h: 23208: unsigned LADR11 :1;
[; ;pic18f47q10.h: 23209: unsigned LADR12 :1;
[; ;pic18f47q10.h: 23210: unsigned LADR13 :1;
[; ;pic18f47q10.h: 23211: unsigned LADR14 :1;
[; ;pic18f47q10.h: 23212: unsigned LADR15 :1;
[; ;pic18f47q10.h: 23213: };
[; ;pic18f47q10.h: 23214: struct {
[; ;pic18f47q10.h: 23215: unsigned SCANLADR :8;
[; ;pic18f47q10.h: 23216: };
[; ;pic18f47q10.h: 23217: struct {
[; ;pic18f47q10.h: 23218: unsigned SCANLADR8 :1;
[; ;pic18f47q10.h: 23219: unsigned SCANLADR9 :1;
[; ;pic18f47q10.h: 23220: unsigned SCANLADR10 :1;
[; ;pic18f47q10.h: 23221: unsigned SCANLADR11 :1;
[; ;pic18f47q10.h: 23222: unsigned SCANLADR12 :1;
[; ;pic18f47q10.h: 23223: unsigned SCANLADR13 :1;
[; ;pic18f47q10.h: 23224: unsigned SCANLADR14 :1;
[; ;pic18f47q10.h: 23225: unsigned SCANLADR15 :1;
[; ;pic18f47q10.h: 23226: };
[; ;pic18f47q10.h: 23227: } SCANLADRHbits_t;
[; ;pic18f47q10.h: 23228: extern volatile SCANLADRHbits_t SCANLADRHbits @ 0xF45;
[; ;pic18f47q10.h: 23323: extern volatile unsigned char SCANLADRU @ 0xF46;
"23325
[; ;pic18f47q10.h: 23325: asm("SCANLADRU equ 0F46h");
[; <" SCANLADRU equ 0F46h ;# ">
[; ;pic18f47q10.h: 23328: typedef union {
[; ;pic18f47q10.h: 23329: struct {
[; ;pic18f47q10.h: 23330: unsigned LADR :6;
[; ;pic18f47q10.h: 23331: };
[; ;pic18f47q10.h: 23332: struct {
[; ;pic18f47q10.h: 23333: unsigned LADR16 :1;
[; ;pic18f47q10.h: 23334: unsigned LADR17 :1;
[; ;pic18f47q10.h: 23335: unsigned LADR18 :1;
[; ;pic18f47q10.h: 23336: unsigned LADR19 :1;
[; ;pic18f47q10.h: 23337: unsigned LADR20 :1;
[; ;pic18f47q10.h: 23338: unsigned LADR21 :1;
[; ;pic18f47q10.h: 23339: };
[; ;pic18f47q10.h: 23340: struct {
[; ;pic18f47q10.h: 23341: unsigned SCANLADR :6;
[; ;pic18f47q10.h: 23342: };
[; ;pic18f47q10.h: 23343: struct {
[; ;pic18f47q10.h: 23344: unsigned SCANLADR16 :1;
[; ;pic18f47q10.h: 23345: unsigned SCANLADR17 :1;
[; ;pic18f47q10.h: 23346: unsigned SCANLADR18 :1;
[; ;pic18f47q10.h: 23347: unsigned SCANLADR19 :1;
[; ;pic18f47q10.h: 23348: unsigned SCANLADR20 :1;
[; ;pic18f47q10.h: 23349: unsigned SCANLADR21 :1;
[; ;pic18f47q10.h: 23350: };
[; ;pic18f47q10.h: 23351: } SCANLADRUbits_t;
[; ;pic18f47q10.h: 23352: extern volatile SCANLADRUbits_t SCANLADRUbits @ 0xF46;
[; ;pic18f47q10.h: 23428: extern volatile unsigned short long SCANHADR @ 0xF47;
"23431
[; ;pic18f47q10.h: 23431: asm("SCANHADR equ 0F47h");
[; <" SCANHADR equ 0F47h ;# ">
[; ;pic18f47q10.h: 23436: extern volatile unsigned char SCANHADRL @ 0xF47;
"23438
[; ;pic18f47q10.h: 23438: asm("SCANHADRL equ 0F47h");
[; <" SCANHADRL equ 0F47h ;# ">
[; ;pic18f47q10.h: 23441: typedef union {
[; ;pic18f47q10.h: 23442: struct {
[; ;pic18f47q10.h: 23443: unsigned HADR :8;
[; ;pic18f47q10.h: 23444: };
[; ;pic18f47q10.h: 23445: struct {
[; ;pic18f47q10.h: 23446: unsigned HADR0 :1;
[; ;pic18f47q10.h: 23447: unsigned HADR1 :1;
[; ;pic18f47q10.h: 23448: unsigned HADR2 :1;
[; ;pic18f47q10.h: 23449: unsigned HADR3 :1;
[; ;pic18f47q10.h: 23450: unsigned HADR4 :1;
[; ;pic18f47q10.h: 23451: unsigned HADR5 :1;
[; ;pic18f47q10.h: 23452: unsigned HADR6 :1;
[; ;pic18f47q10.h: 23453: unsigned HADR7 :1;
[; ;pic18f47q10.h: 23454: };
[; ;pic18f47q10.h: 23455: struct {
[; ;pic18f47q10.h: 23456: unsigned SCANHADR :8;
[; ;pic18f47q10.h: 23457: };
[; ;pic18f47q10.h: 23458: struct {
[; ;pic18f47q10.h: 23459: unsigned SCANHADR0 :1;
[; ;pic18f47q10.h: 23460: unsigned SCANHADR1 :1;
[; ;pic18f47q10.h: 23461: unsigned SCANHADR2 :1;
[; ;pic18f47q10.h: 23462: unsigned SCANHADR3 :1;
[; ;pic18f47q10.h: 23463: unsigned SCANHADR4 :1;
[; ;pic18f47q10.h: 23464: unsigned SCANHADR5 :1;
[; ;pic18f47q10.h: 23465: unsigned SCANHADR6 :1;
[; ;pic18f47q10.h: 23466: unsigned SCANHADR7 :1;
[; ;pic18f47q10.h: 23467: };
[; ;pic18f47q10.h: 23468: } SCANHADRLbits_t;
[; ;pic18f47q10.h: 23469: extern volatile SCANHADRLbits_t SCANHADRLbits @ 0xF47;
[; ;pic18f47q10.h: 23564: extern volatile unsigned char SCANHADRH @ 0xF48;
"23566
[; ;pic18f47q10.h: 23566: asm("SCANHADRH equ 0F48h");
[; <" SCANHADRH equ 0F48h ;# ">
[; ;pic18f47q10.h: 23569: typedef union {
[; ;pic18f47q10.h: 23570: struct {
[; ;pic18f47q10.h: 23571: unsigned HADR :8;
[; ;pic18f47q10.h: 23572: };
[; ;pic18f47q10.h: 23573: struct {
[; ;pic18f47q10.h: 23574: unsigned HADR8 :1;
[; ;pic18f47q10.h: 23575: unsigned HADR9 :1;
[; ;pic18f47q10.h: 23576: unsigned HADR10 :1;
[; ;pic18f47q10.h: 23577: unsigned HADR11 :1;
[; ;pic18f47q10.h: 23578: unsigned HADR12 :1;
[; ;pic18f47q10.h: 23579: unsigned HADR13 :1;
[; ;pic18f47q10.h: 23580: unsigned HADR14 :1;
[; ;pic18f47q10.h: 23581: unsigned HADR15 :1;
[; ;pic18f47q10.h: 23582: };
[; ;pic18f47q10.h: 23583: struct {
[; ;pic18f47q10.h: 23584: unsigned SCANHADR :8;
[; ;pic18f47q10.h: 23585: };
[; ;pic18f47q10.h: 23586: struct {
[; ;pic18f47q10.h: 23587: unsigned SCANHADR8 :1;
[; ;pic18f47q10.h: 23588: unsigned SCANHADR9 :1;
[; ;pic18f47q10.h: 23589: unsigned SCANHADR10 :1;
[; ;pic18f47q10.h: 23590: unsigned SCANHADR11 :1;
[; ;pic18f47q10.h: 23591: unsigned SCANHADR12 :1;
[; ;pic18f47q10.h: 23592: unsigned SCANHADR13 :1;
[; ;pic18f47q10.h: 23593: unsigned SCANHADR14 :1;
[; ;pic18f47q10.h: 23594: unsigned SCANHADR15 :1;
[; ;pic18f47q10.h: 23595: };
[; ;pic18f47q10.h: 23596: } SCANHADRHbits_t;
[; ;pic18f47q10.h: 23597: extern volatile SCANHADRHbits_t SCANHADRHbits @ 0xF48;
[; ;pic18f47q10.h: 23692: extern volatile unsigned char SCANHADRU @ 0xF49;
"23694
[; ;pic18f47q10.h: 23694: asm("SCANHADRU equ 0F49h");
[; <" SCANHADRU equ 0F49h ;# ">
[; ;pic18f47q10.h: 23697: typedef union {
[; ;pic18f47q10.h: 23698: struct {
[; ;pic18f47q10.h: 23699: unsigned HADR :6;
[; ;pic18f47q10.h: 23700: };
[; ;pic18f47q10.h: 23701: struct {
[; ;pic18f47q10.h: 23702: unsigned HADR16 :1;
[; ;pic18f47q10.h: 23703: unsigned HADR17 :1;
[; ;pic18f47q10.h: 23704: unsigned HADR18 :1;
[; ;pic18f47q10.h: 23705: unsigned HADR19 :1;
[; ;pic18f47q10.h: 23706: unsigned HADR20 :1;
[; ;pic18f47q10.h: 23707: unsigned HADR21 :1;
[; ;pic18f47q10.h: 23708: };
[; ;pic18f47q10.h: 23709: struct {
[; ;pic18f47q10.h: 23710: unsigned SCANHADR :6;
[; ;pic18f47q10.h: 23711: };
[; ;pic18f47q10.h: 23712: struct {
[; ;pic18f47q10.h: 23713: unsigned SCANHADR16 :1;
[; ;pic18f47q10.h: 23714: unsigned SCANHADR17 :1;
[; ;pic18f47q10.h: 23715: unsigned SCANHADR18 :1;
[; ;pic18f47q10.h: 23716: unsigned SCANHADR19 :1;
[; ;pic18f47q10.h: 23717: unsigned SCANHADR20 :1;
[; ;pic18f47q10.h: 23718: unsigned SCANHADR21 :1;
[; ;pic18f47q10.h: 23719: };
[; ;pic18f47q10.h: 23720: } SCANHADRUbits_t;
[; ;pic18f47q10.h: 23721: extern volatile SCANHADRUbits_t SCANHADRUbits @ 0xF49;
[; ;pic18f47q10.h: 23796: extern volatile unsigned char SCANCON0 @ 0xF4A;
"23798
[; ;pic18f47q10.h: 23798: asm("SCANCON0 equ 0F4Ah");
[; <" SCANCON0 equ 0F4Ah ;# ">
[; ;pic18f47q10.h: 23801: typedef union {
[; ;pic18f47q10.h: 23802: struct {
[; ;pic18f47q10.h: 23803: unsigned MODE :2;
[; ;pic18f47q10.h: 23804: unsigned :1;
[; ;pic18f47q10.h: 23805: unsigned INTM :1;
[; ;pic18f47q10.h: 23806: unsigned INVALID :1;
[; ;pic18f47q10.h: 23807: unsigned BUSY :1;
[; ;pic18f47q10.h: 23808: unsigned GO :1;
[; ;pic18f47q10.h: 23809: unsigned EN :1;
[; ;pic18f47q10.h: 23810: };
[; ;pic18f47q10.h: 23811: struct {
[; ;pic18f47q10.h: 23812: unsigned MODE0 :1;
[; ;pic18f47q10.h: 23813: unsigned MODE1 :1;
[; ;pic18f47q10.h: 23814: };
[; ;pic18f47q10.h: 23815: struct {
[; ;pic18f47q10.h: 23816: unsigned SCANMODE :2;
[; ;pic18f47q10.h: 23817: unsigned :1;
[; ;pic18f47q10.h: 23818: unsigned SCANINTM :1;
[; ;pic18f47q10.h: 23819: unsigned SCANINVALID :1;
[; ;pic18f47q10.h: 23820: unsigned SCANBUSY :1;
[; ;pic18f47q10.h: 23821: unsigned SCANGO :1;
[; ;pic18f47q10.h: 23822: unsigned SCANEN :1;
[; ;pic18f47q10.h: 23823: };
[; ;pic18f47q10.h: 23824: struct {
[; ;pic18f47q10.h: 23825: unsigned SCANMODE0 :1;
[; ;pic18f47q10.h: 23826: unsigned SCANMODE1 :1;
[; ;pic18f47q10.h: 23827: };
[; ;pic18f47q10.h: 23828: struct {
[; ;pic18f47q10.h: 23829: unsigned :4;
[; ;pic18f47q10.h: 23830: unsigned DABORT :1;
[; ;pic18f47q10.h: 23831: };
[; ;pic18f47q10.h: 23832: } SCANCON0bits_t;
[; ;pic18f47q10.h: 23833: extern volatile SCANCON0bits_t SCANCON0bits @ 0xF4A;
[; ;pic18f47q10.h: 23923: extern volatile unsigned char SCANTRIG @ 0xF4B;
"23925
[; ;pic18f47q10.h: 23925: asm("SCANTRIG equ 0F4Bh");
[; <" SCANTRIG equ 0F4Bh ;# ">
[; ;pic18f47q10.h: 23928: typedef union {
[; ;pic18f47q10.h: 23929: struct {
[; ;pic18f47q10.h: 23930: unsigned TSEL :4;
[; ;pic18f47q10.h: 23931: };
[; ;pic18f47q10.h: 23932: struct {
[; ;pic18f47q10.h: 23933: unsigned TSEL0 :1;
[; ;pic18f47q10.h: 23934: unsigned TSEL1 :1;
[; ;pic18f47q10.h: 23935: unsigned TSEL2 :1;
[; ;pic18f47q10.h: 23936: unsigned TSEL3 :1;
[; ;pic18f47q10.h: 23937: };
[; ;pic18f47q10.h: 23938: struct {
[; ;pic18f47q10.h: 23939: unsigned SCANTSEL :4;
[; ;pic18f47q10.h: 23940: };
[; ;pic18f47q10.h: 23941: struct {
[; ;pic18f47q10.h: 23942: unsigned SCANTSEL0 :1;
[; ;pic18f47q10.h: 23943: unsigned SCANTSEL1 :1;
[; ;pic18f47q10.h: 23944: unsigned SCANTSEL2 :1;
[; ;pic18f47q10.h: 23945: unsigned SCANTSEL3 :1;
[; ;pic18f47q10.h: 23946: };
[; ;pic18f47q10.h: 23947: } SCANTRIGbits_t;
[; ;pic18f47q10.h: 23948: extern volatile SCANTRIGbits_t SCANTRIGbits @ 0xF4B;
[; ;pic18f47q10.h: 24003: extern volatile unsigned char MDCON0 @ 0xF4C;
"24005
[; ;pic18f47q10.h: 24005: asm("MDCON0 equ 0F4Ch");
[; <" MDCON0 equ 0F4Ch ;# ">
[; ;pic18f47q10.h: 24008: typedef union {
[; ;pic18f47q10.h: 24009: struct {
[; ;pic18f47q10.h: 24010: unsigned BIT :1;
[; ;pic18f47q10.h: 24011: unsigned :3;
[; ;pic18f47q10.h: 24012: unsigned OPOL :1;
[; ;pic18f47q10.h: 24013: unsigned OUT :1;
[; ;pic18f47q10.h: 24014: unsigned :1;
[; ;pic18f47q10.h: 24015: unsigned EN :1;
[; ;pic18f47q10.h: 24016: };
[; ;pic18f47q10.h: 24017: struct {
[; ;pic18f47q10.h: 24018: unsigned MDBIT :1;
[; ;pic18f47q10.h: 24019: unsigned :3;
[; ;pic18f47q10.h: 24020: unsigned MDOPOL :1;
[; ;pic18f47q10.h: 24021: unsigned MDOUT :1;
[; ;pic18f47q10.h: 24022: unsigned :1;
[; ;pic18f47q10.h: 24023: unsigned MDEN :1;
[; ;pic18f47q10.h: 24024: };
[; ;pic18f47q10.h: 24025: } MDCON0bits_t;
[; ;pic18f47q10.h: 24026: extern volatile MDCON0bits_t MDCON0bits @ 0xF4C;
[; ;pic18f47q10.h: 24071: extern volatile unsigned char MDCON1 @ 0xF4D;
"24073
[; ;pic18f47q10.h: 24073: asm("MDCON1 equ 0F4Dh");
[; <" MDCON1 equ 0F4Dh ;# ">
[; ;pic18f47q10.h: 24076: typedef union {
[; ;pic18f47q10.h: 24077: struct {
[; ;pic18f47q10.h: 24078: unsigned CLSYNC :1;
[; ;pic18f47q10.h: 24079: unsigned CLPOL :1;
[; ;pic18f47q10.h: 24080: unsigned :2;
[; ;pic18f47q10.h: 24081: unsigned CHSYNC :1;
[; ;pic18f47q10.h: 24082: unsigned CHPOL :1;
[; ;pic18f47q10.h: 24083: };
[; ;pic18f47q10.h: 24084: struct {
[; ;pic18f47q10.h: 24085: unsigned MDCLSYNC :1;
[; ;pic18f47q10.h: 24086: unsigned MDCLPOL :1;
[; ;pic18f47q10.h: 24087: unsigned :2;
[; ;pic18f47q10.h: 24088: unsigned MDCHSYNC :1;
[; ;pic18f47q10.h: 24089: unsigned MDCHPOL :1;
[; ;pic18f47q10.h: 24090: };
[; ;pic18f47q10.h: 24091: } MDCON1bits_t;
[; ;pic18f47q10.h: 24092: extern volatile MDCON1bits_t MDCON1bits @ 0xF4D;
[; ;pic18f47q10.h: 24137: extern volatile unsigned char MDSRC @ 0xF4E;
"24139
[; ;pic18f47q10.h: 24139: asm("MDSRC equ 0F4Eh");
[; <" MDSRC equ 0F4Eh ;# ">
[; ;pic18f47q10.h: 24142: typedef union {
[; ;pic18f47q10.h: 24143: struct {
[; ;pic18f47q10.h: 24144: unsigned SRCS :4;
[; ;pic18f47q10.h: 24145: };
[; ;pic18f47q10.h: 24146: struct {
[; ;pic18f47q10.h: 24147: unsigned SRCS0 :1;
[; ;pic18f47q10.h: 24148: unsigned SRCS1 :1;
[; ;pic18f47q10.h: 24149: unsigned SRCS2 :1;
[; ;pic18f47q10.h: 24150: unsigned SRCS3 :1;
[; ;pic18f47q10.h: 24151: };
[; ;pic18f47q10.h: 24152: struct {
[; ;pic18f47q10.h: 24153: unsigned MDSRCS :4;
[; ;pic18f47q10.h: 24154: };
[; ;pic18f47q10.h: 24155: struct {
[; ;pic18f47q10.h: 24156: unsigned MDSRCS0 :1;
[; ;pic18f47q10.h: 24157: unsigned MDSRCS1 :1;
[; ;pic18f47q10.h: 24158: unsigned MDSRCS2 :1;
[; ;pic18f47q10.h: 24159: unsigned MDSRCS3 :1;
[; ;pic18f47q10.h: 24160: };
[; ;pic18f47q10.h: 24161: } MDSRCbits_t;
[; ;pic18f47q10.h: 24162: extern volatile MDSRCbits_t MDSRCbits @ 0xF4E;
[; ;pic18f47q10.h: 24217: extern volatile unsigned char MDCARL @ 0xF4F;
"24219
[; ;pic18f47q10.h: 24219: asm("MDCARL equ 0F4Fh");
[; <" MDCARL equ 0F4Fh ;# ">
[; ;pic18f47q10.h: 24222: typedef union {
[; ;pic18f47q10.h: 24223: struct {
[; ;pic18f47q10.h: 24224: unsigned CLS :3;
[; ;pic18f47q10.h: 24225: };
[; ;pic18f47q10.h: 24226: struct {
[; ;pic18f47q10.h: 24227: unsigned CLS0 :1;
[; ;pic18f47q10.h: 24228: unsigned CLS1 :1;
[; ;pic18f47q10.h: 24229: unsigned CLS2 :1;
[; ;pic18f47q10.h: 24230: };
[; ;pic18f47q10.h: 24231: struct {
[; ;pic18f47q10.h: 24232: unsigned MDCLS :3;
[; ;pic18f47q10.h: 24233: };
[; ;pic18f47q10.h: 24234: struct {
[; ;pic18f47q10.h: 24235: unsigned MDCLS0 :1;
[; ;pic18f47q10.h: 24236: unsigned MDCLS1 :1;
[; ;pic18f47q10.h: 24237: unsigned MDCLS2 :1;
[; ;pic18f47q10.h: 24238: };
[; ;pic18f47q10.h: 24239: } MDCARLbits_t;
[; ;pic18f47q10.h: 24240: extern volatile MDCARLbits_t MDCARLbits @ 0xF4F;
[; ;pic18f47q10.h: 24285: extern volatile unsigned char MDCARH @ 0xF50;
"24287
[; ;pic18f47q10.h: 24287: asm("MDCARH equ 0F50h");
[; <" MDCARH equ 0F50h ;# ">
[; ;pic18f47q10.h: 24290: typedef union {
[; ;pic18f47q10.h: 24291: struct {
[; ;pic18f47q10.h: 24292: unsigned CHS :3;
[; ;pic18f47q10.h: 24293: };
[; ;pic18f47q10.h: 24294: struct {
[; ;pic18f47q10.h: 24295: unsigned CHS0 :1;
[; ;pic18f47q10.h: 24296: unsigned CHS1 :1;
[; ;pic18f47q10.h: 24297: unsigned CHS2 :1;
[; ;pic18f47q10.h: 24298: };
[; ;pic18f47q10.h: 24299: struct {
[; ;pic18f47q10.h: 24300: unsigned MDCHS :4;
[; ;pic18f47q10.h: 24301: };
[; ;pic18f47q10.h: 24302: struct {
[; ;pic18f47q10.h: 24303: unsigned MDCHS0 :1;
[; ;pic18f47q10.h: 24304: unsigned MDCHS1 :1;
[; ;pic18f47q10.h: 24305: unsigned MDCHS2 :1;
[; ;pic18f47q10.h: 24306: };
[; ;pic18f47q10.h: 24307: } MDCARHbits_t;
[; ;pic18f47q10.h: 24308: extern volatile MDCARHbits_t MDCARHbits @ 0xF50;
[; ;pic18f47q10.h: 24353: extern volatile unsigned char ADACT @ 0xF51;
"24355
[; ;pic18f47q10.h: 24355: asm("ADACT equ 0F51h");
[; <" ADACT equ 0F51h ;# ">
[; ;pic18f47q10.h: 24358: typedef union {
[; ;pic18f47q10.h: 24359: struct {
[; ;pic18f47q10.h: 24360: unsigned ADACT :5;
[; ;pic18f47q10.h: 24361: };
[; ;pic18f47q10.h: 24362: struct {
[; ;pic18f47q10.h: 24363: unsigned ADACT0 :1;
[; ;pic18f47q10.h: 24364: unsigned ADACT1 :1;
[; ;pic18f47q10.h: 24365: unsigned ADACT2 :1;
[; ;pic18f47q10.h: 24366: unsigned ADACT3 :1;
[; ;pic18f47q10.h: 24367: unsigned ADACT4 :1;
[; ;pic18f47q10.h: 24368: };
[; ;pic18f47q10.h: 24369: } ADACTbits_t;
[; ;pic18f47q10.h: 24370: extern volatile ADACTbits_t ADACTbits @ 0xF51;
[; ;pic18f47q10.h: 24405: extern volatile unsigned char ADCLK @ 0xF52;
"24407
[; ;pic18f47q10.h: 24407: asm("ADCLK equ 0F52h");
[; <" ADCLK equ 0F52h ;# ">
[; ;pic18f47q10.h: 24410: typedef union {
[; ;pic18f47q10.h: 24411: struct {
[; ;pic18f47q10.h: 24412: unsigned ADCS :6;
[; ;pic18f47q10.h: 24413: };
[; ;pic18f47q10.h: 24414: struct {
[; ;pic18f47q10.h: 24415: unsigned ADCS0 :1;
[; ;pic18f47q10.h: 24416: unsigned ADCS1 :1;
[; ;pic18f47q10.h: 24417: unsigned ADCS2 :1;
[; ;pic18f47q10.h: 24418: unsigned ADCS3 :1;
[; ;pic18f47q10.h: 24419: unsigned ADCS4 :1;
[; ;pic18f47q10.h: 24420: unsigned ADCS5 :1;
[; ;pic18f47q10.h: 24421: };
[; ;pic18f47q10.h: 24422: } ADCLKbits_t;
[; ;pic18f47q10.h: 24423: extern volatile ADCLKbits_t ADCLKbits @ 0xF52;
[; ;pic18f47q10.h: 24463: extern volatile unsigned char ADREF @ 0xF53;
"24465
[; ;pic18f47q10.h: 24465: asm("ADREF equ 0F53h");
[; <" ADREF equ 0F53h ;# ">
[; ;pic18f47q10.h: 24468: typedef union {
[; ;pic18f47q10.h: 24469: struct {
[; ;pic18f47q10.h: 24470: unsigned ADPREF :2;
[; ;pic18f47q10.h: 24471: unsigned :2;
[; ;pic18f47q10.h: 24472: unsigned ADNREF :1;
[; ;pic18f47q10.h: 24473: };
[; ;pic18f47q10.h: 24474: struct {
[; ;pic18f47q10.h: 24475: unsigned ADPREF0 :1;
[; ;pic18f47q10.h: 24476: unsigned ADPREF1 :1;
[; ;pic18f47q10.h: 24477: };
[; ;pic18f47q10.h: 24478: } ADREFbits_t;
[; ;pic18f47q10.h: 24479: extern volatile ADREFbits_t ADREFbits @ 0xF53;
[; ;pic18f47q10.h: 24504: extern volatile unsigned char ADCON1 @ 0xF54;
"24506
[; ;pic18f47q10.h: 24506: asm("ADCON1 equ 0F54h");
[; <" ADCON1 equ 0F54h ;# ">
[; ;pic18f47q10.h: 24509: typedef union {
[; ;pic18f47q10.h: 24510: struct {
[; ;pic18f47q10.h: 24511: unsigned ADDSEN :1;
[; ;pic18f47q10.h: 24512: unsigned :4;
[; ;pic18f47q10.h: 24513: unsigned ADGPOL :1;
[; ;pic18f47q10.h: 24514: unsigned ADIPEN :1;
[; ;pic18f47q10.h: 24515: unsigned ADPPOL :1;
[; ;pic18f47q10.h: 24516: };
[; ;pic18f47q10.h: 24517: } ADCON1bits_t;
[; ;pic18f47q10.h: 24518: extern volatile ADCON1bits_t ADCON1bits @ 0xF54;
[; ;pic18f47q10.h: 24543: extern volatile unsigned char ADCON2 @ 0xF55;
"24545
[; ;pic18f47q10.h: 24545: asm("ADCON2 equ 0F55h");
[; <" ADCON2 equ 0F55h ;# ">
[; ;pic18f47q10.h: 24548: typedef union {
[; ;pic18f47q10.h: 24549: struct {
[; ;pic18f47q10.h: 24550: unsigned ADMD :3;
[; ;pic18f47q10.h: 24551: unsigned ADACLR :1;
[; ;pic18f47q10.h: 24552: unsigned ADCRS :3;
[; ;pic18f47q10.h: 24553: unsigned ADPSIS :1;
[; ;pic18f47q10.h: 24554: };
[; ;pic18f47q10.h: 24555: struct {
[; ;pic18f47q10.h: 24556: unsigned ADMD0 :1;
[; ;pic18f47q10.h: 24557: unsigned ADMD1 :1;
[; ;pic18f47q10.h: 24558: unsigned ADMD2 :1;
[; ;pic18f47q10.h: 24559: unsigned :1;
[; ;pic18f47q10.h: 24560: unsigned ADCRS0 :1;
[; ;pic18f47q10.h: 24561: unsigned ADCRS1 :1;
[; ;pic18f47q10.h: 24562: unsigned ADCRS2 :1;
[; ;pic18f47q10.h: 24563: };
[; ;pic18f47q10.h: 24564: } ADCON2bits_t;
[; ;pic18f47q10.h: 24565: extern volatile ADCON2bits_t ADCON2bits @ 0xF55;
[; ;pic18f47q10.h: 24620: extern volatile unsigned char ADCON3 @ 0xF56;
"24622
[; ;pic18f47q10.h: 24622: asm("ADCON3 equ 0F56h");
[; <" ADCON3 equ 0F56h ;# ">
[; ;pic18f47q10.h: 24625: typedef union {
[; ;pic18f47q10.h: 24626: struct {
[; ;pic18f47q10.h: 24627: unsigned ADTMD :3;
[; ;pic18f47q10.h: 24628: unsigned ADSOI :1;
[; ;pic18f47q10.h: 24629: unsigned ADCALC :3;
[; ;pic18f47q10.h: 24630: };
[; ;pic18f47q10.h: 24631: struct {
[; ;pic18f47q10.h: 24632: unsigned ADTMD0 :1;
[; ;pic18f47q10.h: 24633: unsigned ADTMD1 :1;
[; ;pic18f47q10.h: 24634: unsigned ADTMD2 :1;
[; ;pic18f47q10.h: 24635: unsigned :1;
[; ;pic18f47q10.h: 24636: unsigned ADCALC0 :1;
[; ;pic18f47q10.h: 24637: unsigned ADCALC1 :1;
[; ;pic18f47q10.h: 24638: unsigned ADCALC2 :1;
[; ;pic18f47q10.h: 24639: };
[; ;pic18f47q10.h: 24640: } ADCON3bits_t;
[; ;pic18f47q10.h: 24641: extern volatile ADCON3bits_t ADCON3bits @ 0xF56;
[; ;pic18f47q10.h: 24691: extern volatile unsigned char ADACQ @ 0xF57;
"24693
[; ;pic18f47q10.h: 24693: asm("ADACQ equ 0F57h");
[; <" ADACQ equ 0F57h ;# ">
[; ;pic18f47q10.h: 24696: typedef union {
[; ;pic18f47q10.h: 24697: struct {
[; ;pic18f47q10.h: 24698: unsigned ADACQ :8;
[; ;pic18f47q10.h: 24699: };
[; ;pic18f47q10.h: 24700: struct {
[; ;pic18f47q10.h: 24701: unsigned ADACQ0 :1;
[; ;pic18f47q10.h: 24702: unsigned ADACQ1 :1;
[; ;pic18f47q10.h: 24703: unsigned ADACQ2 :1;
[; ;pic18f47q10.h: 24704: unsigned ADACQ3 :1;
[; ;pic18f47q10.h: 24705: unsigned ADACQ4 :1;
[; ;pic18f47q10.h: 24706: unsigned ADACQ5 :1;
[; ;pic18f47q10.h: 24707: unsigned ADACQ6 :1;
[; ;pic18f47q10.h: 24708: unsigned ADACQ7 :1;
[; ;pic18f47q10.h: 24709: };
[; ;pic18f47q10.h: 24710: } ADACQbits_t;
[; ;pic18f47q10.h: 24711: extern volatile ADACQbits_t ADACQbits @ 0xF57;
[; ;pic18f47q10.h: 24761: extern volatile unsigned char ADCAP @ 0xF58;
"24763
[; ;pic18f47q10.h: 24763: asm("ADCAP equ 0F58h");
[; <" ADCAP equ 0F58h ;# ">
[; ;pic18f47q10.h: 24766: typedef union {
[; ;pic18f47q10.h: 24767: struct {
[; ;pic18f47q10.h: 24768: unsigned ADCAP :5;
[; ;pic18f47q10.h: 24769: };
[; ;pic18f47q10.h: 24770: struct {
[; ;pic18f47q10.h: 24771: unsigned ADCAP0 :1;
[; ;pic18f47q10.h: 24772: unsigned ADCAP1 :1;
[; ;pic18f47q10.h: 24773: unsigned ADCAP2 :1;
[; ;pic18f47q10.h: 24774: unsigned ADCAP3 :1;
[; ;pic18f47q10.h: 24775: unsigned ADCAP4 :1;
[; ;pic18f47q10.h: 24776: };
[; ;pic18f47q10.h: 24777: } ADCAPbits_t;
[; ;pic18f47q10.h: 24778: extern volatile ADCAPbits_t ADCAPbits @ 0xF58;
[; ;pic18f47q10.h: 24813: extern volatile unsigned char ADPRE @ 0xF59;
"24815
[; ;pic18f47q10.h: 24815: asm("ADPRE equ 0F59h");
[; <" ADPRE equ 0F59h ;# ">
[; ;pic18f47q10.h: 24818: typedef union {
[; ;pic18f47q10.h: 24819: struct {
[; ;pic18f47q10.h: 24820: unsigned ADPRE :8;
[; ;pic18f47q10.h: 24821: };
[; ;pic18f47q10.h: 24822: struct {
[; ;pic18f47q10.h: 24823: unsigned ADPRE0 :1;
[; ;pic18f47q10.h: 24824: unsigned ADPRE1 :1;
[; ;pic18f47q10.h: 24825: unsigned ADPRE2 :1;
[; ;pic18f47q10.h: 24826: unsigned ADPRE3 :1;
[; ;pic18f47q10.h: 24827: unsigned ADPRE4 :1;
[; ;pic18f47q10.h: 24828: unsigned ADPRE5 :1;
[; ;pic18f47q10.h: 24829: unsigned ADPRE6 :1;
[; ;pic18f47q10.h: 24830: unsigned ADPRE7 :1;
[; ;pic18f47q10.h: 24831: };
[; ;pic18f47q10.h: 24832: } ADPREbits_t;
[; ;pic18f47q10.h: 24833: extern volatile ADPREbits_t ADPREbits @ 0xF59;
[; ;pic18f47q10.h: 24883: extern volatile unsigned char ADPCH @ 0xF5A;
"24885
[; ;pic18f47q10.h: 24885: asm("ADPCH equ 0F5Ah");
[; <" ADPCH equ 0F5Ah ;# ">
[; ;pic18f47q10.h: 24888: typedef union {
[; ;pic18f47q10.h: 24889: struct {
[; ;pic18f47q10.h: 24890: unsigned ADPCH :6;
[; ;pic18f47q10.h: 24891: };
[; ;pic18f47q10.h: 24892: struct {
[; ;pic18f47q10.h: 24893: unsigned ADPCH0 :1;
[; ;pic18f47q10.h: 24894: unsigned ADPCH1 :1;
[; ;pic18f47q10.h: 24895: unsigned ADPCH2 :1;
[; ;pic18f47q10.h: 24896: unsigned ADPCH3 :1;
[; ;pic18f47q10.h: 24897: unsigned ADPCH4 :1;
[; ;pic18f47q10.h: 24898: unsigned ADPCH5 :1;
[; ;pic18f47q10.h: 24899: };
[; ;pic18f47q10.h: 24900: } ADPCHbits_t;
[; ;pic18f47q10.h: 24901: extern volatile ADPCHbits_t ADPCHbits @ 0xF5A;
[; ;pic18f47q10.h: 24941: extern volatile unsigned char ADCON0 @ 0xF5B;
"24943
[; ;pic18f47q10.h: 24943: asm("ADCON0 equ 0F5Bh");
[; <" ADCON0 equ 0F5Bh ;# ">
[; ;pic18f47q10.h: 24946: typedef union {
[; ;pic18f47q10.h: 24947: struct {
[; ;pic18f47q10.h: 24948: unsigned ADGO :1;
[; ;pic18f47q10.h: 24949: unsigned :1;
[; ;pic18f47q10.h: 24950: unsigned ADFM :1;
[; ;pic18f47q10.h: 24951: unsigned :1;
[; ;pic18f47q10.h: 24952: unsigned ADCS :1;
[; ;pic18f47q10.h: 24953: unsigned :1;
[; ;pic18f47q10.h: 24954: unsigned ADCONT :1;
[; ;pic18f47q10.h: 24955: unsigned ADON :1;
[; ;pic18f47q10.h: 24956: };
[; ;pic18f47q10.h: 24957: struct {
[; ;pic18f47q10.h: 24958: unsigned GO :1;
[; ;pic18f47q10.h: 24959: unsigned :1;
[; ;pic18f47q10.h: 24960: unsigned ADFM0 :1;
[; ;pic18f47q10.h: 24961: };
[; ;pic18f47q10.h: 24962: struct {
[; ;pic18f47q10.h: 24963: unsigned DONE :1;
[; ;pic18f47q10.h: 24964: };
[; ;pic18f47q10.h: 24965: struct {
[; ;pic18f47q10.h: 24966: unsigned GO_NOT_DONE :1;
[; ;pic18f47q10.h: 24967: };
[; ;pic18f47q10.h: 24968: struct {
[; ;pic18f47q10.h: 24969: unsigned GO_nDONE :1;
[; ;pic18f47q10.h: 24970: };
[; ;pic18f47q10.h: 24971: struct {
[; ;pic18f47q10.h: 24972: unsigned :7;
[; ;pic18f47q10.h: 24973: unsigned ADCAL :1;
[; ;pic18f47q10.h: 24974: };
[; ;pic18f47q10.h: 24975: } ADCON0bits_t;
[; ;pic18f47q10.h: 24976: extern volatile ADCON0bits_t ADCON0bits @ 0xF5B;
[; ;pic18f47q10.h: 25036: extern volatile unsigned short ADPREV @ 0xF5C;
"25038
[; ;pic18f47q10.h: 25038: asm("ADPREV equ 0F5Ch");
[; <" ADPREV equ 0F5Ch ;# ">
[; ;pic18f47q10.h: 25043: extern volatile unsigned char ADPREVL @ 0xF5C;
"25045
[; ;pic18f47q10.h: 25045: asm("ADPREVL equ 0F5Ch");
[; <" ADPREVL equ 0F5Ch ;# ">
[; ;pic18f47q10.h: 25048: typedef union {
[; ;pic18f47q10.h: 25049: struct {
[; ;pic18f47q10.h: 25050: unsigned ADPREVL :8;
[; ;pic18f47q10.h: 25051: };
[; ;pic18f47q10.h: 25052: struct {
[; ;pic18f47q10.h: 25053: unsigned ADPREV0 :1;
[; ;pic18f47q10.h: 25054: unsigned ADPREV1 :1;
[; ;pic18f47q10.h: 25055: unsigned ADPREV2 :1;
[; ;pic18f47q10.h: 25056: unsigned ADPREV3 :1;
[; ;pic18f47q10.h: 25057: unsigned ADPREV4 :1;
[; ;pic18f47q10.h: 25058: unsigned ADPREV5 :1;
[; ;pic18f47q10.h: 25059: unsigned ADPREV6 :1;
[; ;pic18f47q10.h: 25060: unsigned ADPREV7 :1;
[; ;pic18f47q10.h: 25061: };
[; ;pic18f47q10.h: 25062: } ADPREVLbits_t;
[; ;pic18f47q10.h: 25063: extern volatile ADPREVLbits_t ADPREVLbits @ 0xF5C;
[; ;pic18f47q10.h: 25113: extern volatile unsigned char ADPREVH @ 0xF5D;
"25115
[; ;pic18f47q10.h: 25115: asm("ADPREVH equ 0F5Dh");
[; <" ADPREVH equ 0F5Dh ;# ">
[; ;pic18f47q10.h: 25118: typedef union {
[; ;pic18f47q10.h: 25119: struct {
[; ;pic18f47q10.h: 25120: unsigned ADPREVH :8;
[; ;pic18f47q10.h: 25121: };
[; ;pic18f47q10.h: 25122: struct {
[; ;pic18f47q10.h: 25123: unsigned ADPREV8 :1;
[; ;pic18f47q10.h: 25124: unsigned ADPREV9 :1;
[; ;pic18f47q10.h: 25125: unsigned ADPREV10 :1;
[; ;pic18f47q10.h: 25126: unsigned ADPREV11 :1;
[; ;pic18f47q10.h: 25127: unsigned ADPREV12 :1;
[; ;pic18f47q10.h: 25128: unsigned ADPREV13 :1;
[; ;pic18f47q10.h: 25129: unsigned ADPREV14 :1;
[; ;pic18f47q10.h: 25130: unsigned ADPREV15 :1;
[; ;pic18f47q10.h: 25131: };
[; ;pic18f47q10.h: 25132: } ADPREVHbits_t;
[; ;pic18f47q10.h: 25133: extern volatile ADPREVHbits_t ADPREVHbits @ 0xF5D;
[; ;pic18f47q10.h: 25183: extern volatile unsigned short ADRES @ 0xF5E;
"25185
[; ;pic18f47q10.h: 25185: asm("ADRES equ 0F5Eh");
[; <" ADRES equ 0F5Eh ;# ">
[; ;pic18f47q10.h: 25190: extern volatile unsigned char ADRESL @ 0xF5E;
"25192
[; ;pic18f47q10.h: 25192: asm("ADRESL equ 0F5Eh");
[; <" ADRESL equ 0F5Eh ;# ">
[; ;pic18f47q10.h: 25195: typedef union {
[; ;pic18f47q10.h: 25196: struct {
[; ;pic18f47q10.h: 25197: unsigned ADRESL :8;
[; ;pic18f47q10.h: 25198: };
[; ;pic18f47q10.h: 25199: struct {
[; ;pic18f47q10.h: 25200: unsigned ADRES0 :1;
[; ;pic18f47q10.h: 25201: unsigned ADRES1 :1;
[; ;pic18f47q10.h: 25202: unsigned ADRES2 :1;
[; ;pic18f47q10.h: 25203: unsigned ADRES3 :1;
[; ;pic18f47q10.h: 25204: unsigned ADRES4 :1;
[; ;pic18f47q10.h: 25205: unsigned ADRES5 :1;
[; ;pic18f47q10.h: 25206: unsigned ADRES6 :1;
[; ;pic18f47q10.h: 25207: unsigned ADRES7 :1;
[; ;pic18f47q10.h: 25208: };
[; ;pic18f47q10.h: 25209: } ADRESLbits_t;
[; ;pic18f47q10.h: 25210: extern volatile ADRESLbits_t ADRESLbits @ 0xF5E;
[; ;pic18f47q10.h: 25260: extern volatile unsigned char ADRESH @ 0xF5F;
"25262
[; ;pic18f47q10.h: 25262: asm("ADRESH equ 0F5Fh");
[; <" ADRESH equ 0F5Fh ;# ">
[; ;pic18f47q10.h: 25265: typedef union {
[; ;pic18f47q10.h: 25266: struct {
[; ;pic18f47q10.h: 25267: unsigned ADRES8 :1;
[; ;pic18f47q10.h: 25268: unsigned ADRES9 :1;
[; ;pic18f47q10.h: 25269: unsigned ADRES10 :1;
[; ;pic18f47q10.h: 25270: unsigned ADRES11 :1;
[; ;pic18f47q10.h: 25271: unsigned ADRES12 :1;
[; ;pic18f47q10.h: 25272: unsigned ADRES13 :1;
[; ;pic18f47q10.h: 25273: unsigned ADRES14 :1;
[; ;pic18f47q10.h: 25274: unsigned ADRES15 :1;
[; ;pic18f47q10.h: 25275: };
[; ;pic18f47q10.h: 25276: } ADRESHbits_t;
[; ;pic18f47q10.h: 25277: extern volatile ADRESHbits_t ADRESHbits @ 0xF5F;
[; ;pic18f47q10.h: 25322: extern volatile unsigned char ADSTAT @ 0xF60;
"25324
[; ;pic18f47q10.h: 25324: asm("ADSTAT equ 0F60h");
[; <" ADSTAT equ 0F60h ;# ">
[; ;pic18f47q10.h: 25327: typedef union {
[; ;pic18f47q10.h: 25328: struct {
[; ;pic18f47q10.h: 25329: unsigned ADSTAT :3;
[; ;pic18f47q10.h: 25330: unsigned :1;
[; ;pic18f47q10.h: 25331: unsigned ADMATH :1;
[; ;pic18f47q10.h: 25332: unsigned ADLTHR :1;
[; ;pic18f47q10.h: 25333: unsigned ADUTHR :1;
[; ;pic18f47q10.h: 25334: unsigned ADAOV :1;
[; ;pic18f47q10.h: 25335: };
[; ;pic18f47q10.h: 25336: struct {
[; ;pic18f47q10.h: 25337: unsigned ADSTAT0 :1;
[; ;pic18f47q10.h: 25338: unsigned ADSTAT1 :1;
[; ;pic18f47q10.h: 25339: unsigned ADSTAT2 :1;
[; ;pic18f47q10.h: 25340: };
[; ;pic18f47q10.h: 25341: } ADSTATbits_t;
[; ;pic18f47q10.h: 25342: extern volatile ADSTATbits_t ADSTATbits @ 0xF60;
[; ;pic18f47q10.h: 25387: extern volatile unsigned char ADRPT @ 0xF61;
"25389
[; ;pic18f47q10.h: 25389: asm("ADRPT equ 0F61h");
[; <" ADRPT equ 0F61h ;# ">
[; ;pic18f47q10.h: 25392: typedef union {
[; ;pic18f47q10.h: 25393: struct {
[; ;pic18f47q10.h: 25394: unsigned ADRPT :8;
[; ;pic18f47q10.h: 25395: };
[; ;pic18f47q10.h: 25396: struct {
[; ;pic18f47q10.h: 25397: unsigned ADRPT0 :1;
[; ;pic18f47q10.h: 25398: unsigned ADRPT1 :1;
[; ;pic18f47q10.h: 25399: unsigned ADRPT2 :1;
[; ;pic18f47q10.h: 25400: unsigned ADRPT3 :1;
[; ;pic18f47q10.h: 25401: unsigned ADRPT4 :1;
[; ;pic18f47q10.h: 25402: unsigned ADRPT5 :1;
[; ;pic18f47q10.h: 25403: unsigned ADRPT6 :1;
[; ;pic18f47q10.h: 25404: unsigned ADRPT7 :1;
[; ;pic18f47q10.h: 25405: };
[; ;pic18f47q10.h: 25406: } ADRPTbits_t;
[; ;pic18f47q10.h: 25407: extern volatile ADRPTbits_t ADRPTbits @ 0xF61;
[; ;pic18f47q10.h: 25457: extern volatile unsigned char ADCNT @ 0xF62;
"25459
[; ;pic18f47q10.h: 25459: asm("ADCNT equ 0F62h");
[; <" ADCNT equ 0F62h ;# ">
[; ;pic18f47q10.h: 25462: typedef union {
[; ;pic18f47q10.h: 25463: struct {
[; ;pic18f47q10.h: 25464: unsigned ADCNT :8;
[; ;pic18f47q10.h: 25465: };
[; ;pic18f47q10.h: 25466: struct {
[; ;pic18f47q10.h: 25467: unsigned ADCNT0 :1;
[; ;pic18f47q10.h: 25468: unsigned ADCNT1 :1;
[; ;pic18f47q10.h: 25469: unsigned ADCNT2 :1;
[; ;pic18f47q10.h: 25470: unsigned ADCNT3 :1;
[; ;pic18f47q10.h: 25471: unsigned ADCNT4 :1;
[; ;pic18f47q10.h: 25472: unsigned ADCNT5 :1;
[; ;pic18f47q10.h: 25473: unsigned ADCNT6 :1;
[; ;pic18f47q10.h: 25474: unsigned ADCNT7 :1;
[; ;pic18f47q10.h: 25475: };
[; ;pic18f47q10.h: 25476: } ADCNTbits_t;
[; ;pic18f47q10.h: 25477: extern volatile ADCNTbits_t ADCNTbits @ 0xF62;
[; ;pic18f47q10.h: 25527: extern volatile unsigned short ADSTPT @ 0xF63;
"25529
[; ;pic18f47q10.h: 25529: asm("ADSTPT equ 0F63h");
[; <" ADSTPT equ 0F63h ;# ">
[; ;pic18f47q10.h: 25534: extern volatile unsigned char ADSTPTL @ 0xF63;
"25536
[; ;pic18f47q10.h: 25536: asm("ADSTPTL equ 0F63h");
[; <" ADSTPTL equ 0F63h ;# ">
[; ;pic18f47q10.h: 25539: typedef union {
[; ;pic18f47q10.h: 25540: struct {
[; ;pic18f47q10.h: 25541: unsigned ADSTPTL :8;
[; ;pic18f47q10.h: 25542: };
[; ;pic18f47q10.h: 25543: struct {
[; ;pic18f47q10.h: 25544: unsigned ADSTPT0 :1;
[; ;pic18f47q10.h: 25545: unsigned ADSTPT1 :1;
[; ;pic18f47q10.h: 25546: unsigned ADSTPT2 :1;
[; ;pic18f47q10.h: 25547: unsigned ADSTPT3 :1;
[; ;pic18f47q10.h: 25548: unsigned ADSTPT4 :1;
[; ;pic18f47q10.h: 25549: unsigned ADSTPT5 :1;
[; ;pic18f47q10.h: 25550: unsigned ADSTPT6 :1;
[; ;pic18f47q10.h: 25551: unsigned ADSTPT7 :1;
[; ;pic18f47q10.h: 25552: };
[; ;pic18f47q10.h: 25553: } ADSTPTLbits_t;
[; ;pic18f47q10.h: 25554: extern volatile ADSTPTLbits_t ADSTPTLbits @ 0xF63;
[; ;pic18f47q10.h: 25604: extern volatile unsigned char ADSTPTH @ 0xF64;
"25606
[; ;pic18f47q10.h: 25606: asm("ADSTPTH equ 0F64h");
[; <" ADSTPTH equ 0F64h ;# ">
[; ;pic18f47q10.h: 25609: typedef union {
[; ;pic18f47q10.h: 25610: struct {
[; ;pic18f47q10.h: 25611: unsigned ADSTPTH :8;
[; ;pic18f47q10.h: 25612: };
[; ;pic18f47q10.h: 25613: struct {
[; ;pic18f47q10.h: 25614: unsigned ADSTPT8 :1;
[; ;pic18f47q10.h: 25615: unsigned ADSTPT9 :1;
[; ;pic18f47q10.h: 25616: unsigned ADSTPT10 :1;
[; ;pic18f47q10.h: 25617: unsigned ADSTPT11 :1;
[; ;pic18f47q10.h: 25618: unsigned ADSTPT12 :1;
[; ;pic18f47q10.h: 25619: unsigned ADSTPT13 :1;
[; ;pic18f47q10.h: 25620: unsigned ADSTPT14 :1;
[; ;pic18f47q10.h: 25621: unsigned ADSTPT15 :1;
[; ;pic18f47q10.h: 25622: };
[; ;pic18f47q10.h: 25623: } ADSTPTHbits_t;
[; ;pic18f47q10.h: 25624: extern volatile ADSTPTHbits_t ADSTPTHbits @ 0xF64;
[; ;pic18f47q10.h: 25674: extern volatile unsigned short ADLTH @ 0xF65;
"25676
[; ;pic18f47q10.h: 25676: asm("ADLTH equ 0F65h");
[; <" ADLTH equ 0F65h ;# ">
[; ;pic18f47q10.h: 25681: extern volatile unsigned char ADLTHL @ 0xF65;
"25683
[; ;pic18f47q10.h: 25683: asm("ADLTHL equ 0F65h");
[; <" ADLTHL equ 0F65h ;# ">
[; ;pic18f47q10.h: 25686: typedef union {
[; ;pic18f47q10.h: 25687: struct {
[; ;pic18f47q10.h: 25688: unsigned ADLTHL :8;
[; ;pic18f47q10.h: 25689: };
[; ;pic18f47q10.h: 25690: struct {
[; ;pic18f47q10.h: 25691: unsigned ADLTH0 :1;
[; ;pic18f47q10.h: 25692: unsigned ADLTH1 :1;
[; ;pic18f47q10.h: 25693: unsigned ADLTH2 :1;
[; ;pic18f47q10.h: 25694: unsigned ADLTH3 :1;
[; ;pic18f47q10.h: 25695: unsigned ADLTH4 :1;
[; ;pic18f47q10.h: 25696: unsigned ADLTH5 :1;
[; ;pic18f47q10.h: 25697: unsigned ADLTH6 :1;
[; ;pic18f47q10.h: 25698: unsigned ADLTH7 :1;
[; ;pic18f47q10.h: 25699: };
[; ;pic18f47q10.h: 25700: } ADLTHLbits_t;
[; ;pic18f47q10.h: 25701: extern volatile ADLTHLbits_t ADLTHLbits @ 0xF65;
[; ;pic18f47q10.h: 25751: extern volatile unsigned char ADLTHH @ 0xF66;
"25753
[; ;pic18f47q10.h: 25753: asm("ADLTHH equ 0F66h");
[; <" ADLTHH equ 0F66h ;# ">
[; ;pic18f47q10.h: 25756: typedef union {
[; ;pic18f47q10.h: 25757: struct {
[; ;pic18f47q10.h: 25758: unsigned ADLTHH :8;
[; ;pic18f47q10.h: 25759: };
[; ;pic18f47q10.h: 25760: struct {
[; ;pic18f47q10.h: 25761: unsigned ADLTH8 :1;
[; ;pic18f47q10.h: 25762: unsigned ADLTH9 :1;
[; ;pic18f47q10.h: 25763: unsigned ADLTH10 :1;
[; ;pic18f47q10.h: 25764: unsigned ADLTH11 :1;
[; ;pic18f47q10.h: 25765: unsigned ADLTH12 :1;
[; ;pic18f47q10.h: 25766: unsigned ADLTH13 :1;
[; ;pic18f47q10.h: 25767: unsigned ADLTH14 :1;
[; ;pic18f47q10.h: 25768: unsigned ADLTH15 :1;
[; ;pic18f47q10.h: 25769: };
[; ;pic18f47q10.h: 25770: } ADLTHHbits_t;
[; ;pic18f47q10.h: 25771: extern volatile ADLTHHbits_t ADLTHHbits @ 0xF66;
[; ;pic18f47q10.h: 25821: extern volatile unsigned short ADUTH @ 0xF67;
"25823
[; ;pic18f47q10.h: 25823: asm("ADUTH equ 0F67h");
[; <" ADUTH equ 0F67h ;# ">
[; ;pic18f47q10.h: 25828: extern volatile unsigned char ADUTHL @ 0xF67;
"25830
[; ;pic18f47q10.h: 25830: asm("ADUTHL equ 0F67h");
[; <" ADUTHL equ 0F67h ;# ">
[; ;pic18f47q10.h: 25833: typedef union {
[; ;pic18f47q10.h: 25834: struct {
[; ;pic18f47q10.h: 25835: unsigned ADUTHL :8;
[; ;pic18f47q10.h: 25836: };
[; ;pic18f47q10.h: 25837: struct {
[; ;pic18f47q10.h: 25838: unsigned ADUTH0 :1;
[; ;pic18f47q10.h: 25839: unsigned ADUTH1 :1;
[; ;pic18f47q10.h: 25840: unsigned ADUTH2 :1;
[; ;pic18f47q10.h: 25841: unsigned ADUTH3 :1;
[; ;pic18f47q10.h: 25842: unsigned ADUTH4 :1;
[; ;pic18f47q10.h: 25843: unsigned ADUTH5 :1;
[; ;pic18f47q10.h: 25844: unsigned ADUTH6 :1;
[; ;pic18f47q10.h: 25845: unsigned ADUTH7 :1;
[; ;pic18f47q10.h: 25846: };
[; ;pic18f47q10.h: 25847: } ADUTHLbits_t;
[; ;pic18f47q10.h: 25848: extern volatile ADUTHLbits_t ADUTHLbits @ 0xF67;
[; ;pic18f47q10.h: 25898: extern volatile unsigned char ADUTHH @ 0xF68;
"25900
[; ;pic18f47q10.h: 25900: asm("ADUTHH equ 0F68h");
[; <" ADUTHH equ 0F68h ;# ">
[; ;pic18f47q10.h: 25903: typedef union {
[; ;pic18f47q10.h: 25904: struct {
[; ;pic18f47q10.h: 25905: unsigned ADUTHH :8;
[; ;pic18f47q10.h: 25906: };
[; ;pic18f47q10.h: 25907: struct {
[; ;pic18f47q10.h: 25908: unsigned ADUTH8 :1;
[; ;pic18f47q10.h: 25909: unsigned ADUTH9 :1;
[; ;pic18f47q10.h: 25910: unsigned ADUTH10 :1;
[; ;pic18f47q10.h: 25911: unsigned ADUTH11 :1;
[; ;pic18f47q10.h: 25912: unsigned ADUTH12 :1;
[; ;pic18f47q10.h: 25913: unsigned ADUTH13 :1;
[; ;pic18f47q10.h: 25914: unsigned ADUTH14 :1;
[; ;pic18f47q10.h: 25915: unsigned ADUTH15 :1;
[; ;pic18f47q10.h: 25916: };
[; ;pic18f47q10.h: 25917: } ADUTHHbits_t;
[; ;pic18f47q10.h: 25918: extern volatile ADUTHHbits_t ADUTHHbits @ 0xF68;
[; ;pic18f47q10.h: 25968: extern volatile unsigned short ADERR @ 0xF69;
"25970
[; ;pic18f47q10.h: 25970: asm("ADERR equ 0F69h");
[; <" ADERR equ 0F69h ;# ">
[; ;pic18f47q10.h: 25975: extern volatile unsigned char ADERRL @ 0xF69;
"25977
[; ;pic18f47q10.h: 25977: asm("ADERRL equ 0F69h");
[; <" ADERRL equ 0F69h ;# ">
[; ;pic18f47q10.h: 25980: typedef union {
[; ;pic18f47q10.h: 25981: struct {
[; ;pic18f47q10.h: 25982: unsigned ADERRL :8;
[; ;pic18f47q10.h: 25983: };
[; ;pic18f47q10.h: 25984: struct {
[; ;pic18f47q10.h: 25985: unsigned ADERR0 :1;
[; ;pic18f47q10.h: 25986: unsigned ADERR1 :1;
[; ;pic18f47q10.h: 25987: unsigned ADERR2 :1;
[; ;pic18f47q10.h: 25988: unsigned ADERR3 :1;
[; ;pic18f47q10.h: 25989: unsigned ADERR4 :1;
[; ;pic18f47q10.h: 25990: unsigned ADERR5 :1;
[; ;pic18f47q10.h: 25991: unsigned ADERR6 :1;
[; ;pic18f47q10.h: 25992: unsigned ADERR7 :1;
[; ;pic18f47q10.h: 25993: };
[; ;pic18f47q10.h: 25994: } ADERRLbits_t;
[; ;pic18f47q10.h: 25995: extern volatile ADERRLbits_t ADERRLbits @ 0xF69;
[; ;pic18f47q10.h: 26045: extern volatile unsigned char ADERRH @ 0xF6A;
"26047
[; ;pic18f47q10.h: 26047: asm("ADERRH equ 0F6Ah");
[; <" ADERRH equ 0F6Ah ;# ">
[; ;pic18f47q10.h: 26050: typedef union {
[; ;pic18f47q10.h: 26051: struct {
[; ;pic18f47q10.h: 26052: unsigned ADERRH :8;
[; ;pic18f47q10.h: 26053: };
[; ;pic18f47q10.h: 26054: struct {
[; ;pic18f47q10.h: 26055: unsigned ADERR8 :1;
[; ;pic18f47q10.h: 26056: unsigned ADERR9 :1;
[; ;pic18f47q10.h: 26057: unsigned ADERR10 :1;
[; ;pic18f47q10.h: 26058: unsigned ADERR11 :1;
[; ;pic18f47q10.h: 26059: unsigned ADERR12 :1;
[; ;pic18f47q10.h: 26060: unsigned ADERR13 :1;
[; ;pic18f47q10.h: 26061: unsigned ADERR14 :1;
[; ;pic18f47q10.h: 26062: unsigned ADERR15 :1;
[; ;pic18f47q10.h: 26063: };
[; ;pic18f47q10.h: 26064: } ADERRHbits_t;
[; ;pic18f47q10.h: 26065: extern volatile ADERRHbits_t ADERRHbits @ 0xF6A;
[; ;pic18f47q10.h: 26115: extern volatile unsigned short ADACC @ 0xF6B;
"26117
[; ;pic18f47q10.h: 26117: asm("ADACC equ 0F6Bh");
[; <" ADACC equ 0F6Bh ;# ">
[; ;pic18f47q10.h: 26122: extern volatile unsigned char ADACCL @ 0xF6B;
"26124
[; ;pic18f47q10.h: 26124: asm("ADACCL equ 0F6Bh");
[; <" ADACCL equ 0F6Bh ;# ">
[; ;pic18f47q10.h: 26127: typedef union {
[; ;pic18f47q10.h: 26128: struct {
[; ;pic18f47q10.h: 26129: unsigned ADACCL :8;
[; ;pic18f47q10.h: 26130: };
[; ;pic18f47q10.h: 26131: struct {
[; ;pic18f47q10.h: 26132: unsigned ADACC0 :1;
[; ;pic18f47q10.h: 26133: unsigned ADACC1 :1;
[; ;pic18f47q10.h: 26134: unsigned ADACC2 :1;
[; ;pic18f47q10.h: 26135: unsigned ADACC3 :1;
[; ;pic18f47q10.h: 26136: unsigned ADACC4 :1;
[; ;pic18f47q10.h: 26137: unsigned ADACC5 :1;
[; ;pic18f47q10.h: 26138: unsigned ADACC6 :1;
[; ;pic18f47q10.h: 26139: unsigned ADACC7 :1;
[; ;pic18f47q10.h: 26140: };
[; ;pic18f47q10.h: 26141: } ADACCLbits_t;
[; ;pic18f47q10.h: 26142: extern volatile ADACCLbits_t ADACCLbits @ 0xF6B;
[; ;pic18f47q10.h: 26192: extern volatile unsigned char ADACCH @ 0xF6C;
"26194
[; ;pic18f47q10.h: 26194: asm("ADACCH equ 0F6Ch");
[; <" ADACCH equ 0F6Ch ;# ">
[; ;pic18f47q10.h: 26197: typedef union {
[; ;pic18f47q10.h: 26198: struct {
[; ;pic18f47q10.h: 26199: unsigned ADACCH :8;
[; ;pic18f47q10.h: 26200: };
[; ;pic18f47q10.h: 26201: struct {
[; ;pic18f47q10.h: 26202: unsigned ADACC8 :1;
[; ;pic18f47q10.h: 26203: unsigned ADACC9 :1;
[; ;pic18f47q10.h: 26204: unsigned ADACC10 :1;
[; ;pic18f47q10.h: 26205: unsigned ADACC11 :1;
[; ;pic18f47q10.h: 26206: unsigned ADACC12 :1;
[; ;pic18f47q10.h: 26207: unsigned ADACC13 :1;
[; ;pic18f47q10.h: 26208: unsigned ADACC14 :1;
[; ;pic18f47q10.h: 26209: unsigned ADACC15 :1;
[; ;pic18f47q10.h: 26210: };
[; ;pic18f47q10.h: 26211: } ADACCHbits_t;
[; ;pic18f47q10.h: 26212: extern volatile ADACCHbits_t ADACCHbits @ 0xF6C;
[; ;pic18f47q10.h: 26262: extern volatile unsigned short ADFLTR @ 0xF6D;
"26264
[; ;pic18f47q10.h: 26264: asm("ADFLTR equ 0F6Dh");
[; <" ADFLTR equ 0F6Dh ;# ">
[; ;pic18f47q10.h: 26269: extern volatile unsigned char ADFLTRL @ 0xF6D;
"26271
[; ;pic18f47q10.h: 26271: asm("ADFLTRL equ 0F6Dh");
[; <" ADFLTRL equ 0F6Dh ;# ">
[; ;pic18f47q10.h: 26274: typedef union {
[; ;pic18f47q10.h: 26275: struct {
[; ;pic18f47q10.h: 26276: unsigned ADFLTRL :8;
[; ;pic18f47q10.h: 26277: };
[; ;pic18f47q10.h: 26278: struct {
[; ;pic18f47q10.h: 26279: unsigned ADFLTR0 :1;
[; ;pic18f47q10.h: 26280: unsigned ADFLTR1 :1;
[; ;pic18f47q10.h: 26281: unsigned ADFLTR2 :1;
[; ;pic18f47q10.h: 26282: unsigned ADFLTR3 :1;
[; ;pic18f47q10.h: 26283: unsigned ADFLTR4 :1;
[; ;pic18f47q10.h: 26284: unsigned ADFLTR5 :1;
[; ;pic18f47q10.h: 26285: unsigned ADFLTR6 :1;
[; ;pic18f47q10.h: 26286: unsigned ADFLTR7 :1;
[; ;pic18f47q10.h: 26287: };
[; ;pic18f47q10.h: 26288: } ADFLTRLbits_t;
[; ;pic18f47q10.h: 26289: extern volatile ADFLTRLbits_t ADFLTRLbits @ 0xF6D;
[; ;pic18f47q10.h: 26339: extern volatile unsigned char ADFLTRH @ 0xF6E;
"26341
[; ;pic18f47q10.h: 26341: asm("ADFLTRH equ 0F6Eh");
[; <" ADFLTRH equ 0F6Eh ;# ">
[; ;pic18f47q10.h: 26344: typedef union {
[; ;pic18f47q10.h: 26345: struct {
[; ;pic18f47q10.h: 26346: unsigned ADFLTRH :8;
[; ;pic18f47q10.h: 26347: };
[; ;pic18f47q10.h: 26348: struct {
[; ;pic18f47q10.h: 26349: unsigned ADFLTR8 :1;
[; ;pic18f47q10.h: 26350: unsigned ADFLTR9 :1;
[; ;pic18f47q10.h: 26351: unsigned ADFLTR10 :1;
[; ;pic18f47q10.h: 26352: unsigned ADFLTR11 :1;
[; ;pic18f47q10.h: 26353: unsigned ADFLTR12 :1;
[; ;pic18f47q10.h: 26354: unsigned ADFLTR13 :1;
[; ;pic18f47q10.h: 26355: unsigned ADFLTR14 :1;
[; ;pic18f47q10.h: 26356: unsigned ADFLTR15 :1;
[; ;pic18f47q10.h: 26357: };
[; ;pic18f47q10.h: 26358: } ADFLTRHbits_t;
[; ;pic18f47q10.h: 26359: extern volatile ADFLTRHbits_t ADFLTRHbits @ 0xF6E;
[; ;pic18f47q10.h: 26409: extern volatile unsigned short CRCDATA @ 0xF6F;
"26411
[; ;pic18f47q10.h: 26411: asm("CRCDATA equ 0F6Fh");
[; <" CRCDATA equ 0F6Fh ;# ">
[; ;pic18f47q10.h: 26416: extern volatile unsigned char CRCDATL @ 0xF6F;
"26418
[; ;pic18f47q10.h: 26418: asm("CRCDATL equ 0F6Fh");
[; <" CRCDATL equ 0F6Fh ;# ">
[; ;pic18f47q10.h: 26421: typedef union {
[; ;pic18f47q10.h: 26422: struct {
[; ;pic18f47q10.h: 26423: unsigned DATA0 :1;
[; ;pic18f47q10.h: 26424: unsigned DATA1 :1;
[; ;pic18f47q10.h: 26425: unsigned DATA2 :1;
[; ;pic18f47q10.h: 26426: unsigned DATA3 :1;
[; ;pic18f47q10.h: 26427: unsigned DATA4 :1;
[; ;pic18f47q10.h: 26428: unsigned DATA5 :1;
[; ;pic18f47q10.h: 26429: unsigned DATA6 :1;
[; ;pic18f47q10.h: 26430: unsigned DATA7 :1;
[; ;pic18f47q10.h: 26431: };
[; ;pic18f47q10.h: 26432: } CRCDATLbits_t;
[; ;pic18f47q10.h: 26433: extern volatile CRCDATLbits_t CRCDATLbits @ 0xF6F;
[; ;pic18f47q10.h: 26478: extern volatile unsigned char CRCDATH @ 0xF70;
"26480
[; ;pic18f47q10.h: 26480: asm("CRCDATH equ 0F70h");
[; <" CRCDATH equ 0F70h ;# ">
[; ;pic18f47q10.h: 26483: typedef union {
[; ;pic18f47q10.h: 26484: struct {
[; ;pic18f47q10.h: 26485: unsigned DATA8 :1;
[; ;pic18f47q10.h: 26486: unsigned DATA9 :1;
[; ;pic18f47q10.h: 26487: unsigned DATA10 :1;
[; ;pic18f47q10.h: 26488: unsigned DATA11 :1;
[; ;pic18f47q10.h: 26489: unsigned DATA12 :1;
[; ;pic18f47q10.h: 26490: unsigned DATA13 :1;
[; ;pic18f47q10.h: 26491: unsigned DATA14 :1;
[; ;pic18f47q10.h: 26492: unsigned DATA15 :1;
[; ;pic18f47q10.h: 26493: };
[; ;pic18f47q10.h: 26494: } CRCDATHbits_t;
[; ;pic18f47q10.h: 26495: extern volatile CRCDATHbits_t CRCDATHbits @ 0xF70;
[; ;pic18f47q10.h: 26540: extern volatile unsigned short CRCACC @ 0xF71;
"26542
[; ;pic18f47q10.h: 26542: asm("CRCACC equ 0F71h");
[; <" CRCACC equ 0F71h ;# ">
[; ;pic18f47q10.h: 26547: extern volatile unsigned char CRCACCL @ 0xF71;
"26549
[; ;pic18f47q10.h: 26549: asm("CRCACCL equ 0F71h");
[; <" CRCACCL equ 0F71h ;# ">
[; ;pic18f47q10.h: 26552: typedef union {
[; ;pic18f47q10.h: 26553: struct {
[; ;pic18f47q10.h: 26554: unsigned ACC0 :1;
[; ;pic18f47q10.h: 26555: unsigned ACC1 :1;
[; ;pic18f47q10.h: 26556: unsigned ACC2 :1;
[; ;pic18f47q10.h: 26557: unsigned ACC3 :1;
[; ;pic18f47q10.h: 26558: unsigned ACC4 :1;
[; ;pic18f47q10.h: 26559: unsigned ACC5 :1;
[; ;pic18f47q10.h: 26560: unsigned ACC6 :1;
[; ;pic18f47q10.h: 26561: unsigned ACC7 :1;
[; ;pic18f47q10.h: 26562: };
[; ;pic18f47q10.h: 26563: } CRCACCLbits_t;
[; ;pic18f47q10.h: 26564: extern volatile CRCACCLbits_t CRCACCLbits @ 0xF71;
[; ;pic18f47q10.h: 26609: extern volatile unsigned char CRCACCH @ 0xF72;
"26611
[; ;pic18f47q10.h: 26611: asm("CRCACCH equ 0F72h");
[; <" CRCACCH equ 0F72h ;# ">
[; ;pic18f47q10.h: 26614: typedef union {
[; ;pic18f47q10.h: 26615: struct {
[; ;pic18f47q10.h: 26616: unsigned ACC8 :1;
[; ;pic18f47q10.h: 26617: unsigned ACC9 :1;
[; ;pic18f47q10.h: 26618: unsigned ACC10 :1;
[; ;pic18f47q10.h: 26619: unsigned ACC11 :1;
[; ;pic18f47q10.h: 26620: unsigned ACC12 :1;
[; ;pic18f47q10.h: 26621: unsigned ACC13 :1;
[; ;pic18f47q10.h: 26622: unsigned ACC14 :1;
[; ;pic18f47q10.h: 26623: unsigned ACC15 :1;
[; ;pic18f47q10.h: 26624: };
[; ;pic18f47q10.h: 26625: } CRCACCHbits_t;
[; ;pic18f47q10.h: 26626: extern volatile CRCACCHbits_t CRCACCHbits @ 0xF72;
[; ;pic18f47q10.h: 26671: extern volatile unsigned short CRCSHFT @ 0xF73;
"26673
[; ;pic18f47q10.h: 26673: asm("CRCSHFT equ 0F73h");
[; <" CRCSHFT equ 0F73h ;# ">
[; ;pic18f47q10.h: 26678: extern volatile unsigned char CRCSHIFTL @ 0xF73;
"26680
[; ;pic18f47q10.h: 26680: asm("CRCSHIFTL equ 0F73h");
[; <" CRCSHIFTL equ 0F73h ;# ">
[; ;pic18f47q10.h: 26683: typedef union {
[; ;pic18f47q10.h: 26684: struct {
[; ;pic18f47q10.h: 26685: unsigned SHFT0 :1;
[; ;pic18f47q10.h: 26686: unsigned SHFT1 :1;
[; ;pic18f47q10.h: 26687: unsigned SHFT2 :1;
[; ;pic18f47q10.h: 26688: unsigned SHFT3 :1;
[; ;pic18f47q10.h: 26689: unsigned SHFT4 :1;
[; ;pic18f47q10.h: 26690: unsigned SHFT5 :1;
[; ;pic18f47q10.h: 26691: unsigned SHFT6 :1;
[; ;pic18f47q10.h: 26692: unsigned SHFT7 :1;
[; ;pic18f47q10.h: 26693: };
[; ;pic18f47q10.h: 26694: } CRCSHIFTLbits_t;
[; ;pic18f47q10.h: 26695: extern volatile CRCSHIFTLbits_t CRCSHIFTLbits @ 0xF73;
[; ;pic18f47q10.h: 26740: extern volatile unsigned char CRCSHIFTH @ 0xF74;
"26742
[; ;pic18f47q10.h: 26742: asm("CRCSHIFTH equ 0F74h");
[; <" CRCSHIFTH equ 0F74h ;# ">
[; ;pic18f47q10.h: 26745: typedef union {
[; ;pic18f47q10.h: 26746: struct {
[; ;pic18f47q10.h: 26747: unsigned SHFT8 :1;
[; ;pic18f47q10.h: 26748: unsigned SHFT9 :1;
[; ;pic18f47q10.h: 26749: unsigned SHFT10 :1;
[; ;pic18f47q10.h: 26750: unsigned SHFT11 :1;
[; ;pic18f47q10.h: 26751: unsigned SHFT12 :1;
[; ;pic18f47q10.h: 26752: unsigned SHFT13 :1;
[; ;pic18f47q10.h: 26753: unsigned SHFT14 :1;
[; ;pic18f47q10.h: 26754: unsigned SHFT15 :1;
[; ;pic18f47q10.h: 26755: };
[; ;pic18f47q10.h: 26756: } CRCSHIFTHbits_t;
[; ;pic18f47q10.h: 26757: extern volatile CRCSHIFTHbits_t CRCSHIFTHbits @ 0xF74;
[; ;pic18f47q10.h: 26802: extern volatile unsigned short CRCXOR @ 0xF75;
"26804
[; ;pic18f47q10.h: 26804: asm("CRCXOR equ 0F75h");
[; <" CRCXOR equ 0F75h ;# ">
[; ;pic18f47q10.h: 26809: extern volatile unsigned char CRCXORL @ 0xF75;
"26811
[; ;pic18f47q10.h: 26811: asm("CRCXORL equ 0F75h");
[; <" CRCXORL equ 0F75h ;# ">
[; ;pic18f47q10.h: 26814: typedef union {
[; ;pic18f47q10.h: 26815: struct {
[; ;pic18f47q10.h: 26816: unsigned :1;
[; ;pic18f47q10.h: 26817: unsigned X1 :1;
[; ;pic18f47q10.h: 26818: unsigned X2 :1;
[; ;pic18f47q10.h: 26819: unsigned X3 :1;
[; ;pic18f47q10.h: 26820: unsigned X4 :1;
[; ;pic18f47q10.h: 26821: unsigned X5 :1;
[; ;pic18f47q10.h: 26822: unsigned X6 :1;
[; ;pic18f47q10.h: 26823: unsigned X7 :1;
[; ;pic18f47q10.h: 26824: };
[; ;pic18f47q10.h: 26825: } CRCXORLbits_t;
[; ;pic18f47q10.h: 26826: extern volatile CRCXORLbits_t CRCXORLbits @ 0xF75;
[; ;pic18f47q10.h: 26866: extern volatile unsigned char CRCXORH @ 0xF76;
"26868
[; ;pic18f47q10.h: 26868: asm("CRCXORH equ 0F76h");
[; <" CRCXORH equ 0F76h ;# ">
[; ;pic18f47q10.h: 26871: typedef union {
[; ;pic18f47q10.h: 26872: struct {
[; ;pic18f47q10.h: 26873: unsigned X8 :1;
[; ;pic18f47q10.h: 26874: unsigned X9 :1;
[; ;pic18f47q10.h: 26875: unsigned X10 :1;
[; ;pic18f47q10.h: 26876: unsigned X11 :1;
[; ;pic18f47q10.h: 26877: unsigned X12 :1;
[; ;pic18f47q10.h: 26878: unsigned X13 :1;
[; ;pic18f47q10.h: 26879: unsigned X14 :1;
[; ;pic18f47q10.h: 26880: unsigned X15 :1;
[; ;pic18f47q10.h: 26881: };
[; ;pic18f47q10.h: 26882: } CRCXORHbits_t;
[; ;pic18f47q10.h: 26883: extern volatile CRCXORHbits_t CRCXORHbits @ 0xF76;
[; ;pic18f47q10.h: 26928: extern volatile unsigned char CRCCON0 @ 0xF77;
"26930
[; ;pic18f47q10.h: 26930: asm("CRCCON0 equ 0F77h");
[; <" CRCCON0 equ 0F77h ;# ">
[; ;pic18f47q10.h: 26933: typedef union {
[; ;pic18f47q10.h: 26934: struct {
[; ;pic18f47q10.h: 26935: unsigned FULL :1;
[; ;pic18f47q10.h: 26936: unsigned SHIFTM :1;
[; ;pic18f47q10.h: 26937: unsigned :2;
[; ;pic18f47q10.h: 26938: unsigned ACCM :1;
[; ;pic18f47q10.h: 26939: unsigned BUSY :1;
[; ;pic18f47q10.h: 26940: unsigned CRCGO :1;
[; ;pic18f47q10.h: 26941: unsigned EN :1;
[; ;pic18f47q10.h: 26942: };
[; ;pic18f47q10.h: 26943: struct {
[; ;pic18f47q10.h: 26944: unsigned :7;
[; ;pic18f47q10.h: 26945: unsigned CRCEN :1;
[; ;pic18f47q10.h: 26946: };
[; ;pic18f47q10.h: 26947: } CRCCON0bits_t;
[; ;pic18f47q10.h: 26948: extern volatile CRCCON0bits_t CRCCON0bits @ 0xF77;
[; ;pic18f47q10.h: 26988: extern volatile unsigned char CRCCON1 @ 0xF78;
"26990
[; ;pic18f47q10.h: 26990: asm("CRCCON1 equ 0F78h");
[; <" CRCCON1 equ 0F78h ;# ">
[; ;pic18f47q10.h: 26993: typedef union {
[; ;pic18f47q10.h: 26994: struct {
[; ;pic18f47q10.h: 26995: unsigned PLEN :4;
[; ;pic18f47q10.h: 26996: unsigned DLEN :4;
[; ;pic18f47q10.h: 26997: };
[; ;pic18f47q10.h: 26998: struct {
[; ;pic18f47q10.h: 26999: unsigned PLEN0 :1;
[; ;pic18f47q10.h: 27000: unsigned PLEN1 :1;
[; ;pic18f47q10.h: 27001: unsigned PLEN2 :1;
[; ;pic18f47q10.h: 27002: unsigned PLEN3 :1;
[; ;pic18f47q10.h: 27003: unsigned DLEN0 :1;
[; ;pic18f47q10.h: 27004: unsigned DLEN1 :1;
[; ;pic18f47q10.h: 27005: unsigned DLEN2 :1;
[; ;pic18f47q10.h: 27006: unsigned DLEN3 :1;
[; ;pic18f47q10.h: 27007: };
[; ;pic18f47q10.h: 27008: } CRCCON1bits_t;
[; ;pic18f47q10.h: 27009: extern volatile CRCCON1bits_t CRCCON1bits @ 0xF78;
[; ;pic18f47q10.h: 27065: extern volatile unsigned short long NVMADR @ 0xF79;
"27068
[; ;pic18f47q10.h: 27068: asm("NVMADR equ 0F79h");
[; <" NVMADR equ 0F79h ;# ">
[; ;pic18f47q10.h: 27073: extern volatile unsigned char NVMADRL @ 0xF79;
"27075
[; ;pic18f47q10.h: 27075: asm("NVMADRL equ 0F79h");
[; <" NVMADRL equ 0F79h ;# ">
[; ;pic18f47q10.h: 27078: typedef union {
[; ;pic18f47q10.h: 27079: struct {
[; ;pic18f47q10.h: 27080: unsigned NVMADRL :8;
[; ;pic18f47q10.h: 27081: };
[; ;pic18f47q10.h: 27082: struct {
[; ;pic18f47q10.h: 27083: unsigned NVMADR0 :1;
[; ;pic18f47q10.h: 27084: unsigned NVMADR1 :1;
[; ;pic18f47q10.h: 27085: unsigned NVMADR2 :1;
[; ;pic18f47q10.h: 27086: unsigned NVMADR3 :1;
[; ;pic18f47q10.h: 27087: unsigned NVMADR4 :1;
[; ;pic18f47q10.h: 27088: unsigned NVMADR5 :1;
[; ;pic18f47q10.h: 27089: unsigned NVMADR6 :1;
[; ;pic18f47q10.h: 27090: unsigned NVMADR7 :1;
[; ;pic18f47q10.h: 27091: };
[; ;pic18f47q10.h: 27092: } NVMADRLbits_t;
[; ;pic18f47q10.h: 27093: extern volatile NVMADRLbits_t NVMADRLbits @ 0xF79;
[; ;pic18f47q10.h: 27143: extern volatile unsigned char NVMADRH @ 0xF7A;
"27145
[; ;pic18f47q10.h: 27145: asm("NVMADRH equ 0F7Ah");
[; <" NVMADRH equ 0F7Ah ;# ">
[; ;pic18f47q10.h: 27148: typedef union {
[; ;pic18f47q10.h: 27149: struct {
[; ;pic18f47q10.h: 27150: unsigned NVMADRH :8;
[; ;pic18f47q10.h: 27151: };
[; ;pic18f47q10.h: 27152: struct {
[; ;pic18f47q10.h: 27153: unsigned NVMADR8 :1;
[; ;pic18f47q10.h: 27154: unsigned NVMADR9 :1;
[; ;pic18f47q10.h: 27155: unsigned NVMADR10 :1;
[; ;pic18f47q10.h: 27156: unsigned NVMADR11 :1;
[; ;pic18f47q10.h: 27157: unsigned NVMADR12 :1;
[; ;pic18f47q10.h: 27158: unsigned NVMADR13 :1;
[; ;pic18f47q10.h: 27159: unsigned NVMADR14 :1;
[; ;pic18f47q10.h: 27160: unsigned NVMADR15 :1;
[; ;pic18f47q10.h: 27161: };
[; ;pic18f47q10.h: 27162: } NVMADRHbits_t;
[; ;pic18f47q10.h: 27163: extern volatile NVMADRHbits_t NVMADRHbits @ 0xF7A;
[; ;pic18f47q10.h: 27213: extern volatile unsigned char NVMADRU @ 0xF7B;
"27215
[; ;pic18f47q10.h: 27215: asm("NVMADRU equ 0F7Bh");
[; <" NVMADRU equ 0F7Bh ;# ">
[; ;pic18f47q10.h: 27218: typedef union {
[; ;pic18f47q10.h: 27219: struct {
[; ;pic18f47q10.h: 27220: unsigned NVMADRU :6;
[; ;pic18f47q10.h: 27221: };
[; ;pic18f47q10.h: 27222: struct {
[; ;pic18f47q10.h: 27223: unsigned NVMADR16 :1;
[; ;pic18f47q10.h: 27224: unsigned NVMADR17 :1;
[; ;pic18f47q10.h: 27225: unsigned NVMADR18 :1;
[; ;pic18f47q10.h: 27226: unsigned NVMADR19 :1;
[; ;pic18f47q10.h: 27227: unsigned NVMADR20 :1;
[; ;pic18f47q10.h: 27228: unsigned NVMADR21 :1;
[; ;pic18f47q10.h: 27229: };
[; ;pic18f47q10.h: 27230: } NVMADRUbits_t;
[; ;pic18f47q10.h: 27231: extern volatile NVMADRUbits_t NVMADRUbits @ 0xF7B;
[; ;pic18f47q10.h: 27271: extern volatile unsigned short NVMDAT @ 0xF7C;
"27273
[; ;pic18f47q10.h: 27273: asm("NVMDAT equ 0F7Ch");
[; <" NVMDAT equ 0F7Ch ;# ">
[; ;pic18f47q10.h: 27278: extern volatile unsigned char NVMDATL @ 0xF7C;
"27280
[; ;pic18f47q10.h: 27280: asm("NVMDATL equ 0F7Ch");
[; <" NVMDATL equ 0F7Ch ;# ">
[; ;pic18f47q10.h: 27283: typedef union {
[; ;pic18f47q10.h: 27284: struct {
[; ;pic18f47q10.h: 27285: unsigned NVMDATL :8;
[; ;pic18f47q10.h: 27286: };
[; ;pic18f47q10.h: 27287: struct {
[; ;pic18f47q10.h: 27288: unsigned NVMDAT0 :1;
[; ;pic18f47q10.h: 27289: unsigned NVMDAT1 :1;
[; ;pic18f47q10.h: 27290: unsigned NVMDAT2 :1;
[; ;pic18f47q10.h: 27291: unsigned NVMDAT3 :1;
[; ;pic18f47q10.h: 27292: unsigned NVMDAT4 :1;
[; ;pic18f47q10.h: 27293: unsigned NVMDAT5 :1;
[; ;pic18f47q10.h: 27294: unsigned NVMDAT6 :1;
[; ;pic18f47q10.h: 27295: unsigned NVMDAT7 :1;
[; ;pic18f47q10.h: 27296: };
[; ;pic18f47q10.h: 27297: } NVMDATLbits_t;
[; ;pic18f47q10.h: 27298: extern volatile NVMDATLbits_t NVMDATLbits @ 0xF7C;
[; ;pic18f47q10.h: 27348: extern volatile unsigned char NVMDATH @ 0xF7D;
"27350
[; ;pic18f47q10.h: 27350: asm("NVMDATH equ 0F7Dh");
[; <" NVMDATH equ 0F7Dh ;# ">
[; ;pic18f47q10.h: 27353: typedef union {
[; ;pic18f47q10.h: 27354: struct {
[; ;pic18f47q10.h: 27355: unsigned NVMDATH :8;
[; ;pic18f47q10.h: 27356: };
[; ;pic18f47q10.h: 27357: struct {
[; ;pic18f47q10.h: 27358: unsigned NVMDAT8 :1;
[; ;pic18f47q10.h: 27359: unsigned NVMDAT9 :1;
[; ;pic18f47q10.h: 27360: unsigned NVMDAT10 :1;
[; ;pic18f47q10.h: 27361: unsigned NVMDAT11 :1;
[; ;pic18f47q10.h: 27362: unsigned NVMDAT12 :1;
[; ;pic18f47q10.h: 27363: unsigned NVMDAT13 :1;
[; ;pic18f47q10.h: 27364: unsigned NVMDAT14 :1;
[; ;pic18f47q10.h: 27365: unsigned NVMDAT15 :1;
[; ;pic18f47q10.h: 27366: };
[; ;pic18f47q10.h: 27367: } NVMDATHbits_t;
[; ;pic18f47q10.h: 27368: extern volatile NVMDATHbits_t NVMDATHbits @ 0xF7D;
[; ;pic18f47q10.h: 27418: extern volatile unsigned char NVMCON0 @ 0xF7F;
"27420
[; ;pic18f47q10.h: 27420: asm("NVMCON0 equ 0F7Fh");
[; <" NVMCON0 equ 0F7Fh ;# ">
[; ;pic18f47q10.h: 27423: typedef union {
[; ;pic18f47q10.h: 27424: struct {
[; ;pic18f47q10.h: 27425: unsigned :4;
[; ;pic18f47q10.h: 27426: unsigned NVMERR :1;
[; ;pic18f47q10.h: 27427: unsigned :2;
[; ;pic18f47q10.h: 27428: unsigned NVMEN :1;
[; ;pic18f47q10.h: 27429: };
[; ;pic18f47q10.h: 27430: } NVMCON0bits_t;
[; ;pic18f47q10.h: 27431: extern volatile NVMCON0bits_t NVMCON0bits @ 0xF7F;
[; ;pic18f47q10.h: 27446: extern volatile unsigned char NVMCON1 @ 0xF80;
"27448
[; ;pic18f47q10.h: 27448: asm("NVMCON1 equ 0F80h");
[; <" NVMCON1 equ 0F80h ;# ">
[; ;pic18f47q10.h: 27451: typedef union {
[; ;pic18f47q10.h: 27452: struct {
[; ;pic18f47q10.h: 27453: unsigned RD :1;
[; ;pic18f47q10.h: 27454: unsigned SECRD :1;
[; ;pic18f47q10.h: 27455: unsigned :2;
[; ;pic18f47q10.h: 27456: unsigned WR :1;
[; ;pic18f47q10.h: 27457: unsigned SECWR :1;
[; ;pic18f47q10.h: 27458: unsigned SECER :1;
[; ;pic18f47q10.h: 27459: };
[; ;pic18f47q10.h: 27460: } NVMCON1bits_t;
[; ;pic18f47q10.h: 27461: extern volatile NVMCON1bits_t NVMCON1bits @ 0xF80;
[; ;pic18f47q10.h: 27491: extern volatile unsigned char NVMCON2 @ 0xF81;
"27493
[; ;pic18f47q10.h: 27493: asm("NVMCON2 equ 0F81h");
[; <" NVMCON2 equ 0F81h ;# ">
[; ;pic18f47q10.h: 27496: typedef union {
[; ;pic18f47q10.h: 27497: struct {
[; ;pic18f47q10.h: 27498: unsigned NVMCON2 :8;
[; ;pic18f47q10.h: 27499: };
[; ;pic18f47q10.h: 27500: } NVMCON2bits_t;
[; ;pic18f47q10.h: 27501: extern volatile NVMCON2bits_t NVMCON2bits @ 0xF81;
[; ;pic18f47q10.h: 27511: extern volatile unsigned char LATA @ 0xF82;
"27513
[; ;pic18f47q10.h: 27513: asm("LATA equ 0F82h");
[; <" LATA equ 0F82h ;# ">
[; ;pic18f47q10.h: 27516: typedef union {
[; ;pic18f47q10.h: 27517: struct {
[; ;pic18f47q10.h: 27518: unsigned LATA0 :1;
[; ;pic18f47q10.h: 27519: unsigned LATA1 :1;
[; ;pic18f47q10.h: 27520: unsigned LATA2 :1;
[; ;pic18f47q10.h: 27521: unsigned LATA3 :1;
[; ;pic18f47q10.h: 27522: unsigned LATA4 :1;
[; ;pic18f47q10.h: 27523: unsigned LATA5 :1;
[; ;pic18f47q10.h: 27524: unsigned LATA6 :1;
[; ;pic18f47q10.h: 27525: unsigned LATA7 :1;
[; ;pic18f47q10.h: 27526: };
[; ;pic18f47q10.h: 27527: } LATAbits_t;
[; ;pic18f47q10.h: 27528: extern volatile LATAbits_t LATAbits @ 0xF82;
[; ;pic18f47q10.h: 27573: extern volatile unsigned char LATB @ 0xF83;
"27575
[; ;pic18f47q10.h: 27575: asm("LATB equ 0F83h");
[; <" LATB equ 0F83h ;# ">
[; ;pic18f47q10.h: 27578: typedef union {
[; ;pic18f47q10.h: 27579: struct {
[; ;pic18f47q10.h: 27580: unsigned LATB0 :1;
[; ;pic18f47q10.h: 27581: unsigned LATB1 :1;
[; ;pic18f47q10.h: 27582: unsigned LATB2 :1;
[; ;pic18f47q10.h: 27583: unsigned LATB3 :1;
[; ;pic18f47q10.h: 27584: unsigned LATB4 :1;
[; ;pic18f47q10.h: 27585: unsigned LATB5 :1;
[; ;pic18f47q10.h: 27586: unsigned LATB6 :1;
[; ;pic18f47q10.h: 27587: unsigned LATB7 :1;
[; ;pic18f47q10.h: 27588: };
[; ;pic18f47q10.h: 27589: } LATBbits_t;
[; ;pic18f47q10.h: 27590: extern volatile LATBbits_t LATBbits @ 0xF83;
[; ;pic18f47q10.h: 27635: extern volatile unsigned char LATC @ 0xF84;
"27637
[; ;pic18f47q10.h: 27637: asm("LATC equ 0F84h");
[; <" LATC equ 0F84h ;# ">
[; ;pic18f47q10.h: 27640: typedef union {
[; ;pic18f47q10.h: 27641: struct {
[; ;pic18f47q10.h: 27642: unsigned LATC0 :1;
[; ;pic18f47q10.h: 27643: unsigned LATC1 :1;
[; ;pic18f47q10.h: 27644: unsigned LATC2 :1;
[; ;pic18f47q10.h: 27645: unsigned LATC3 :1;
[; ;pic18f47q10.h: 27646: unsigned LATC4 :1;
[; ;pic18f47q10.h: 27647: unsigned LATC5 :1;
[; ;pic18f47q10.h: 27648: unsigned LATC6 :1;
[; ;pic18f47q10.h: 27649: unsigned LATC7 :1;
[; ;pic18f47q10.h: 27650: };
[; ;pic18f47q10.h: 27651: } LATCbits_t;
[; ;pic18f47q10.h: 27652: extern volatile LATCbits_t LATCbits @ 0xF84;
[; ;pic18f47q10.h: 27697: extern volatile unsigned char LATD @ 0xF85;
"27699
[; ;pic18f47q10.h: 27699: asm("LATD equ 0F85h");
[; <" LATD equ 0F85h ;# ">
[; ;pic18f47q10.h: 27702: typedef union {
[; ;pic18f47q10.h: 27703: struct {
[; ;pic18f47q10.h: 27704: unsigned LATD0 :1;
[; ;pic18f47q10.h: 27705: unsigned LATD1 :1;
[; ;pic18f47q10.h: 27706: unsigned LATD2 :1;
[; ;pic18f47q10.h: 27707: unsigned LATD3 :1;
[; ;pic18f47q10.h: 27708: unsigned LATD4 :1;
[; ;pic18f47q10.h: 27709: unsigned LATD5 :1;
[; ;pic18f47q10.h: 27710: unsigned LATD6 :1;
[; ;pic18f47q10.h: 27711: unsigned LATD7 :1;
[; ;pic18f47q10.h: 27712: };
[; ;pic18f47q10.h: 27713: } LATDbits_t;
[; ;pic18f47q10.h: 27714: extern volatile LATDbits_t LATDbits @ 0xF85;
[; ;pic18f47q10.h: 27759: extern volatile unsigned char LATE @ 0xF86;
"27761
[; ;pic18f47q10.h: 27761: asm("LATE equ 0F86h");
[; <" LATE equ 0F86h ;# ">
[; ;pic18f47q10.h: 27764: typedef union {
[; ;pic18f47q10.h: 27765: struct {
[; ;pic18f47q10.h: 27766: unsigned LATE0 :1;
[; ;pic18f47q10.h: 27767: unsigned LATE1 :1;
[; ;pic18f47q10.h: 27768: unsigned LATE2 :1;
[; ;pic18f47q10.h: 27769: };
[; ;pic18f47q10.h: 27770: } LATEbits_t;
[; ;pic18f47q10.h: 27771: extern volatile LATEbits_t LATEbits @ 0xF86;
[; ;pic18f47q10.h: 27791: extern volatile unsigned char TRISA @ 0xF87;
"27793
[; ;pic18f47q10.h: 27793: asm("TRISA equ 0F87h");
[; <" TRISA equ 0F87h ;# ">
[; ;pic18f47q10.h: 27796: extern volatile unsigned char DDRA @ 0xF87;
"27798
[; ;pic18f47q10.h: 27798: asm("DDRA equ 0F87h");
[; <" DDRA equ 0F87h ;# ">
[; ;pic18f47q10.h: 27801: typedef union {
[; ;pic18f47q10.h: 27802: struct {
[; ;pic18f47q10.h: 27803: unsigned TRISA0 :1;
[; ;pic18f47q10.h: 27804: unsigned TRISA1 :1;
[; ;pic18f47q10.h: 27805: unsigned TRISA2 :1;
[; ;pic18f47q10.h: 27806: unsigned TRISA3 :1;
[; ;pic18f47q10.h: 27807: unsigned TRISA4 :1;
[; ;pic18f47q10.h: 27808: unsigned TRISA5 :1;
[; ;pic18f47q10.h: 27809: unsigned TRISA6 :1;
[; ;pic18f47q10.h: 27810: unsigned TRISA7 :1;
[; ;pic18f47q10.h: 27811: };
[; ;pic18f47q10.h: 27812: } TRISAbits_t;
[; ;pic18f47q10.h: 27813: extern volatile TRISAbits_t TRISAbits @ 0xF87;
[; ;pic18f47q10.h: 27856: typedef union {
[; ;pic18f47q10.h: 27857: struct {
[; ;pic18f47q10.h: 27858: unsigned TRISA0 :1;
[; ;pic18f47q10.h: 27859: unsigned TRISA1 :1;
[; ;pic18f47q10.h: 27860: unsigned TRISA2 :1;
[; ;pic18f47q10.h: 27861: unsigned TRISA3 :1;
[; ;pic18f47q10.h: 27862: unsigned TRISA4 :1;
[; ;pic18f47q10.h: 27863: unsigned TRISA5 :1;
[; ;pic18f47q10.h: 27864: unsigned TRISA6 :1;
[; ;pic18f47q10.h: 27865: unsigned TRISA7 :1;
[; ;pic18f47q10.h: 27866: };
[; ;pic18f47q10.h: 27867: } DDRAbits_t;
[; ;pic18f47q10.h: 27868: extern volatile DDRAbits_t DDRAbits @ 0xF87;
[; ;pic18f47q10.h: 27913: extern volatile unsigned char TRISB @ 0xF88;
"27915
[; ;pic18f47q10.h: 27915: asm("TRISB equ 0F88h");
[; <" TRISB equ 0F88h ;# ">
[; ;pic18f47q10.h: 27918: extern volatile unsigned char DDRB @ 0xF88;
"27920
[; ;pic18f47q10.h: 27920: asm("DDRB equ 0F88h");
[; <" DDRB equ 0F88h ;# ">
[; ;pic18f47q10.h: 27923: typedef union {
[; ;pic18f47q10.h: 27924: struct {
[; ;pic18f47q10.h: 27925: unsigned TRISB0 :1;
[; ;pic18f47q10.h: 27926: unsigned TRISB1 :1;
[; ;pic18f47q10.h: 27927: unsigned TRISB2 :1;
[; ;pic18f47q10.h: 27928: unsigned TRISB3 :1;
[; ;pic18f47q10.h: 27929: unsigned TRISB4 :1;
[; ;pic18f47q10.h: 27930: unsigned TRISB5 :1;
[; ;pic18f47q10.h: 27931: unsigned TRISB6 :1;
[; ;pic18f47q10.h: 27932: unsigned TRISB7 :1;
[; ;pic18f47q10.h: 27933: };
[; ;pic18f47q10.h: 27934: } TRISBbits_t;
[; ;pic18f47q10.h: 27935: extern volatile TRISBbits_t TRISBbits @ 0xF88;
[; ;pic18f47q10.h: 27978: typedef union {
[; ;pic18f47q10.h: 27979: struct {
[; ;pic18f47q10.h: 27980: unsigned TRISB0 :1;
[; ;pic18f47q10.h: 27981: unsigned TRISB1 :1;
[; ;pic18f47q10.h: 27982: unsigned TRISB2 :1;
[; ;pic18f47q10.h: 27983: unsigned TRISB3 :1;
[; ;pic18f47q10.h: 27984: unsigned TRISB4 :1;
[; ;pic18f47q10.h: 27985: unsigned TRISB5 :1;
[; ;pic18f47q10.h: 27986: unsigned TRISB6 :1;
[; ;pic18f47q10.h: 27987: unsigned TRISB7 :1;
[; ;pic18f47q10.h: 27988: };
[; ;pic18f47q10.h: 27989: } DDRBbits_t;
[; ;pic18f47q10.h: 27990: extern volatile DDRBbits_t DDRBbits @ 0xF88;
[; ;pic18f47q10.h: 28035: extern volatile unsigned char TRISC @ 0xF89;
"28037
[; ;pic18f47q10.h: 28037: asm("TRISC equ 0F89h");
[; <" TRISC equ 0F89h ;# ">
[; ;pic18f47q10.h: 28040: extern volatile unsigned char DDRC @ 0xF89;
"28042
[; ;pic18f47q10.h: 28042: asm("DDRC equ 0F89h");
[; <" DDRC equ 0F89h ;# ">
[; ;pic18f47q10.h: 28045: typedef union {
[; ;pic18f47q10.h: 28046: struct {
[; ;pic18f47q10.h: 28047: unsigned TRISC0 :1;
[; ;pic18f47q10.h: 28048: unsigned TRISC1 :1;
[; ;pic18f47q10.h: 28049: unsigned TRISC2 :1;
[; ;pic18f47q10.h: 28050: unsigned TRISC3 :1;
[; ;pic18f47q10.h: 28051: unsigned TRISC4 :1;
[; ;pic18f47q10.h: 28052: unsigned TRISC5 :1;
[; ;pic18f47q10.h: 28053: unsigned TRISC6 :1;
[; ;pic18f47q10.h: 28054: unsigned TRISC7 :1;
[; ;pic18f47q10.h: 28055: };
[; ;pic18f47q10.h: 28056: } TRISCbits_t;
[; ;pic18f47q10.h: 28057: extern volatile TRISCbits_t TRISCbits @ 0xF89;
[; ;pic18f47q10.h: 28100: typedef union {
[; ;pic18f47q10.h: 28101: struct {
[; ;pic18f47q10.h: 28102: unsigned TRISC0 :1;
[; ;pic18f47q10.h: 28103: unsigned TRISC1 :1;
[; ;pic18f47q10.h: 28104: unsigned TRISC2 :1;
[; ;pic18f47q10.h: 28105: unsigned TRISC3 :1;
[; ;pic18f47q10.h: 28106: unsigned TRISC4 :1;
[; ;pic18f47q10.h: 28107: unsigned TRISC5 :1;
[; ;pic18f47q10.h: 28108: unsigned TRISC6 :1;
[; ;pic18f47q10.h: 28109: unsigned TRISC7 :1;
[; ;pic18f47q10.h: 28110: };
[; ;pic18f47q10.h: 28111: } DDRCbits_t;
[; ;pic18f47q10.h: 28112: extern volatile DDRCbits_t DDRCbits @ 0xF89;
[; ;pic18f47q10.h: 28157: extern volatile unsigned char TRISD @ 0xF8A;
"28159
[; ;pic18f47q10.h: 28159: asm("TRISD equ 0F8Ah");
[; <" TRISD equ 0F8Ah ;# ">
[; ;pic18f47q10.h: 28162: extern volatile unsigned char DDRD @ 0xF8A;
"28164
[; ;pic18f47q10.h: 28164: asm("DDRD equ 0F8Ah");
[; <" DDRD equ 0F8Ah ;# ">
[; ;pic18f47q10.h: 28167: typedef union {
[; ;pic18f47q10.h: 28168: struct {
[; ;pic18f47q10.h: 28169: unsigned TRISD0 :1;
[; ;pic18f47q10.h: 28170: unsigned TRISD1 :1;
[; ;pic18f47q10.h: 28171: unsigned TRISD2 :1;
[; ;pic18f47q10.h: 28172: unsigned TRISD3 :1;
[; ;pic18f47q10.h: 28173: unsigned TRISD4 :1;
[; ;pic18f47q10.h: 28174: unsigned TRISD5 :1;
[; ;pic18f47q10.h: 28175: unsigned TRISD6 :1;
[; ;pic18f47q10.h: 28176: unsigned TRISD7 :1;
[; ;pic18f47q10.h: 28177: };
[; ;pic18f47q10.h: 28178: } TRISDbits_t;
[; ;pic18f47q10.h: 28179: extern volatile TRISDbits_t TRISDbits @ 0xF8A;
[; ;pic18f47q10.h: 28222: typedef union {
[; ;pic18f47q10.h: 28223: struct {
[; ;pic18f47q10.h: 28224: unsigned TRISD0 :1;
[; ;pic18f47q10.h: 28225: unsigned TRISD1 :1;
[; ;pic18f47q10.h: 28226: unsigned TRISD2 :1;
[; ;pic18f47q10.h: 28227: unsigned TRISD3 :1;
[; ;pic18f47q10.h: 28228: unsigned TRISD4 :1;
[; ;pic18f47q10.h: 28229: unsigned TRISD5 :1;
[; ;pic18f47q10.h: 28230: unsigned TRISD6 :1;
[; ;pic18f47q10.h: 28231: unsigned TRISD7 :1;
[; ;pic18f47q10.h: 28232: };
[; ;pic18f47q10.h: 28233: } DDRDbits_t;
[; ;pic18f47q10.h: 28234: extern volatile DDRDbits_t DDRDbits @ 0xF8A;
[; ;pic18f47q10.h: 28279: extern volatile unsigned char TRISE @ 0xF8B;
"28281
[; ;pic18f47q10.h: 28281: asm("TRISE equ 0F8Bh");
[; <" TRISE equ 0F8Bh ;# ">
[; ;pic18f47q10.h: 28284: extern volatile unsigned char DDRE @ 0xF8B;
"28286
[; ;pic18f47q10.h: 28286: asm("DDRE equ 0F8Bh");
[; <" DDRE equ 0F8Bh ;# ">
[; ;pic18f47q10.h: 28289: typedef union {
[; ;pic18f47q10.h: 28290: struct {
[; ;pic18f47q10.h: 28291: unsigned TRISE0 :1;
[; ;pic18f47q10.h: 28292: unsigned TRISE1 :1;
[; ;pic18f47q10.h: 28293: unsigned TRISE2 :1;
[; ;pic18f47q10.h: 28294: };
[; ;pic18f47q10.h: 28295: } TRISEbits_t;
[; ;pic18f47q10.h: 28296: extern volatile TRISEbits_t TRISEbits @ 0xF8B;
[; ;pic18f47q10.h: 28314: typedef union {
[; ;pic18f47q10.h: 28315: struct {
[; ;pic18f47q10.h: 28316: unsigned TRISE0 :1;
[; ;pic18f47q10.h: 28317: unsigned TRISE1 :1;
[; ;pic18f47q10.h: 28318: unsigned TRISE2 :1;
[; ;pic18f47q10.h: 28319: };
[; ;pic18f47q10.h: 28320: } DDREbits_t;
[; ;pic18f47q10.h: 28321: extern volatile DDREbits_t DDREbits @ 0xF8B;
[; ;pic18f47q10.h: 28341: extern volatile unsigned char PORTA @ 0xF8C;
"28343
[; ;pic18f47q10.h: 28343: asm("PORTA equ 0F8Ch");
[; <" PORTA equ 0F8Ch ;# ">
[; ;pic18f47q10.h: 28346: typedef union {
[; ;pic18f47q10.h: 28347: struct {
[; ;pic18f47q10.h: 28348: unsigned RA0 :1;
[; ;pic18f47q10.h: 28349: unsigned RA1 :1;
[; ;pic18f47q10.h: 28350: unsigned RA2 :1;
[; ;pic18f47q10.h: 28351: unsigned RA3 :1;
[; ;pic18f47q10.h: 28352: unsigned RA4 :1;
[; ;pic18f47q10.h: 28353: unsigned RA5 :1;
[; ;pic18f47q10.h: 28354: unsigned RA6 :1;
[; ;pic18f47q10.h: 28355: unsigned RA7 :1;
[; ;pic18f47q10.h: 28356: };
[; ;pic18f47q10.h: 28357: } PORTAbits_t;
[; ;pic18f47q10.h: 28358: extern volatile PORTAbits_t PORTAbits @ 0xF8C;
[; ;pic18f47q10.h: 28403: extern volatile unsigned char PORTB @ 0xF8D;
"28405
[; ;pic18f47q10.h: 28405: asm("PORTB equ 0F8Dh");
[; <" PORTB equ 0F8Dh ;# ">
[; ;pic18f47q10.h: 28408: typedef union {
[; ;pic18f47q10.h: 28409: struct {
[; ;pic18f47q10.h: 28410: unsigned RB0 :1;
[; ;pic18f47q10.h: 28411: unsigned RB1 :1;
[; ;pic18f47q10.h: 28412: unsigned RB2 :1;
[; ;pic18f47q10.h: 28413: unsigned RB3 :1;
[; ;pic18f47q10.h: 28414: unsigned RB4 :1;
[; ;pic18f47q10.h: 28415: unsigned RB5 :1;
[; ;pic18f47q10.h: 28416: unsigned RB6 :1;
[; ;pic18f47q10.h: 28417: unsigned RB7 :1;
[; ;pic18f47q10.h: 28418: };
[; ;pic18f47q10.h: 28419: } PORTBbits_t;
[; ;pic18f47q10.h: 28420: extern volatile PORTBbits_t PORTBbits @ 0xF8D;
[; ;pic18f47q10.h: 28465: extern volatile unsigned char PORTC @ 0xF8E;
"28467
[; ;pic18f47q10.h: 28467: asm("PORTC equ 0F8Eh");
[; <" PORTC equ 0F8Eh ;# ">
[; ;pic18f47q10.h: 28470: typedef union {
[; ;pic18f47q10.h: 28471: struct {
[; ;pic18f47q10.h: 28472: unsigned RC0 :1;
[; ;pic18f47q10.h: 28473: unsigned RC1 :1;
[; ;pic18f47q10.h: 28474: unsigned RC2 :1;
[; ;pic18f47q10.h: 28475: unsigned RC3 :1;
[; ;pic18f47q10.h: 28476: unsigned RC4 :1;
[; ;pic18f47q10.h: 28477: unsigned RC5 :1;
[; ;pic18f47q10.h: 28478: unsigned RC6 :1;
[; ;pic18f47q10.h: 28479: unsigned RC7 :1;
[; ;pic18f47q10.h: 28480: };
[; ;pic18f47q10.h: 28481: } PORTCbits_t;
[; ;pic18f47q10.h: 28482: extern volatile PORTCbits_t PORTCbits @ 0xF8E;
[; ;pic18f47q10.h: 28527: extern volatile unsigned char PORTD @ 0xF8F;
"28529
[; ;pic18f47q10.h: 28529: asm("PORTD equ 0F8Fh");
[; <" PORTD equ 0F8Fh ;# ">
[; ;pic18f47q10.h: 28532: typedef union {
[; ;pic18f47q10.h: 28533: struct {
[; ;pic18f47q10.h: 28534: unsigned RD0 :1;
[; ;pic18f47q10.h: 28535: unsigned RD1 :1;
[; ;pic18f47q10.h: 28536: unsigned RD2 :1;
[; ;pic18f47q10.h: 28537: unsigned RD3 :1;
[; ;pic18f47q10.h: 28538: unsigned RD4 :1;
[; ;pic18f47q10.h: 28539: unsigned RD5 :1;
[; ;pic18f47q10.h: 28540: unsigned RD6 :1;
[; ;pic18f47q10.h: 28541: unsigned RD7 :1;
[; ;pic18f47q10.h: 28542: };
[; ;pic18f47q10.h: 28543: } PORTDbits_t;
[; ;pic18f47q10.h: 28544: extern volatile PORTDbits_t PORTDbits @ 0xF8F;
[; ;pic18f47q10.h: 28589: extern volatile unsigned char PORTE @ 0xF90;
"28591
[; ;pic18f47q10.h: 28591: asm("PORTE equ 0F90h");
[; <" PORTE equ 0F90h ;# ">
[; ;pic18f47q10.h: 28594: typedef union {
[; ;pic18f47q10.h: 28595: struct {
[; ;pic18f47q10.h: 28596: unsigned RE0 :1;
[; ;pic18f47q10.h: 28597: unsigned RE1 :1;
[; ;pic18f47q10.h: 28598: unsigned RE2 :1;
[; ;pic18f47q10.h: 28599: unsigned RE3 :1;
[; ;pic18f47q10.h: 28600: };
[; ;pic18f47q10.h: 28601: } PORTEbits_t;
[; ;pic18f47q10.h: 28602: extern volatile PORTEbits_t PORTEbits @ 0xF90;
[; ;pic18f47q10.h: 28627: extern volatile unsigned char SSP1BUF @ 0xF91;
"28629
[; ;pic18f47q10.h: 28629: asm("SSP1BUF equ 0F91h");
[; <" SSP1BUF equ 0F91h ;# ">
[; ;pic18f47q10.h: 28632: typedef union {
[; ;pic18f47q10.h: 28633: struct {
[; ;pic18f47q10.h: 28634: unsigned SSPBUF :8;
[; ;pic18f47q10.h: 28635: };
[; ;pic18f47q10.h: 28636: } SSP1BUFbits_t;
[; ;pic18f47q10.h: 28637: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xF91;
[; ;pic18f47q10.h: 28647: extern volatile unsigned char SSP1ADD @ 0xF92;
"28649
[; ;pic18f47q10.h: 28649: asm("SSP1ADD equ 0F92h");
[; <" SSP1ADD equ 0F92h ;# ">
[; ;pic18f47q10.h: 28652: typedef union {
[; ;pic18f47q10.h: 28653: struct {
[; ;pic18f47q10.h: 28654: unsigned SSPADD :8;
[; ;pic18f47q10.h: 28655: };
[; ;pic18f47q10.h: 28656: struct {
[; ;pic18f47q10.h: 28657: unsigned MSK0 :1;
[; ;pic18f47q10.h: 28658: unsigned MSK1 :1;
[; ;pic18f47q10.h: 28659: unsigned MSK2 :1;
[; ;pic18f47q10.h: 28660: unsigned MSK3 :1;
[; ;pic18f47q10.h: 28661: unsigned MSK4 :1;
[; ;pic18f47q10.h: 28662: unsigned MSK5 :1;
[; ;pic18f47q10.h: 28663: unsigned MSK6 :1;
[; ;pic18f47q10.h: 28664: unsigned MSK7 :1;
[; ;pic18f47q10.h: 28665: };
[; ;pic18f47q10.h: 28666: struct {
[; ;pic18f47q10.h: 28667: unsigned MSK01 :1;
[; ;pic18f47q10.h: 28668: unsigned MSK11 :1;
[; ;pic18f47q10.h: 28669: unsigned MSK21 :1;
[; ;pic18f47q10.h: 28670: unsigned MSK31 :1;
[; ;pic18f47q10.h: 28671: unsigned MSK41 :1;
[; ;pic18f47q10.h: 28672: unsigned MSK51 :1;
[; ;pic18f47q10.h: 28673: unsigned MSK61 :1;
[; ;pic18f47q10.h: 28674: unsigned MSK71 :1;
[; ;pic18f47q10.h: 28675: };
[; ;pic18f47q10.h: 28676: } SSP1ADDbits_t;
[; ;pic18f47q10.h: 28677: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xF92;
[; ;pic18f47q10.h: 28767: extern volatile unsigned char SSP1MSK @ 0xF93;
"28769
[; ;pic18f47q10.h: 28769: asm("SSP1MSK equ 0F93h");
[; <" SSP1MSK equ 0F93h ;# ">
[; ;pic18f47q10.h: 28772: typedef union {
[; ;pic18f47q10.h: 28773: struct {
[; ;pic18f47q10.h: 28774: unsigned SSPMSK :8;
[; ;pic18f47q10.h: 28775: };
[; ;pic18f47q10.h: 28776: struct {
[; ;pic18f47q10.h: 28777: unsigned MSK0 :1;
[; ;pic18f47q10.h: 28778: unsigned MSK1 :1;
[; ;pic18f47q10.h: 28779: unsigned MSK2 :1;
[; ;pic18f47q10.h: 28780: unsigned MSK3 :1;
[; ;pic18f47q10.h: 28781: unsigned MSK4 :1;
[; ;pic18f47q10.h: 28782: unsigned MSK5 :1;
[; ;pic18f47q10.h: 28783: unsigned MSK6 :1;
[; ;pic18f47q10.h: 28784: unsigned MSK7 :1;
[; ;pic18f47q10.h: 28785: };
[; ;pic18f47q10.h: 28786: } SSP1MSKbits_t;
[; ;pic18f47q10.h: 28787: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xF93;
[; ;pic18f47q10.h: 28837: extern volatile unsigned char SSP1STAT @ 0xF94;
"28839
[; ;pic18f47q10.h: 28839: asm("SSP1STAT equ 0F94h");
[; <" SSP1STAT equ 0F94h ;# ">
[; ;pic18f47q10.h: 28842: typedef union {
[; ;pic18f47q10.h: 28843: struct {
[; ;pic18f47q10.h: 28844: unsigned :2;
[; ;pic18f47q10.h: 28845: unsigned R_NOT_W :1;
[; ;pic18f47q10.h: 28846: };
[; ;pic18f47q10.h: 28847: struct {
[; ;pic18f47q10.h: 28848: unsigned :5;
[; ;pic18f47q10.h: 28849: unsigned D_NOT_A :1;
[; ;pic18f47q10.h: 28850: };
[; ;pic18f47q10.h: 28851: struct {
[; ;pic18f47q10.h: 28852: unsigned BF :1;
[; ;pic18f47q10.h: 28853: unsigned UA :1;
[; ;pic18f47q10.h: 28854: unsigned R_nW :1;
[; ;pic18f47q10.h: 28855: unsigned S :1;
[; ;pic18f47q10.h: 28856: unsigned P :1;
[; ;pic18f47q10.h: 28857: unsigned D_nA :1;
[; ;pic18f47q10.h: 28858: unsigned CKE :1;
[; ;pic18f47q10.h: 28859: unsigned SMP :1;
[; ;pic18f47q10.h: 28860: };
[; ;pic18f47q10.h: 28861: struct {
[; ;pic18f47q10.h: 28862: unsigned :2;
[; ;pic18f47q10.h: 28863: unsigned R_W :1;
[; ;pic18f47q10.h: 28864: unsigned :2;
[; ;pic18f47q10.h: 28865: unsigned D_A :1;
[; ;pic18f47q10.h: 28866: };
[; ;pic18f47q10.h: 28867: struct {
[; ;pic18f47q10.h: 28868: unsigned :2;
[; ;pic18f47q10.h: 28869: unsigned nW :1;
[; ;pic18f47q10.h: 28870: unsigned :2;
[; ;pic18f47q10.h: 28871: unsigned nA :1;
[; ;pic18f47q10.h: 28872: };
[; ;pic18f47q10.h: 28873: struct {
[; ;pic18f47q10.h: 28874: unsigned :2;
[; ;pic18f47q10.h: 28875: unsigned NOT_WRITE :1;
[; ;pic18f47q10.h: 28876: };
[; ;pic18f47q10.h: 28877: struct {
[; ;pic18f47q10.h: 28878: unsigned :5;
[; ;pic18f47q10.h: 28879: unsigned NOT_ADDRESS :1;
[; ;pic18f47q10.h: 28880: };
[; ;pic18f47q10.h: 28881: struct {
[; ;pic18f47q10.h: 28882: unsigned :2;
[; ;pic18f47q10.h: 28883: unsigned nWRITE :1;
[; ;pic18f47q10.h: 28884: unsigned :2;
[; ;pic18f47q10.h: 28885: unsigned nADDRESS :1;
[; ;pic18f47q10.h: 28886: };
[; ;pic18f47q10.h: 28887: struct {
[; ;pic18f47q10.h: 28888: unsigned :2;
[; ;pic18f47q10.h: 28889: unsigned READ_WRITE :1;
[; ;pic18f47q10.h: 28890: unsigned :2;
[; ;pic18f47q10.h: 28891: unsigned DATA_ADDRESS :1;
[; ;pic18f47q10.h: 28892: };
[; ;pic18f47q10.h: 28893: struct {
[; ;pic18f47q10.h: 28894: unsigned :2;
[; ;pic18f47q10.h: 28895: unsigned I2C_READ :1;
[; ;pic18f47q10.h: 28896: unsigned I2C_START :1;
[; ;pic18f47q10.h: 28897: unsigned I2C_STOP :1;
[; ;pic18f47q10.h: 28898: unsigned I2C_DAT :1;
[; ;pic18f47q10.h: 28899: };
[; ;pic18f47q10.h: 28900: struct {
[; ;pic18f47q10.h: 28901: unsigned BF1 :1;
[; ;pic18f47q10.h: 28902: unsigned UA1 :1;
[; ;pic18f47q10.h: 28903: unsigned R :1;
[; ;pic18f47q10.h: 28904: unsigned START :1;
[; ;pic18f47q10.h: 28905: unsigned STOP :1;
[; ;pic18f47q10.h: 28906: unsigned D :1;
[; ;pic18f47q10.h: 28907: unsigned CKE1 :1;
[; ;pic18f47q10.h: 28908: unsigned SMP1 :1;
[; ;pic18f47q10.h: 28909: };
[; ;pic18f47q10.h: 28910: struct {
[; ;pic18f47q10.h: 28911: unsigned :2;
[; ;pic18f47q10.h: 28912: unsigned RW :1;
[; ;pic18f47q10.h: 28913: unsigned START1 :1;
[; ;pic18f47q10.h: 28914: unsigned STOP1 :1;
[; ;pic18f47q10.h: 28915: unsigned DA :1;
[; ;pic18f47q10.h: 28916: };
[; ;pic18f47q10.h: 28917: struct {
[; ;pic18f47q10.h: 28918: unsigned :2;
[; ;pic18f47q10.h: 28919: unsigned RW1 :1;
[; ;pic18f47q10.h: 28920: unsigned I2C_START1 :1;
[; ;pic18f47q10.h: 28921: unsigned I2C_STOP2 :1;
[; ;pic18f47q10.h: 28922: unsigned DA1 :1;
[; ;pic18f47q10.h: 28923: };
[; ;pic18f47q10.h: 28924: struct {
[; ;pic18f47q10.h: 28925: unsigned :2;
[; ;pic18f47q10.h: 28926: unsigned I2C_READ1 :1;
[; ;pic18f47q10.h: 28927: unsigned S2 :1;
[; ;pic18f47q10.h: 28928: unsigned P2 :1;
[; ;pic18f47q10.h: 28929: unsigned DATA_ADDRESS1 :1;
[; ;pic18f47q10.h: 28930: };
[; ;pic18f47q10.h: 28931: struct {
[; ;pic18f47q10.h: 28932: unsigned :2;
[; ;pic18f47q10.h: 28933: unsigned READ_WRITE1 :1;
[; ;pic18f47q10.h: 28934: unsigned :2;
[; ;pic18f47q10.h: 28935: unsigned D_A1 :1;
[; ;pic18f47q10.h: 28936: };
[; ;pic18f47q10.h: 28937: struct {
[; ;pic18f47q10.h: 28938: unsigned :5;
[; ;pic18f47q10.h: 28939: unsigned D_NOT_A1 :1;
[; ;pic18f47q10.h: 28940: };
[; ;pic18f47q10.h: 28941: struct {
[; ;pic18f47q10.h: 28942: unsigned :2;
[; ;pic18f47q10.h: 28943: unsigned R_W1 :1;
[; ;pic18f47q10.h: 28944: unsigned :2;
[; ;pic18f47q10.h: 28945: unsigned D_nA1 :1;
[; ;pic18f47q10.h: 28946: };
[; ;pic18f47q10.h: 28947: struct {
[; ;pic18f47q10.h: 28948: unsigned :2;
[; ;pic18f47q10.h: 28949: unsigned R_NOT_W1 :1;
[; ;pic18f47q10.h: 28950: };
[; ;pic18f47q10.h: 28951: struct {
[; ;pic18f47q10.h: 28952: unsigned :2;
[; ;pic18f47q10.h: 28953: unsigned R_nW1 :1;
[; ;pic18f47q10.h: 28954: unsigned :2;
[; ;pic18f47q10.h: 28955: unsigned I2C_DAT1 :1;
[; ;pic18f47q10.h: 28956: };
[; ;pic18f47q10.h: 28957: struct {
[; ;pic18f47q10.h: 28958: unsigned :2;
[; ;pic18f47q10.h: 28959: unsigned NOT_W2 :1;
[; ;pic18f47q10.h: 28960: };
[; ;pic18f47q10.h: 28961: struct {
[; ;pic18f47q10.h: 28962: unsigned :5;
[; ;pic18f47q10.h: 28963: unsigned NOT_A2 :1;
[; ;pic18f47q10.h: 28964: };
[; ;pic18f47q10.h: 28965: struct {
[; ;pic18f47q10.h: 28966: unsigned :2;
[; ;pic18f47q10.h: 28967: unsigned nW2 :1;
[; ;pic18f47q10.h: 28968: unsigned :2;
[; ;pic18f47q10.h: 28969: unsigned nA2 :1;
[; ;pic18f47q10.h: 28970: };
[; ;pic18f47q10.h: 28971: struct {
[; ;pic18f47q10.h: 28972: unsigned :2;
[; ;pic18f47q10.h: 28973: unsigned NOT_WRITE1 :1;
[; ;pic18f47q10.h: 28974: };
[; ;pic18f47q10.h: 28975: struct {
[; ;pic18f47q10.h: 28976: unsigned :5;
[; ;pic18f47q10.h: 28977: unsigned NOT_ADDRESS1 :1;
[; ;pic18f47q10.h: 28978: };
[; ;pic18f47q10.h: 28979: struct {
[; ;pic18f47q10.h: 28980: unsigned :2;
[; ;pic18f47q10.h: 28981: unsigned nWRITE1 :1;
[; ;pic18f47q10.h: 28982: unsigned :2;
[; ;pic18f47q10.h: 28983: unsigned nADDRESS1 :1;
[; ;pic18f47q10.h: 28984: };
[; ;pic18f47q10.h: 28985: } SSP1STATbits_t;
[; ;pic18f47q10.h: 28986: extern volatile SSP1STATbits_t SSP1STATbits @ 0xF94;
[; ;pic18f47q10.h: 29291: extern volatile unsigned char SSP1CON1 @ 0xF95;
"29293
[; ;pic18f47q10.h: 29293: asm("SSP1CON1 equ 0F95h");
[; <" SSP1CON1 equ 0F95h ;# ">
[; ;pic18f47q10.h: 29296: typedef union {
[; ;pic18f47q10.h: 29297: struct {
[; ;pic18f47q10.h: 29298: unsigned SSPM :4;
[; ;pic18f47q10.h: 29299: unsigned CKP :1;
[; ;pic18f47q10.h: 29300: unsigned SSPEN :1;
[; ;pic18f47q10.h: 29301: unsigned SSPOV :1;
[; ;pic18f47q10.h: 29302: unsigned WCOL :1;
[; ;pic18f47q10.h: 29303: };
[; ;pic18f47q10.h: 29304: struct {
[; ;pic18f47q10.h: 29305: unsigned SSPM0 :1;
[; ;pic18f47q10.h: 29306: unsigned SSPM1 :1;
[; ;pic18f47q10.h: 29307: unsigned SSPM2 :1;
[; ;pic18f47q10.h: 29308: unsigned SSPM3 :1;
[; ;pic18f47q10.h: 29309: };
[; ;pic18f47q10.h: 29310: struct {
[; ;pic18f47q10.h: 29311: unsigned SSPM01 :1;
[; ;pic18f47q10.h: 29312: unsigned SSPM11 :1;
[; ;pic18f47q10.h: 29313: unsigned SSPM21 :1;
[; ;pic18f47q10.h: 29314: unsigned SSPM31 :1;
[; ;pic18f47q10.h: 29315: unsigned CKP1 :1;
[; ;pic18f47q10.h: 29316: unsigned SSPEN1 :1;
[; ;pic18f47q10.h: 29317: unsigned SSPOV1 :1;
[; ;pic18f47q10.h: 29318: unsigned WCOL1 :1;
[; ;pic18f47q10.h: 29319: };
[; ;pic18f47q10.h: 29320: } SSP1CON1bits_t;
[; ;pic18f47q10.h: 29321: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xF95;
[; ;pic18f47q10.h: 29411: extern volatile unsigned char SSP1CON2 @ 0xF96;
"29413
[; ;pic18f47q10.h: 29413: asm("SSP1CON2 equ 0F96h");
[; <" SSP1CON2 equ 0F96h ;# ">
[; ;pic18f47q10.h: 29416: typedef union {
[; ;pic18f47q10.h: 29417: struct {
[; ;pic18f47q10.h: 29418: unsigned SEN :1;
[; ;pic18f47q10.h: 29419: unsigned RSEN :1;
[; ;pic18f47q10.h: 29420: unsigned PEN :1;
[; ;pic18f47q10.h: 29421: unsigned RCEN :1;
[; ;pic18f47q10.h: 29422: unsigned ACKEN :1;
[; ;pic18f47q10.h: 29423: unsigned ACKDT :1;
[; ;pic18f47q10.h: 29424: unsigned ACKSTAT :1;
[; ;pic18f47q10.h: 29425: unsigned GCEN :1;
[; ;pic18f47q10.h: 29426: };
[; ;pic18f47q10.h: 29427: struct {
[; ;pic18f47q10.h: 29428: unsigned :1;
[; ;pic18f47q10.h: 29429: unsigned ADMSK :5;
[; ;pic18f47q10.h: 29430: };
[; ;pic18f47q10.h: 29431: struct {
[; ;pic18f47q10.h: 29432: unsigned :1;
[; ;pic18f47q10.h: 29433: unsigned ADMSK1 :1;
[; ;pic18f47q10.h: 29434: unsigned ADMSK2 :1;
[; ;pic18f47q10.h: 29435: unsigned ADMSK3 :1;
[; ;pic18f47q10.h: 29436: unsigned ADMSK4 :1;
[; ;pic18f47q10.h: 29437: unsigned ADMSK5 :1;
[; ;pic18f47q10.h: 29438: };
[; ;pic18f47q10.h: 29439: struct {
[; ;pic18f47q10.h: 29440: unsigned SEN1 :1;
[; ;pic18f47q10.h: 29441: unsigned ADMSK11 :1;
[; ;pic18f47q10.h: 29442: unsigned ADMSK21 :1;
[; ;pic18f47q10.h: 29443: unsigned ADMSK31 :1;
[; ;pic18f47q10.h: 29444: unsigned ACKEN1 :1;
[; ;pic18f47q10.h: 29445: unsigned ACKDT1 :1;
[; ;pic18f47q10.h: 29446: unsigned ACKSTAT1 :1;
[; ;pic18f47q10.h: 29447: unsigned GCEN1 :1;
[; ;pic18f47q10.h: 29448: };
[; ;pic18f47q10.h: 29449: struct {
[; ;pic18f47q10.h: 29450: unsigned :1;
[; ;pic18f47q10.h: 29451: unsigned RSEN1 :1;
[; ;pic18f47q10.h: 29452: unsigned PEN1 :1;
[; ;pic18f47q10.h: 29453: unsigned RCEN1 :1;
[; ;pic18f47q10.h: 29454: unsigned ADMSK41 :1;
[; ;pic18f47q10.h: 29455: unsigned ADMSK51 :1;
[; ;pic18f47q10.h: 29456: };
[; ;pic18f47q10.h: 29457: } SSP1CON2bits_t;
[; ;pic18f47q10.h: 29458: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xF96;
[; ;pic18f47q10.h: 29598: extern volatile unsigned char SSP1CON3 @ 0xF97;
"29600
[; ;pic18f47q10.h: 29600: asm("SSP1CON3 equ 0F97h");
[; <" SSP1CON3 equ 0F97h ;# ">
[; ;pic18f47q10.h: 29603: typedef union {
[; ;pic18f47q10.h: 29604: struct {
[; ;pic18f47q10.h: 29605: unsigned DHEN :1;
[; ;pic18f47q10.h: 29606: unsigned AHEN :1;
[; ;pic18f47q10.h: 29607: unsigned SBCDE :1;
[; ;pic18f47q10.h: 29608: unsigned SDAHT :1;
[; ;pic18f47q10.h: 29609: unsigned BOEN :1;
[; ;pic18f47q10.h: 29610: unsigned SCIE :1;
[; ;pic18f47q10.h: 29611: unsigned PCIE :1;
[; ;pic18f47q10.h: 29612: unsigned ACKTIM :1;
[; ;pic18f47q10.h: 29613: };
[; ;pic18f47q10.h: 29614: } SSP1CON3bits_t;
[; ;pic18f47q10.h: 29615: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xF97;
[; ;pic18f47q10.h: 29660: extern volatile unsigned char RC1REG @ 0xF98;
"29662
[; ;pic18f47q10.h: 29662: asm("RC1REG equ 0F98h");
[; <" RC1REG equ 0F98h ;# ">
[; ;pic18f47q10.h: 29665: extern volatile unsigned char RCREG @ 0xF98;
"29667
[; ;pic18f47q10.h: 29667: asm("RCREG equ 0F98h");
[; <" RCREG equ 0F98h ;# ">
[; ;pic18f47q10.h: 29669: extern volatile unsigned char RCREG1 @ 0xF98;
"29671
[; ;pic18f47q10.h: 29671: asm("RCREG1 equ 0F98h");
[; <" RCREG1 equ 0F98h ;# ">
[; ;pic18f47q10.h: 29674: typedef union {
[; ;pic18f47q10.h: 29675: struct {
[; ;pic18f47q10.h: 29676: unsigned RC1REG :8;
[; ;pic18f47q10.h: 29677: };
[; ;pic18f47q10.h: 29678: } RC1REGbits_t;
[; ;pic18f47q10.h: 29679: extern volatile RC1REGbits_t RC1REGbits @ 0xF98;
[; ;pic18f47q10.h: 29687: typedef union {
[; ;pic18f47q10.h: 29688: struct {
[; ;pic18f47q10.h: 29689: unsigned RC1REG :8;
[; ;pic18f47q10.h: 29690: };
[; ;pic18f47q10.h: 29691: } RCREGbits_t;
[; ;pic18f47q10.h: 29692: extern volatile RCREGbits_t RCREGbits @ 0xF98;
[; ;pic18f47q10.h: 29699: typedef union {
[; ;pic18f47q10.h: 29700: struct {
[; ;pic18f47q10.h: 29701: unsigned RC1REG :8;
[; ;pic18f47q10.h: 29702: };
[; ;pic18f47q10.h: 29703: } RCREG1bits_t;
[; ;pic18f47q10.h: 29704: extern volatile RCREG1bits_t RCREG1bits @ 0xF98;
[; ;pic18f47q10.h: 29714: extern volatile unsigned char TX1REG @ 0xF99;
"29716
[; ;pic18f47q10.h: 29716: asm("TX1REG equ 0F99h");
[; <" TX1REG equ 0F99h ;# ">
[; ;pic18f47q10.h: 29719: extern volatile unsigned char TXREG1 @ 0xF99;
"29721
[; ;pic18f47q10.h: 29721: asm("TXREG1 equ 0F99h");
[; <" TXREG1 equ 0F99h ;# ">
[; ;pic18f47q10.h: 29723: extern volatile unsigned char TXREG @ 0xF99;
"29725
[; ;pic18f47q10.h: 29725: asm("TXREG equ 0F99h");
[; <" TXREG equ 0F99h ;# ">
[; ;pic18f47q10.h: 29728: typedef union {
[; ;pic18f47q10.h: 29729: struct {
[; ;pic18f47q10.h: 29730: unsigned TX1REG :8;
[; ;pic18f47q10.h: 29731: };
[; ;pic18f47q10.h: 29732: } TX1REGbits_t;
[; ;pic18f47q10.h: 29733: extern volatile TX1REGbits_t TX1REGbits @ 0xF99;
[; ;pic18f47q10.h: 29741: typedef union {
[; ;pic18f47q10.h: 29742: struct {
[; ;pic18f47q10.h: 29743: unsigned TX1REG :8;
[; ;pic18f47q10.h: 29744: };
[; ;pic18f47q10.h: 29745: } TXREG1bits_t;
[; ;pic18f47q10.h: 29746: extern volatile TXREG1bits_t TXREG1bits @ 0xF99;
[; ;pic18f47q10.h: 29753: typedef union {
[; ;pic18f47q10.h: 29754: struct {
[; ;pic18f47q10.h: 29755: unsigned TX1REG :8;
[; ;pic18f47q10.h: 29756: };
[; ;pic18f47q10.h: 29757: } TXREGbits_t;
[; ;pic18f47q10.h: 29758: extern volatile TXREGbits_t TXREGbits @ 0xF99;
[; ;pic18f47q10.h: 29768: extern volatile unsigned short SP1BRG @ 0xF9A;
"29770
[; ;pic18f47q10.h: 29770: asm("SP1BRG equ 0F9Ah");
[; <" SP1BRG equ 0F9Ah ;# ">
[; ;pic18f47q10.h: 29775: extern volatile unsigned char SP1BRGL @ 0xF9A;
"29777
[; ;pic18f47q10.h: 29777: asm("SP1BRGL equ 0F9Ah");
[; <" SP1BRGL equ 0F9Ah ;# ">
[; ;pic18f47q10.h: 29780: extern volatile unsigned char SPBRG @ 0xF9A;
"29782
[; ;pic18f47q10.h: 29782: asm("SPBRG equ 0F9Ah");
[; <" SPBRG equ 0F9Ah ;# ">
[; ;pic18f47q10.h: 29784: extern volatile unsigned char SPBRG1 @ 0xF9A;
"29786
[; ;pic18f47q10.h: 29786: asm("SPBRG1 equ 0F9Ah");
[; <" SPBRG1 equ 0F9Ah ;# ">
[; ;pic18f47q10.h: 29788: extern volatile unsigned char SPBRGL @ 0xF9A;
"29790
[; ;pic18f47q10.h: 29790: asm("SPBRGL equ 0F9Ah");
[; <" SPBRGL equ 0F9Ah ;# ">
[; ;pic18f47q10.h: 29793: typedef union {
[; ;pic18f47q10.h: 29794: struct {
[; ;pic18f47q10.h: 29795: unsigned SP1BRGL :8;
[; ;pic18f47q10.h: 29796: };
[; ;pic18f47q10.h: 29797: } SP1BRGLbits_t;
[; ;pic18f47q10.h: 29798: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0xF9A;
[; ;pic18f47q10.h: 29806: typedef union {
[; ;pic18f47q10.h: 29807: struct {
[; ;pic18f47q10.h: 29808: unsigned SP1BRGL :8;
[; ;pic18f47q10.h: 29809: };
[; ;pic18f47q10.h: 29810: } SPBRGbits_t;
[; ;pic18f47q10.h: 29811: extern volatile SPBRGbits_t SPBRGbits @ 0xF9A;
[; ;pic18f47q10.h: 29818: typedef union {
[; ;pic18f47q10.h: 29819: struct {
[; ;pic18f47q10.h: 29820: unsigned SP1BRGL :8;
[; ;pic18f47q10.h: 29821: };
[; ;pic18f47q10.h: 29822: } SPBRG1bits_t;
[; ;pic18f47q10.h: 29823: extern volatile SPBRG1bits_t SPBRG1bits @ 0xF9A;
[; ;pic18f47q10.h: 29830: typedef union {
[; ;pic18f47q10.h: 29831: struct {
[; ;pic18f47q10.h: 29832: unsigned SP1BRGL :8;
[; ;pic18f47q10.h: 29833: };
[; ;pic18f47q10.h: 29834: } SPBRGLbits_t;
[; ;pic18f47q10.h: 29835: extern volatile SPBRGLbits_t SPBRGLbits @ 0xF9A;
[; ;pic18f47q10.h: 29845: extern volatile unsigned char SP1BRGH @ 0xF9B;
"29847
[; ;pic18f47q10.h: 29847: asm("SP1BRGH equ 0F9Bh");
[; <" SP1BRGH equ 0F9Bh ;# ">
[; ;pic18f47q10.h: 29850: extern volatile unsigned char SPBRGH @ 0xF9B;
"29852
[; ;pic18f47q10.h: 29852: asm("SPBRGH equ 0F9Bh");
[; <" SPBRGH equ 0F9Bh ;# ">
[; ;pic18f47q10.h: 29854: extern volatile unsigned char SPBRGH1 @ 0xF9B;
"29856
[; ;pic18f47q10.h: 29856: asm("SPBRGH1 equ 0F9Bh");
[; <" SPBRGH1 equ 0F9Bh ;# ">
[; ;pic18f47q10.h: 29859: typedef union {
[; ;pic18f47q10.h: 29860: struct {
[; ;pic18f47q10.h: 29861: unsigned SP1BRGH :8;
[; ;pic18f47q10.h: 29862: };
[; ;pic18f47q10.h: 29863: } SP1BRGHbits_t;
[; ;pic18f47q10.h: 29864: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xF9B;
[; ;pic18f47q10.h: 29872: typedef union {
[; ;pic18f47q10.h: 29873: struct {
[; ;pic18f47q10.h: 29874: unsigned SP1BRGH :8;
[; ;pic18f47q10.h: 29875: };
[; ;pic18f47q10.h: 29876: } SPBRGHbits_t;
[; ;pic18f47q10.h: 29877: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF9B;
[; ;pic18f47q10.h: 29884: typedef union {
[; ;pic18f47q10.h: 29885: struct {
[; ;pic18f47q10.h: 29886: unsigned SP1BRGH :8;
[; ;pic18f47q10.h: 29887: };
[; ;pic18f47q10.h: 29888: } SPBRGH1bits_t;
[; ;pic18f47q10.h: 29889: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF9B;
[; ;pic18f47q10.h: 29899: extern volatile unsigned char RC1STA @ 0xF9C;
"29901
[; ;pic18f47q10.h: 29901: asm("RC1STA equ 0F9Ch");
[; <" RC1STA equ 0F9Ch ;# ">
[; ;pic18f47q10.h: 29904: extern volatile unsigned char RCSTA1 @ 0xF9C;
"29906
[; ;pic18f47q10.h: 29906: asm("RCSTA1 equ 0F9Ch");
[; <" RCSTA1 equ 0F9Ch ;# ">
[; ;pic18f47q10.h: 29908: extern volatile unsigned char RCSTA @ 0xF9C;
"29910
[; ;pic18f47q10.h: 29910: asm("RCSTA equ 0F9Ch");
[; <" RCSTA equ 0F9Ch ;# ">
[; ;pic18f47q10.h: 29913: typedef union {
[; ;pic18f47q10.h: 29914: struct {
[; ;pic18f47q10.h: 29915: unsigned RX9D :1;
[; ;pic18f47q10.h: 29916: unsigned OERR :1;
[; ;pic18f47q10.h: 29917: unsigned FERR :1;
[; ;pic18f47q10.h: 29918: unsigned ADDEN :1;
[; ;pic18f47q10.h: 29919: unsigned CREN :1;
[; ;pic18f47q10.h: 29920: unsigned SREN :1;
[; ;pic18f47q10.h: 29921: unsigned RX9 :1;
[; ;pic18f47q10.h: 29922: unsigned SPEN :1;
[; ;pic18f47q10.h: 29923: };
[; ;pic18f47q10.h: 29924: } RC1STAbits_t;
[; ;pic18f47q10.h: 29925: extern volatile RC1STAbits_t RC1STAbits @ 0xF9C;
[; ;pic18f47q10.h: 29968: typedef union {
[; ;pic18f47q10.h: 29969: struct {
[; ;pic18f47q10.h: 29970: unsigned RX9D :1;
[; ;pic18f47q10.h: 29971: unsigned OERR :1;
[; ;pic18f47q10.h: 29972: unsigned FERR :1;
[; ;pic18f47q10.h: 29973: unsigned ADDEN :1;
[; ;pic18f47q10.h: 29974: unsigned CREN :1;
[; ;pic18f47q10.h: 29975: unsigned SREN :1;
[; ;pic18f47q10.h: 29976: unsigned RX9 :1;
[; ;pic18f47q10.h: 29977: unsigned SPEN :1;
[; ;pic18f47q10.h: 29978: };
[; ;pic18f47q10.h: 29979: } RCSTA1bits_t;
[; ;pic18f47q10.h: 29980: extern volatile RCSTA1bits_t RCSTA1bits @ 0xF9C;
[; ;pic18f47q10.h: 30022: typedef union {
[; ;pic18f47q10.h: 30023: struct {
[; ;pic18f47q10.h: 30024: unsigned RX9D :1;
[; ;pic18f47q10.h: 30025: unsigned OERR :1;
[; ;pic18f47q10.h: 30026: unsigned FERR :1;
[; ;pic18f47q10.h: 30027: unsigned ADDEN :1;
[; ;pic18f47q10.h: 30028: unsigned CREN :1;
[; ;pic18f47q10.h: 30029: unsigned SREN :1;
[; ;pic18f47q10.h: 30030: unsigned RX9 :1;
[; ;pic18f47q10.h: 30031: unsigned SPEN :1;
[; ;pic18f47q10.h: 30032: };
[; ;pic18f47q10.h: 30033: } RCSTAbits_t;
[; ;pic18f47q10.h: 30034: extern volatile RCSTAbits_t RCSTAbits @ 0xF9C;
[; ;pic18f47q10.h: 30079: extern volatile unsigned char TX1STA @ 0xF9D;
"30081
[; ;pic18f47q10.h: 30081: asm("TX1STA equ 0F9Dh");
[; <" TX1STA equ 0F9Dh ;# ">
[; ;pic18f47q10.h: 30084: extern volatile unsigned char TXSTA1 @ 0xF9D;
"30086
[; ;pic18f47q10.h: 30086: asm("TXSTA1 equ 0F9Dh");
[; <" TXSTA1 equ 0F9Dh ;# ">
[; ;pic18f47q10.h: 30088: extern volatile unsigned char TXSTA @ 0xF9D;
"30090
[; ;pic18f47q10.h: 30090: asm("TXSTA equ 0F9Dh");
[; <" TXSTA equ 0F9Dh ;# ">
[; ;pic18f47q10.h: 30093: typedef union {
[; ;pic18f47q10.h: 30094: struct {
[; ;pic18f47q10.h: 30095: unsigned TX9D :1;
[; ;pic18f47q10.h: 30096: unsigned TRMT :1;
[; ;pic18f47q10.h: 30097: unsigned BRGH :1;
[; ;pic18f47q10.h: 30098: unsigned SENDB :1;
[; ;pic18f47q10.h: 30099: unsigned SYNC :1;
[; ;pic18f47q10.h: 30100: unsigned TXEN :1;
[; ;pic18f47q10.h: 30101: unsigned TX9 :1;
[; ;pic18f47q10.h: 30102: unsigned CSRC :1;
[; ;pic18f47q10.h: 30103: };
[; ;pic18f47q10.h: 30104: } TX1STAbits_t;
[; ;pic18f47q10.h: 30105: extern volatile TX1STAbits_t TX1STAbits @ 0xF9D;
[; ;pic18f47q10.h: 30148: typedef union {
[; ;pic18f47q10.h: 30149: struct {
[; ;pic18f47q10.h: 30150: unsigned TX9D :1;
[; ;pic18f47q10.h: 30151: unsigned TRMT :1;
[; ;pic18f47q10.h: 30152: unsigned BRGH :1;
[; ;pic18f47q10.h: 30153: unsigned SENDB :1;
[; ;pic18f47q10.h: 30154: unsigned SYNC :1;
[; ;pic18f47q10.h: 30155: unsigned TXEN :1;
[; ;pic18f47q10.h: 30156: unsigned TX9 :1;
[; ;pic18f47q10.h: 30157: unsigned CSRC :1;
[; ;pic18f47q10.h: 30158: };
[; ;pic18f47q10.h: 30159: } TXSTA1bits_t;
[; ;pic18f47q10.h: 30160: extern volatile TXSTA1bits_t TXSTA1bits @ 0xF9D;
[; ;pic18f47q10.h: 30202: typedef union {
[; ;pic18f47q10.h: 30203: struct {
[; ;pic18f47q10.h: 30204: unsigned TX9D :1;
[; ;pic18f47q10.h: 30205: unsigned TRMT :1;
[; ;pic18f47q10.h: 30206: unsigned BRGH :1;
[; ;pic18f47q10.h: 30207: unsigned SENDB :1;
[; ;pic18f47q10.h: 30208: unsigned SYNC :1;
[; ;pic18f47q10.h: 30209: unsigned TXEN :1;
[; ;pic18f47q10.h: 30210: unsigned TX9 :1;
[; ;pic18f47q10.h: 30211: unsigned CSRC :1;
[; ;pic18f47q10.h: 30212: };
[; ;pic18f47q10.h: 30213: } TXSTAbits_t;
[; ;pic18f47q10.h: 30214: extern volatile TXSTAbits_t TXSTAbits @ 0xF9D;
[; ;pic18f47q10.h: 30259: extern volatile unsigned char BAUD1CON @ 0xF9E;
"30261
[; ;pic18f47q10.h: 30261: asm("BAUD1CON equ 0F9Eh");
[; <" BAUD1CON equ 0F9Eh ;# ">
[; ;pic18f47q10.h: 30264: extern volatile unsigned char BAUDCON1 @ 0xF9E;
"30266
[; ;pic18f47q10.h: 30266: asm("BAUDCON1 equ 0F9Eh");
[; <" BAUDCON1 equ 0F9Eh ;# ">
[; ;pic18f47q10.h: 30268: extern volatile unsigned char BAUDCTL1 @ 0xF9E;
"30270
[; ;pic18f47q10.h: 30270: asm("BAUDCTL1 equ 0F9Eh");
[; <" BAUDCTL1 equ 0F9Eh ;# ">
[; ;pic18f47q10.h: 30272: extern volatile unsigned char BAUDCON @ 0xF9E;
"30274
[; ;pic18f47q10.h: 30274: asm("BAUDCON equ 0F9Eh");
[; <" BAUDCON equ 0F9Eh ;# ">
[; ;pic18f47q10.h: 30276: extern volatile unsigned char BAUDCTL @ 0xF9E;
"30278
[; ;pic18f47q10.h: 30278: asm("BAUDCTL equ 0F9Eh");
[; <" BAUDCTL equ 0F9Eh ;# ">
[; ;pic18f47q10.h: 30281: typedef union {
[; ;pic18f47q10.h: 30282: struct {
[; ;pic18f47q10.h: 30283: unsigned ABDEN :1;
[; ;pic18f47q10.h: 30284: unsigned WUE :1;
[; ;pic18f47q10.h: 30285: unsigned :1;
[; ;pic18f47q10.h: 30286: unsigned BRG16 :1;
[; ;pic18f47q10.h: 30287: unsigned SCKP :1;
[; ;pic18f47q10.h: 30288: unsigned :1;
[; ;pic18f47q10.h: 30289: unsigned RCIDL :1;
[; ;pic18f47q10.h: 30290: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 30291: };
[; ;pic18f47q10.h: 30292: } BAUD1CONbits_t;
[; ;pic18f47q10.h: 30293: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xF9E;
[; ;pic18f47q10.h: 30326: typedef union {
[; ;pic18f47q10.h: 30327: struct {
[; ;pic18f47q10.h: 30328: unsigned ABDEN :1;
[; ;pic18f47q10.h: 30329: unsigned WUE :1;
[; ;pic18f47q10.h: 30330: unsigned :1;
[; ;pic18f47q10.h: 30331: unsigned BRG16 :1;
[; ;pic18f47q10.h: 30332: unsigned SCKP :1;
[; ;pic18f47q10.h: 30333: unsigned :1;
[; ;pic18f47q10.h: 30334: unsigned RCIDL :1;
[; ;pic18f47q10.h: 30335: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 30336: };
[; ;pic18f47q10.h: 30337: } BAUDCON1bits_t;
[; ;pic18f47q10.h: 30338: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF9E;
[; ;pic18f47q10.h: 30370: typedef union {
[; ;pic18f47q10.h: 30371: struct {
[; ;pic18f47q10.h: 30372: unsigned ABDEN :1;
[; ;pic18f47q10.h: 30373: unsigned WUE :1;
[; ;pic18f47q10.h: 30374: unsigned :1;
[; ;pic18f47q10.h: 30375: unsigned BRG16 :1;
[; ;pic18f47q10.h: 30376: unsigned SCKP :1;
[; ;pic18f47q10.h: 30377: unsigned :1;
[; ;pic18f47q10.h: 30378: unsigned RCIDL :1;
[; ;pic18f47q10.h: 30379: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 30380: };
[; ;pic18f47q10.h: 30381: } BAUDCTL1bits_t;
[; ;pic18f47q10.h: 30382: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0xF9E;
[; ;pic18f47q10.h: 30414: typedef union {
[; ;pic18f47q10.h: 30415: struct {
[; ;pic18f47q10.h: 30416: unsigned ABDEN :1;
[; ;pic18f47q10.h: 30417: unsigned WUE :1;
[; ;pic18f47q10.h: 30418: unsigned :1;
[; ;pic18f47q10.h: 30419: unsigned BRG16 :1;
[; ;pic18f47q10.h: 30420: unsigned SCKP :1;
[; ;pic18f47q10.h: 30421: unsigned :1;
[; ;pic18f47q10.h: 30422: unsigned RCIDL :1;
[; ;pic18f47q10.h: 30423: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 30424: };
[; ;pic18f47q10.h: 30425: } BAUDCONbits_t;
[; ;pic18f47q10.h: 30426: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF9E;
[; ;pic18f47q10.h: 30458: typedef union {
[; ;pic18f47q10.h: 30459: struct {
[; ;pic18f47q10.h: 30460: unsigned ABDEN :1;
[; ;pic18f47q10.h: 30461: unsigned WUE :1;
[; ;pic18f47q10.h: 30462: unsigned :1;
[; ;pic18f47q10.h: 30463: unsigned BRG16 :1;
[; ;pic18f47q10.h: 30464: unsigned SCKP :1;
[; ;pic18f47q10.h: 30465: unsigned :1;
[; ;pic18f47q10.h: 30466: unsigned RCIDL :1;
[; ;pic18f47q10.h: 30467: unsigned ABDOVF :1;
[; ;pic18f47q10.h: 30468: };
[; ;pic18f47q10.h: 30469: } BAUDCTLbits_t;
[; ;pic18f47q10.h: 30470: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF9E;
[; ;pic18f47q10.h: 30505: extern volatile unsigned char PWM4DCL @ 0xF9F;
"30507
[; ;pic18f47q10.h: 30507: asm("PWM4DCL equ 0F9Fh");
[; <" PWM4DCL equ 0F9Fh ;# ">
[; ;pic18f47q10.h: 30510: typedef union {
[; ;pic18f47q10.h: 30511: struct {
[; ;pic18f47q10.h: 30512: unsigned :6;
[; ;pic18f47q10.h: 30513: unsigned DC :2;
[; ;pic18f47q10.h: 30514: };
[; ;pic18f47q10.h: 30515: struct {
[; ;pic18f47q10.h: 30516: unsigned :6;
[; ;pic18f47q10.h: 30517: unsigned DC0 :1;
[; ;pic18f47q10.h: 30518: unsigned DC1 :1;
[; ;pic18f47q10.h: 30519: };
[; ;pic18f47q10.h: 30520: struct {
[; ;pic18f47q10.h: 30521: unsigned :6;
[; ;pic18f47q10.h: 30522: unsigned PWM4DC0 :1;
[; ;pic18f47q10.h: 30523: unsigned PWM4DC1 :1;
[; ;pic18f47q10.h: 30524: };
[; ;pic18f47q10.h: 30525: struct {
[; ;pic18f47q10.h: 30526: unsigned :6;
[; ;pic18f47q10.h: 30527: unsigned PWMPW0 :1;
[; ;pic18f47q10.h: 30528: unsigned PWMPW1 :1;
[; ;pic18f47q10.h: 30529: };
[; ;pic18f47q10.h: 30530: } PWM4DCLbits_t;
[; ;pic18f47q10.h: 30531: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0xF9F;
[; ;pic18f47q10.h: 30571: extern volatile unsigned char PWM4DCH @ 0xFA0;
"30573
[; ;pic18f47q10.h: 30573: asm("PWM4DCH equ 0FA0h");
[; <" PWM4DCH equ 0FA0h ;# ">
[; ;pic18f47q10.h: 30576: typedef union {
[; ;pic18f47q10.h: 30577: struct {
[; ;pic18f47q10.h: 30578: unsigned DC :8;
[; ;pic18f47q10.h: 30579: };
[; ;pic18f47q10.h: 30580: struct {
[; ;pic18f47q10.h: 30581: unsigned DC2 :1;
[; ;pic18f47q10.h: 30582: unsigned DC3 :1;
[; ;pic18f47q10.h: 30583: unsigned DC4 :1;
[; ;pic18f47q10.h: 30584: unsigned DC5 :1;
[; ;pic18f47q10.h: 30585: unsigned DC6 :1;
[; ;pic18f47q10.h: 30586: unsigned DC7 :1;
[; ;pic18f47q10.h: 30587: unsigned DC8 :1;
[; ;pic18f47q10.h: 30588: unsigned DC9 :1;
[; ;pic18f47q10.h: 30589: };
[; ;pic18f47q10.h: 30590: struct {
[; ;pic18f47q10.h: 30591: unsigned PWM4DC2 :1;
[; ;pic18f47q10.h: 30592: unsigned PWM4DC3 :1;
[; ;pic18f47q10.h: 30593: unsigned PWM4DC4 :1;
[; ;pic18f47q10.h: 30594: unsigned PWM4DC5 :1;
[; ;pic18f47q10.h: 30595: unsigned PWM4DC6 :1;
[; ;pic18f47q10.h: 30596: unsigned PWM4DC7 :1;
[; ;pic18f47q10.h: 30597: unsigned PWM4DC8 :1;
[; ;pic18f47q10.h: 30598: unsigned PWM4DC9 :1;
[; ;pic18f47q10.h: 30599: };
[; ;pic18f47q10.h: 30600: struct {
[; ;pic18f47q10.h: 30601: unsigned PWMPW2 :1;
[; ;pic18f47q10.h: 30602: unsigned PWMPW3 :1;
[; ;pic18f47q10.h: 30603: unsigned PWMPW4 :1;
[; ;pic18f47q10.h: 30604: unsigned PWMPW5 :1;
[; ;pic18f47q10.h: 30605: unsigned PWMPW6 :1;
[; ;pic18f47q10.h: 30606: unsigned PWMPW7 :1;
[; ;pic18f47q10.h: 30607: unsigned PWMPW8 :1;
[; ;pic18f47q10.h: 30608: unsigned PWMPW9 :1;
[; ;pic18f47q10.h: 30609: };
[; ;pic18f47q10.h: 30610: } PWM4DCHbits_t;
[; ;pic18f47q10.h: 30611: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0xFA0;
[; ;pic18f47q10.h: 30741: extern volatile unsigned char PWM4CON @ 0xFA1;
"30743
[; ;pic18f47q10.h: 30743: asm("PWM4CON equ 0FA1h");
[; <" PWM4CON equ 0FA1h ;# ">
[; ;pic18f47q10.h: 30746: typedef union {
[; ;pic18f47q10.h: 30747: struct {
[; ;pic18f47q10.h: 30748: unsigned :4;
[; ;pic18f47q10.h: 30749: unsigned POL :1;
[; ;pic18f47q10.h: 30750: unsigned OUT :1;
[; ;pic18f47q10.h: 30751: unsigned :1;
[; ;pic18f47q10.h: 30752: unsigned EN :1;
[; ;pic18f47q10.h: 30753: };
[; ;pic18f47q10.h: 30754: struct {
[; ;pic18f47q10.h: 30755: unsigned :4;
[; ;pic18f47q10.h: 30756: unsigned PWM4POL :1;
[; ;pic18f47q10.h: 30757: unsigned PWM4OUT :1;
[; ;pic18f47q10.h: 30758: unsigned :1;
[; ;pic18f47q10.h: 30759: unsigned PWM4EN :1;
[; ;pic18f47q10.h: 30760: };
[; ;pic18f47q10.h: 30761: } PWM4CONbits_t;
[; ;pic18f47q10.h: 30762: extern volatile PWM4CONbits_t PWM4CONbits @ 0xFA1;
[; ;pic18f47q10.h: 30797: extern volatile unsigned char PWM3DCL @ 0xFA2;
"30799
[; ;pic18f47q10.h: 30799: asm("PWM3DCL equ 0FA2h");
[; <" PWM3DCL equ 0FA2h ;# ">
[; ;pic18f47q10.h: 30802: typedef union {
[; ;pic18f47q10.h: 30803: struct {
[; ;pic18f47q10.h: 30804: unsigned :6;
[; ;pic18f47q10.h: 30805: unsigned DC :2;
[; ;pic18f47q10.h: 30806: };
[; ;pic18f47q10.h: 30807: struct {
[; ;pic18f47q10.h: 30808: unsigned :6;
[; ;pic18f47q10.h: 30809: unsigned DC0 :1;
[; ;pic18f47q10.h: 30810: unsigned DC1 :1;
[; ;pic18f47q10.h: 30811: };
[; ;pic18f47q10.h: 30812: struct {
[; ;pic18f47q10.h: 30813: unsigned :6;
[; ;pic18f47q10.h: 30814: unsigned PWM3DC0 :1;
[; ;pic18f47q10.h: 30815: unsigned PWM3DC1 :1;
[; ;pic18f47q10.h: 30816: };
[; ;pic18f47q10.h: 30817: struct {
[; ;pic18f47q10.h: 30818: unsigned :6;
[; ;pic18f47q10.h: 30819: unsigned PWMPW0 :1;
[; ;pic18f47q10.h: 30820: unsigned PWMPW1 :1;
[; ;pic18f47q10.h: 30821: };
[; ;pic18f47q10.h: 30822: } PWM3DCLbits_t;
[; ;pic18f47q10.h: 30823: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0xFA2;
[; ;pic18f47q10.h: 30863: extern volatile unsigned char PWM3DCH @ 0xFA3;
"30865
[; ;pic18f47q10.h: 30865: asm("PWM3DCH equ 0FA3h");
[; <" PWM3DCH equ 0FA3h ;# ">
[; ;pic18f47q10.h: 30868: typedef union {
[; ;pic18f47q10.h: 30869: struct {
[; ;pic18f47q10.h: 30870: unsigned DC :8;
[; ;pic18f47q10.h: 30871: };
[; ;pic18f47q10.h: 30872: struct {
[; ;pic18f47q10.h: 30873: unsigned DC2 :1;
[; ;pic18f47q10.h: 30874: unsigned DC3 :1;
[; ;pic18f47q10.h: 30875: unsigned DC4 :1;
[; ;pic18f47q10.h: 30876: unsigned DC5 :1;
[; ;pic18f47q10.h: 30877: unsigned DC6 :1;
[; ;pic18f47q10.h: 30878: unsigned DC7 :1;
[; ;pic18f47q10.h: 30879: unsigned DC8 :1;
[; ;pic18f47q10.h: 30880: unsigned DC9 :1;
[; ;pic18f47q10.h: 30881: };
[; ;pic18f47q10.h: 30882: struct {
[; ;pic18f47q10.h: 30883: unsigned PWM3DC2 :1;
[; ;pic18f47q10.h: 30884: unsigned PWM3DC3 :1;
[; ;pic18f47q10.h: 30885: unsigned PWM3DC4 :1;
[; ;pic18f47q10.h: 30886: unsigned PWM3DC5 :1;
[; ;pic18f47q10.h: 30887: unsigned PWM3DC6 :1;
[; ;pic18f47q10.h: 30888: unsigned PWM3DC7 :1;
[; ;pic18f47q10.h: 30889: unsigned PWM3DC8 :1;
[; ;pic18f47q10.h: 30890: unsigned PWM3DC9 :1;
[; ;pic18f47q10.h: 30891: };
[; ;pic18f47q10.h: 30892: struct {
[; ;pic18f47q10.h: 30893: unsigned PWMPW2 :1;
[; ;pic18f47q10.h: 30894: unsigned PWMPW3 :1;
[; ;pic18f47q10.h: 30895: unsigned PWMPW4 :1;
[; ;pic18f47q10.h: 30896: unsigned PWMPW5 :1;
[; ;pic18f47q10.h: 30897: unsigned PWMPW6 :1;
[; ;pic18f47q10.h: 30898: unsigned PWMPW7 :1;
[; ;pic18f47q10.h: 30899: unsigned PWMPW8 :1;
[; ;pic18f47q10.h: 30900: unsigned PWMPW9 :1;
[; ;pic18f47q10.h: 30901: };
[; ;pic18f47q10.h: 30902: } PWM3DCHbits_t;
[; ;pic18f47q10.h: 30903: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0xFA3;
[; ;pic18f47q10.h: 31033: extern volatile unsigned char PWM3CON @ 0xFA4;
"31035
[; ;pic18f47q10.h: 31035: asm("PWM3CON equ 0FA4h");
[; <" PWM3CON equ 0FA4h ;# ">
[; ;pic18f47q10.h: 31038: typedef union {
[; ;pic18f47q10.h: 31039: struct {
[; ;pic18f47q10.h: 31040: unsigned :4;
[; ;pic18f47q10.h: 31041: unsigned POL :1;
[; ;pic18f47q10.h: 31042: unsigned OUT :1;
[; ;pic18f47q10.h: 31043: unsigned :1;
[; ;pic18f47q10.h: 31044: unsigned EN :1;
[; ;pic18f47q10.h: 31045: };
[; ;pic18f47q10.h: 31046: struct {
[; ;pic18f47q10.h: 31047: unsigned :4;
[; ;pic18f47q10.h: 31048: unsigned PWM3POL :1;
[; ;pic18f47q10.h: 31049: unsigned PWM3OUT :1;
[; ;pic18f47q10.h: 31050: unsigned :1;
[; ;pic18f47q10.h: 31051: unsigned PWM3EN :1;
[; ;pic18f47q10.h: 31052: };
[; ;pic18f47q10.h: 31053: } PWM3CONbits_t;
[; ;pic18f47q10.h: 31054: extern volatile PWM3CONbits_t PWM3CONbits @ 0xFA4;
[; ;pic18f47q10.h: 31089: extern volatile unsigned short CCPR2 @ 0xFA5;
"31091
[; ;pic18f47q10.h: 31091: asm("CCPR2 equ 0FA5h");
[; <" CCPR2 equ 0FA5h ;# ">
[; ;pic18f47q10.h: 31096: extern volatile unsigned char CCPR2L @ 0xFA5;
"31098
[; ;pic18f47q10.h: 31098: asm("CCPR2L equ 0FA5h");
[; <" CCPR2L equ 0FA5h ;# ">
[; ;pic18f47q10.h: 31101: typedef union {
[; ;pic18f47q10.h: 31102: struct {
[; ;pic18f47q10.h: 31103: unsigned RL :8;
[; ;pic18f47q10.h: 31104: };
[; ;pic18f47q10.h: 31105: } CCPR2Lbits_t;
[; ;pic18f47q10.h: 31106: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFA5;
[; ;pic18f47q10.h: 31116: extern volatile unsigned char CCPR2H @ 0xFA6;
"31118
[; ;pic18f47q10.h: 31118: asm("CCPR2H equ 0FA6h");
[; <" CCPR2H equ 0FA6h ;# ">
[; ;pic18f47q10.h: 31121: typedef union {
[; ;pic18f47q10.h: 31122: struct {
[; ;pic18f47q10.h: 31123: unsigned RH :8;
[; ;pic18f47q10.h: 31124: };
[; ;pic18f47q10.h: 31125: } CCPR2Hbits_t;
[; ;pic18f47q10.h: 31126: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFA6;
[; ;pic18f47q10.h: 31136: extern volatile unsigned char CCP2CON @ 0xFA7;
"31138
[; ;pic18f47q10.h: 31138: asm("CCP2CON equ 0FA7h");
[; <" CCP2CON equ 0FA7h ;# ">
[; ;pic18f47q10.h: 31141: typedef union {
[; ;pic18f47q10.h: 31142: struct {
[; ;pic18f47q10.h: 31143: unsigned MODE :4;
[; ;pic18f47q10.h: 31144: unsigned FMT :1;
[; ;pic18f47q10.h: 31145: unsigned OUT :1;
[; ;pic18f47q10.h: 31146: unsigned :1;
[; ;pic18f47q10.h: 31147: unsigned EN :1;
[; ;pic18f47q10.h: 31148: };
[; ;pic18f47q10.h: 31149: struct {
[; ;pic18f47q10.h: 31150: unsigned MODE0 :1;
[; ;pic18f47q10.h: 31151: unsigned MODE1 :1;
[; ;pic18f47q10.h: 31152: unsigned MODE2 :1;
[; ;pic18f47q10.h: 31153: unsigned MODE3 :1;
[; ;pic18f47q10.h: 31154: };
[; ;pic18f47q10.h: 31155: struct {
[; ;pic18f47q10.h: 31156: unsigned CCP2MODE :4;
[; ;pic18f47q10.h: 31157: unsigned CCP2FMT :1;
[; ;pic18f47q10.h: 31158: unsigned CCP2OUT :1;
[; ;pic18f47q10.h: 31159: unsigned :1;
[; ;pic18f47q10.h: 31160: unsigned CCP2EN :1;
[; ;pic18f47q10.h: 31161: };
[; ;pic18f47q10.h: 31162: struct {
[; ;pic18f47q10.h: 31163: unsigned CCP2MODE0 :1;
[; ;pic18f47q10.h: 31164: unsigned CCP2MODE1 :1;
[; ;pic18f47q10.h: 31165: unsigned CCP2MODE2 :1;
[; ;pic18f47q10.h: 31166: unsigned CCP2MODE3 :1;
[; ;pic18f47q10.h: 31167: };
[; ;pic18f47q10.h: 31168: struct {
[; ;pic18f47q10.h: 31169: unsigned :7;
[; ;pic18f47q10.h: 31170: unsigned P2M1 :1;
[; ;pic18f47q10.h: 31171: };
[; ;pic18f47q10.h: 31172: } CCP2CONbits_t;
[; ;pic18f47q10.h: 31173: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFA7;
[; ;pic18f47q10.h: 31263: extern volatile unsigned char CCP2CAP @ 0xFA8;
"31265
[; ;pic18f47q10.h: 31265: asm("CCP2CAP equ 0FA8h");
[; <" CCP2CAP equ 0FA8h ;# ">
[; ;pic18f47q10.h: 31268: typedef union {
[; ;pic18f47q10.h: 31269: struct {
[; ;pic18f47q10.h: 31270: unsigned CTS :8;
[; ;pic18f47q10.h: 31271: };
[; ;pic18f47q10.h: 31272: struct {
[; ;pic18f47q10.h: 31273: unsigned CTS0 :1;
[; ;pic18f47q10.h: 31274: unsigned CTS1 :1;
[; ;pic18f47q10.h: 31275: };
[; ;pic18f47q10.h: 31276: struct {
[; ;pic18f47q10.h: 31277: unsigned CCP2CTS :8;
[; ;pic18f47q10.h: 31278: };
[; ;pic18f47q10.h: 31279: struct {
[; ;pic18f47q10.h: 31280: unsigned CCP2CTS0 :1;
[; ;pic18f47q10.h: 31281: unsigned CCP2CTS1 :1;
[; ;pic18f47q10.h: 31282: };
[; ;pic18f47q10.h: 31283: } CCP2CAPbits_t;
[; ;pic18f47q10.h: 31284: extern volatile CCP2CAPbits_t CCP2CAPbits @ 0xFA8;
[; ;pic18f47q10.h: 31319: extern volatile unsigned short CCPR1 @ 0xFA9;
"31321
[; ;pic18f47q10.h: 31321: asm("CCPR1 equ 0FA9h");
[; <" CCPR1 equ 0FA9h ;# ">
[; ;pic18f47q10.h: 31326: extern volatile unsigned char CCPR1L @ 0xFA9;
"31328
[; ;pic18f47q10.h: 31328: asm("CCPR1L equ 0FA9h");
[; <" CCPR1L equ 0FA9h ;# ">
[; ;pic18f47q10.h: 31331: typedef union {
[; ;pic18f47q10.h: 31332: struct {
[; ;pic18f47q10.h: 31333: unsigned RL :8;
[; ;pic18f47q10.h: 31334: };
[; ;pic18f47q10.h: 31335: } CCPR1Lbits_t;
[; ;pic18f47q10.h: 31336: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFA9;
[; ;pic18f47q10.h: 31346: extern volatile unsigned char CCPR1H @ 0xFAA;
"31348
[; ;pic18f47q10.h: 31348: asm("CCPR1H equ 0FAAh");
[; <" CCPR1H equ 0FAAh ;# ">
[; ;pic18f47q10.h: 31351: typedef union {
[; ;pic18f47q10.h: 31352: struct {
[; ;pic18f47q10.h: 31353: unsigned RH :8;
[; ;pic18f47q10.h: 31354: };
[; ;pic18f47q10.h: 31355: } CCPR1Hbits_t;
[; ;pic18f47q10.h: 31356: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFAA;
[; ;pic18f47q10.h: 31366: extern volatile unsigned char CCP1CON @ 0xFAB;
"31368
[; ;pic18f47q10.h: 31368: asm("CCP1CON equ 0FABh");
[; <" CCP1CON equ 0FABh ;# ">
[; ;pic18f47q10.h: 31371: typedef union {
[; ;pic18f47q10.h: 31372: struct {
[; ;pic18f47q10.h: 31373: unsigned MODE :4;
[; ;pic18f47q10.h: 31374: unsigned FMT :1;
[; ;pic18f47q10.h: 31375: unsigned OUT :1;
[; ;pic18f47q10.h: 31376: unsigned :1;
[; ;pic18f47q10.h: 31377: unsigned EN :1;
[; ;pic18f47q10.h: 31378: };
[; ;pic18f47q10.h: 31379: struct {
[; ;pic18f47q10.h: 31380: unsigned MODE0 :1;
[; ;pic18f47q10.h: 31381: unsigned MODE1 :1;
[; ;pic18f47q10.h: 31382: unsigned MODE2 :1;
[; ;pic18f47q10.h: 31383: unsigned MODE3 :1;
[; ;pic18f47q10.h: 31384: };
[; ;pic18f47q10.h: 31385: struct {
[; ;pic18f47q10.h: 31386: unsigned CCP1MODE :4;
[; ;pic18f47q10.h: 31387: unsigned CCP1FMT :1;
[; ;pic18f47q10.h: 31388: unsigned CCP1OUT :1;
[; ;pic18f47q10.h: 31389: unsigned :1;
[; ;pic18f47q10.h: 31390: unsigned CCP1EN :1;
[; ;pic18f47q10.h: 31391: };
[; ;pic18f47q10.h: 31392: struct {
[; ;pic18f47q10.h: 31393: unsigned CCP1MODE0 :1;
[; ;pic18f47q10.h: 31394: unsigned CCP1MODE1 :1;
[; ;pic18f47q10.h: 31395: unsigned CCP1MODE2 :1;
[; ;pic18f47q10.h: 31396: unsigned CCP1MODE3 :1;
[; ;pic18f47q10.h: 31397: };
[; ;pic18f47q10.h: 31398: struct {
[; ;pic18f47q10.h: 31399: unsigned :7;
[; ;pic18f47q10.h: 31400: unsigned P1M1 :1;
[; ;pic18f47q10.h: 31401: };
[; ;pic18f47q10.h: 31402: } CCP1CONbits_t;
[; ;pic18f47q10.h: 31403: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFAB;
[; ;pic18f47q10.h: 31493: extern volatile unsigned char CCP1CAP @ 0xFAC;
"31495
[; ;pic18f47q10.h: 31495: asm("CCP1CAP equ 0FACh");
[; <" CCP1CAP equ 0FACh ;# ">
[; ;pic18f47q10.h: 31498: typedef union {
[; ;pic18f47q10.h: 31499: struct {
[; ;pic18f47q10.h: 31500: unsigned CTS :8;
[; ;pic18f47q10.h: 31501: };
[; ;pic18f47q10.h: 31502: struct {
[; ;pic18f47q10.h: 31503: unsigned CTS0 :1;
[; ;pic18f47q10.h: 31504: unsigned CTS1 :1;
[; ;pic18f47q10.h: 31505: };
[; ;pic18f47q10.h: 31506: struct {
[; ;pic18f47q10.h: 31507: unsigned CCP1CTS :8;
[; ;pic18f47q10.h: 31508: };
[; ;pic18f47q10.h: 31509: struct {
[; ;pic18f47q10.h: 31510: unsigned CCP1CTS0 :1;
[; ;pic18f47q10.h: 31511: unsigned CCP1CTS1 :1;
[; ;pic18f47q10.h: 31512: };
[; ;pic18f47q10.h: 31513: } CCP1CAPbits_t;
[; ;pic18f47q10.h: 31514: extern volatile CCP1CAPbits_t CCP1CAPbits @ 0xFAC;
[; ;pic18f47q10.h: 31549: extern volatile unsigned char CCPTMRS @ 0xFAD;
"31551
[; ;pic18f47q10.h: 31551: asm("CCPTMRS equ 0FADh");
[; <" CCPTMRS equ 0FADh ;# ">
[; ;pic18f47q10.h: 31554: typedef union {
[; ;pic18f47q10.h: 31555: struct {
[; ;pic18f47q10.h: 31556: unsigned C1TSEL :2;
[; ;pic18f47q10.h: 31557: unsigned C2TSEL :2;
[; ;pic18f47q10.h: 31558: unsigned P3TSEL :2;
[; ;pic18f47q10.h: 31559: unsigned P4TSEL :2;
[; ;pic18f47q10.h: 31560: };
[; ;pic18f47q10.h: 31561: struct {
[; ;pic18f47q10.h: 31562: unsigned C1TSEL0 :1;
[; ;pic18f47q10.h: 31563: unsigned C1TSEL1 :1;
[; ;pic18f47q10.h: 31564: unsigned C2TSEL0 :1;
[; ;pic18f47q10.h: 31565: unsigned C2TSEL1 :1;
[; ;pic18f47q10.h: 31566: unsigned P3TSEL0 :1;
[; ;pic18f47q10.h: 31567: unsigned P3TSEL1 :1;
[; ;pic18f47q10.h: 31568: unsigned P4TSEL0 :1;
[; ;pic18f47q10.h: 31569: unsigned P4TSEL1 :1;
[; ;pic18f47q10.h: 31570: };
[; ;pic18f47q10.h: 31571: } CCPTMRSbits_t;
[; ;pic18f47q10.h: 31572: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0xFAD;
[; ;pic18f47q10.h: 31637: extern volatile unsigned char T6TMR @ 0xFAE;
"31639
[; ;pic18f47q10.h: 31639: asm("T6TMR equ 0FAEh");
[; <" T6TMR equ 0FAEh ;# ">
[; ;pic18f47q10.h: 31642: extern volatile unsigned char TMR6 @ 0xFAE;
"31644
[; ;pic18f47q10.h: 31644: asm("TMR6 equ 0FAEh");
[; <" TMR6 equ 0FAEh ;# ">
[; ;pic18f47q10.h: 31647: typedef union {
[; ;pic18f47q10.h: 31648: struct {
[; ;pic18f47q10.h: 31649: unsigned TMR6 :8;
[; ;pic18f47q10.h: 31650: };
[; ;pic18f47q10.h: 31651: } T6TMRbits_t;
[; ;pic18f47q10.h: 31652: extern volatile T6TMRbits_t T6TMRbits @ 0xFAE;
[; ;pic18f47q10.h: 31660: typedef union {
[; ;pic18f47q10.h: 31661: struct {
[; ;pic18f47q10.h: 31662: unsigned TMR6 :8;
[; ;pic18f47q10.h: 31663: };
[; ;pic18f47q10.h: 31664: } TMR6bits_t;
[; ;pic18f47q10.h: 31665: extern volatile TMR6bits_t TMR6bits @ 0xFAE;
[; ;pic18f47q10.h: 31675: extern volatile unsigned char T6PR @ 0xFAF;
"31677
[; ;pic18f47q10.h: 31677: asm("T6PR equ 0FAFh");
[; <" T6PR equ 0FAFh ;# ">
[; ;pic18f47q10.h: 31680: extern volatile unsigned char PR6 @ 0xFAF;
"31682
[; ;pic18f47q10.h: 31682: asm("PR6 equ 0FAFh");
[; <" PR6 equ 0FAFh ;# ">
[; ;pic18f47q10.h: 31685: typedef union {
[; ;pic18f47q10.h: 31686: struct {
[; ;pic18f47q10.h: 31687: unsigned PR6 :8;
[; ;pic18f47q10.h: 31688: };
[; ;pic18f47q10.h: 31689: } T6PRbits_t;
[; ;pic18f47q10.h: 31690: extern volatile T6PRbits_t T6PRbits @ 0xFAF;
[; ;pic18f47q10.h: 31698: typedef union {
[; ;pic18f47q10.h: 31699: struct {
[; ;pic18f47q10.h: 31700: unsigned PR6 :8;
[; ;pic18f47q10.h: 31701: };
[; ;pic18f47q10.h: 31702: } PR6bits_t;
[; ;pic18f47q10.h: 31703: extern volatile PR6bits_t PR6bits @ 0xFAF;
[; ;pic18f47q10.h: 31713: extern volatile unsigned char T6CON @ 0xFB0;
"31715
[; ;pic18f47q10.h: 31715: asm("T6CON equ 0FB0h");
[; <" T6CON equ 0FB0h ;# ">
[; ;pic18f47q10.h: 31718: typedef union {
[; ;pic18f47q10.h: 31719: struct {
[; ;pic18f47q10.h: 31720: unsigned OUTPS :4;
[; ;pic18f47q10.h: 31721: unsigned CKPS :3;
[; ;pic18f47q10.h: 31722: unsigned ON :1;
[; ;pic18f47q10.h: 31723: };
[; ;pic18f47q10.h: 31724: struct {
[; ;pic18f47q10.h: 31725: unsigned T6OUTPS :4;
[; ;pic18f47q10.h: 31726: unsigned T6CKPS :3;
[; ;pic18f47q10.h: 31727: unsigned T6ON :1;
[; ;pic18f47q10.h: 31728: };
[; ;pic18f47q10.h: 31729: struct {
[; ;pic18f47q10.h: 31730: unsigned T6OUTPS0 :1;
[; ;pic18f47q10.h: 31731: unsigned T6OUTPS1 :1;
[; ;pic18f47q10.h: 31732: unsigned T6OUTPS2 :1;
[; ;pic18f47q10.h: 31733: unsigned T6OUTPS3 :1;
[; ;pic18f47q10.h: 31734: unsigned T6CKPS0 :1;
[; ;pic18f47q10.h: 31735: unsigned T6CKPS1 :1;
[; ;pic18f47q10.h: 31736: unsigned T6CKPS2 :1;
[; ;pic18f47q10.h: 31737: };
[; ;pic18f47q10.h: 31738: struct {
[; ;pic18f47q10.h: 31739: unsigned OUTPS0 :1;
[; ;pic18f47q10.h: 31740: unsigned OUTPS1 :1;
[; ;pic18f47q10.h: 31741: unsigned OUTPS2 :1;
[; ;pic18f47q10.h: 31742: unsigned OUTPS3 :1;
[; ;pic18f47q10.h: 31743: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 31744: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 31745: unsigned CKPS2 :1;
[; ;pic18f47q10.h: 31746: unsigned TMR6ON :1;
[; ;pic18f47q10.h: 31747: };
[; ;pic18f47q10.h: 31748: } T6CONbits_t;
[; ;pic18f47q10.h: 31749: extern volatile T6CONbits_t T6CONbits @ 0xFB0;
[; ;pic18f47q10.h: 31859: extern volatile unsigned char T6HLT @ 0xFB1;
"31861
[; ;pic18f47q10.h: 31861: asm("T6HLT equ 0FB1h");
[; <" T6HLT equ 0FB1h ;# ">
[; ;pic18f47q10.h: 31864: typedef union {
[; ;pic18f47q10.h: 31865: struct {
[; ;pic18f47q10.h: 31866: unsigned MODE :5;
[; ;pic18f47q10.h: 31867: unsigned CKSYNC :1;
[; ;pic18f47q10.h: 31868: unsigned CKPOL :1;
[; ;pic18f47q10.h: 31869: unsigned PSYNC :1;
[; ;pic18f47q10.h: 31870: };
[; ;pic18f47q10.h: 31871: struct {
[; ;pic18f47q10.h: 31872: unsigned MODE0 :1;
[; ;pic18f47q10.h: 31873: unsigned MODE1 :1;
[; ;pic18f47q10.h: 31874: unsigned MODE2 :1;
[; ;pic18f47q10.h: 31875: unsigned MODE3 :1;
[; ;pic18f47q10.h: 31876: unsigned MODE4 :1;
[; ;pic18f47q10.h: 31877: };
[; ;pic18f47q10.h: 31878: struct {
[; ;pic18f47q10.h: 31879: unsigned T6MODE :5;
[; ;pic18f47q10.h: 31880: unsigned T6CKSYNC :1;
[; ;pic18f47q10.h: 31881: unsigned T6CKPOL :1;
[; ;pic18f47q10.h: 31882: unsigned T6PSYNC :1;
[; ;pic18f47q10.h: 31883: };
[; ;pic18f47q10.h: 31884: struct {
[; ;pic18f47q10.h: 31885: unsigned T6MODE0 :1;
[; ;pic18f47q10.h: 31886: unsigned T6MODE1 :1;
[; ;pic18f47q10.h: 31887: unsigned T6MODE2 :1;
[; ;pic18f47q10.h: 31888: unsigned T6MODE3 :1;
[; ;pic18f47q10.h: 31889: unsigned T6MODE4 :1;
[; ;pic18f47q10.h: 31890: };
[; ;pic18f47q10.h: 31891: } T6HLTbits_t;
[; ;pic18f47q10.h: 31892: extern volatile T6HLTbits_t T6HLTbits @ 0xFB1;
[; ;pic18f47q10.h: 31987: extern volatile unsigned char T6CLKCON @ 0xFB2;
"31989
[; ;pic18f47q10.h: 31989: asm("T6CLKCON equ 0FB2h");
[; <" T6CLKCON equ 0FB2h ;# ">
[; ;pic18f47q10.h: 31992: extern volatile unsigned char T6CLK @ 0xFB2;
"31994
[; ;pic18f47q10.h: 31994: asm("T6CLK equ 0FB2h");
[; <" T6CLK equ 0FB2h ;# ">
[; ;pic18f47q10.h: 31997: typedef union {
[; ;pic18f47q10.h: 31998: struct {
[; ;pic18f47q10.h: 31999: unsigned CS :4;
[; ;pic18f47q10.h: 32000: };
[; ;pic18f47q10.h: 32001: struct {
[; ;pic18f47q10.h: 32002: unsigned CS0 :1;
[; ;pic18f47q10.h: 32003: unsigned CS1 :1;
[; ;pic18f47q10.h: 32004: unsigned CS2 :1;
[; ;pic18f47q10.h: 32005: unsigned CS3 :1;
[; ;pic18f47q10.h: 32006: };
[; ;pic18f47q10.h: 32007: struct {
[; ;pic18f47q10.h: 32008: unsigned T6CS :4;
[; ;pic18f47q10.h: 32009: };
[; ;pic18f47q10.h: 32010: struct {
[; ;pic18f47q10.h: 32011: unsigned T6CS0 :1;
[; ;pic18f47q10.h: 32012: unsigned T6CS1 :1;
[; ;pic18f47q10.h: 32013: unsigned T6CS2 :1;
[; ;pic18f47q10.h: 32014: unsigned T6CS3 :1;
[; ;pic18f47q10.h: 32015: };
[; ;pic18f47q10.h: 32016: } T6CLKCONbits_t;
[; ;pic18f47q10.h: 32017: extern volatile T6CLKCONbits_t T6CLKCONbits @ 0xFB2;
[; ;pic18f47q10.h: 32070: typedef union {
[; ;pic18f47q10.h: 32071: struct {
[; ;pic18f47q10.h: 32072: unsigned CS :4;
[; ;pic18f47q10.h: 32073: };
[; ;pic18f47q10.h: 32074: struct {
[; ;pic18f47q10.h: 32075: unsigned CS0 :1;
[; ;pic18f47q10.h: 32076: unsigned CS1 :1;
[; ;pic18f47q10.h: 32077: unsigned CS2 :1;
[; ;pic18f47q10.h: 32078: unsigned CS3 :1;
[; ;pic18f47q10.h: 32079: };
[; ;pic18f47q10.h: 32080: struct {
[; ;pic18f47q10.h: 32081: unsigned T6CS :4;
[; ;pic18f47q10.h: 32082: };
[; ;pic18f47q10.h: 32083: struct {
[; ;pic18f47q10.h: 32084: unsigned T6CS0 :1;
[; ;pic18f47q10.h: 32085: unsigned T6CS1 :1;
[; ;pic18f47q10.h: 32086: unsigned T6CS2 :1;
[; ;pic18f47q10.h: 32087: unsigned T6CS3 :1;
[; ;pic18f47q10.h: 32088: };
[; ;pic18f47q10.h: 32089: } T6CLKbits_t;
[; ;pic18f47q10.h: 32090: extern volatile T6CLKbits_t T6CLKbits @ 0xFB2;
[; ;pic18f47q10.h: 32145: extern volatile unsigned char T6RST @ 0xFB3;
"32147
[; ;pic18f47q10.h: 32147: asm("T6RST equ 0FB3h");
[; <" T6RST equ 0FB3h ;# ">
[; ;pic18f47q10.h: 32150: typedef union {
[; ;pic18f47q10.h: 32151: struct {
[; ;pic18f47q10.h: 32152: unsigned RSEL :5;
[; ;pic18f47q10.h: 32153: };
[; ;pic18f47q10.h: 32154: struct {
[; ;pic18f47q10.h: 32155: unsigned RSEL0 :1;
[; ;pic18f47q10.h: 32156: unsigned RSEL1 :1;
[; ;pic18f47q10.h: 32157: unsigned RSEL2 :1;
[; ;pic18f47q10.h: 32158: unsigned RSEL3 :1;
[; ;pic18f47q10.h: 32159: };
[; ;pic18f47q10.h: 32160: struct {
[; ;pic18f47q10.h: 32161: unsigned T6RSEL :5;
[; ;pic18f47q10.h: 32162: };
[; ;pic18f47q10.h: 32163: struct {
[; ;pic18f47q10.h: 32164: unsigned T6RSEL0 :1;
[; ;pic18f47q10.h: 32165: unsigned T6RSEL1 :1;
[; ;pic18f47q10.h: 32166: unsigned T6RSEL2 :1;
[; ;pic18f47q10.h: 32167: unsigned T6RSEL3 :1;
[; ;pic18f47q10.h: 32168: };
[; ;pic18f47q10.h: 32169: } T6RSTbits_t;
[; ;pic18f47q10.h: 32170: extern volatile T6RSTbits_t T6RSTbits @ 0xFB3;
[; ;pic18f47q10.h: 32225: extern volatile unsigned char T4TMR @ 0xFB4;
"32227
[; ;pic18f47q10.h: 32227: asm("T4TMR equ 0FB4h");
[; <" T4TMR equ 0FB4h ;# ">
[; ;pic18f47q10.h: 32230: extern volatile unsigned char TMR4 @ 0xFB4;
"32232
[; ;pic18f47q10.h: 32232: asm("TMR4 equ 0FB4h");
[; <" TMR4 equ 0FB4h ;# ">
[; ;pic18f47q10.h: 32235: typedef union {
[; ;pic18f47q10.h: 32236: struct {
[; ;pic18f47q10.h: 32237: unsigned TMR4 :8;
[; ;pic18f47q10.h: 32238: };
[; ;pic18f47q10.h: 32239: } T4TMRbits_t;
[; ;pic18f47q10.h: 32240: extern volatile T4TMRbits_t T4TMRbits @ 0xFB4;
[; ;pic18f47q10.h: 32248: typedef union {
[; ;pic18f47q10.h: 32249: struct {
[; ;pic18f47q10.h: 32250: unsigned TMR4 :8;
[; ;pic18f47q10.h: 32251: };
[; ;pic18f47q10.h: 32252: } TMR4bits_t;
[; ;pic18f47q10.h: 32253: extern volatile TMR4bits_t TMR4bits @ 0xFB4;
[; ;pic18f47q10.h: 32263: extern volatile unsigned char T4PR @ 0xFB5;
"32265
[; ;pic18f47q10.h: 32265: asm("T4PR equ 0FB5h");
[; <" T4PR equ 0FB5h ;# ">
[; ;pic18f47q10.h: 32268: extern volatile unsigned char PR4 @ 0xFB5;
"32270
[; ;pic18f47q10.h: 32270: asm("PR4 equ 0FB5h");
[; <" PR4 equ 0FB5h ;# ">
[; ;pic18f47q10.h: 32273: typedef union {
[; ;pic18f47q10.h: 32274: struct {
[; ;pic18f47q10.h: 32275: unsigned PR4 :8;
[; ;pic18f47q10.h: 32276: };
[; ;pic18f47q10.h: 32277: } T4PRbits_t;
[; ;pic18f47q10.h: 32278: extern volatile T4PRbits_t T4PRbits @ 0xFB5;
[; ;pic18f47q10.h: 32286: typedef union {
[; ;pic18f47q10.h: 32287: struct {
[; ;pic18f47q10.h: 32288: unsigned PR4 :8;
[; ;pic18f47q10.h: 32289: };
[; ;pic18f47q10.h: 32290: } PR4bits_t;
[; ;pic18f47q10.h: 32291: extern volatile PR4bits_t PR4bits @ 0xFB5;
[; ;pic18f47q10.h: 32301: extern volatile unsigned char T4CON @ 0xFB6;
"32303
[; ;pic18f47q10.h: 32303: asm("T4CON equ 0FB6h");
[; <" T4CON equ 0FB6h ;# ">
[; ;pic18f47q10.h: 32306: typedef union {
[; ;pic18f47q10.h: 32307: struct {
[; ;pic18f47q10.h: 32308: unsigned OUTPS :4;
[; ;pic18f47q10.h: 32309: unsigned CKPS :3;
[; ;pic18f47q10.h: 32310: unsigned ON :1;
[; ;pic18f47q10.h: 32311: };
[; ;pic18f47q10.h: 32312: struct {
[; ;pic18f47q10.h: 32313: unsigned T4OUTPS :4;
[; ;pic18f47q10.h: 32314: unsigned T4CKPS :3;
[; ;pic18f47q10.h: 32315: unsigned T4ON :1;
[; ;pic18f47q10.h: 32316: };
[; ;pic18f47q10.h: 32317: struct {
[; ;pic18f47q10.h: 32318: unsigned T4OUTPS0 :1;
[; ;pic18f47q10.h: 32319: unsigned T4OUTPS1 :1;
[; ;pic18f47q10.h: 32320: unsigned T4OUTPS2 :1;
[; ;pic18f47q10.h: 32321: unsigned T4OUTPS3 :1;
[; ;pic18f47q10.h: 32322: unsigned T4CKPS0 :1;
[; ;pic18f47q10.h: 32323: unsigned T4CKPS1 :1;
[; ;pic18f47q10.h: 32324: unsigned T4CKPS2 :1;
[; ;pic18f47q10.h: 32325: };
[; ;pic18f47q10.h: 32326: struct {
[; ;pic18f47q10.h: 32327: unsigned OUTPS0 :1;
[; ;pic18f47q10.h: 32328: unsigned OUTPS1 :1;
[; ;pic18f47q10.h: 32329: unsigned OUTPS2 :1;
[; ;pic18f47q10.h: 32330: unsigned OUTPS3 :1;
[; ;pic18f47q10.h: 32331: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 32332: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 32333: unsigned CKPS2 :1;
[; ;pic18f47q10.h: 32334: unsigned TMR4ON :1;
[; ;pic18f47q10.h: 32335: };
[; ;pic18f47q10.h: 32336: } T4CONbits_t;
[; ;pic18f47q10.h: 32337: extern volatile T4CONbits_t T4CONbits @ 0xFB6;
[; ;pic18f47q10.h: 32447: extern volatile unsigned char T4HLT @ 0xFB7;
"32449
[; ;pic18f47q10.h: 32449: asm("T4HLT equ 0FB7h");
[; <" T4HLT equ 0FB7h ;# ">
[; ;pic18f47q10.h: 32452: typedef union {
[; ;pic18f47q10.h: 32453: struct {
[; ;pic18f47q10.h: 32454: unsigned MODE :5;
[; ;pic18f47q10.h: 32455: unsigned CKSYNC :1;
[; ;pic18f47q10.h: 32456: unsigned CKPOL :1;
[; ;pic18f47q10.h: 32457: unsigned PSYNC :1;
[; ;pic18f47q10.h: 32458: };
[; ;pic18f47q10.h: 32459: struct {
[; ;pic18f47q10.h: 32460: unsigned MODE0 :1;
[; ;pic18f47q10.h: 32461: unsigned MODE1 :1;
[; ;pic18f47q10.h: 32462: unsigned MODE2 :1;
[; ;pic18f47q10.h: 32463: unsigned MODE3 :1;
[; ;pic18f47q10.h: 32464: unsigned MODE4 :1;
[; ;pic18f47q10.h: 32465: };
[; ;pic18f47q10.h: 32466: struct {
[; ;pic18f47q10.h: 32467: unsigned T4MODE :5;
[; ;pic18f47q10.h: 32468: unsigned T4CKSYNC :1;
[; ;pic18f47q10.h: 32469: unsigned T4CKPOL :1;
[; ;pic18f47q10.h: 32470: unsigned T4PSYNC :1;
[; ;pic18f47q10.h: 32471: };
[; ;pic18f47q10.h: 32472: struct {
[; ;pic18f47q10.h: 32473: unsigned T4MODE0 :1;
[; ;pic18f47q10.h: 32474: unsigned T4MODE1 :1;
[; ;pic18f47q10.h: 32475: unsigned T4MODE2 :1;
[; ;pic18f47q10.h: 32476: unsigned T4MODE3 :1;
[; ;pic18f47q10.h: 32477: unsigned T4MODE4 :1;
[; ;pic18f47q10.h: 32478: };
[; ;pic18f47q10.h: 32479: } T4HLTbits_t;
[; ;pic18f47q10.h: 32480: extern volatile T4HLTbits_t T4HLTbits @ 0xFB7;
[; ;pic18f47q10.h: 32575: extern volatile unsigned char T4CLKCON @ 0xFB8;
"32577
[; ;pic18f47q10.h: 32577: asm("T4CLKCON equ 0FB8h");
[; <" T4CLKCON equ 0FB8h ;# ">
[; ;pic18f47q10.h: 32580: extern volatile unsigned char T4CLK @ 0xFB8;
"32582
[; ;pic18f47q10.h: 32582: asm("T4CLK equ 0FB8h");
[; <" T4CLK equ 0FB8h ;# ">
[; ;pic18f47q10.h: 32585: typedef union {
[; ;pic18f47q10.h: 32586: struct {
[; ;pic18f47q10.h: 32587: unsigned CS :4;
[; ;pic18f47q10.h: 32588: };
[; ;pic18f47q10.h: 32589: struct {
[; ;pic18f47q10.h: 32590: unsigned CS0 :1;
[; ;pic18f47q10.h: 32591: unsigned CS1 :1;
[; ;pic18f47q10.h: 32592: unsigned CS2 :1;
[; ;pic18f47q10.h: 32593: unsigned CS3 :1;
[; ;pic18f47q10.h: 32594: };
[; ;pic18f47q10.h: 32595: struct {
[; ;pic18f47q10.h: 32596: unsigned T4CS :4;
[; ;pic18f47q10.h: 32597: };
[; ;pic18f47q10.h: 32598: struct {
[; ;pic18f47q10.h: 32599: unsigned T4CS0 :1;
[; ;pic18f47q10.h: 32600: unsigned T4CS1 :1;
[; ;pic18f47q10.h: 32601: unsigned T4CS2 :1;
[; ;pic18f47q10.h: 32602: unsigned T4CS3 :1;
[; ;pic18f47q10.h: 32603: };
[; ;pic18f47q10.h: 32604: } T4CLKCONbits_t;
[; ;pic18f47q10.h: 32605: extern volatile T4CLKCONbits_t T4CLKCONbits @ 0xFB8;
[; ;pic18f47q10.h: 32658: typedef union {
[; ;pic18f47q10.h: 32659: struct {
[; ;pic18f47q10.h: 32660: unsigned CS :4;
[; ;pic18f47q10.h: 32661: };
[; ;pic18f47q10.h: 32662: struct {
[; ;pic18f47q10.h: 32663: unsigned CS0 :1;
[; ;pic18f47q10.h: 32664: unsigned CS1 :1;
[; ;pic18f47q10.h: 32665: unsigned CS2 :1;
[; ;pic18f47q10.h: 32666: unsigned CS3 :1;
[; ;pic18f47q10.h: 32667: };
[; ;pic18f47q10.h: 32668: struct {
[; ;pic18f47q10.h: 32669: unsigned T4CS :4;
[; ;pic18f47q10.h: 32670: };
[; ;pic18f47q10.h: 32671: struct {
[; ;pic18f47q10.h: 32672: unsigned T4CS0 :1;
[; ;pic18f47q10.h: 32673: unsigned T4CS1 :1;
[; ;pic18f47q10.h: 32674: unsigned T4CS2 :1;
[; ;pic18f47q10.h: 32675: unsigned T4CS3 :1;
[; ;pic18f47q10.h: 32676: };
[; ;pic18f47q10.h: 32677: } T4CLKbits_t;
[; ;pic18f47q10.h: 32678: extern volatile T4CLKbits_t T4CLKbits @ 0xFB8;
[; ;pic18f47q10.h: 32733: extern volatile unsigned char T4RST @ 0xFB9;
"32735
[; ;pic18f47q10.h: 32735: asm("T4RST equ 0FB9h");
[; <" T4RST equ 0FB9h ;# ">
[; ;pic18f47q10.h: 32738: typedef union {
[; ;pic18f47q10.h: 32739: struct {
[; ;pic18f47q10.h: 32740: unsigned RSEL :5;
[; ;pic18f47q10.h: 32741: };
[; ;pic18f47q10.h: 32742: struct {
[; ;pic18f47q10.h: 32743: unsigned RSEL0 :1;
[; ;pic18f47q10.h: 32744: unsigned RSEL1 :1;
[; ;pic18f47q10.h: 32745: unsigned RSEL2 :1;
[; ;pic18f47q10.h: 32746: unsigned RSEL3 :1;
[; ;pic18f47q10.h: 32747: };
[; ;pic18f47q10.h: 32748: struct {
[; ;pic18f47q10.h: 32749: unsigned T4RSEL :5;
[; ;pic18f47q10.h: 32750: };
[; ;pic18f47q10.h: 32751: struct {
[; ;pic18f47q10.h: 32752: unsigned T4RSEL0 :1;
[; ;pic18f47q10.h: 32753: unsigned T4RSEL1 :1;
[; ;pic18f47q10.h: 32754: unsigned T4RSEL2 :1;
[; ;pic18f47q10.h: 32755: unsigned T4RSEL3 :1;
[; ;pic18f47q10.h: 32756: };
[; ;pic18f47q10.h: 32757: } T4RSTbits_t;
[; ;pic18f47q10.h: 32758: extern volatile T4RSTbits_t T4RSTbits @ 0xFB9;
[; ;pic18f47q10.h: 32813: extern volatile unsigned char T2TMR @ 0xFBA;
"32815
[; ;pic18f47q10.h: 32815: asm("T2TMR equ 0FBAh");
[; <" T2TMR equ 0FBAh ;# ">
[; ;pic18f47q10.h: 32818: extern volatile unsigned char TMR2 @ 0xFBA;
"32820
[; ;pic18f47q10.h: 32820: asm("TMR2 equ 0FBAh");
[; <" TMR2 equ 0FBAh ;# ">
[; ;pic18f47q10.h: 32823: typedef union {
[; ;pic18f47q10.h: 32824: struct {
[; ;pic18f47q10.h: 32825: unsigned TMR2 :8;
[; ;pic18f47q10.h: 32826: };
[; ;pic18f47q10.h: 32827: } T2TMRbits_t;
[; ;pic18f47q10.h: 32828: extern volatile T2TMRbits_t T2TMRbits @ 0xFBA;
[; ;pic18f47q10.h: 32836: typedef union {
[; ;pic18f47q10.h: 32837: struct {
[; ;pic18f47q10.h: 32838: unsigned TMR2 :8;
[; ;pic18f47q10.h: 32839: };
[; ;pic18f47q10.h: 32840: } TMR2bits_t;
[; ;pic18f47q10.h: 32841: extern volatile TMR2bits_t TMR2bits @ 0xFBA;
[; ;pic18f47q10.h: 32851: extern volatile unsigned char T2PR @ 0xFBB;
"32853
[; ;pic18f47q10.h: 32853: asm("T2PR equ 0FBBh");
[; <" T2PR equ 0FBBh ;# ">
[; ;pic18f47q10.h: 32856: extern volatile unsigned char PR2 @ 0xFBB;
"32858
[; ;pic18f47q10.h: 32858: asm("PR2 equ 0FBBh");
[; <" PR2 equ 0FBBh ;# ">
[; ;pic18f47q10.h: 32861: typedef union {
[; ;pic18f47q10.h: 32862: struct {
[; ;pic18f47q10.h: 32863: unsigned PR2 :8;
[; ;pic18f47q10.h: 32864: };
[; ;pic18f47q10.h: 32865: } T2PRbits_t;
[; ;pic18f47q10.h: 32866: extern volatile T2PRbits_t T2PRbits @ 0xFBB;
[; ;pic18f47q10.h: 32874: typedef union {
[; ;pic18f47q10.h: 32875: struct {
[; ;pic18f47q10.h: 32876: unsigned PR2 :8;
[; ;pic18f47q10.h: 32877: };
[; ;pic18f47q10.h: 32878: } PR2bits_t;
[; ;pic18f47q10.h: 32879: extern volatile PR2bits_t PR2bits @ 0xFBB;
[; ;pic18f47q10.h: 32889: extern volatile unsigned char T2CON @ 0xFBC;
"32891
[; ;pic18f47q10.h: 32891: asm("T2CON equ 0FBCh");
[; <" T2CON equ 0FBCh ;# ">
[; ;pic18f47q10.h: 32894: typedef union {
[; ;pic18f47q10.h: 32895: struct {
[; ;pic18f47q10.h: 32896: unsigned OUTPS :4;
[; ;pic18f47q10.h: 32897: unsigned CKPS :3;
[; ;pic18f47q10.h: 32898: unsigned ON :1;
[; ;pic18f47q10.h: 32899: };
[; ;pic18f47q10.h: 32900: struct {
[; ;pic18f47q10.h: 32901: unsigned T2OUTPS :4;
[; ;pic18f47q10.h: 32902: unsigned T2CKPS :3;
[; ;pic18f47q10.h: 32903: unsigned T2ON :1;
[; ;pic18f47q10.h: 32904: };
[; ;pic18f47q10.h: 32905: struct {
[; ;pic18f47q10.h: 32906: unsigned T2OUTPS0 :1;
[; ;pic18f47q10.h: 32907: unsigned T2OUTPS1 :1;
[; ;pic18f47q10.h: 32908: unsigned T2OUTPS2 :1;
[; ;pic18f47q10.h: 32909: unsigned T2OUTPS3 :1;
[; ;pic18f47q10.h: 32910: unsigned T2CKPS0 :1;
[; ;pic18f47q10.h: 32911: unsigned T2CKPS1 :1;
[; ;pic18f47q10.h: 32912: unsigned T2CKPS2 :1;
[; ;pic18f47q10.h: 32913: };
[; ;pic18f47q10.h: 32914: struct {
[; ;pic18f47q10.h: 32915: unsigned OUTPS0 :1;
[; ;pic18f47q10.h: 32916: unsigned OUTPS1 :1;
[; ;pic18f47q10.h: 32917: unsigned OUTPS2 :1;
[; ;pic18f47q10.h: 32918: unsigned OUTPS3 :1;
[; ;pic18f47q10.h: 32919: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 32920: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 32921: unsigned CKPS2 :1;
[; ;pic18f47q10.h: 32922: unsigned TMR2ON :1;
[; ;pic18f47q10.h: 32923: };
[; ;pic18f47q10.h: 32924: } T2CONbits_t;
[; ;pic18f47q10.h: 32925: extern volatile T2CONbits_t T2CONbits @ 0xFBC;
[; ;pic18f47q10.h: 33035: extern volatile unsigned char T2HLT @ 0xFBD;
"33037
[; ;pic18f47q10.h: 33037: asm("T2HLT equ 0FBDh");
[; <" T2HLT equ 0FBDh ;# ">
[; ;pic18f47q10.h: 33040: typedef union {
[; ;pic18f47q10.h: 33041: struct {
[; ;pic18f47q10.h: 33042: unsigned MODE :5;
[; ;pic18f47q10.h: 33043: unsigned CKSYNC :1;
[; ;pic18f47q10.h: 33044: unsigned CKPOL :1;
[; ;pic18f47q10.h: 33045: unsigned PSYNC :1;
[; ;pic18f47q10.h: 33046: };
[; ;pic18f47q10.h: 33047: struct {
[; ;pic18f47q10.h: 33048: unsigned MODE0 :1;
[; ;pic18f47q10.h: 33049: unsigned MODE1 :1;
[; ;pic18f47q10.h: 33050: unsigned MODE2 :1;
[; ;pic18f47q10.h: 33051: unsigned MODE3 :1;
[; ;pic18f47q10.h: 33052: unsigned MODE4 :1;
[; ;pic18f47q10.h: 33053: };
[; ;pic18f47q10.h: 33054: struct {
[; ;pic18f47q10.h: 33055: unsigned T2MODE :5;
[; ;pic18f47q10.h: 33056: unsigned T2CKSYNC :1;
[; ;pic18f47q10.h: 33057: unsigned T2CKPOL :1;
[; ;pic18f47q10.h: 33058: unsigned T2PSYNC :1;
[; ;pic18f47q10.h: 33059: };
[; ;pic18f47q10.h: 33060: struct {
[; ;pic18f47q10.h: 33061: unsigned T2MODE0 :1;
[; ;pic18f47q10.h: 33062: unsigned T2MODE1 :1;
[; ;pic18f47q10.h: 33063: unsigned T2MODE2 :1;
[; ;pic18f47q10.h: 33064: unsigned T2MODE3 :1;
[; ;pic18f47q10.h: 33065: unsigned T2MODE4 :1;
[; ;pic18f47q10.h: 33066: };
[; ;pic18f47q10.h: 33067: } T2HLTbits_t;
[; ;pic18f47q10.h: 33068: extern volatile T2HLTbits_t T2HLTbits @ 0xFBD;
[; ;pic18f47q10.h: 33163: extern volatile unsigned char T2CLKCON @ 0xFBE;
"33165
[; ;pic18f47q10.h: 33165: asm("T2CLKCON equ 0FBEh");
[; <" T2CLKCON equ 0FBEh ;# ">
[; ;pic18f47q10.h: 33168: extern volatile unsigned char T2CLK @ 0xFBE;
"33170
[; ;pic18f47q10.h: 33170: asm("T2CLK equ 0FBEh");
[; <" T2CLK equ 0FBEh ;# ">
[; ;pic18f47q10.h: 33173: typedef union {
[; ;pic18f47q10.h: 33174: struct {
[; ;pic18f47q10.h: 33175: unsigned CS :4;
[; ;pic18f47q10.h: 33176: };
[; ;pic18f47q10.h: 33177: struct {
[; ;pic18f47q10.h: 33178: unsigned CS0 :1;
[; ;pic18f47q10.h: 33179: unsigned CS1 :1;
[; ;pic18f47q10.h: 33180: unsigned CS2 :1;
[; ;pic18f47q10.h: 33181: unsigned CS3 :1;
[; ;pic18f47q10.h: 33182: };
[; ;pic18f47q10.h: 33183: struct {
[; ;pic18f47q10.h: 33184: unsigned T2CS :4;
[; ;pic18f47q10.h: 33185: };
[; ;pic18f47q10.h: 33186: struct {
[; ;pic18f47q10.h: 33187: unsigned T2CS0 :1;
[; ;pic18f47q10.h: 33188: unsigned T2CS1 :1;
[; ;pic18f47q10.h: 33189: unsigned T2CS2 :1;
[; ;pic18f47q10.h: 33190: unsigned T2CS3 :1;
[; ;pic18f47q10.h: 33191: };
[; ;pic18f47q10.h: 33192: } T2CLKCONbits_t;
[; ;pic18f47q10.h: 33193: extern volatile T2CLKCONbits_t T2CLKCONbits @ 0xFBE;
[; ;pic18f47q10.h: 33246: typedef union {
[; ;pic18f47q10.h: 33247: struct {
[; ;pic18f47q10.h: 33248: unsigned CS :4;
[; ;pic18f47q10.h: 33249: };
[; ;pic18f47q10.h: 33250: struct {
[; ;pic18f47q10.h: 33251: unsigned CS0 :1;
[; ;pic18f47q10.h: 33252: unsigned CS1 :1;
[; ;pic18f47q10.h: 33253: unsigned CS2 :1;
[; ;pic18f47q10.h: 33254: unsigned CS3 :1;
[; ;pic18f47q10.h: 33255: };
[; ;pic18f47q10.h: 33256: struct {
[; ;pic18f47q10.h: 33257: unsigned T2CS :4;
[; ;pic18f47q10.h: 33258: };
[; ;pic18f47q10.h: 33259: struct {
[; ;pic18f47q10.h: 33260: unsigned T2CS0 :1;
[; ;pic18f47q10.h: 33261: unsigned T2CS1 :1;
[; ;pic18f47q10.h: 33262: unsigned T2CS2 :1;
[; ;pic18f47q10.h: 33263: unsigned T2CS3 :1;
[; ;pic18f47q10.h: 33264: };
[; ;pic18f47q10.h: 33265: } T2CLKbits_t;
[; ;pic18f47q10.h: 33266: extern volatile T2CLKbits_t T2CLKbits @ 0xFBE;
[; ;pic18f47q10.h: 33321: extern volatile unsigned char T2RST @ 0xFBF;
"33323
[; ;pic18f47q10.h: 33323: asm("T2RST equ 0FBFh");
[; <" T2RST equ 0FBFh ;# ">
[; ;pic18f47q10.h: 33326: typedef union {
[; ;pic18f47q10.h: 33327: struct {
[; ;pic18f47q10.h: 33328: unsigned RSEL :5;
[; ;pic18f47q10.h: 33329: };
[; ;pic18f47q10.h: 33330: struct {
[; ;pic18f47q10.h: 33331: unsigned RSEL0 :1;
[; ;pic18f47q10.h: 33332: unsigned RSEL1 :1;
[; ;pic18f47q10.h: 33333: unsigned RSEL2 :1;
[; ;pic18f47q10.h: 33334: unsigned RSEL3 :1;
[; ;pic18f47q10.h: 33335: };
[; ;pic18f47q10.h: 33336: struct {
[; ;pic18f47q10.h: 33337: unsigned T2RSEL :5;
[; ;pic18f47q10.h: 33338: };
[; ;pic18f47q10.h: 33339: struct {
[; ;pic18f47q10.h: 33340: unsigned T2RSEL0 :1;
[; ;pic18f47q10.h: 33341: unsigned T2RSEL1 :1;
[; ;pic18f47q10.h: 33342: unsigned T2RSEL2 :1;
[; ;pic18f47q10.h: 33343: unsigned T2RSEL3 :1;
[; ;pic18f47q10.h: 33344: };
[; ;pic18f47q10.h: 33345: } T2RSTbits_t;
[; ;pic18f47q10.h: 33346: extern volatile T2RSTbits_t T2RSTbits @ 0xFBF;
[; ;pic18f47q10.h: 33401: extern volatile unsigned short TMR5 @ 0xFC0;
"33403
[; ;pic18f47q10.h: 33403: asm("TMR5 equ 0FC0h");
[; <" TMR5 equ 0FC0h ;# ">
[; ;pic18f47q10.h: 33408: extern volatile unsigned char TMR5L @ 0xFC0;
"33410
[; ;pic18f47q10.h: 33410: asm("TMR5L equ 0FC0h");
[; <" TMR5L equ 0FC0h ;# ">
[; ;pic18f47q10.h: 33413: typedef union {
[; ;pic18f47q10.h: 33414: struct {
[; ;pic18f47q10.h: 33415: unsigned TMR5L0 :1;
[; ;pic18f47q10.h: 33416: unsigned TMR5L1 :1;
[; ;pic18f47q10.h: 33417: unsigned TMR5L2 :1;
[; ;pic18f47q10.h: 33418: unsigned TMR5L3 :1;
[; ;pic18f47q10.h: 33419: unsigned TMR5L4 :1;
[; ;pic18f47q10.h: 33420: unsigned TMR5L5 :1;
[; ;pic18f47q10.h: 33421: unsigned TMR5L6 :1;
[; ;pic18f47q10.h: 33422: unsigned TMR5L7 :1;
[; ;pic18f47q10.h: 33423: };
[; ;pic18f47q10.h: 33424: struct {
[; ;pic18f47q10.h: 33425: unsigned TMR5L :8;
[; ;pic18f47q10.h: 33426: };
[; ;pic18f47q10.h: 33427: struct {
[; ;pic18f47q10.h: 33428: unsigned TMR50 :1;
[; ;pic18f47q10.h: 33429: unsigned TMR51 :1;
[; ;pic18f47q10.h: 33430: unsigned TMR52 :1;
[; ;pic18f47q10.h: 33431: unsigned TMR53 :1;
[; ;pic18f47q10.h: 33432: unsigned TMR54 :1;
[; ;pic18f47q10.h: 33433: unsigned TMR55 :1;
[; ;pic18f47q10.h: 33434: unsigned TMR56 :1;
[; ;pic18f47q10.h: 33435: unsigned TMR57 :1;
[; ;pic18f47q10.h: 33436: };
[; ;pic18f47q10.h: 33437: struct {
[; ;pic18f47q10.h: 33438: unsigned CAL05 :1;
[; ;pic18f47q10.h: 33439: unsigned CAL15 :1;
[; ;pic18f47q10.h: 33440: unsigned CAL25 :1;
[; ;pic18f47q10.h: 33441: unsigned CAL35 :1;
[; ;pic18f47q10.h: 33442: unsigned CAL45 :1;
[; ;pic18f47q10.h: 33443: unsigned CAL55 :1;
[; ;pic18f47q10.h: 33444: unsigned CAL65 :1;
[; ;pic18f47q10.h: 33445: unsigned CAL75 :1;
[; ;pic18f47q10.h: 33446: };
[; ;pic18f47q10.h: 33447: } TMR5Lbits_t;
[; ;pic18f47q10.h: 33448: extern volatile TMR5Lbits_t TMR5Lbits @ 0xFC0;
[; ;pic18f47q10.h: 33578: extern volatile unsigned char TMR5H @ 0xFC1;
"33580
[; ;pic18f47q10.h: 33580: asm("TMR5H equ 0FC1h");
[; <" TMR5H equ 0FC1h ;# ">
[; ;pic18f47q10.h: 33583: typedef union {
[; ;pic18f47q10.h: 33584: struct {
[; ;pic18f47q10.h: 33585: unsigned TMR5H0 :1;
[; ;pic18f47q10.h: 33586: unsigned TMR5H1 :1;
[; ;pic18f47q10.h: 33587: unsigned TMR5H2 :1;
[; ;pic18f47q10.h: 33588: unsigned TMR5H3 :1;
[; ;pic18f47q10.h: 33589: unsigned TMR5H4 :1;
[; ;pic18f47q10.h: 33590: unsigned TMR5H5 :1;
[; ;pic18f47q10.h: 33591: unsigned TMR5H6 :1;
[; ;pic18f47q10.h: 33592: unsigned TMR5H7 :1;
[; ;pic18f47q10.h: 33593: };
[; ;pic18f47q10.h: 33594: struct {
[; ;pic18f47q10.h: 33595: unsigned TMR5H :8;
[; ;pic18f47q10.h: 33596: };
[; ;pic18f47q10.h: 33597: struct {
[; ;pic18f47q10.h: 33598: unsigned TMR58 :1;
[; ;pic18f47q10.h: 33599: unsigned TMR59 :1;
[; ;pic18f47q10.h: 33600: unsigned TMR510 :1;
[; ;pic18f47q10.h: 33601: unsigned TMR511 :1;
[; ;pic18f47q10.h: 33602: unsigned TMR512 :1;
[; ;pic18f47q10.h: 33603: unsigned TMR513 :1;
[; ;pic18f47q10.h: 33604: unsigned TMR514 :1;
[; ;pic18f47q10.h: 33605: unsigned TMR515 :1;
[; ;pic18f47q10.h: 33606: };
[; ;pic18f47q10.h: 33607: } TMR5Hbits_t;
[; ;pic18f47q10.h: 33608: extern volatile TMR5Hbits_t TMR5Hbits @ 0xFC1;
[; ;pic18f47q10.h: 33698: extern volatile unsigned char T5CON @ 0xFC2;
"33700
[; ;pic18f47q10.h: 33700: asm("T5CON equ 0FC2h");
[; <" T5CON equ 0FC2h ;# ">
[; ;pic18f47q10.h: 33703: typedef union {
[; ;pic18f47q10.h: 33704: struct {
[; ;pic18f47q10.h: 33705: unsigned :2;
[; ;pic18f47q10.h: 33706: unsigned NOT_SYNC :1;
[; ;pic18f47q10.h: 33707: };
[; ;pic18f47q10.h: 33708: struct {
[; ;pic18f47q10.h: 33709: unsigned ON :1;
[; ;pic18f47q10.h: 33710: unsigned RD16 :1;
[; ;pic18f47q10.h: 33711: unsigned nSYNC :1;
[; ;pic18f47q10.h: 33712: unsigned :1;
[; ;pic18f47q10.h: 33713: unsigned CKPS :2;
[; ;pic18f47q10.h: 33714: };
[; ;pic18f47q10.h: 33715: struct {
[; ;pic18f47q10.h: 33716: unsigned :2;
[; ;pic18f47q10.h: 33717: unsigned NOT_T5SYNC :1;
[; ;pic18f47q10.h: 33718: };
[; ;pic18f47q10.h: 33719: struct {
[; ;pic18f47q10.h: 33720: unsigned TMR5ON :1;
[; ;pic18f47q10.h: 33721: unsigned T5RD16 :1;
[; ;pic18f47q10.h: 33722: unsigned nT5SYNC :1;
[; ;pic18f47q10.h: 33723: unsigned :1;
[; ;pic18f47q10.h: 33724: unsigned T5CKPS0 :1;
[; ;pic18f47q10.h: 33725: unsigned T5CKPS1 :1;
[; ;pic18f47q10.h: 33726: };
[; ;pic18f47q10.h: 33727: struct {
[; ;pic18f47q10.h: 33728: unsigned :4;
[; ;pic18f47q10.h: 33729: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 33730: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 33731: };
[; ;pic18f47q10.h: 33732: struct {
[; ;pic18f47q10.h: 33733: unsigned :1;
[; ;pic18f47q10.h: 33734: unsigned RD165 :1;
[; ;pic18f47q10.h: 33735: };
[; ;pic18f47q10.h: 33736: } T5CONbits_t;
[; ;pic18f47q10.h: 33737: extern volatile T5CONbits_t T5CONbits @ 0xFC2;
[; ;pic18f47q10.h: 33812: extern volatile unsigned char T5GCON @ 0xFC3;
"33814
[; ;pic18f47q10.h: 33814: asm("T5GCON equ 0FC3h");
[; <" T5GCON equ 0FC3h ;# ">
[; ;pic18f47q10.h: 33817: extern volatile unsigned char PR5 @ 0xFC3;
"33819
[; ;pic18f47q10.h: 33819: asm("PR5 equ 0FC3h");
[; <" PR5 equ 0FC3h ;# ">
[; ;pic18f47q10.h: 33822: typedef union {
[; ;pic18f47q10.h: 33823: struct {
[; ;pic18f47q10.h: 33824: unsigned :3;
[; ;pic18f47q10.h: 33825: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 33826: };
[; ;pic18f47q10.h: 33827: struct {
[; ;pic18f47q10.h: 33828: unsigned :2;
[; ;pic18f47q10.h: 33829: unsigned GVAL :1;
[; ;pic18f47q10.h: 33830: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 33831: unsigned GSPM :1;
[; ;pic18f47q10.h: 33832: unsigned GTM :1;
[; ;pic18f47q10.h: 33833: unsigned GPOL :1;
[; ;pic18f47q10.h: 33834: unsigned GE :1;
[; ;pic18f47q10.h: 33835: };
[; ;pic18f47q10.h: 33836: struct {
[; ;pic18f47q10.h: 33837: unsigned :3;
[; ;pic18f47q10.h: 33838: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 33839: };
[; ;pic18f47q10.h: 33840: struct {
[; ;pic18f47q10.h: 33841: unsigned :2;
[; ;pic18f47q10.h: 33842: unsigned T5GVAL :1;
[; ;pic18f47q10.h: 33843: unsigned T5GGO_nDONE :1;
[; ;pic18f47q10.h: 33844: unsigned T5GSPM :1;
[; ;pic18f47q10.h: 33845: unsigned T5GTM :1;
[; ;pic18f47q10.h: 33846: unsigned T5GPOL :1;
[; ;pic18f47q10.h: 33847: unsigned T5GE :1;
[; ;pic18f47q10.h: 33848: };
[; ;pic18f47q10.h: 33849: struct {
[; ;pic18f47q10.h: 33850: unsigned :3;
[; ;pic18f47q10.h: 33851: unsigned T5GGO :1;
[; ;pic18f47q10.h: 33852: };
[; ;pic18f47q10.h: 33853: } T5GCONbits_t;
[; ;pic18f47q10.h: 33854: extern volatile T5GCONbits_t T5GCONbits @ 0xFC3;
[; ;pic18f47q10.h: 33932: typedef union {
[; ;pic18f47q10.h: 33933: struct {
[; ;pic18f47q10.h: 33934: unsigned :3;
[; ;pic18f47q10.h: 33935: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 33936: };
[; ;pic18f47q10.h: 33937: struct {
[; ;pic18f47q10.h: 33938: unsigned :2;
[; ;pic18f47q10.h: 33939: unsigned GVAL :1;
[; ;pic18f47q10.h: 33940: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 33941: unsigned GSPM :1;
[; ;pic18f47q10.h: 33942: unsigned GTM :1;
[; ;pic18f47q10.h: 33943: unsigned GPOL :1;
[; ;pic18f47q10.h: 33944: unsigned GE :1;
[; ;pic18f47q10.h: 33945: };
[; ;pic18f47q10.h: 33946: struct {
[; ;pic18f47q10.h: 33947: unsigned :3;
[; ;pic18f47q10.h: 33948: unsigned T5GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 33949: };
[; ;pic18f47q10.h: 33950: struct {
[; ;pic18f47q10.h: 33951: unsigned :2;
[; ;pic18f47q10.h: 33952: unsigned T5GVAL :1;
[; ;pic18f47q10.h: 33953: unsigned T5GGO_nDONE :1;
[; ;pic18f47q10.h: 33954: unsigned T5GSPM :1;
[; ;pic18f47q10.h: 33955: unsigned T5GTM :1;
[; ;pic18f47q10.h: 33956: unsigned T5GPOL :1;
[; ;pic18f47q10.h: 33957: unsigned T5GE :1;
[; ;pic18f47q10.h: 33958: };
[; ;pic18f47q10.h: 33959: struct {
[; ;pic18f47q10.h: 33960: unsigned :3;
[; ;pic18f47q10.h: 33961: unsigned T5GGO :1;
[; ;pic18f47q10.h: 33962: };
[; ;pic18f47q10.h: 33963: } PR5bits_t;
[; ;pic18f47q10.h: 33964: extern volatile PR5bits_t PR5bits @ 0xFC3;
[; ;pic18f47q10.h: 34044: extern volatile unsigned char T5GATE @ 0xFC4;
"34046
[; ;pic18f47q10.h: 34046: asm("T5GATE equ 0FC4h");
[; <" T5GATE equ 0FC4h ;# ">
[; ;pic18f47q10.h: 34049: extern volatile unsigned char TMR5GATE @ 0xFC4;
"34051
[; ;pic18f47q10.h: 34051: asm("TMR5GATE equ 0FC4h");
[; <" TMR5GATE equ 0FC4h ;# ">
[; ;pic18f47q10.h: 34054: typedef union {
[; ;pic18f47q10.h: 34055: struct {
[; ;pic18f47q10.h: 34056: unsigned GSS :5;
[; ;pic18f47q10.h: 34057: };
[; ;pic18f47q10.h: 34058: struct {
[; ;pic18f47q10.h: 34059: unsigned GSS0 :1;
[; ;pic18f47q10.h: 34060: unsigned GSS1 :1;
[; ;pic18f47q10.h: 34061: unsigned GSS2 :1;
[; ;pic18f47q10.h: 34062: unsigned GSS3 :1;
[; ;pic18f47q10.h: 34063: };
[; ;pic18f47q10.h: 34064: struct {
[; ;pic18f47q10.h: 34065: unsigned T5GSS0 :1;
[; ;pic18f47q10.h: 34066: unsigned T5GSS1 :1;
[; ;pic18f47q10.h: 34067: unsigned T5GSS2 :1;
[; ;pic18f47q10.h: 34068: unsigned T5GSS3 :1;
[; ;pic18f47q10.h: 34069: };
[; ;pic18f47q10.h: 34070: } T5GATEbits_t;
[; ;pic18f47q10.h: 34071: extern volatile T5GATEbits_t T5GATEbits @ 0xFC4;
[; ;pic18f47q10.h: 34119: typedef union {
[; ;pic18f47q10.h: 34120: struct {
[; ;pic18f47q10.h: 34121: unsigned GSS :5;
[; ;pic18f47q10.h: 34122: };
[; ;pic18f47q10.h: 34123: struct {
[; ;pic18f47q10.h: 34124: unsigned GSS0 :1;
[; ;pic18f47q10.h: 34125: unsigned GSS1 :1;
[; ;pic18f47q10.h: 34126: unsigned GSS2 :1;
[; ;pic18f47q10.h: 34127: unsigned GSS3 :1;
[; ;pic18f47q10.h: 34128: };
[; ;pic18f47q10.h: 34129: struct {
[; ;pic18f47q10.h: 34130: unsigned T5GSS0 :1;
[; ;pic18f47q10.h: 34131: unsigned T5GSS1 :1;
[; ;pic18f47q10.h: 34132: unsigned T5GSS2 :1;
[; ;pic18f47q10.h: 34133: unsigned T5GSS3 :1;
[; ;pic18f47q10.h: 34134: };
[; ;pic18f47q10.h: 34135: } TMR5GATEbits_t;
[; ;pic18f47q10.h: 34136: extern volatile TMR5GATEbits_t TMR5GATEbits @ 0xFC4;
[; ;pic18f47q10.h: 34186: extern volatile unsigned char T5CLK @ 0xFC5;
"34188
[; ;pic18f47q10.h: 34188: asm("T5CLK equ 0FC5h");
[; <" T5CLK equ 0FC5h ;# ">
[; ;pic18f47q10.h: 34191: extern volatile unsigned char TMR5CLK @ 0xFC5;
"34193
[; ;pic18f47q10.h: 34193: asm("TMR5CLK equ 0FC5h");
[; <" TMR5CLK equ 0FC5h ;# ">
[; ;pic18f47q10.h: 34196: typedef union {
[; ;pic18f47q10.h: 34197: struct {
[; ;pic18f47q10.h: 34198: unsigned CS :4;
[; ;pic18f47q10.h: 34199: };
[; ;pic18f47q10.h: 34200: struct {
[; ;pic18f47q10.h: 34201: unsigned T5CS0 :1;
[; ;pic18f47q10.h: 34202: unsigned T5CS1 :1;
[; ;pic18f47q10.h: 34203: unsigned T5CS2 :1;
[; ;pic18f47q10.h: 34204: unsigned T5CS3 :1;
[; ;pic18f47q10.h: 34205: };
[; ;pic18f47q10.h: 34206: struct {
[; ;pic18f47q10.h: 34207: unsigned CS0 :1;
[; ;pic18f47q10.h: 34208: unsigned CS1 :1;
[; ;pic18f47q10.h: 34209: unsigned CS2 :1;
[; ;pic18f47q10.h: 34210: unsigned CS3 :1;
[; ;pic18f47q10.h: 34211: };
[; ;pic18f47q10.h: 34212: } T5CLKbits_t;
[; ;pic18f47q10.h: 34213: extern volatile T5CLKbits_t T5CLKbits @ 0xFC5;
[; ;pic18f47q10.h: 34261: typedef union {
[; ;pic18f47q10.h: 34262: struct {
[; ;pic18f47q10.h: 34263: unsigned CS :4;
[; ;pic18f47q10.h: 34264: };
[; ;pic18f47q10.h: 34265: struct {
[; ;pic18f47q10.h: 34266: unsigned T5CS0 :1;
[; ;pic18f47q10.h: 34267: unsigned T5CS1 :1;
[; ;pic18f47q10.h: 34268: unsigned T5CS2 :1;
[; ;pic18f47q10.h: 34269: unsigned T5CS3 :1;
[; ;pic18f47q10.h: 34270: };
[; ;pic18f47q10.h: 34271: struct {
[; ;pic18f47q10.h: 34272: unsigned CS0 :1;
[; ;pic18f47q10.h: 34273: unsigned CS1 :1;
[; ;pic18f47q10.h: 34274: unsigned CS2 :1;
[; ;pic18f47q10.h: 34275: unsigned CS3 :1;
[; ;pic18f47q10.h: 34276: };
[; ;pic18f47q10.h: 34277: } TMR5CLKbits_t;
[; ;pic18f47q10.h: 34278: extern volatile TMR5CLKbits_t TMR5CLKbits @ 0xFC5;
[; ;pic18f47q10.h: 34328: extern volatile unsigned short TMR3 @ 0xFC6;
"34330
[; ;pic18f47q10.h: 34330: asm("TMR3 equ 0FC6h");
[; <" TMR3 equ 0FC6h ;# ">
[; ;pic18f47q10.h: 34335: extern volatile unsigned char TMR3L @ 0xFC6;
"34337
[; ;pic18f47q10.h: 34337: asm("TMR3L equ 0FC6h");
[; <" TMR3L equ 0FC6h ;# ">
[; ;pic18f47q10.h: 34340: typedef union {
[; ;pic18f47q10.h: 34341: struct {
[; ;pic18f47q10.h: 34342: unsigned TMR3L0 :1;
[; ;pic18f47q10.h: 34343: unsigned TMR3L1 :1;
[; ;pic18f47q10.h: 34344: unsigned TMR3L2 :1;
[; ;pic18f47q10.h: 34345: unsigned TMR3L3 :1;
[; ;pic18f47q10.h: 34346: unsigned TMR3L4 :1;
[; ;pic18f47q10.h: 34347: unsigned TMR3L5 :1;
[; ;pic18f47q10.h: 34348: unsigned TMR3L6 :1;
[; ;pic18f47q10.h: 34349: unsigned TMR3L7 :1;
[; ;pic18f47q10.h: 34350: };
[; ;pic18f47q10.h: 34351: struct {
[; ;pic18f47q10.h: 34352: unsigned TMR3L :8;
[; ;pic18f47q10.h: 34353: };
[; ;pic18f47q10.h: 34354: struct {
[; ;pic18f47q10.h: 34355: unsigned TMR30 :1;
[; ;pic18f47q10.h: 34356: unsigned TMR31 :1;
[; ;pic18f47q10.h: 34357: unsigned TMR32 :1;
[; ;pic18f47q10.h: 34358: unsigned TMR33 :1;
[; ;pic18f47q10.h: 34359: unsigned TMR34 :1;
[; ;pic18f47q10.h: 34360: unsigned TMR35 :1;
[; ;pic18f47q10.h: 34361: unsigned TMR36 :1;
[; ;pic18f47q10.h: 34362: unsigned TMR37 :1;
[; ;pic18f47q10.h: 34363: };
[; ;pic18f47q10.h: 34364: struct {
[; ;pic18f47q10.h: 34365: unsigned CAL03 :1;
[; ;pic18f47q10.h: 34366: unsigned CAL13 :1;
[; ;pic18f47q10.h: 34367: unsigned CAL23 :1;
[; ;pic18f47q10.h: 34368: unsigned CAL33 :1;
[; ;pic18f47q10.h: 34369: unsigned CAL43 :1;
[; ;pic18f47q10.h: 34370: unsigned CAL53 :1;
[; ;pic18f47q10.h: 34371: unsigned CAL63 :1;
[; ;pic18f47q10.h: 34372: unsigned CAL73 :1;
[; ;pic18f47q10.h: 34373: };
[; ;pic18f47q10.h: 34374: } TMR3Lbits_t;
[; ;pic18f47q10.h: 34375: extern volatile TMR3Lbits_t TMR3Lbits @ 0xFC6;
[; ;pic18f47q10.h: 34505: extern volatile unsigned char TMR3H @ 0xFC7;
"34507
[; ;pic18f47q10.h: 34507: asm("TMR3H equ 0FC7h");
[; <" TMR3H equ 0FC7h ;# ">
[; ;pic18f47q10.h: 34510: typedef union {
[; ;pic18f47q10.h: 34511: struct {
[; ;pic18f47q10.h: 34512: unsigned TMR3H0 :1;
[; ;pic18f47q10.h: 34513: unsigned TMR3H1 :1;
[; ;pic18f47q10.h: 34514: unsigned TMR3H2 :1;
[; ;pic18f47q10.h: 34515: unsigned TMR3H3 :1;
[; ;pic18f47q10.h: 34516: unsigned TMR3H4 :1;
[; ;pic18f47q10.h: 34517: unsigned TMR3H5 :1;
[; ;pic18f47q10.h: 34518: unsigned TMR3H6 :1;
[; ;pic18f47q10.h: 34519: unsigned TMR3H7 :1;
[; ;pic18f47q10.h: 34520: };
[; ;pic18f47q10.h: 34521: struct {
[; ;pic18f47q10.h: 34522: unsigned TMR3H :8;
[; ;pic18f47q10.h: 34523: };
[; ;pic18f47q10.h: 34524: struct {
[; ;pic18f47q10.h: 34525: unsigned TMR38 :1;
[; ;pic18f47q10.h: 34526: unsigned TMR39 :1;
[; ;pic18f47q10.h: 34527: unsigned TMR310 :1;
[; ;pic18f47q10.h: 34528: unsigned TMR311 :1;
[; ;pic18f47q10.h: 34529: unsigned TMR312 :1;
[; ;pic18f47q10.h: 34530: unsigned TMR313 :1;
[; ;pic18f47q10.h: 34531: unsigned TMR314 :1;
[; ;pic18f47q10.h: 34532: unsigned TMR315 :1;
[; ;pic18f47q10.h: 34533: };
[; ;pic18f47q10.h: 34534: } TMR3Hbits_t;
[; ;pic18f47q10.h: 34535: extern volatile TMR3Hbits_t TMR3Hbits @ 0xFC7;
[; ;pic18f47q10.h: 34625: extern volatile unsigned char T3CON @ 0xFC8;
"34627
[; ;pic18f47q10.h: 34627: asm("T3CON equ 0FC8h");
[; <" T3CON equ 0FC8h ;# ">
[; ;pic18f47q10.h: 34630: typedef union {
[; ;pic18f47q10.h: 34631: struct {
[; ;pic18f47q10.h: 34632: unsigned :2;
[; ;pic18f47q10.h: 34633: unsigned NOT_SYNC :1;
[; ;pic18f47q10.h: 34634: };
[; ;pic18f47q10.h: 34635: struct {
[; ;pic18f47q10.h: 34636: unsigned ON :1;
[; ;pic18f47q10.h: 34637: unsigned RD16 :1;
[; ;pic18f47q10.h: 34638: unsigned nSYNC :1;
[; ;pic18f47q10.h: 34639: unsigned :1;
[; ;pic18f47q10.h: 34640: unsigned CKPS :2;
[; ;pic18f47q10.h: 34641: };
[; ;pic18f47q10.h: 34642: struct {
[; ;pic18f47q10.h: 34643: unsigned :2;
[; ;pic18f47q10.h: 34644: unsigned NOT_T3SYNC :1;
[; ;pic18f47q10.h: 34645: };
[; ;pic18f47q10.h: 34646: struct {
[; ;pic18f47q10.h: 34647: unsigned TMR3ON :1;
[; ;pic18f47q10.h: 34648: unsigned T3RD16 :1;
[; ;pic18f47q10.h: 34649: unsigned nT3SYNC :1;
[; ;pic18f47q10.h: 34650: unsigned :1;
[; ;pic18f47q10.h: 34651: unsigned T3CKPS0 :1;
[; ;pic18f47q10.h: 34652: unsigned T3CKPS1 :1;
[; ;pic18f47q10.h: 34653: };
[; ;pic18f47q10.h: 34654: struct {
[; ;pic18f47q10.h: 34655: unsigned :4;
[; ;pic18f47q10.h: 34656: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 34657: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 34658: };
[; ;pic18f47q10.h: 34659: struct {
[; ;pic18f47q10.h: 34660: unsigned :1;
[; ;pic18f47q10.h: 34661: unsigned RD163 :1;
[; ;pic18f47q10.h: 34662: };
[; ;pic18f47q10.h: 34663: } T3CONbits_t;
[; ;pic18f47q10.h: 34664: extern volatile T3CONbits_t T3CONbits @ 0xFC8;
[; ;pic18f47q10.h: 34739: extern volatile unsigned char T3GCON @ 0xFC9;
"34741
[; ;pic18f47q10.h: 34741: asm("T3GCON equ 0FC9h");
[; <" T3GCON equ 0FC9h ;# ">
[; ;pic18f47q10.h: 34744: extern volatile unsigned char PR3 @ 0xFC9;
"34746
[; ;pic18f47q10.h: 34746: asm("PR3 equ 0FC9h");
[; <" PR3 equ 0FC9h ;# ">
[; ;pic18f47q10.h: 34749: typedef union {
[; ;pic18f47q10.h: 34750: struct {
[; ;pic18f47q10.h: 34751: unsigned :3;
[; ;pic18f47q10.h: 34752: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 34753: };
[; ;pic18f47q10.h: 34754: struct {
[; ;pic18f47q10.h: 34755: unsigned :2;
[; ;pic18f47q10.h: 34756: unsigned GVAL :1;
[; ;pic18f47q10.h: 34757: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 34758: unsigned GSPM :1;
[; ;pic18f47q10.h: 34759: unsigned GTM :1;
[; ;pic18f47q10.h: 34760: unsigned GPOL :1;
[; ;pic18f47q10.h: 34761: unsigned GE :1;
[; ;pic18f47q10.h: 34762: };
[; ;pic18f47q10.h: 34763: struct {
[; ;pic18f47q10.h: 34764: unsigned :3;
[; ;pic18f47q10.h: 34765: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 34766: };
[; ;pic18f47q10.h: 34767: struct {
[; ;pic18f47q10.h: 34768: unsigned :2;
[; ;pic18f47q10.h: 34769: unsigned T3GVAL :1;
[; ;pic18f47q10.h: 34770: unsigned T3GGO_nDONE :1;
[; ;pic18f47q10.h: 34771: unsigned T3GSPM :1;
[; ;pic18f47q10.h: 34772: unsigned T3GTM :1;
[; ;pic18f47q10.h: 34773: unsigned T3GPOL :1;
[; ;pic18f47q10.h: 34774: unsigned T3GE :1;
[; ;pic18f47q10.h: 34775: };
[; ;pic18f47q10.h: 34776: struct {
[; ;pic18f47q10.h: 34777: unsigned :3;
[; ;pic18f47q10.h: 34778: unsigned T3GGO :1;
[; ;pic18f47q10.h: 34779: };
[; ;pic18f47q10.h: 34780: } T3GCONbits_t;
[; ;pic18f47q10.h: 34781: extern volatile T3GCONbits_t T3GCONbits @ 0xFC9;
[; ;pic18f47q10.h: 34859: typedef union {
[; ;pic18f47q10.h: 34860: struct {
[; ;pic18f47q10.h: 34861: unsigned :3;
[; ;pic18f47q10.h: 34862: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 34863: };
[; ;pic18f47q10.h: 34864: struct {
[; ;pic18f47q10.h: 34865: unsigned :2;
[; ;pic18f47q10.h: 34866: unsigned GVAL :1;
[; ;pic18f47q10.h: 34867: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 34868: unsigned GSPM :1;
[; ;pic18f47q10.h: 34869: unsigned GTM :1;
[; ;pic18f47q10.h: 34870: unsigned GPOL :1;
[; ;pic18f47q10.h: 34871: unsigned GE :1;
[; ;pic18f47q10.h: 34872: };
[; ;pic18f47q10.h: 34873: struct {
[; ;pic18f47q10.h: 34874: unsigned :3;
[; ;pic18f47q10.h: 34875: unsigned T3GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 34876: };
[; ;pic18f47q10.h: 34877: struct {
[; ;pic18f47q10.h: 34878: unsigned :2;
[; ;pic18f47q10.h: 34879: unsigned T3GVAL :1;
[; ;pic18f47q10.h: 34880: unsigned T3GGO_nDONE :1;
[; ;pic18f47q10.h: 34881: unsigned T3GSPM :1;
[; ;pic18f47q10.h: 34882: unsigned T3GTM :1;
[; ;pic18f47q10.h: 34883: unsigned T3GPOL :1;
[; ;pic18f47q10.h: 34884: unsigned T3GE :1;
[; ;pic18f47q10.h: 34885: };
[; ;pic18f47q10.h: 34886: struct {
[; ;pic18f47q10.h: 34887: unsigned :3;
[; ;pic18f47q10.h: 34888: unsigned T3GGO :1;
[; ;pic18f47q10.h: 34889: };
[; ;pic18f47q10.h: 34890: } PR3bits_t;
[; ;pic18f47q10.h: 34891: extern volatile PR3bits_t PR3bits @ 0xFC9;
[; ;pic18f47q10.h: 34971: extern volatile unsigned char T3GATE @ 0xFCA;
"34973
[; ;pic18f47q10.h: 34973: asm("T3GATE equ 0FCAh");
[; <" T3GATE equ 0FCAh ;# ">
[; ;pic18f47q10.h: 34976: extern volatile unsigned char TMR3GATE @ 0xFCA;
"34978
[; ;pic18f47q10.h: 34978: asm("TMR3GATE equ 0FCAh");
[; <" TMR3GATE equ 0FCAh ;# ">
[; ;pic18f47q10.h: 34981: typedef union {
[; ;pic18f47q10.h: 34982: struct {
[; ;pic18f47q10.h: 34983: unsigned GSS :5;
[; ;pic18f47q10.h: 34984: };
[; ;pic18f47q10.h: 34985: struct {
[; ;pic18f47q10.h: 34986: unsigned GSS0 :1;
[; ;pic18f47q10.h: 34987: unsigned GSS1 :1;
[; ;pic18f47q10.h: 34988: unsigned GSS2 :1;
[; ;pic18f47q10.h: 34989: unsigned GSS3 :1;
[; ;pic18f47q10.h: 34990: };
[; ;pic18f47q10.h: 34991: struct {
[; ;pic18f47q10.h: 34992: unsigned T3GSS0 :1;
[; ;pic18f47q10.h: 34993: unsigned T3GSS1 :1;
[; ;pic18f47q10.h: 34994: unsigned T3GSS2 :1;
[; ;pic18f47q10.h: 34995: unsigned T3GSS3 :1;
[; ;pic18f47q10.h: 34996: };
[; ;pic18f47q10.h: 34997: } T3GATEbits_t;
[; ;pic18f47q10.h: 34998: extern volatile T3GATEbits_t T3GATEbits @ 0xFCA;
[; ;pic18f47q10.h: 35046: typedef union {
[; ;pic18f47q10.h: 35047: struct {
[; ;pic18f47q10.h: 35048: unsigned GSS :5;
[; ;pic18f47q10.h: 35049: };
[; ;pic18f47q10.h: 35050: struct {
[; ;pic18f47q10.h: 35051: unsigned GSS0 :1;
[; ;pic18f47q10.h: 35052: unsigned GSS1 :1;
[; ;pic18f47q10.h: 35053: unsigned GSS2 :1;
[; ;pic18f47q10.h: 35054: unsigned GSS3 :1;
[; ;pic18f47q10.h: 35055: };
[; ;pic18f47q10.h: 35056: struct {
[; ;pic18f47q10.h: 35057: unsigned T3GSS0 :1;
[; ;pic18f47q10.h: 35058: unsigned T3GSS1 :1;
[; ;pic18f47q10.h: 35059: unsigned T3GSS2 :1;
[; ;pic18f47q10.h: 35060: unsigned T3GSS3 :1;
[; ;pic18f47q10.h: 35061: };
[; ;pic18f47q10.h: 35062: } TMR3GATEbits_t;
[; ;pic18f47q10.h: 35063: extern volatile TMR3GATEbits_t TMR3GATEbits @ 0xFCA;
[; ;pic18f47q10.h: 35113: extern volatile unsigned char T3CLK @ 0xFCB;
"35115
[; ;pic18f47q10.h: 35115: asm("T3CLK equ 0FCBh");
[; <" T3CLK equ 0FCBh ;# ">
[; ;pic18f47q10.h: 35118: extern volatile unsigned char TMR3CLK @ 0xFCB;
"35120
[; ;pic18f47q10.h: 35120: asm("TMR3CLK equ 0FCBh");
[; <" TMR3CLK equ 0FCBh ;# ">
[; ;pic18f47q10.h: 35123: typedef union {
[; ;pic18f47q10.h: 35124: struct {
[; ;pic18f47q10.h: 35125: unsigned CS :4;
[; ;pic18f47q10.h: 35126: };
[; ;pic18f47q10.h: 35127: struct {
[; ;pic18f47q10.h: 35128: unsigned T3CS0 :1;
[; ;pic18f47q10.h: 35129: unsigned T3CS1 :1;
[; ;pic18f47q10.h: 35130: unsigned T3CS2 :1;
[; ;pic18f47q10.h: 35131: unsigned T3CS3 :1;
[; ;pic18f47q10.h: 35132: };
[; ;pic18f47q10.h: 35133: struct {
[; ;pic18f47q10.h: 35134: unsigned CS0 :1;
[; ;pic18f47q10.h: 35135: unsigned CS1 :1;
[; ;pic18f47q10.h: 35136: unsigned CS2 :1;
[; ;pic18f47q10.h: 35137: unsigned CS3 :1;
[; ;pic18f47q10.h: 35138: };
[; ;pic18f47q10.h: 35139: } T3CLKbits_t;
[; ;pic18f47q10.h: 35140: extern volatile T3CLKbits_t T3CLKbits @ 0xFCB;
[; ;pic18f47q10.h: 35188: typedef union {
[; ;pic18f47q10.h: 35189: struct {
[; ;pic18f47q10.h: 35190: unsigned CS :4;
[; ;pic18f47q10.h: 35191: };
[; ;pic18f47q10.h: 35192: struct {
[; ;pic18f47q10.h: 35193: unsigned T3CS0 :1;
[; ;pic18f47q10.h: 35194: unsigned T3CS1 :1;
[; ;pic18f47q10.h: 35195: unsigned T3CS2 :1;
[; ;pic18f47q10.h: 35196: unsigned T3CS3 :1;
[; ;pic18f47q10.h: 35197: };
[; ;pic18f47q10.h: 35198: struct {
[; ;pic18f47q10.h: 35199: unsigned CS0 :1;
[; ;pic18f47q10.h: 35200: unsigned CS1 :1;
[; ;pic18f47q10.h: 35201: unsigned CS2 :1;
[; ;pic18f47q10.h: 35202: unsigned CS3 :1;
[; ;pic18f47q10.h: 35203: };
[; ;pic18f47q10.h: 35204: } TMR3CLKbits_t;
[; ;pic18f47q10.h: 35205: extern volatile TMR3CLKbits_t TMR3CLKbits @ 0xFCB;
[; ;pic18f47q10.h: 35255: extern volatile unsigned short TMR1 @ 0xFCC;
"35257
[; ;pic18f47q10.h: 35257: asm("TMR1 equ 0FCCh");
[; <" TMR1 equ 0FCCh ;# ">
[; ;pic18f47q10.h: 35262: extern volatile unsigned char TMR1L @ 0xFCC;
"35264
[; ;pic18f47q10.h: 35264: asm("TMR1L equ 0FCCh");
[; <" TMR1L equ 0FCCh ;# ">
[; ;pic18f47q10.h: 35267: typedef union {
[; ;pic18f47q10.h: 35268: struct {
[; ;pic18f47q10.h: 35269: unsigned TMR1L0 :1;
[; ;pic18f47q10.h: 35270: unsigned TMR1L1 :1;
[; ;pic18f47q10.h: 35271: unsigned TMR1L2 :1;
[; ;pic18f47q10.h: 35272: unsigned TMR1L3 :1;
[; ;pic18f47q10.h: 35273: unsigned TMR1L4 :1;
[; ;pic18f47q10.h: 35274: unsigned TMR1L5 :1;
[; ;pic18f47q10.h: 35275: unsigned TMR1L6 :1;
[; ;pic18f47q10.h: 35276: unsigned TMR1L7 :1;
[; ;pic18f47q10.h: 35277: };
[; ;pic18f47q10.h: 35278: struct {
[; ;pic18f47q10.h: 35279: unsigned TMR1L :8;
[; ;pic18f47q10.h: 35280: };
[; ;pic18f47q10.h: 35281: struct {
[; ;pic18f47q10.h: 35282: unsigned TMR10 :1;
[; ;pic18f47q10.h: 35283: unsigned TMR11 :1;
[; ;pic18f47q10.h: 35284: unsigned TMR12 :1;
[; ;pic18f47q10.h: 35285: unsigned TMR13 :1;
[; ;pic18f47q10.h: 35286: unsigned TMR14 :1;
[; ;pic18f47q10.h: 35287: unsigned TMR15 :1;
[; ;pic18f47q10.h: 35288: unsigned TMR16 :1;
[; ;pic18f47q10.h: 35289: unsigned TMR17 :1;
[; ;pic18f47q10.h: 35290: };
[; ;pic18f47q10.h: 35291: struct {
[; ;pic18f47q10.h: 35292: unsigned CAL01 :1;
[; ;pic18f47q10.h: 35293: unsigned CAL11 :1;
[; ;pic18f47q10.h: 35294: unsigned CAL21 :1;
[; ;pic18f47q10.h: 35295: unsigned CAL31 :1;
[; ;pic18f47q10.h: 35296: unsigned CAL41 :1;
[; ;pic18f47q10.h: 35297: unsigned CAL51 :1;
[; ;pic18f47q10.h: 35298: unsigned CAL61 :1;
[; ;pic18f47q10.h: 35299: unsigned CAL71 :1;
[; ;pic18f47q10.h: 35300: };
[; ;pic18f47q10.h: 35301: } TMR1Lbits_t;
[; ;pic18f47q10.h: 35302: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCC;
[; ;pic18f47q10.h: 35432: extern volatile unsigned char TMR1H @ 0xFCD;
"35434
[; ;pic18f47q10.h: 35434: asm("TMR1H equ 0FCDh");
[; <" TMR1H equ 0FCDh ;# ">
[; ;pic18f47q10.h: 35437: typedef union {
[; ;pic18f47q10.h: 35438: struct {
[; ;pic18f47q10.h: 35439: unsigned TMR1H0 :1;
[; ;pic18f47q10.h: 35440: unsigned TMR1H1 :1;
[; ;pic18f47q10.h: 35441: unsigned TMR1H2 :1;
[; ;pic18f47q10.h: 35442: unsigned TMR1H3 :1;
[; ;pic18f47q10.h: 35443: unsigned TMR1H4 :1;
[; ;pic18f47q10.h: 35444: unsigned TMR1H5 :1;
[; ;pic18f47q10.h: 35445: unsigned TMR1H6 :1;
[; ;pic18f47q10.h: 35446: unsigned TMR1H7 :1;
[; ;pic18f47q10.h: 35447: };
[; ;pic18f47q10.h: 35448: struct {
[; ;pic18f47q10.h: 35449: unsigned TMR1H :8;
[; ;pic18f47q10.h: 35450: };
[; ;pic18f47q10.h: 35451: struct {
[; ;pic18f47q10.h: 35452: unsigned TMR18 :1;
[; ;pic18f47q10.h: 35453: unsigned TMR19 :1;
[; ;pic18f47q10.h: 35454: unsigned TMR110 :1;
[; ;pic18f47q10.h: 35455: unsigned TMR111 :1;
[; ;pic18f47q10.h: 35456: unsigned TMR112 :1;
[; ;pic18f47q10.h: 35457: unsigned TMR113 :1;
[; ;pic18f47q10.h: 35458: unsigned TMR114 :1;
[; ;pic18f47q10.h: 35459: unsigned TMR115 :1;
[; ;pic18f47q10.h: 35460: };
[; ;pic18f47q10.h: 35461: } TMR1Hbits_t;
[; ;pic18f47q10.h: 35462: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCD;
[; ;pic18f47q10.h: 35552: extern volatile unsigned char T1CON @ 0xFCE;
"35554
[; ;pic18f47q10.h: 35554: asm("T1CON equ 0FCEh");
[; <" T1CON equ 0FCEh ;# ">
[; ;pic18f47q10.h: 35557: typedef union {
[; ;pic18f47q10.h: 35558: struct {
[; ;pic18f47q10.h: 35559: unsigned :2;
[; ;pic18f47q10.h: 35560: unsigned NOT_SYNC :1;
[; ;pic18f47q10.h: 35561: };
[; ;pic18f47q10.h: 35562: struct {
[; ;pic18f47q10.h: 35563: unsigned ON :1;
[; ;pic18f47q10.h: 35564: unsigned RD16 :1;
[; ;pic18f47q10.h: 35565: unsigned nSYNC :1;
[; ;pic18f47q10.h: 35566: unsigned :1;
[; ;pic18f47q10.h: 35567: unsigned CKPS :2;
[; ;pic18f47q10.h: 35568: };
[; ;pic18f47q10.h: 35569: struct {
[; ;pic18f47q10.h: 35570: unsigned :2;
[; ;pic18f47q10.h: 35571: unsigned NOT_T1SYNC :1;
[; ;pic18f47q10.h: 35572: };
[; ;pic18f47q10.h: 35573: struct {
[; ;pic18f47q10.h: 35574: unsigned TMR1ON :1;
[; ;pic18f47q10.h: 35575: unsigned T1RD16 :1;
[; ;pic18f47q10.h: 35576: unsigned nT1SYNC :1;
[; ;pic18f47q10.h: 35577: unsigned :1;
[; ;pic18f47q10.h: 35578: unsigned T1CKPS0 :1;
[; ;pic18f47q10.h: 35579: unsigned T1CKPS1 :1;
[; ;pic18f47q10.h: 35580: };
[; ;pic18f47q10.h: 35581: struct {
[; ;pic18f47q10.h: 35582: unsigned :4;
[; ;pic18f47q10.h: 35583: unsigned CKPS0 :1;
[; ;pic18f47q10.h: 35584: unsigned CKPS1 :1;
[; ;pic18f47q10.h: 35585: };
[; ;pic18f47q10.h: 35586: struct {
[; ;pic18f47q10.h: 35587: unsigned :1;
[; ;pic18f47q10.h: 35588: unsigned RD161 :1;
[; ;pic18f47q10.h: 35589: };
[; ;pic18f47q10.h: 35590: } T1CONbits_t;
[; ;pic18f47q10.h: 35591: extern volatile T1CONbits_t T1CONbits @ 0xFCE;
[; ;pic18f47q10.h: 35666: extern volatile unsigned char T1GCON @ 0xFCF;
"35668
[; ;pic18f47q10.h: 35668: asm("T1GCON equ 0FCFh");
[; <" T1GCON equ 0FCFh ;# ">
[; ;pic18f47q10.h: 35671: extern volatile unsigned char PR1 @ 0xFCF;
"35673
[; ;pic18f47q10.h: 35673: asm("PR1 equ 0FCFh");
[; <" PR1 equ 0FCFh ;# ">
[; ;pic18f47q10.h: 35676: typedef union {
[; ;pic18f47q10.h: 35677: struct {
[; ;pic18f47q10.h: 35678: unsigned :3;
[; ;pic18f47q10.h: 35679: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 35680: };
[; ;pic18f47q10.h: 35681: struct {
[; ;pic18f47q10.h: 35682: unsigned :2;
[; ;pic18f47q10.h: 35683: unsigned GVAL :1;
[; ;pic18f47q10.h: 35684: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 35685: unsigned GSPM :1;
[; ;pic18f47q10.h: 35686: unsigned GTM :1;
[; ;pic18f47q10.h: 35687: unsigned GPOL :1;
[; ;pic18f47q10.h: 35688: unsigned GE :1;
[; ;pic18f47q10.h: 35689: };
[; ;pic18f47q10.h: 35690: struct {
[; ;pic18f47q10.h: 35691: unsigned :3;
[; ;pic18f47q10.h: 35692: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 35693: };
[; ;pic18f47q10.h: 35694: struct {
[; ;pic18f47q10.h: 35695: unsigned :2;
[; ;pic18f47q10.h: 35696: unsigned T1GVAL :1;
[; ;pic18f47q10.h: 35697: unsigned T1GGO_nDONE :1;
[; ;pic18f47q10.h: 35698: unsigned T1GSPM :1;
[; ;pic18f47q10.h: 35699: unsigned T1GTM :1;
[; ;pic18f47q10.h: 35700: unsigned T1GPOL :1;
[; ;pic18f47q10.h: 35701: unsigned T1GE :1;
[; ;pic18f47q10.h: 35702: };
[; ;pic18f47q10.h: 35703: struct {
[; ;pic18f47q10.h: 35704: unsigned :3;
[; ;pic18f47q10.h: 35705: unsigned T1GGO :1;
[; ;pic18f47q10.h: 35706: };
[; ;pic18f47q10.h: 35707: } T1GCONbits_t;
[; ;pic18f47q10.h: 35708: extern volatile T1GCONbits_t T1GCONbits @ 0xFCF;
[; ;pic18f47q10.h: 35786: typedef union {
[; ;pic18f47q10.h: 35787: struct {
[; ;pic18f47q10.h: 35788: unsigned :3;
[; ;pic18f47q10.h: 35789: unsigned GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 35790: };
[; ;pic18f47q10.h: 35791: struct {
[; ;pic18f47q10.h: 35792: unsigned :2;
[; ;pic18f47q10.h: 35793: unsigned GVAL :1;
[; ;pic18f47q10.h: 35794: unsigned GGO_nDONE :1;
[; ;pic18f47q10.h: 35795: unsigned GSPM :1;
[; ;pic18f47q10.h: 35796: unsigned GTM :1;
[; ;pic18f47q10.h: 35797: unsigned GPOL :1;
[; ;pic18f47q10.h: 35798: unsigned GE :1;
[; ;pic18f47q10.h: 35799: };
[; ;pic18f47q10.h: 35800: struct {
[; ;pic18f47q10.h: 35801: unsigned :3;
[; ;pic18f47q10.h: 35802: unsigned T1GGO_NOT_DONE :1;
[; ;pic18f47q10.h: 35803: };
[; ;pic18f47q10.h: 35804: struct {
[; ;pic18f47q10.h: 35805: unsigned :2;
[; ;pic18f47q10.h: 35806: unsigned T1GVAL :1;
[; ;pic18f47q10.h: 35807: unsigned T1GGO_nDONE :1;
[; ;pic18f47q10.h: 35808: unsigned T1GSPM :1;
[; ;pic18f47q10.h: 35809: unsigned T1GTM :1;
[; ;pic18f47q10.h: 35810: unsigned T1GPOL :1;
[; ;pic18f47q10.h: 35811: unsigned T1GE :1;
[; ;pic18f47q10.h: 35812: };
[; ;pic18f47q10.h: 35813: struct {
[; ;pic18f47q10.h: 35814: unsigned :3;
[; ;pic18f47q10.h: 35815: unsigned T1GGO :1;
[; ;pic18f47q10.h: 35816: };
[; ;pic18f47q10.h: 35817: } PR1bits_t;
[; ;pic18f47q10.h: 35818: extern volatile PR1bits_t PR1bits @ 0xFCF;
[; ;pic18f47q10.h: 35898: extern volatile unsigned char T1GATE @ 0xFD0;
"35900
[; ;pic18f47q10.h: 35900: asm("T1GATE equ 0FD0h");
[; <" T1GATE equ 0FD0h ;# ">
[; ;pic18f47q10.h: 35903: extern volatile unsigned char TMR1GATE @ 0xFD0;
"35905
[; ;pic18f47q10.h: 35905: asm("TMR1GATE equ 0FD0h");
[; <" TMR1GATE equ 0FD0h ;# ">
[; ;pic18f47q10.h: 35908: typedef union {
[; ;pic18f47q10.h: 35909: struct {
[; ;pic18f47q10.h: 35910: unsigned GSS :5;
[; ;pic18f47q10.h: 35911: };
[; ;pic18f47q10.h: 35912: struct {
[; ;pic18f47q10.h: 35913: unsigned GSS0 :1;
[; ;pic18f47q10.h: 35914: unsigned GSS1 :1;
[; ;pic18f47q10.h: 35915: unsigned GSS2 :1;
[; ;pic18f47q10.h: 35916: unsigned GSS3 :1;
[; ;pic18f47q10.h: 35917: };
[; ;pic18f47q10.h: 35918: struct {
[; ;pic18f47q10.h: 35919: unsigned T1GSS0 :1;
[; ;pic18f47q10.h: 35920: unsigned T1GSS1 :1;
[; ;pic18f47q10.h: 35921: unsigned T1GSS2 :1;
[; ;pic18f47q10.h: 35922: unsigned T1GSS3 :1;
[; ;pic18f47q10.h: 35923: };
[; ;pic18f47q10.h: 35924: } T1GATEbits_t;
[; ;pic18f47q10.h: 35925: extern volatile T1GATEbits_t T1GATEbits @ 0xFD0;
[; ;pic18f47q10.h: 35973: typedef union {
[; ;pic18f47q10.h: 35974: struct {
[; ;pic18f47q10.h: 35975: unsigned GSS :5;
[; ;pic18f47q10.h: 35976: };
[; ;pic18f47q10.h: 35977: struct {
[; ;pic18f47q10.h: 35978: unsigned GSS0 :1;
[; ;pic18f47q10.h: 35979: unsigned GSS1 :1;
[; ;pic18f47q10.h: 35980: unsigned GSS2 :1;
[; ;pic18f47q10.h: 35981: unsigned GSS3 :1;
[; ;pic18f47q10.h: 35982: };
[; ;pic18f47q10.h: 35983: struct {
[; ;pic18f47q10.h: 35984: unsigned T1GSS0 :1;
[; ;pic18f47q10.h: 35985: unsigned T1GSS1 :1;
[; ;pic18f47q10.h: 35986: unsigned T1GSS2 :1;
[; ;pic18f47q10.h: 35987: unsigned T1GSS3 :1;
[; ;pic18f47q10.h: 35988: };
[; ;pic18f47q10.h: 35989: } TMR1GATEbits_t;
[; ;pic18f47q10.h: 35990: extern volatile TMR1GATEbits_t TMR1GATEbits @ 0xFD0;
[; ;pic18f47q10.h: 36040: extern volatile unsigned char T1CLK @ 0xFD1;
"36042
[; ;pic18f47q10.h: 36042: asm("T1CLK equ 0FD1h");
[; <" T1CLK equ 0FD1h ;# ">
[; ;pic18f47q10.h: 36045: extern volatile unsigned char TMR1CLK @ 0xFD1;
"36047
[; ;pic18f47q10.h: 36047: asm("TMR1CLK equ 0FD1h");
[; <" TMR1CLK equ 0FD1h ;# ">
[; ;pic18f47q10.h: 36050: typedef union {
[; ;pic18f47q10.h: 36051: struct {
[; ;pic18f47q10.h: 36052: unsigned CS :4;
[; ;pic18f47q10.h: 36053: };
[; ;pic18f47q10.h: 36054: struct {
[; ;pic18f47q10.h: 36055: unsigned T1CS0 :1;
[; ;pic18f47q10.h: 36056: unsigned T1CS1 :1;
[; ;pic18f47q10.h: 36057: unsigned T1CS2 :1;
[; ;pic18f47q10.h: 36058: unsigned T1CS3 :1;
[; ;pic18f47q10.h: 36059: };
[; ;pic18f47q10.h: 36060: struct {
[; ;pic18f47q10.h: 36061: unsigned CS0 :1;
[; ;pic18f47q10.h: 36062: unsigned CS1 :1;
[; ;pic18f47q10.h: 36063: unsigned CS2 :1;
[; ;pic18f47q10.h: 36064: unsigned CS3 :1;
[; ;pic18f47q10.h: 36065: };
[; ;pic18f47q10.h: 36066: } T1CLKbits_t;
[; ;pic18f47q10.h: 36067: extern volatile T1CLKbits_t T1CLKbits @ 0xFD1;
[; ;pic18f47q10.h: 36115: typedef union {
[; ;pic18f47q10.h: 36116: struct {
[; ;pic18f47q10.h: 36117: unsigned CS :4;
[; ;pic18f47q10.h: 36118: };
[; ;pic18f47q10.h: 36119: struct {
[; ;pic18f47q10.h: 36120: unsigned T1CS0 :1;
[; ;pic18f47q10.h: 36121: unsigned T1CS1 :1;
[; ;pic18f47q10.h: 36122: unsigned T1CS2 :1;
[; ;pic18f47q10.h: 36123: unsigned T1CS3 :1;
[; ;pic18f47q10.h: 36124: };
[; ;pic18f47q10.h: 36125: struct {
[; ;pic18f47q10.h: 36126: unsigned CS0 :1;
[; ;pic18f47q10.h: 36127: unsigned CS1 :1;
[; ;pic18f47q10.h: 36128: unsigned CS2 :1;
[; ;pic18f47q10.h: 36129: unsigned CS3 :1;
[; ;pic18f47q10.h: 36130: };
[; ;pic18f47q10.h: 36131: } TMR1CLKbits_t;
[; ;pic18f47q10.h: 36132: extern volatile TMR1CLKbits_t TMR1CLKbits @ 0xFD1;
[; ;pic18f47q10.h: 36182: extern volatile unsigned char TMR0L @ 0xFD2;
"36184
[; ;pic18f47q10.h: 36184: asm("TMR0L equ 0FD2h");
[; <" TMR0L equ 0FD2h ;# ">
[; ;pic18f47q10.h: 36187: extern volatile unsigned char TMR0 @ 0xFD2;
"36189
[; ;pic18f47q10.h: 36189: asm("TMR0 equ 0FD2h");
[; <" TMR0 equ 0FD2h ;# ">
[; ;pic18f47q10.h: 36192: typedef union {
[; ;pic18f47q10.h: 36193: struct {
[; ;pic18f47q10.h: 36194: unsigned TMR0L :8;
[; ;pic18f47q10.h: 36195: };
[; ;pic18f47q10.h: 36196: struct {
[; ;pic18f47q10.h: 36197: unsigned TMR0L0 :1;
[; ;pic18f47q10.h: 36198: unsigned TMR0L1 :1;
[; ;pic18f47q10.h: 36199: unsigned TMR0L2 :1;
[; ;pic18f47q10.h: 36200: unsigned TMR0L3 :1;
[; ;pic18f47q10.h: 36201: unsigned TMR0L4 :1;
[; ;pic18f47q10.h: 36202: unsigned TMR0L5 :1;
[; ;pic18f47q10.h: 36203: unsigned TMR0L6 :1;
[; ;pic18f47q10.h: 36204: unsigned TMR0L7 :1;
[; ;pic18f47q10.h: 36205: };
[; ;pic18f47q10.h: 36206: } TMR0Lbits_t;
[; ;pic18f47q10.h: 36207: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD2;
[; ;pic18f47q10.h: 36255: typedef union {
[; ;pic18f47q10.h: 36256: struct {
[; ;pic18f47q10.h: 36257: unsigned TMR0L :8;
[; ;pic18f47q10.h: 36258: };
[; ;pic18f47q10.h: 36259: struct {
[; ;pic18f47q10.h: 36260: unsigned TMR0L0 :1;
[; ;pic18f47q10.h: 36261: unsigned TMR0L1 :1;
[; ;pic18f47q10.h: 36262: unsigned TMR0L2 :1;
[; ;pic18f47q10.h: 36263: unsigned TMR0L3 :1;
[; ;pic18f47q10.h: 36264: unsigned TMR0L4 :1;
[; ;pic18f47q10.h: 36265: unsigned TMR0L5 :1;
[; ;pic18f47q10.h: 36266: unsigned TMR0L6 :1;
[; ;pic18f47q10.h: 36267: unsigned TMR0L7 :1;
[; ;pic18f47q10.h: 36268: };
[; ;pic18f47q10.h: 36269: } TMR0bits_t;
[; ;pic18f47q10.h: 36270: extern volatile TMR0bits_t TMR0bits @ 0xFD2;
[; ;pic18f47q10.h: 36320: extern volatile unsigned char TMR0H @ 0xFD3;
"36322
[; ;pic18f47q10.h: 36322: asm("TMR0H equ 0FD3h");
[; <" TMR0H equ 0FD3h ;# ">
[; ;pic18f47q10.h: 36325: extern volatile unsigned char PR0 @ 0xFD3;
"36327
[; ;pic18f47q10.h: 36327: asm("PR0 equ 0FD3h");
[; <" PR0 equ 0FD3h ;# ">
[; ;pic18f47q10.h: 36330: typedef union {
[; ;pic18f47q10.h: 36331: struct {
[; ;pic18f47q10.h: 36332: unsigned TMR0H :8;
[; ;pic18f47q10.h: 36333: };
[; ;pic18f47q10.h: 36334: struct {
[; ;pic18f47q10.h: 36335: unsigned T0PR :8;
[; ;pic18f47q10.h: 36336: };
[; ;pic18f47q10.h: 36337: struct {
[; ;pic18f47q10.h: 36338: unsigned TMR0H0 :1;
[; ;pic18f47q10.h: 36339: unsigned TMR0H1 :1;
[; ;pic18f47q10.h: 36340: unsigned TMR0H2 :1;
[; ;pic18f47q10.h: 36341: unsigned TMR0H3 :1;
[; ;pic18f47q10.h: 36342: unsigned TMR0H4 :1;
[; ;pic18f47q10.h: 36343: unsigned TMR0H5 :1;
[; ;pic18f47q10.h: 36344: unsigned TMR0H6 :1;
[; ;pic18f47q10.h: 36345: unsigned TMR0H7 :1;
[; ;pic18f47q10.h: 36346: };
[; ;pic18f47q10.h: 36347: struct {
[; ;pic18f47q10.h: 36348: unsigned T0PR0 :1;
[; ;pic18f47q10.h: 36349: unsigned T0PR1 :1;
[; ;pic18f47q10.h: 36350: unsigned T0PR2 :1;
[; ;pic18f47q10.h: 36351: unsigned T0PR3 :1;
[; ;pic18f47q10.h: 36352: unsigned T0PR4 :1;
[; ;pic18f47q10.h: 36353: unsigned T0PR5 :1;
[; ;pic18f47q10.h: 36354: unsigned T0PR6 :1;
[; ;pic18f47q10.h: 36355: unsigned T0PR7 :1;
[; ;pic18f47q10.h: 36356: };
[; ;pic18f47q10.h: 36357: } TMR0Hbits_t;
[; ;pic18f47q10.h: 36358: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD3;
[; ;pic18f47q10.h: 36451: typedef union {
[; ;pic18f47q10.h: 36452: struct {
[; ;pic18f47q10.h: 36453: unsigned TMR0H :8;
[; ;pic18f47q10.h: 36454: };
[; ;pic18f47q10.h: 36455: struct {
[; ;pic18f47q10.h: 36456: unsigned T0PR :8;
[; ;pic18f47q10.h: 36457: };
[; ;pic18f47q10.h: 36458: struct {
[; ;pic18f47q10.h: 36459: unsigned TMR0H0 :1;
[; ;pic18f47q10.h: 36460: unsigned TMR0H1 :1;
[; ;pic18f47q10.h: 36461: unsigned TMR0H2 :1;
[; ;pic18f47q10.h: 36462: unsigned TMR0H3 :1;
[; ;pic18f47q10.h: 36463: unsigned TMR0H4 :1;
[; ;pic18f47q10.h: 36464: unsigned TMR0H5 :1;
[; ;pic18f47q10.h: 36465: unsigned TMR0H6 :1;
[; ;pic18f47q10.h: 36466: unsigned TMR0H7 :1;
[; ;pic18f47q10.h: 36467: };
[; ;pic18f47q10.h: 36468: struct {
[; ;pic18f47q10.h: 36469: unsigned T0PR0 :1;
[; ;pic18f47q10.h: 36470: unsigned T0PR1 :1;
[; ;pic18f47q10.h: 36471: unsigned T0PR2 :1;
[; ;pic18f47q10.h: 36472: unsigned T0PR3 :1;
[; ;pic18f47q10.h: 36473: unsigned T0PR4 :1;
[; ;pic18f47q10.h: 36474: unsigned T0PR5 :1;
[; ;pic18f47q10.h: 36475: unsigned T0PR6 :1;
[; ;pic18f47q10.h: 36476: unsigned T0PR7 :1;
[; ;pic18f47q10.h: 36477: };
[; ;pic18f47q10.h: 36478: } PR0bits_t;
[; ;pic18f47q10.h: 36479: extern volatile PR0bits_t PR0bits @ 0xFD3;
[; ;pic18f47q10.h: 36574: extern volatile unsigned char T0CON0 @ 0xFD4;
"36576
[; ;pic18f47q10.h: 36576: asm("T0CON0 equ 0FD4h");
[; <" T0CON0 equ 0FD4h ;# ">
[; ;pic18f47q10.h: 36579: typedef union {
[; ;pic18f47q10.h: 36580: struct {
[; ;pic18f47q10.h: 36581: unsigned T0OUTPS :4;
[; ;pic18f47q10.h: 36582: unsigned T016BIT :1;
[; ;pic18f47q10.h: 36583: unsigned T0OUT :1;
[; ;pic18f47q10.h: 36584: unsigned :1;
[; ;pic18f47q10.h: 36585: unsigned T0EN :1;
[; ;pic18f47q10.h: 36586: };
[; ;pic18f47q10.h: 36587: struct {
[; ;pic18f47q10.h: 36588: unsigned T0OUTPS0 :1;
[; ;pic18f47q10.h: 36589: unsigned T0OUTPS1 :1;
[; ;pic18f47q10.h: 36590: unsigned T0OUTPS2 :1;
[; ;pic18f47q10.h: 36591: unsigned T0OUTPS3 :1;
[; ;pic18f47q10.h: 36592: };
[; ;pic18f47q10.h: 36593: } T0CON0bits_t;
[; ;pic18f47q10.h: 36594: extern volatile T0CON0bits_t T0CON0bits @ 0xFD4;
[; ;pic18f47q10.h: 36639: extern volatile unsigned char T0CON1 @ 0xFD5;
"36641
[; ;pic18f47q10.h: 36641: asm("T0CON1 equ 0FD5h");
[; <" T0CON1 equ 0FD5h ;# ">
[; ;pic18f47q10.h: 36644: typedef union {
[; ;pic18f47q10.h: 36645: struct {
[; ;pic18f47q10.h: 36646: unsigned T0CKPS :4;
[; ;pic18f47q10.h: 36647: unsigned T0ASYNC :1;
[; ;pic18f47q10.h: 36648: unsigned T0CS :3;
[; ;pic18f47q10.h: 36649: };
[; ;pic18f47q10.h: 36650: struct {
[; ;pic18f47q10.h: 36651: unsigned T0CKPS0 :1;
[; ;pic18f47q10.h: 36652: unsigned T0CKPS1 :1;
[; ;pic18f47q10.h: 36653: unsigned T0CKPS2 :1;
[; ;pic18f47q10.h: 36654: unsigned T0CKPS3 :1;
[; ;pic18f47q10.h: 36655: unsigned :1;
[; ;pic18f47q10.h: 36656: unsigned T0CS0 :1;
[; ;pic18f47q10.h: 36657: unsigned T0CS1 :1;
[; ;pic18f47q10.h: 36658: unsigned T0CS2 :1;
[; ;pic18f47q10.h: 36659: };
[; ;pic18f47q10.h: 36660: struct {
[; ;pic18f47q10.h: 36661: unsigned T0PS0 :1;
[; ;pic18f47q10.h: 36662: unsigned T0PS1 :1;
[; ;pic18f47q10.h: 36663: unsigned T0PS2 :1;
[; ;pic18f47q10.h: 36664: unsigned T0PS3 :1;
[; ;pic18f47q10.h: 36665: };
[; ;pic18f47q10.h: 36666: struct {
[; ;pic18f47q10.h: 36667: unsigned T0PS :4;
[; ;pic18f47q10.h: 36668: };
[; ;pic18f47q10.h: 36669: } T0CON1bits_t;
[; ;pic18f47q10.h: 36670: extern volatile T0CON1bits_t T0CON1bits @ 0xFD5;
[; ;pic18f47q10.h: 36750: extern volatile unsigned char PCON1 @ 0xFD6;
"36752
[; ;pic18f47q10.h: 36752: asm("PCON1 equ 0FD6h");
[; <" PCON1 equ 0FD6h ;# ">
[; ;pic18f47q10.h: 36755: typedef union {
[; ;pic18f47q10.h: 36756: struct {
[; ;pic18f47q10.h: 36757: unsigned RCM :1;
[; ;pic18f47q10.h: 36758: unsigned :1;
[; ;pic18f47q10.h: 36759: unsigned RVREG :1;
[; ;pic18f47q10.h: 36760: };
[; ;pic18f47q10.h: 36761: struct {
[; ;pic18f47q10.h: 36762: unsigned NOT_RCM :1;
[; ;pic18f47q10.h: 36763: };
[; ;pic18f47q10.h: 36764: struct {
[; ;pic18f47q10.h: 36765: unsigned :2;
[; ;pic18f47q10.h: 36766: unsigned NOT_RVREG :1;
[; ;pic18f47q10.h: 36767: };
[; ;pic18f47q10.h: 36768: struct {
[; ;pic18f47q10.h: 36769: unsigned nRCM :1;
[; ;pic18f47q10.h: 36770: unsigned :1;
[; ;pic18f47q10.h: 36771: unsigned nRVREG :1;
[; ;pic18f47q10.h: 36772: };
[; ;pic18f47q10.h: 36773: } PCON1bits_t;
[; ;pic18f47q10.h: 36774: extern volatile PCON1bits_t PCON1bits @ 0xFD6;
[; ;pic18f47q10.h: 36809: extern volatile unsigned char PCON0 @ 0xFD7;
"36811
[; ;pic18f47q10.h: 36811: asm("PCON0 equ 0FD7h");
[; <" PCON0 equ 0FD7h ;# ">
[; ;pic18f47q10.h: 36814: typedef union {
[; ;pic18f47q10.h: 36815: struct {
[; ;pic18f47q10.h: 36816: unsigned NOT_BOR :1;
[; ;pic18f47q10.h: 36817: };
[; ;pic18f47q10.h: 36818: struct {
[; ;pic18f47q10.h: 36819: unsigned :1;
[; ;pic18f47q10.h: 36820: unsigned NOT_POR :1;
[; ;pic18f47q10.h: 36821: };
[; ;pic18f47q10.h: 36822: struct {
[; ;pic18f47q10.h: 36823: unsigned :2;
[; ;pic18f47q10.h: 36824: unsigned NOT_RI :1;
[; ;pic18f47q10.h: 36825: };
[; ;pic18f47q10.h: 36826: struct {
[; ;pic18f47q10.h: 36827: unsigned :3;
[; ;pic18f47q10.h: 36828: unsigned NOT_RMCLR :1;
[; ;pic18f47q10.h: 36829: };
[; ;pic18f47q10.h: 36830: struct {
[; ;pic18f47q10.h: 36831: unsigned :4;
[; ;pic18f47q10.h: 36832: unsigned NOT_RWDT :1;
[; ;pic18f47q10.h: 36833: };
[; ;pic18f47q10.h: 36834: struct {
[; ;pic18f47q10.h: 36835: unsigned :5;
[; ;pic18f47q10.h: 36836: unsigned NOT_WDTWV :1;
[; ;pic18f47q10.h: 36837: };
[; ;pic18f47q10.h: 36838: struct {
[; ;pic18f47q10.h: 36839: unsigned nBOR :1;
[; ;pic18f47q10.h: 36840: unsigned nPOR :1;
[; ;pic18f47q10.h: 36841: unsigned nRI :1;
[; ;pic18f47q10.h: 36842: unsigned nRMCLR :1;
[; ;pic18f47q10.h: 36843: unsigned nRWDT :1;
[; ;pic18f47q10.h: 36844: unsigned nWDTWV :1;
[; ;pic18f47q10.h: 36845: unsigned STKUNF :1;
[; ;pic18f47q10.h: 36846: unsigned STKOVF :1;
[; ;pic18f47q10.h: 36847: };
[; ;pic18f47q10.h: 36848: struct {
[; ;pic18f47q10.h: 36849: unsigned BOR :1;
[; ;pic18f47q10.h: 36850: unsigned POR :1;
[; ;pic18f47q10.h: 36851: unsigned RI :1;
[; ;pic18f47q10.h: 36852: unsigned RMCLR :1;
[; ;pic18f47q10.h: 36853: unsigned RWDT :1;
[; ;pic18f47q10.h: 36854: unsigned WDTWV :1;
[; ;pic18f47q10.h: 36855: };
[; ;pic18f47q10.h: 36856: } PCON0bits_t;
[; ;pic18f47q10.h: 36857: extern volatile PCON0bits_t PCON0bits @ 0xFD7;
[; ;pic18f47q10.h: 36962: extern volatile unsigned char STATUS @ 0xFD8;
"36964
[; ;pic18f47q10.h: 36964: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f47q10.h: 36967: typedef union {
[; ;pic18f47q10.h: 36968: struct {
[; ;pic18f47q10.h: 36969: unsigned :5;
[; ;pic18f47q10.h: 36970: unsigned NOT_PD :1;
[; ;pic18f47q10.h: 36971: };
[; ;pic18f47q10.h: 36972: struct {
[; ;pic18f47q10.h: 36973: unsigned :6;
[; ;pic18f47q10.h: 36974: unsigned NOT_TO :1;
[; ;pic18f47q10.h: 36975: };
[; ;pic18f47q10.h: 36976: struct {
[; ;pic18f47q10.h: 36977: unsigned C :1;
[; ;pic18f47q10.h: 36978: unsigned DC :1;
[; ;pic18f47q10.h: 36979: unsigned Z :1;
[; ;pic18f47q10.h: 36980: unsigned OV :1;
[; ;pic18f47q10.h: 36981: unsigned N :1;
[; ;pic18f47q10.h: 36982: unsigned nPD :1;
[; ;pic18f47q10.h: 36983: unsigned nTO :1;
[; ;pic18f47q10.h: 36984: };
[; ;pic18f47q10.h: 36985: struct {
[; ;pic18f47q10.h: 36986: unsigned :5;
[; ;pic18f47q10.h: 36987: unsigned PD :1;
[; ;pic18f47q10.h: 36988: unsigned TO :1;
[; ;pic18f47q10.h: 36989: };
[; ;pic18f47q10.h: 36990: } STATUSbits_t;
[; ;pic18f47q10.h: 36991: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f47q10.h: 37051: extern volatile unsigned short FSR2 @ 0xFD9;
"37053
[; ;pic18f47q10.h: 37053: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f47q10.h: 37058: extern volatile unsigned char FSR2L @ 0xFD9;
"37060
[; ;pic18f47q10.h: 37060: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f47q10.h: 37063: typedef union {
[; ;pic18f47q10.h: 37064: struct {
[; ;pic18f47q10.h: 37065: unsigned FSR2L :8;
[; ;pic18f47q10.h: 37066: };
[; ;pic18f47q10.h: 37067: } FSR2Lbits_t;
[; ;pic18f47q10.h: 37068: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f47q10.h: 37078: extern volatile unsigned char FSR2H @ 0xFDA;
"37080
[; ;pic18f47q10.h: 37080: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f47q10.h: 37085: extern volatile unsigned char PLUSW2 @ 0xFDB;
"37087
[; ;pic18f47q10.h: 37087: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f47q10.h: 37090: typedef union {
[; ;pic18f47q10.h: 37091: struct {
[; ;pic18f47q10.h: 37092: unsigned PLUSW2 :8;
[; ;pic18f47q10.h: 37093: };
[; ;pic18f47q10.h: 37094: } PLUSW2bits_t;
[; ;pic18f47q10.h: 37095: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f47q10.h: 37105: extern volatile unsigned char PREINC2 @ 0xFDC;
"37107
[; ;pic18f47q10.h: 37107: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f47q10.h: 37110: typedef union {
[; ;pic18f47q10.h: 37111: struct {
[; ;pic18f47q10.h: 37112: unsigned PREINC2 :8;
[; ;pic18f47q10.h: 37113: };
[; ;pic18f47q10.h: 37114: } PREINC2bits_t;
[; ;pic18f47q10.h: 37115: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f47q10.h: 37125: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"37127
[; ;pic18f47q10.h: 37127: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f47q10.h: 37130: typedef union {
[; ;pic18f47q10.h: 37131: struct {
[; ;pic18f47q10.h: 37132: unsigned POSTDEC2 :8;
[; ;pic18f47q10.h: 37133: };
[; ;pic18f47q10.h: 37134: } POSTDEC2bits_t;
[; ;pic18f47q10.h: 37135: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f47q10.h: 37145: extern volatile unsigned char POSTINC2 @ 0xFDE;
"37147
[; ;pic18f47q10.h: 37147: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f47q10.h: 37150: typedef union {
[; ;pic18f47q10.h: 37151: struct {
[; ;pic18f47q10.h: 37152: unsigned POSTINC2 :8;
[; ;pic18f47q10.h: 37153: };
[; ;pic18f47q10.h: 37154: } POSTINC2bits_t;
[; ;pic18f47q10.h: 37155: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f47q10.h: 37165: extern volatile unsigned char INDF2 @ 0xFDF;
"37167
[; ;pic18f47q10.h: 37167: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f47q10.h: 37170: typedef union {
[; ;pic18f47q10.h: 37171: struct {
[; ;pic18f47q10.h: 37172: unsigned INDF2 :8;
[; ;pic18f47q10.h: 37173: };
[; ;pic18f47q10.h: 37174: } INDF2bits_t;
[; ;pic18f47q10.h: 37175: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f47q10.h: 37185: extern volatile unsigned char BSR @ 0xFE0;
"37187
[; ;pic18f47q10.h: 37187: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f47q10.h: 37192: extern volatile unsigned short FSR1 @ 0xFE1;
"37194
[; ;pic18f47q10.h: 37194: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f47q10.h: 37199: extern volatile unsigned char FSR1L @ 0xFE1;
"37201
[; ;pic18f47q10.h: 37201: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f47q10.h: 37204: typedef union {
[; ;pic18f47q10.h: 37205: struct {
[; ;pic18f47q10.h: 37206: unsigned FSR1L :8;
[; ;pic18f47q10.h: 37207: };
[; ;pic18f47q10.h: 37208: } FSR1Lbits_t;
[; ;pic18f47q10.h: 37209: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f47q10.h: 37219: extern volatile unsigned char FSR1H @ 0xFE2;
"37221
[; ;pic18f47q10.h: 37221: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f47q10.h: 37226: extern volatile unsigned char PLUSW1 @ 0xFE3;
"37228
[; ;pic18f47q10.h: 37228: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f47q10.h: 37231: typedef union {
[; ;pic18f47q10.h: 37232: struct {
[; ;pic18f47q10.h: 37233: unsigned PLUSW1 :8;
[; ;pic18f47q10.h: 37234: };
[; ;pic18f47q10.h: 37235: } PLUSW1bits_t;
[; ;pic18f47q10.h: 37236: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f47q10.h: 37246: extern volatile unsigned char PREINC1 @ 0xFE4;
"37248
[; ;pic18f47q10.h: 37248: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f47q10.h: 37251: typedef union {
[; ;pic18f47q10.h: 37252: struct {
[; ;pic18f47q10.h: 37253: unsigned PREINC1 :8;
[; ;pic18f47q10.h: 37254: };
[; ;pic18f47q10.h: 37255: } PREINC1bits_t;
[; ;pic18f47q10.h: 37256: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f47q10.h: 37266: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"37268
[; ;pic18f47q10.h: 37268: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f47q10.h: 37271: typedef union {
[; ;pic18f47q10.h: 37272: struct {
[; ;pic18f47q10.h: 37273: unsigned POSTDEC1 :8;
[; ;pic18f47q10.h: 37274: };
[; ;pic18f47q10.h: 37275: } POSTDEC1bits_t;
[; ;pic18f47q10.h: 37276: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f47q10.h: 37286: extern volatile unsigned char POSTINC1 @ 0xFE6;
"37288
[; ;pic18f47q10.h: 37288: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f47q10.h: 37291: typedef union {
[; ;pic18f47q10.h: 37292: struct {
[; ;pic18f47q10.h: 37293: unsigned POSTINC1 :8;
[; ;pic18f47q10.h: 37294: };
[; ;pic18f47q10.h: 37295: } POSTINC1bits_t;
[; ;pic18f47q10.h: 37296: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f47q10.h: 37306: extern volatile unsigned char INDF1 @ 0xFE7;
"37308
[; ;pic18f47q10.h: 37308: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f47q10.h: 37311: typedef union {
[; ;pic18f47q10.h: 37312: struct {
[; ;pic18f47q10.h: 37313: unsigned INDF1 :8;
[; ;pic18f47q10.h: 37314: };
[; ;pic18f47q10.h: 37315: } INDF1bits_t;
[; ;pic18f47q10.h: 37316: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f47q10.h: 37326: extern volatile unsigned char WREG @ 0xFE8;
"37328
[; ;pic18f47q10.h: 37328: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f47q10.h: 37336: typedef union {
[; ;pic18f47q10.h: 37337: struct {
[; ;pic18f47q10.h: 37338: unsigned WREG :8;
[; ;pic18f47q10.h: 37339: };
[; ;pic18f47q10.h: 37340: } WREGbits_t;
[; ;pic18f47q10.h: 37341: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f47q10.h: 37349: typedef union {
[; ;pic18f47q10.h: 37350: struct {
[; ;pic18f47q10.h: 37351: unsigned WREG :8;
[; ;pic18f47q10.h: 37352: };
[; ;pic18f47q10.h: 37353: } Wbits_t;
[; ;pic18f47q10.h: 37354: extern volatile Wbits_t Wbits @ 0xFE8;
[; ;pic18f47q10.h: 37364: extern volatile unsigned short FSR0 @ 0xFE9;
"37366
[; ;pic18f47q10.h: 37366: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f47q10.h: 37371: extern volatile unsigned char FSR0L @ 0xFE9;
"37373
[; ;pic18f47q10.h: 37373: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f47q10.h: 37376: typedef union {
[; ;pic18f47q10.h: 37377: struct {
[; ;pic18f47q10.h: 37378: unsigned FSR0L :8;
[; ;pic18f47q10.h: 37379: };
[; ;pic18f47q10.h: 37380: } FSR0Lbits_t;
[; ;pic18f47q10.h: 37381: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f47q10.h: 37391: extern volatile unsigned char FSR0H @ 0xFEA;
"37393
[; ;pic18f47q10.h: 37393: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f47q10.h: 37398: extern volatile unsigned char PLUSW0 @ 0xFEB;
"37400
[; ;pic18f47q10.h: 37400: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f47q10.h: 37403: typedef union {
[; ;pic18f47q10.h: 37404: struct {
[; ;pic18f47q10.h: 37405: unsigned PLUSW0 :8;
[; ;pic18f47q10.h: 37406: };
[; ;pic18f47q10.h: 37407: } PLUSW0bits_t;
[; ;pic18f47q10.h: 37408: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f47q10.h: 37418: extern volatile unsigned char PREINC0 @ 0xFEC;
"37420
[; ;pic18f47q10.h: 37420: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f47q10.h: 37423: typedef union {
[; ;pic18f47q10.h: 37424: struct {
[; ;pic18f47q10.h: 37425: unsigned PREINC0 :8;
[; ;pic18f47q10.h: 37426: };
[; ;pic18f47q10.h: 37427: } PREINC0bits_t;
[; ;pic18f47q10.h: 37428: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f47q10.h: 37438: extern volatile unsigned char POSTDEC0 @ 0xFED;
"37440
[; ;pic18f47q10.h: 37440: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f47q10.h: 37443: typedef union {
[; ;pic18f47q10.h: 37444: struct {
[; ;pic18f47q10.h: 37445: unsigned POSTDEC0 :8;
[; ;pic18f47q10.h: 37446: };
[; ;pic18f47q10.h: 37447: } POSTDEC0bits_t;
[; ;pic18f47q10.h: 37448: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f47q10.h: 37458: extern volatile unsigned char POSTINC0 @ 0xFEE;
"37460
[; ;pic18f47q10.h: 37460: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f47q10.h: 37463: typedef union {
[; ;pic18f47q10.h: 37464: struct {
[; ;pic18f47q10.h: 37465: unsigned POSTINC0 :8;
[; ;pic18f47q10.h: 37466: };
[; ;pic18f47q10.h: 37467: } POSTINC0bits_t;
[; ;pic18f47q10.h: 37468: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f47q10.h: 37478: extern volatile unsigned char INDF0 @ 0xFEF;
"37480
[; ;pic18f47q10.h: 37480: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f47q10.h: 37483: typedef union {
[; ;pic18f47q10.h: 37484: struct {
[; ;pic18f47q10.h: 37485: unsigned INDF0 :8;
[; ;pic18f47q10.h: 37486: };
[; ;pic18f47q10.h: 37487: } INDF0bits_t;
[; ;pic18f47q10.h: 37488: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f47q10.h: 37498: extern volatile unsigned char INTCON @ 0xFF2;
"37500
[; ;pic18f47q10.h: 37500: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f47q10.h: 37503: typedef union {
[; ;pic18f47q10.h: 37504: struct {
[; ;pic18f47q10.h: 37505: unsigned INT0EDG :1;
[; ;pic18f47q10.h: 37506: unsigned INT1EDG :1;
[; ;pic18f47q10.h: 37507: unsigned INT2EDG :1;
[; ;pic18f47q10.h: 37508: unsigned :2;
[; ;pic18f47q10.h: 37509: unsigned IPEN :1;
[; ;pic18f47q10.h: 37510: unsigned PEIE_GIEL :1;
[; ;pic18f47q10.h: 37511: unsigned GIE_GIEH :1;
[; ;pic18f47q10.h: 37512: };
[; ;pic18f47q10.h: 37513: struct {
[; ;pic18f47q10.h: 37514: unsigned :6;
[; ;pic18f47q10.h: 37515: unsigned PEIE :1;
[; ;pic18f47q10.h: 37516: unsigned GIE :1;
[; ;pic18f47q10.h: 37517: };
[; ;pic18f47q10.h: 37518: struct {
[; ;pic18f47q10.h: 37519: unsigned :6;
[; ;pic18f47q10.h: 37520: unsigned GIEL :1;
[; ;pic18f47q10.h: 37521: unsigned GIEH :1;
[; ;pic18f47q10.h: 37522: };
[; ;pic18f47q10.h: 37523: } INTCONbits_t;
[; ;pic18f47q10.h: 37524: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f47q10.h: 37579: extern volatile unsigned short PROD @ 0xFF3;
"37581
[; ;pic18f47q10.h: 37581: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f47q10.h: 37586: extern volatile unsigned char PRODL @ 0xFF3;
"37588
[; ;pic18f47q10.h: 37588: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f47q10.h: 37591: typedef union {
[; ;pic18f47q10.h: 37592: struct {
[; ;pic18f47q10.h: 37593: unsigned PRODL :8;
[; ;pic18f47q10.h: 37594: };
[; ;pic18f47q10.h: 37595: } PRODLbits_t;
[; ;pic18f47q10.h: 37596: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f47q10.h: 37606: extern volatile unsigned char PRODH @ 0xFF4;
"37608
[; ;pic18f47q10.h: 37608: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f47q10.h: 37611: typedef union {
[; ;pic18f47q10.h: 37612: struct {
[; ;pic18f47q10.h: 37613: unsigned PRODH :8;
[; ;pic18f47q10.h: 37614: };
[; ;pic18f47q10.h: 37615: } PRODHbits_t;
[; ;pic18f47q10.h: 37616: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f47q10.h: 37626: extern volatile unsigned char TABLAT @ 0xFF5;
"37628
[; ;pic18f47q10.h: 37628: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f47q10.h: 37631: typedef union {
[; ;pic18f47q10.h: 37632: struct {
[; ;pic18f47q10.h: 37633: unsigned TABLAT :8;
[; ;pic18f47q10.h: 37634: };
[; ;pic18f47q10.h: 37635: } TABLATbits_t;
[; ;pic18f47q10.h: 37636: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f47q10.h: 37647: extern volatile unsigned short long TBLPTR @ 0xFF6;
"37650
[; ;pic18f47q10.h: 37650: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f47q10.h: 37655: extern volatile unsigned char TBLPTRL @ 0xFF6;
"37657
[; ;pic18f47q10.h: 37657: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f47q10.h: 37660: typedef union {
[; ;pic18f47q10.h: 37661: struct {
[; ;pic18f47q10.h: 37662: unsigned TBLPTRL :8;
[; ;pic18f47q10.h: 37663: };
[; ;pic18f47q10.h: 37664: } TBLPTRLbits_t;
[; ;pic18f47q10.h: 37665: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f47q10.h: 37675: extern volatile unsigned char TBLPTRH @ 0xFF7;
"37677
[; ;pic18f47q10.h: 37677: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f47q10.h: 37680: typedef union {
[; ;pic18f47q10.h: 37681: struct {
[; ;pic18f47q10.h: 37682: unsigned TBLPTRH :8;
[; ;pic18f47q10.h: 37683: };
[; ;pic18f47q10.h: 37684: } TBLPTRHbits_t;
[; ;pic18f47q10.h: 37685: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f47q10.h: 37695: extern volatile unsigned char TBLPTRU @ 0xFF8;
"37697
[; ;pic18f47q10.h: 37697: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f47q10.h: 37700: typedef union {
[; ;pic18f47q10.h: 37701: struct {
[; ;pic18f47q10.h: 37702: unsigned TBLPTRU :6;
[; ;pic18f47q10.h: 37703: };
[; ;pic18f47q10.h: 37704: } TBLPTRUbits_t;
[; ;pic18f47q10.h: 37705: extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
[; ;pic18f47q10.h: 37716: extern volatile unsigned short long PCLAT @ 0xFF9;
"37719
[; ;pic18f47q10.h: 37719: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f47q10.h: 37724: extern volatile unsigned char PCL @ 0xFF9;
"37726
[; ;pic18f47q10.h: 37726: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f47q10.h: 37729: typedef union {
[; ;pic18f47q10.h: 37730: struct {
[; ;pic18f47q10.h: 37731: unsigned PCL :8;
[; ;pic18f47q10.h: 37732: };
[; ;pic18f47q10.h: 37733: } PCLbits_t;
[; ;pic18f47q10.h: 37734: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f47q10.h: 37744: extern volatile unsigned char PCLATH @ 0xFFA;
"37746
[; ;pic18f47q10.h: 37746: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f47q10.h: 37749: typedef union {
[; ;pic18f47q10.h: 37750: struct {
[; ;pic18f47q10.h: 37751: unsigned PCH :8;
[; ;pic18f47q10.h: 37752: };
[; ;pic18f47q10.h: 37753: } PCLATHbits_t;
[; ;pic18f47q10.h: 37754: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f47q10.h: 37764: extern volatile unsigned char PCLATU @ 0xFFB;
"37766
[; ;pic18f47q10.h: 37766: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f47q10.h: 37769: typedef union {
[; ;pic18f47q10.h: 37770: struct {
[; ;pic18f47q10.h: 37771: unsigned PCU :5;
[; ;pic18f47q10.h: 37772: };
[; ;pic18f47q10.h: 37773: } PCLATUbits_t;
[; ;pic18f47q10.h: 37774: extern volatile PCLATUbits_t PCLATUbits @ 0xFFB;
[; ;pic18f47q10.h: 37784: extern volatile unsigned char STKPTR @ 0xFFC;
"37786
[; ;pic18f47q10.h: 37786: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f47q10.h: 37789: typedef union {
[; ;pic18f47q10.h: 37790: struct {
[; ;pic18f47q10.h: 37791: unsigned STKPTR :6;
[; ;pic18f47q10.h: 37792: };
[; ;pic18f47q10.h: 37793: struct {
[; ;pic18f47q10.h: 37794: unsigned STKPTR0 :1;
[; ;pic18f47q10.h: 37795: unsigned STKPTR1 :1;
[; ;pic18f47q10.h: 37796: unsigned STKPTR2 :1;
[; ;pic18f47q10.h: 37797: unsigned STKPTR3 :1;
[; ;pic18f47q10.h: 37798: unsigned STKPTR4 :1;
[; ;pic18f47q10.h: 37799: unsigned STKPTR5 :1;
[; ;pic18f47q10.h: 37800: };
[; ;pic18f47q10.h: 37801: struct {
[; ;pic18f47q10.h: 37802: unsigned SP0 :1;
[; ;pic18f47q10.h: 37803: unsigned SP1 :1;
[; ;pic18f47q10.h: 37804: unsigned SP2 :1;
[; ;pic18f47q10.h: 37805: unsigned SP3 :1;
[; ;pic18f47q10.h: 37806: unsigned SP4 :1;
[; ;pic18f47q10.h: 37807: unsigned SP5 :1;
[; ;pic18f47q10.h: 37808: };
[; ;pic18f47q10.h: 37809: } STKPTRbits_t;
[; ;pic18f47q10.h: 37810: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f47q10.h: 37881: extern volatile unsigned short long TOS @ 0xFFD;
"37884
[; ;pic18f47q10.h: 37884: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f47q10.h: 37889: extern volatile unsigned char TOSL @ 0xFFD;
"37891
[; ;pic18f47q10.h: 37891: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f47q10.h: 37894: typedef union {
[; ;pic18f47q10.h: 37895: struct {
[; ;pic18f47q10.h: 37896: unsigned TOSL :8;
[; ;pic18f47q10.h: 37897: };
[; ;pic18f47q10.h: 37898: } TOSLbits_t;
[; ;pic18f47q10.h: 37899: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f47q10.h: 37909: extern volatile unsigned char TOSH @ 0xFFE;
"37911
[; ;pic18f47q10.h: 37911: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f47q10.h: 37914: typedef union {
[; ;pic18f47q10.h: 37915: struct {
[; ;pic18f47q10.h: 37916: unsigned TOSH :8;
[; ;pic18f47q10.h: 37917: };
[; ;pic18f47q10.h: 37918: } TOSHbits_t;
[; ;pic18f47q10.h: 37919: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f47q10.h: 37929: extern volatile unsigned char TOSU @ 0xFFF;
"37931
[; ;pic18f47q10.h: 37931: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f47q10.h: 37941: extern volatile __bit ACC0 @ (((unsigned) &CRCACCL)*8) + 0;
[; ;pic18f47q10.h: 37943: extern volatile __bit ACC1 @ (((unsigned) &CRCACCL)*8) + 1;
[; ;pic18f47q10.h: 37945: extern volatile __bit ACC10 @ (((unsigned) &CRCACCH)*8) + 2;
[; ;pic18f47q10.h: 37947: extern volatile __bit ACC11 @ (((unsigned) &CRCACCH)*8) + 3;
[; ;pic18f47q10.h: 37949: extern volatile __bit ACC12 @ (((unsigned) &CRCACCH)*8) + 4;
[; ;pic18f47q10.h: 37951: extern volatile __bit ACC13 @ (((unsigned) &CRCACCH)*8) + 5;
[; ;pic18f47q10.h: 37953: extern volatile __bit ACC14 @ (((unsigned) &CRCACCH)*8) + 6;
[; ;pic18f47q10.h: 37955: extern volatile __bit ACC15 @ (((unsigned) &CRCACCH)*8) + 7;
[; ;pic18f47q10.h: 37957: extern volatile __bit ACC2 @ (((unsigned) &CRCACCL)*8) + 2;
[; ;pic18f47q10.h: 37959: extern volatile __bit ACC3 @ (((unsigned) &CRCACCL)*8) + 3;
[; ;pic18f47q10.h: 37961: extern volatile __bit ACC4 @ (((unsigned) &CRCACCL)*8) + 4;
[; ;pic18f47q10.h: 37963: extern volatile __bit ACC5 @ (((unsigned) &CRCACCL)*8) + 5;
[; ;pic18f47q10.h: 37965: extern volatile __bit ACC6 @ (((unsigned) &CRCACCL)*8) + 6;
[; ;pic18f47q10.h: 37967: extern volatile __bit ACC7 @ (((unsigned) &CRCACCL)*8) + 7;
[; ;pic18f47q10.h: 37969: extern volatile __bit ACC8 @ (((unsigned) &CRCACCH)*8) + 0;
[; ;pic18f47q10.h: 37971: extern volatile __bit ACC9 @ (((unsigned) &CRCACCH)*8) + 1;
[; ;pic18f47q10.h: 37973: extern volatile __bit ACCM @ (((unsigned) &CRCCON0)*8) + 4;
[; ;pic18f47q10.h: 37975: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f47q10.h: 37977: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f47q10.h: 37979: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f47q10.h: 37981: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f47q10.h: 37983: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f47q10.h: 37985: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f47q10.h: 37987: extern volatile __bit ADACC0 @ (((unsigned) &ADACCL)*8) + 0;
[; ;pic18f47q10.h: 37989: extern volatile __bit ADACC1 @ (((unsigned) &ADACCL)*8) + 1;
[; ;pic18f47q10.h: 37991: extern volatile __bit ADACC10 @ (((unsigned) &ADACCH)*8) + 2;
[; ;pic18f47q10.h: 37993: extern volatile __bit ADACC11 @ (((unsigned) &ADACCH)*8) + 3;
[; ;pic18f47q10.h: 37995: extern volatile __bit ADACC12 @ (((unsigned) &ADACCH)*8) + 4;
[; ;pic18f47q10.h: 37997: extern volatile __bit ADACC13 @ (((unsigned) &ADACCH)*8) + 5;
[; ;pic18f47q10.h: 37999: extern volatile __bit ADACC14 @ (((unsigned) &ADACCH)*8) + 6;
[; ;pic18f47q10.h: 38001: extern volatile __bit ADACC15 @ (((unsigned) &ADACCH)*8) + 7;
[; ;pic18f47q10.h: 38003: extern volatile __bit ADACC2 @ (((unsigned) &ADACCL)*8) + 2;
[; ;pic18f47q10.h: 38005: extern volatile __bit ADACC3 @ (((unsigned) &ADACCL)*8) + 3;
[; ;pic18f47q10.h: 38007: extern volatile __bit ADACC4 @ (((unsigned) &ADACCL)*8) + 4;
[; ;pic18f47q10.h: 38009: extern volatile __bit ADACC5 @ (((unsigned) &ADACCL)*8) + 5;
[; ;pic18f47q10.h: 38011: extern volatile __bit ADACC6 @ (((unsigned) &ADACCL)*8) + 6;
[; ;pic18f47q10.h: 38013: extern volatile __bit ADACC7 @ (((unsigned) &ADACCL)*8) + 7;
[; ;pic18f47q10.h: 38015: extern volatile __bit ADACC8 @ (((unsigned) &ADACCH)*8) + 0;
[; ;pic18f47q10.h: 38017: extern volatile __bit ADACC9 @ (((unsigned) &ADACCH)*8) + 1;
[; ;pic18f47q10.h: 38019: extern volatile __bit ADACLR @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f47q10.h: 38021: extern volatile __bit ADACQ0 @ (((unsigned) &ADACQ)*8) + 0;
[; ;pic18f47q10.h: 38023: extern volatile __bit ADACQ1 @ (((unsigned) &ADACQ)*8) + 1;
[; ;pic18f47q10.h: 38025: extern volatile __bit ADACQ2 @ (((unsigned) &ADACQ)*8) + 2;
[; ;pic18f47q10.h: 38027: extern volatile __bit ADACQ3 @ (((unsigned) &ADACQ)*8) + 3;
[; ;pic18f47q10.h: 38029: extern volatile __bit ADACQ4 @ (((unsigned) &ADACQ)*8) + 4;
[; ;pic18f47q10.h: 38031: extern volatile __bit ADACQ5 @ (((unsigned) &ADACQ)*8) + 5;
[; ;pic18f47q10.h: 38033: extern volatile __bit ADACQ6 @ (((unsigned) &ADACQ)*8) + 6;
[; ;pic18f47q10.h: 38035: extern volatile __bit ADACQ7 @ (((unsigned) &ADACQ)*8) + 7;
[; ;pic18f47q10.h: 38037: extern volatile __bit ADACT0 @ (((unsigned) &ADACT)*8) + 0;
[; ;pic18f47q10.h: 38039: extern volatile __bit ADACT1 @ (((unsigned) &ADACT)*8) + 1;
[; ;pic18f47q10.h: 38041: extern volatile __bit ADACT2 @ (((unsigned) &ADACT)*8) + 2;
[; ;pic18f47q10.h: 38043: extern volatile __bit ADACT3 @ (((unsigned) &ADACT)*8) + 3;
[; ;pic18f47q10.h: 38045: extern volatile __bit ADACT4 @ (((unsigned) &ADACT)*8) + 4;
[; ;pic18f47q10.h: 38047: extern volatile __bit ADACTPPS0 @ (((unsigned) &ADACTPPS)*8) + 0;
[; ;pic18f47q10.h: 38049: extern volatile __bit ADACTPPS1 @ (((unsigned) &ADACTPPS)*8) + 1;
[; ;pic18f47q10.h: 38051: extern volatile __bit ADACTPPS2 @ (((unsigned) &ADACTPPS)*8) + 2;
[; ;pic18f47q10.h: 38053: extern volatile __bit ADACTPPS3 @ (((unsigned) &ADACTPPS)*8) + 3;
[; ;pic18f47q10.h: 38055: extern volatile __bit ADACTPPS4 @ (((unsigned) &ADACTPPS)*8) + 4;
[; ;pic18f47q10.h: 38057: extern volatile __bit ADAOV @ (((unsigned) &ADSTAT)*8) + 7;
[; ;pic18f47q10.h: 38059: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f47q10.h: 38061: extern volatile __bit ADCALC0 @ (((unsigned) &ADCON3)*8) + 4;
[; ;pic18f47q10.h: 38063: extern volatile __bit ADCALC1 @ (((unsigned) &ADCON3)*8) + 5;
[; ;pic18f47q10.h: 38065: extern volatile __bit ADCALC2 @ (((unsigned) &ADCON3)*8) + 6;
[; ;pic18f47q10.h: 38067: extern volatile __bit ADCAP0 @ (((unsigned) &ADCAP)*8) + 0;
[; ;pic18f47q10.h: 38069: extern volatile __bit ADCAP1 @ (((unsigned) &ADCAP)*8) + 1;
[; ;pic18f47q10.h: 38071: extern volatile __bit ADCAP2 @ (((unsigned) &ADCAP)*8) + 2;
[; ;pic18f47q10.h: 38073: extern volatile __bit ADCAP3 @ (((unsigned) &ADCAP)*8) + 3;
[; ;pic18f47q10.h: 38075: extern volatile __bit ADCAP4 @ (((unsigned) &ADCAP)*8) + 4;
[; ;pic18f47q10.h: 38077: extern volatile __bit ADCMD @ (((unsigned) &PMD2)*8) + 5;
[; ;pic18f47q10.h: 38079: extern volatile __bit ADCNT0 @ (((unsigned) &ADCNT)*8) + 0;
[; ;pic18f47q10.h: 38081: extern volatile __bit ADCNT1 @ (((unsigned) &ADCNT)*8) + 1;
[; ;pic18f47q10.h: 38083: extern volatile __bit ADCNT2 @ (((unsigned) &ADCNT)*8) + 2;
[; ;pic18f47q10.h: 38085: extern volatile __bit ADCNT3 @ (((unsigned) &ADCNT)*8) + 3;
[; ;pic18f47q10.h: 38087: extern volatile __bit ADCNT4 @ (((unsigned) &ADCNT)*8) + 4;
[; ;pic18f47q10.h: 38089: extern volatile __bit ADCNT5 @ (((unsigned) &ADCNT)*8) + 5;
[; ;pic18f47q10.h: 38091: extern volatile __bit ADCNT6 @ (((unsigned) &ADCNT)*8) + 6;
[; ;pic18f47q10.h: 38093: extern volatile __bit ADCNT7 @ (((unsigned) &ADCNT)*8) + 7;
[; ;pic18f47q10.h: 38095: extern volatile __bit ADCONT @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f47q10.h: 38097: extern volatile __bit ADCRS0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f47q10.h: 38099: extern volatile __bit ADCRS1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f47q10.h: 38101: extern volatile __bit ADCRS2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic18f47q10.h: 38103: extern volatile __bit ADCS @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f47q10.h: 38105: extern volatile __bit ADCS0 @ (((unsigned) &ADCLK)*8) + 0;
[; ;pic18f47q10.h: 38107: extern volatile __bit ADCS1 @ (((unsigned) &ADCLK)*8) + 1;
[; ;pic18f47q10.h: 38109: extern volatile __bit ADCS2 @ (((unsigned) &ADCLK)*8) + 2;
[; ;pic18f47q10.h: 38111: extern volatile __bit ADCS3 @ (((unsigned) &ADCLK)*8) + 3;
[; ;pic18f47q10.h: 38113: extern volatile __bit ADCS4 @ (((unsigned) &ADCLK)*8) + 4;
[; ;pic18f47q10.h: 38115: extern volatile __bit ADCS5 @ (((unsigned) &ADCLK)*8) + 5;
[; ;pic18f47q10.h: 38117: extern volatile __bit ADDSEN @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f47q10.h: 38119: extern volatile __bit ADERR0 @ (((unsigned) &ADERRL)*8) + 0;
[; ;pic18f47q10.h: 38121: extern volatile __bit ADERR1 @ (((unsigned) &ADERRL)*8) + 1;
[; ;pic18f47q10.h: 38123: extern volatile __bit ADERR10 @ (((unsigned) &ADERRH)*8) + 2;
[; ;pic18f47q10.h: 38125: extern volatile __bit ADERR11 @ (((unsigned) &ADERRH)*8) + 3;
[; ;pic18f47q10.h: 38127: extern volatile __bit ADERR12 @ (((unsigned) &ADERRH)*8) + 4;
[; ;pic18f47q10.h: 38129: extern volatile __bit ADERR13 @ (((unsigned) &ADERRH)*8) + 5;
[; ;pic18f47q10.h: 38131: extern volatile __bit ADERR14 @ (((unsigned) &ADERRH)*8) + 6;
[; ;pic18f47q10.h: 38133: extern volatile __bit ADERR15 @ (((unsigned) &ADERRH)*8) + 7;
[; ;pic18f47q10.h: 38135: extern volatile __bit ADERR2 @ (((unsigned) &ADERRL)*8) + 2;
[; ;pic18f47q10.h: 38137: extern volatile __bit ADERR3 @ (((unsigned) &ADERRL)*8) + 3;
[; ;pic18f47q10.h: 38139: extern volatile __bit ADERR4 @ (((unsigned) &ADERRL)*8) + 4;
[; ;pic18f47q10.h: 38141: extern volatile __bit ADERR5 @ (((unsigned) &ADERRL)*8) + 5;
[; ;pic18f47q10.h: 38143: extern volatile __bit ADERR6 @ (((unsigned) &ADERRL)*8) + 6;
[; ;pic18f47q10.h: 38145: extern volatile __bit ADERR7 @ (((unsigned) &ADERRL)*8) + 7;
[; ;pic18f47q10.h: 38147: extern volatile __bit ADERR8 @ (((unsigned) &ADERRH)*8) + 0;
[; ;pic18f47q10.h: 38149: extern volatile __bit ADERR9 @ (((unsigned) &ADERRH)*8) + 1;
[; ;pic18f47q10.h: 38151: extern volatile __bit ADFLTR0 @ (((unsigned) &ADFLTRL)*8) + 0;
[; ;pic18f47q10.h: 38153: extern volatile __bit ADFLTR1 @ (((unsigned) &ADFLTRL)*8) + 1;
[; ;pic18f47q10.h: 38155: extern volatile __bit ADFLTR10 @ (((unsigned) &ADFLTRH)*8) + 2;
[; ;pic18f47q10.h: 38157: extern volatile __bit ADFLTR11 @ (((unsigned) &ADFLTRH)*8) + 3;
[; ;pic18f47q10.h: 38159: extern volatile __bit ADFLTR12 @ (((unsigned) &ADFLTRH)*8) + 4;
[; ;pic18f47q10.h: 38161: extern volatile __bit ADFLTR13 @ (((unsigned) &ADFLTRH)*8) + 5;
[; ;pic18f47q10.h: 38163: extern volatile __bit ADFLTR14 @ (((unsigned) &ADFLTRH)*8) + 6;
[; ;pic18f47q10.h: 38165: extern volatile __bit ADFLTR15 @ (((unsigned) &ADFLTRH)*8) + 7;
[; ;pic18f47q10.h: 38167: extern volatile __bit ADFLTR2 @ (((unsigned) &ADFLTRL)*8) + 2;
[; ;pic18f47q10.h: 38169: extern volatile __bit ADFLTR3 @ (((unsigned) &ADFLTRL)*8) + 3;
[; ;pic18f47q10.h: 38171: extern volatile __bit ADFLTR4 @ (((unsigned) &ADFLTRL)*8) + 4;
[; ;pic18f47q10.h: 38173: extern volatile __bit ADFLTR5 @ (((unsigned) &ADFLTRL)*8) + 5;
[; ;pic18f47q10.h: 38175: extern volatile __bit ADFLTR6 @ (((unsigned) &ADFLTRL)*8) + 6;
[; ;pic18f47q10.h: 38177: extern volatile __bit ADFLTR7 @ (((unsigned) &ADFLTRL)*8) + 7;
[; ;pic18f47q10.h: 38179: extern volatile __bit ADFLTR8 @ (((unsigned) &ADFLTRH)*8) + 0;
[; ;pic18f47q10.h: 38181: extern volatile __bit ADFLTR9 @ (((unsigned) &ADFLTRH)*8) + 1;
[; ;pic18f47q10.h: 38183: extern volatile __bit ADFM @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f47q10.h: 38185: extern volatile __bit ADFM0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f47q10.h: 38187: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic18f47q10.h: 38189: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic18f47q10.h: 38191: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f47q10.h: 38193: extern volatile __bit ADGPOL @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f47q10.h: 38195: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f47q10.h: 38197: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f47q10.h: 38199: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f47q10.h: 38201: extern volatile __bit ADIPEN @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f47q10.h: 38203: extern volatile __bit ADLTH0 @ (((unsigned) &ADLTHL)*8) + 0;
[; ;pic18f47q10.h: 38205: extern volatile __bit ADLTH1 @ (((unsigned) &ADLTHL)*8) + 1;
[; ;pic18f47q10.h: 38207: extern volatile __bit ADLTH10 @ (((unsigned) &ADLTHH)*8) + 2;
[; ;pic18f47q10.h: 38209: extern volatile __bit ADLTH11 @ (((unsigned) &ADLTHH)*8) + 3;
[; ;pic18f47q10.h: 38211: extern volatile __bit ADLTH12 @ (((unsigned) &ADLTHH)*8) + 4;
[; ;pic18f47q10.h: 38213: extern volatile __bit ADLTH13 @ (((unsigned) &ADLTHH)*8) + 5;
[; ;pic18f47q10.h: 38215: extern volatile __bit ADLTH14 @ (((unsigned) &ADLTHH)*8) + 6;
[; ;pic18f47q10.h: 38217: extern volatile __bit ADLTH15 @ (((unsigned) &ADLTHH)*8) + 7;
[; ;pic18f47q10.h: 38219: extern volatile __bit ADLTH2 @ (((unsigned) &ADLTHL)*8) + 2;
[; ;pic18f47q10.h: 38221: extern volatile __bit ADLTH3 @ (((unsigned) &ADLTHL)*8) + 3;
[; ;pic18f47q10.h: 38223: extern volatile __bit ADLTH4 @ (((unsigned) &ADLTHL)*8) + 4;
[; ;pic18f47q10.h: 38225: extern volatile __bit ADLTH5 @ (((unsigned) &ADLTHL)*8) + 5;
[; ;pic18f47q10.h: 38227: extern volatile __bit ADLTH6 @ (((unsigned) &ADLTHL)*8) + 6;
[; ;pic18f47q10.h: 38229: extern volatile __bit ADLTH7 @ (((unsigned) &ADLTHL)*8) + 7;
[; ;pic18f47q10.h: 38231: extern volatile __bit ADLTH8 @ (((unsigned) &ADLTHH)*8) + 0;
[; ;pic18f47q10.h: 38233: extern volatile __bit ADLTH9 @ (((unsigned) &ADLTHH)*8) + 1;
[; ;pic18f47q10.h: 38235: extern volatile __bit ADLTHR @ (((unsigned) &ADSTAT)*8) + 5;
[; ;pic18f47q10.h: 38237: extern volatile __bit ADMATH @ (((unsigned) &ADSTAT)*8) + 4;
[; ;pic18f47q10.h: 38239: extern volatile __bit ADMD0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f47q10.h: 38241: extern volatile __bit ADMD1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f47q10.h: 38243: extern volatile __bit ADMD2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f47q10.h: 38245: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f47q10.h: 38247: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f47q10.h: 38249: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f47q10.h: 38251: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f47q10.h: 38253: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f47q10.h: 38255: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f47q10.h: 38257: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f47q10.h: 38259: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f47q10.h: 38261: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f47q10.h: 38263: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f47q10.h: 38265: extern volatile __bit ADNREF @ (((unsigned) &ADREF)*8) + 4;
[; ;pic18f47q10.h: 38267: extern volatile __bit ADOEN @ (((unsigned) &OSCEN)*8) + 2;
[; ;pic18f47q10.h: 38269: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f47q10.h: 38271: extern volatile __bit ADOR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic18f47q10.h: 38273: extern volatile __bit ADPCH0 @ (((unsigned) &ADPCH)*8) + 0;
[; ;pic18f47q10.h: 38275: extern volatile __bit ADPCH1 @ (((unsigned) &ADPCH)*8) + 1;
[; ;pic18f47q10.h: 38277: extern volatile __bit ADPCH2 @ (((unsigned) &ADPCH)*8) + 2;
[; ;pic18f47q10.h: 38279: extern volatile __bit ADPCH3 @ (((unsigned) &ADPCH)*8) + 3;
[; ;pic18f47q10.h: 38281: extern volatile __bit ADPCH4 @ (((unsigned) &ADPCH)*8) + 4;
[; ;pic18f47q10.h: 38283: extern volatile __bit ADPCH5 @ (((unsigned) &ADPCH)*8) + 5;
[; ;pic18f47q10.h: 38285: extern volatile __bit ADPPOL @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f47q10.h: 38287: extern volatile __bit ADPRE0 @ (((unsigned) &ADPRE)*8) + 0;
[; ;pic18f47q10.h: 38289: extern volatile __bit ADPRE1 @ (((unsigned) &ADPRE)*8) + 1;
[; ;pic18f47q10.h: 38291: extern volatile __bit ADPRE2 @ (((unsigned) &ADPRE)*8) + 2;
[; ;pic18f47q10.h: 38293: extern volatile __bit ADPRE3 @ (((unsigned) &ADPRE)*8) + 3;
[; ;pic18f47q10.h: 38295: extern volatile __bit ADPRE4 @ (((unsigned) &ADPRE)*8) + 4;
[; ;pic18f47q10.h: 38297: extern volatile __bit ADPRE5 @ (((unsigned) &ADPRE)*8) + 5;
[; ;pic18f47q10.h: 38299: extern volatile __bit ADPRE6 @ (((unsigned) &ADPRE)*8) + 6;
[; ;pic18f47q10.h: 38301: extern volatile __bit ADPRE7 @ (((unsigned) &ADPRE)*8) + 7;
[; ;pic18f47q10.h: 38303: extern volatile __bit ADPREF0 @ (((unsigned) &ADREF)*8) + 0;
[; ;pic18f47q10.h: 38305: extern volatile __bit ADPREF1 @ (((unsigned) &ADREF)*8) + 1;
[; ;pic18f47q10.h: 38307: extern volatile __bit ADPREV0 @ (((unsigned) &ADPREVL)*8) + 0;
[; ;pic18f47q10.h: 38309: extern volatile __bit ADPREV1 @ (((unsigned) &ADPREVL)*8) + 1;
[; ;pic18f47q10.h: 38311: extern volatile __bit ADPREV10 @ (((unsigned) &ADPREVH)*8) + 2;
[; ;pic18f47q10.h: 38313: extern volatile __bit ADPREV11 @ (((unsigned) &ADPREVH)*8) + 3;
[; ;pic18f47q10.h: 38315: extern volatile __bit ADPREV12 @ (((unsigned) &ADPREVH)*8) + 4;
[; ;pic18f47q10.h: 38317: extern volatile __bit ADPREV13 @ (((unsigned) &ADPREVH)*8) + 5;
[; ;pic18f47q10.h: 38319: extern volatile __bit ADPREV14 @ (((unsigned) &ADPREVH)*8) + 6;
[; ;pic18f47q10.h: 38321: extern volatile __bit ADPREV15 @ (((unsigned) &ADPREVH)*8) + 7;
[; ;pic18f47q10.h: 38323: extern volatile __bit ADPREV2 @ (((unsigned) &ADPREVL)*8) + 2;
[; ;pic18f47q10.h: 38325: extern volatile __bit ADPREV3 @ (((unsigned) &ADPREVL)*8) + 3;
[; ;pic18f47q10.h: 38327: extern volatile __bit ADPREV4 @ (((unsigned) &ADPREVL)*8) + 4;
[; ;pic18f47q10.h: 38329: extern volatile __bit ADPREV5 @ (((unsigned) &ADPREVL)*8) + 5;
[; ;pic18f47q10.h: 38331: extern volatile __bit ADPREV6 @ (((unsigned) &ADPREVL)*8) + 6;
[; ;pic18f47q10.h: 38333: extern volatile __bit ADPREV7 @ (((unsigned) &ADPREVL)*8) + 7;
[; ;pic18f47q10.h: 38335: extern volatile __bit ADPREV8 @ (((unsigned) &ADPREVH)*8) + 0;
[; ;pic18f47q10.h: 38337: extern volatile __bit ADPREV9 @ (((unsigned) &ADPREVH)*8) + 1;
[; ;pic18f47q10.h: 38339: extern volatile __bit ADPSIS @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f47q10.h: 38341: extern volatile __bit ADRES0 @ (((unsigned) &ADRESL)*8) + 0;
[; ;pic18f47q10.h: 38343: extern volatile __bit ADRES1 @ (((unsigned) &ADRESL)*8) + 1;
[; ;pic18f47q10.h: 38345: extern volatile __bit ADRES10 @ (((unsigned) &ADRESH)*8) + 2;
[; ;pic18f47q10.h: 38347: extern volatile __bit ADRES11 @ (((unsigned) &ADRESH)*8) + 3;
[; ;pic18f47q10.h: 38349: extern volatile __bit ADRES12 @ (((unsigned) &ADRESH)*8) + 4;
[; ;pic18f47q10.h: 38351: extern volatile __bit ADRES13 @ (((unsigned) &ADRESH)*8) + 5;
[; ;pic18f47q10.h: 38353: extern volatile __bit ADRES14 @ (((unsigned) &ADRESH)*8) + 6;
[; ;pic18f47q10.h: 38355: extern volatile __bit ADRES15 @ (((unsigned) &ADRESH)*8) + 7;
[; ;pic18f47q10.h: 38357: extern volatile __bit ADRES2 @ (((unsigned) &ADRESL)*8) + 2;
[; ;pic18f47q10.h: 38359: extern volatile __bit ADRES3 @ (((unsigned) &ADRESL)*8) + 3;
[; ;pic18f47q10.h: 38361: extern volatile __bit ADRES4 @ (((unsigned) &ADRESL)*8) + 4;
[; ;pic18f47q10.h: 38363: extern volatile __bit ADRES5 @ (((unsigned) &ADRESL)*8) + 5;
[; ;pic18f47q10.h: 38365: extern volatile __bit ADRES6 @ (((unsigned) &ADRESL)*8) + 6;
[; ;pic18f47q10.h: 38367: extern volatile __bit ADRES7 @ (((unsigned) &ADRESL)*8) + 7;
[; ;pic18f47q10.h: 38369: extern volatile __bit ADRES8 @ (((unsigned) &ADRESH)*8) + 0;
[; ;pic18f47q10.h: 38371: extern volatile __bit ADRES9 @ (((unsigned) &ADRESH)*8) + 1;
[; ;pic18f47q10.h: 38373: extern volatile __bit ADRPT0 @ (((unsigned) &ADRPT)*8) + 0;
[; ;pic18f47q10.h: 38375: extern volatile __bit ADRPT1 @ (((unsigned) &ADRPT)*8) + 1;
[; ;pic18f47q10.h: 38377: extern volatile __bit ADRPT2 @ (((unsigned) &ADRPT)*8) + 2;
[; ;pic18f47q10.h: 38379: extern volatile __bit ADRPT3 @ (((unsigned) &ADRPT)*8) + 3;
[; ;pic18f47q10.h: 38381: extern volatile __bit ADRPT4 @ (((unsigned) &ADRPT)*8) + 4;
[; ;pic18f47q10.h: 38383: extern volatile __bit ADRPT5 @ (((unsigned) &ADRPT)*8) + 5;
[; ;pic18f47q10.h: 38385: extern volatile __bit ADRPT6 @ (((unsigned) &ADRPT)*8) + 6;
[; ;pic18f47q10.h: 38387: extern volatile __bit ADRPT7 @ (((unsigned) &ADRPT)*8) + 7;
[; ;pic18f47q10.h: 38389: extern volatile __bit ADSOI @ (((unsigned) &ADCON3)*8) + 3;
[; ;pic18f47q10.h: 38391: extern volatile __bit ADSTAT0 @ (((unsigned) &ADSTAT)*8) + 0;
[; ;pic18f47q10.h: 38393: extern volatile __bit ADSTAT1 @ (((unsigned) &ADSTAT)*8) + 1;
[; ;pic18f47q10.h: 38395: extern volatile __bit ADSTAT2 @ (((unsigned) &ADSTAT)*8) + 2;
[; ;pic18f47q10.h: 38397: extern volatile __bit ADSTPT0 @ (((unsigned) &ADSTPTL)*8) + 0;
[; ;pic18f47q10.h: 38399: extern volatile __bit ADSTPT1 @ (((unsigned) &ADSTPTL)*8) + 1;
[; ;pic18f47q10.h: 38401: extern volatile __bit ADSTPT10 @ (((unsigned) &ADSTPTH)*8) + 2;
[; ;pic18f47q10.h: 38403: extern volatile __bit ADSTPT11 @ (((unsigned) &ADSTPTH)*8) + 3;
[; ;pic18f47q10.h: 38405: extern volatile __bit ADSTPT12 @ (((unsigned) &ADSTPTH)*8) + 4;
[; ;pic18f47q10.h: 38407: extern volatile __bit ADSTPT13 @ (((unsigned) &ADSTPTH)*8) + 5;
[; ;pic18f47q10.h: 38409: extern volatile __bit ADSTPT14 @ (((unsigned) &ADSTPTH)*8) + 6;
[; ;pic18f47q10.h: 38411: extern volatile __bit ADSTPT15 @ (((unsigned) &ADSTPTH)*8) + 7;
[; ;pic18f47q10.h: 38413: extern volatile __bit ADSTPT2 @ (((unsigned) &ADSTPTL)*8) + 2;
[; ;pic18f47q10.h: 38415: extern volatile __bit ADSTPT3 @ (((unsigned) &ADSTPTL)*8) + 3;
[; ;pic18f47q10.h: 38417: extern volatile __bit ADSTPT4 @ (((unsigned) &ADSTPTL)*8) + 4;
[; ;pic18f47q10.h: 38419: extern volatile __bit ADSTPT5 @ (((unsigned) &ADSTPTL)*8) + 5;
[; ;pic18f47q10.h: 38421: extern volatile __bit ADSTPT6 @ (((unsigned) &ADSTPTL)*8) + 6;
[; ;pic18f47q10.h: 38423: extern volatile __bit ADSTPT7 @ (((unsigned) &ADSTPTL)*8) + 7;
[; ;pic18f47q10.h: 38425: extern volatile __bit ADSTPT8 @ (((unsigned) &ADSTPTH)*8) + 0;
[; ;pic18f47q10.h: 38427: extern volatile __bit ADSTPT9 @ (((unsigned) &ADSTPTH)*8) + 1;
[; ;pic18f47q10.h: 38429: extern volatile __bit ADTIE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f47q10.h: 38431: extern volatile __bit ADTIF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f47q10.h: 38433: extern volatile __bit ADTIP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f47q10.h: 38435: extern volatile __bit ADTMD0 @ (((unsigned) &ADCON3)*8) + 0;
[; ;pic18f47q10.h: 38437: extern volatile __bit ADTMD1 @ (((unsigned) &ADCON3)*8) + 1;
[; ;pic18f47q10.h: 38439: extern volatile __bit ADTMD2 @ (((unsigned) &ADCON3)*8) + 2;
[; ;pic18f47q10.h: 38441: extern volatile __bit ADUTH0 @ (((unsigned) &ADUTHL)*8) + 0;
[; ;pic18f47q10.h: 38443: extern volatile __bit ADUTH1 @ (((unsigned) &ADUTHL)*8) + 1;
[; ;pic18f47q10.h: 38445: extern volatile __bit ADUTH10 @ (((unsigned) &ADUTHH)*8) + 2;
[; ;pic18f47q10.h: 38447: extern volatile __bit ADUTH11 @ (((unsigned) &ADUTHH)*8) + 3;
[; ;pic18f47q10.h: 38449: extern volatile __bit ADUTH12 @ (((unsigned) &ADUTHH)*8) + 4;
[; ;pic18f47q10.h: 38451: extern volatile __bit ADUTH13 @ (((unsigned) &ADUTHH)*8) + 5;
[; ;pic18f47q10.h: 38453: extern volatile __bit ADUTH14 @ (((unsigned) &ADUTHH)*8) + 6;
[; ;pic18f47q10.h: 38455: extern volatile __bit ADUTH15 @ (((unsigned) &ADUTHH)*8) + 7;
[; ;pic18f47q10.h: 38457: extern volatile __bit ADUTH2 @ (((unsigned) &ADUTHL)*8) + 2;
[; ;pic18f47q10.h: 38459: extern volatile __bit ADUTH3 @ (((unsigned) &ADUTHL)*8) + 3;
[; ;pic18f47q10.h: 38461: extern volatile __bit ADUTH4 @ (((unsigned) &ADUTHL)*8) + 4;
[; ;pic18f47q10.h: 38463: extern volatile __bit ADUTH5 @ (((unsigned) &ADUTHL)*8) + 5;
[; ;pic18f47q10.h: 38465: extern volatile __bit ADUTH6 @ (((unsigned) &ADUTHL)*8) + 6;
[; ;pic18f47q10.h: 38467: extern volatile __bit ADUTH7 @ (((unsigned) &ADUTHL)*8) + 7;
[; ;pic18f47q10.h: 38469: extern volatile __bit ADUTH8 @ (((unsigned) &ADUTHH)*8) + 0;
[; ;pic18f47q10.h: 38471: extern volatile __bit ADUTH9 @ (((unsigned) &ADUTHH)*8) + 1;
[; ;pic18f47q10.h: 38473: extern volatile __bit ADUTHR @ (((unsigned) &ADSTAT)*8) + 6;
[; ;pic18f47q10.h: 38475: extern volatile __bit ANSELA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic18f47q10.h: 38477: extern volatile __bit ANSELA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic18f47q10.h: 38479: extern volatile __bit ANSELA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic18f47q10.h: 38481: extern volatile __bit ANSELA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic18f47q10.h: 38483: extern volatile __bit ANSELA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic18f47q10.h: 38485: extern volatile __bit ANSELA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic18f47q10.h: 38487: extern volatile __bit ANSELA6 @ (((unsigned) &ANSELA)*8) + 6;
[; ;pic18f47q10.h: 38489: extern volatile __bit ANSELA7 @ (((unsigned) &ANSELA)*8) + 7;
[; ;pic18f47q10.h: 38491: extern volatile __bit ANSELB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic18f47q10.h: 38493: extern volatile __bit ANSELB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic18f47q10.h: 38495: extern volatile __bit ANSELB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic18f47q10.h: 38497: extern volatile __bit ANSELB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic18f47q10.h: 38499: extern volatile __bit ANSELB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic18f47q10.h: 38501: extern volatile __bit ANSELB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic18f47q10.h: 38503: extern volatile __bit ANSELB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic18f47q10.h: 38505: extern volatile __bit ANSELB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic18f47q10.h: 38507: extern volatile __bit ANSELC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic18f47q10.h: 38509: extern volatile __bit ANSELC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic18f47q10.h: 38511: extern volatile __bit ANSELC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic18f47q10.h: 38513: extern volatile __bit ANSELC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic18f47q10.h: 38515: extern volatile __bit ANSELC4 @ (((unsigned) &ANSELC)*8) + 4;
[; ;pic18f47q10.h: 38517: extern volatile __bit ANSELC5 @ (((unsigned) &ANSELC)*8) + 5;
[; ;pic18f47q10.h: 38519: extern volatile __bit ANSELC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic18f47q10.h: 38521: extern volatile __bit ANSELC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic18f47q10.h: 38523: extern volatile __bit ANSELD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic18f47q10.h: 38525: extern volatile __bit ANSELD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic18f47q10.h: 38527: extern volatile __bit ANSELD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic18f47q10.h: 38529: extern volatile __bit ANSELD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic18f47q10.h: 38531: extern volatile __bit ANSELD4 @ (((unsigned) &ANSELD)*8) + 4;
[; ;pic18f47q10.h: 38533: extern volatile __bit ANSELD5 @ (((unsigned) &ANSELD)*8) + 5;
[; ;pic18f47q10.h: 38535: extern volatile __bit ANSELD6 @ (((unsigned) &ANSELD)*8) + 6;
[; ;pic18f47q10.h: 38537: extern volatile __bit ANSELD7 @ (((unsigned) &ANSELD)*8) + 7;
[; ;pic18f47q10.h: 38539: extern volatile __bit ANSELE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic18f47q10.h: 38541: extern volatile __bit ANSELE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic18f47q10.h: 38543: extern volatile __bit ANSELE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic18f47q10.h: 38545: extern volatile __bit AS0E @ (((unsigned) &CWG1AS1)*8) + 0;
[; ;pic18f47q10.h: 38547: extern volatile __bit AS1E @ (((unsigned) &CWG1AS1)*8) + 1;
[; ;pic18f47q10.h: 38549: extern volatile __bit AS2E @ (((unsigned) &CWG1AS1)*8) + 2;
[; ;pic18f47q10.h: 38551: extern volatile __bit AS3E @ (((unsigned) &CWG1AS1)*8) + 3;
[; ;pic18f47q10.h: 38553: extern volatile __bit AS4E @ (((unsigned) &CWG1AS1)*8) + 4;
[; ;pic18f47q10.h: 38555: extern volatile __bit AS5E @ (((unsigned) &CWG1AS1)*8) + 5;
[; ;pic18f47q10.h: 38557: extern volatile __bit BCL1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f47q10.h: 38559: extern volatile __bit BCL1IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f47q10.h: 38561: extern volatile __bit BCL1IP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f47q10.h: 38563: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f47q10.h: 38565: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f47q10.h: 38567: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f47q10.h: 38569: extern volatile __bit BCLIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f47q10.h: 38571: extern volatile __bit BCLIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f47q10.h: 38573: extern volatile __bit BCLIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f47q10.h: 38575: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f47q10.h: 38577: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f47q10.h: 38579: extern volatile __bit BIT @ (((unsigned) &MDCON0)*8) + 0;
[; ;pic18f47q10.h: 38581: extern volatile __bit BOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f47q10.h: 38583: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic18f47q10.h: 38585: extern volatile __bit C1EN @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic18f47q10.h: 38587: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic18f47q10.h: 38589: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f47q10.h: 38591: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f47q10.h: 38593: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic18f47q10.h: 38595: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic18f47q10.h: 38597: extern volatile __bit C1IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f47q10.h: 38599: extern volatile __bit C1NCH0 @ (((unsigned) &CM1NCH)*8) + 0;
[; ;pic18f47q10.h: 38601: extern volatile __bit C1NCH1 @ (((unsigned) &CM1NCH)*8) + 1;
[; ;pic18f47q10.h: 38603: extern volatile __bit C1NCH2 @ (((unsigned) &CM1NCH)*8) + 2;
[; ;pic18f47q10.h: 38605: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic18f47q10.h: 38607: extern volatile __bit C1PCH0 @ (((unsigned) &CM1PCH)*8) + 0;
[; ;pic18f47q10.h: 38609: extern volatile __bit C1PCH1 @ (((unsigned) &CM1PCH)*8) + 1;
[; ;pic18f47q10.h: 38611: extern volatile __bit C1PCH2 @ (((unsigned) &CM1PCH)*8) + 2;
[; ;pic18f47q10.h: 38613: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic18f47q10.h: 38615: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic18f47q10.h: 38617: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic18f47q10.h: 38619: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic18f47q10.h: 38621: extern volatile __bit C2EN @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic18f47q10.h: 38623: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic18f47q10.h: 38625: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f47q10.h: 38627: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f47q10.h: 38629: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic18f47q10.h: 38631: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic18f47q10.h: 38633: extern volatile __bit C2IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f47q10.h: 38635: extern volatile __bit C2NCH0 @ (((unsigned) &CM2NCH)*8) + 0;
[; ;pic18f47q10.h: 38637: extern volatile __bit C2NCH1 @ (((unsigned) &CM2NCH)*8) + 1;
[; ;pic18f47q10.h: 38639: extern volatile __bit C2NCH2 @ (((unsigned) &CM2NCH)*8) + 2;
[; ;pic18f47q10.h: 38641: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic18f47q10.h: 38643: extern volatile __bit C2PCH0 @ (((unsigned) &CM2PCH)*8) + 0;
[; ;pic18f47q10.h: 38645: extern volatile __bit C2PCH1 @ (((unsigned) &CM2PCH)*8) + 1;
[; ;pic18f47q10.h: 38647: extern volatile __bit C2PCH2 @ (((unsigned) &CM2PCH)*8) + 2;
[; ;pic18f47q10.h: 38649: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic18f47q10.h: 38651: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic18f47q10.h: 38653: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic18f47q10.h: 38655: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic18f47q10.h: 38657: extern volatile __bit CAL01 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f47q10.h: 38659: extern volatile __bit CAL03 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f47q10.h: 38661: extern volatile __bit CAL05 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f47q10.h: 38663: extern volatile __bit CAL11 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f47q10.h: 38665: extern volatile __bit CAL13 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f47q10.h: 38667: extern volatile __bit CAL15 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f47q10.h: 38669: extern volatile __bit CAL21 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f47q10.h: 38671: extern volatile __bit CAL23 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f47q10.h: 38673: extern volatile __bit CAL25 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f47q10.h: 38675: extern volatile __bit CAL31 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f47q10.h: 38677: extern volatile __bit CAL33 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f47q10.h: 38679: extern volatile __bit CAL35 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f47q10.h: 38681: extern volatile __bit CAL41 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f47q10.h: 38683: extern volatile __bit CAL43 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f47q10.h: 38685: extern volatile __bit CAL45 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f47q10.h: 38687: extern volatile __bit CAL51 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f47q10.h: 38689: extern volatile __bit CAL53 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f47q10.h: 38691: extern volatile __bit CAL55 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f47q10.h: 38693: extern volatile __bit CAL61 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f47q10.h: 38695: extern volatile __bit CAL63 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f47q10.h: 38697: extern volatile __bit CAL65 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f47q10.h: 38699: extern volatile __bit CAL71 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f47q10.h: 38701: extern volatile __bit CAL73 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f47q10.h: 38703: extern volatile __bit CAL75 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f47q10.h: 38705: extern volatile __bit CCP1CTS0 @ (((unsigned) &CCP1CAP)*8) + 0;
[; ;pic18f47q10.h: 38707: extern volatile __bit CCP1CTS1 @ (((unsigned) &CCP1CAP)*8) + 1;
[; ;pic18f47q10.h: 38709: extern volatile __bit CCP1EN @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f47q10.h: 38711: extern volatile __bit CCP1FMT @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f47q10.h: 38713: extern volatile __bit CCP1IE @ (((unsigned) &PIE6)*8) + 0;
[; ;pic18f47q10.h: 38715: extern volatile __bit CCP1IF @ (((unsigned) &PIR6)*8) + 0;
[; ;pic18f47q10.h: 38717: extern volatile __bit CCP1IP @ (((unsigned) &IPR6)*8) + 0;
[; ;pic18f47q10.h: 38719: extern volatile __bit CCP1MD @ (((unsigned) &PMD3)*8) + 0;
[; ;pic18f47q10.h: 38721: extern volatile __bit CCP1MODE0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f47q10.h: 38723: extern volatile __bit CCP1MODE1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f47q10.h: 38725: extern volatile __bit CCP1MODE2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f47q10.h: 38727: extern volatile __bit CCP1MODE3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f47q10.h: 38729: extern volatile __bit CCP1OUT @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f47q10.h: 38731: extern volatile __bit CCP1PPS0 @ (((unsigned) &CCP1PPS)*8) + 0;
[; ;pic18f47q10.h: 38733: extern volatile __bit CCP1PPS1 @ (((unsigned) &CCP1PPS)*8) + 1;
[; ;pic18f47q10.h: 38735: extern volatile __bit CCP1PPS2 @ (((unsigned) &CCP1PPS)*8) + 2;
[; ;pic18f47q10.h: 38737: extern volatile __bit CCP1PPS3 @ (((unsigned) &CCP1PPS)*8) + 3;
[; ;pic18f47q10.h: 38739: extern volatile __bit CCP1PPS4 @ (((unsigned) &CCP1PPS)*8) + 4;
[; ;pic18f47q10.h: 38741: extern volatile __bit CCP2CTS0 @ (((unsigned) &CCP2CAP)*8) + 0;
[; ;pic18f47q10.h: 38743: extern volatile __bit CCP2CTS1 @ (((unsigned) &CCP2CAP)*8) + 1;
[; ;pic18f47q10.h: 38745: extern volatile __bit CCP2EN @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f47q10.h: 38747: extern volatile __bit CCP2FMT @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f47q10.h: 38749: extern volatile __bit CCP2IE @ (((unsigned) &PIE6)*8) + 1;
[; ;pic18f47q10.h: 38751: extern volatile __bit CCP2IF @ (((unsigned) &PIR6)*8) + 1;
[; ;pic18f47q10.h: 38753: extern volatile __bit CCP2IP @ (((unsigned) &IPR6)*8) + 1;
[; ;pic18f47q10.h: 38755: extern volatile __bit CCP2MD @ (((unsigned) &PMD3)*8) + 1;
[; ;pic18f47q10.h: 38757: extern volatile __bit CCP2MODE0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f47q10.h: 38759: extern volatile __bit CCP2MODE1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f47q10.h: 38761: extern volatile __bit CCP2MODE2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f47q10.h: 38763: extern volatile __bit CCP2MODE3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f47q10.h: 38765: extern volatile __bit CCP2OUT @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f47q10.h: 38767: extern volatile __bit CCP2PPS0 @ (((unsigned) &CCP2PPS)*8) + 0;
[; ;pic18f47q10.h: 38769: extern volatile __bit CCP2PPS1 @ (((unsigned) &CCP2PPS)*8) + 1;
[; ;pic18f47q10.h: 38771: extern volatile __bit CCP2PPS2 @ (((unsigned) &CCP2PPS)*8) + 2;
[; ;pic18f47q10.h: 38773: extern volatile __bit CCP2PPS3 @ (((unsigned) &CCP2PPS)*8) + 3;
[; ;pic18f47q10.h: 38775: extern volatile __bit CCP2PPS4 @ (((unsigned) &CCP2PPS)*8) + 4;
[; ;pic18f47q10.h: 38777: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic18f47q10.h: 38779: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic18f47q10.h: 38781: extern volatile __bit CDIV0 @ (((unsigned) &OSCCON2)*8) + 0;
[; ;pic18f47q10.h: 38783: extern volatile __bit CDIV1 @ (((unsigned) &OSCCON2)*8) + 1;
[; ;pic18f47q10.h: 38785: extern volatile __bit CDIV2 @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f47q10.h: 38787: extern volatile __bit CDIV3 @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f47q10.h: 38789: extern volatile __bit CHPOL @ (((unsigned) &MDCON1)*8) + 5;
[; ;pic18f47q10.h: 38791: extern volatile __bit CHS0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic18f47q10.h: 38793: extern volatile __bit CHS1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic18f47q10.h: 38795: extern volatile __bit CHS2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic18f47q10.h: 38797: extern volatile __bit CHSYNC @ (((unsigned) &MDCON1)*8) + 4;
[; ;pic18f47q10.h: 38799: extern volatile __bit CK2PPS0 @ (((unsigned) &CK2PPS)*8) + 0;
[; ;pic18f47q10.h: 38801: extern volatile __bit CK2PPS1 @ (((unsigned) &CK2PPS)*8) + 1;
[; ;pic18f47q10.h: 38803: extern volatile __bit CK2PPS2 @ (((unsigned) &CK2PPS)*8) + 2;
[; ;pic18f47q10.h: 38805: extern volatile __bit CK2PPS3 @ (((unsigned) &CK2PPS)*8) + 3;
[; ;pic18f47q10.h: 38807: extern volatile __bit CK2PPS4 @ (((unsigned) &CK2PPS)*8) + 4;
[; ;pic18f47q10.h: 38809: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f47q10.h: 38811: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f47q10.h: 38813: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f47q10.h: 38815: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f47q10.h: 38817: extern volatile __bit CLC1IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f47q10.h: 38819: extern volatile __bit CLC1IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f47q10.h: 38821: extern volatile __bit CLC1IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f47q10.h: 38823: extern volatile __bit CLC1MD @ (((unsigned) &PMD5)*8) + 4;
[; ;pic18f47q10.h: 38825: extern volatile __bit CLC1PPS0 @ (((unsigned) &CLC1PPS)*8) + 0;
[; ;pic18f47q10.h: 38827: extern volatile __bit CLC1PPS1 @ (((unsigned) &CLC1PPS)*8) + 1;
[; ;pic18f47q10.h: 38829: extern volatile __bit CLC1PPS2 @ (((unsigned) &CLC1PPS)*8) + 2;
[; ;pic18f47q10.h: 38831: extern volatile __bit CLC1PPS3 @ (((unsigned) &CLC1PPS)*8) + 3;
[; ;pic18f47q10.h: 38833: extern volatile __bit CLC1PPS4 @ (((unsigned) &CLC1PPS)*8) + 4;
[; ;pic18f47q10.h: 38835: extern volatile __bit CLC2IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f47q10.h: 38837: extern volatile __bit CLC2IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f47q10.h: 38839: extern volatile __bit CLC2IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f47q10.h: 38841: extern volatile __bit CLC2MD @ (((unsigned) &PMD5)*8) + 5;
[; ;pic18f47q10.h: 38843: extern volatile __bit CLC2PPS0 @ (((unsigned) &CLC2PPS)*8) + 0;
[; ;pic18f47q10.h: 38845: extern volatile __bit CLC2PPS1 @ (((unsigned) &CLC2PPS)*8) + 1;
[; ;pic18f47q10.h: 38847: extern volatile __bit CLC2PPS2 @ (((unsigned) &CLC2PPS)*8) + 2;
[; ;pic18f47q10.h: 38849: extern volatile __bit CLC2PPS3 @ (((unsigned) &CLC2PPS)*8) + 3;
[; ;pic18f47q10.h: 38851: extern volatile __bit CLC2PPS4 @ (((unsigned) &CLC2PPS)*8) + 4;
[; ;pic18f47q10.h: 38853: extern volatile __bit CLC3IE @ (((unsigned) &PIE5)*8) + 6;
[; ;pic18f47q10.h: 38855: extern volatile __bit CLC3IF @ (((unsigned) &PIR5)*8) + 6;
[; ;pic18f47q10.h: 38857: extern volatile __bit CLC3IP @ (((unsigned) &IPR5)*8) + 6;
[; ;pic18f47q10.h: 38859: extern volatile __bit CLC3MD @ (((unsigned) &PMD5)*8) + 6;
[; ;pic18f47q10.h: 38861: extern volatile __bit CLC3PPS0 @ (((unsigned) &CLC3PPS)*8) + 0;
[; ;pic18f47q10.h: 38863: extern volatile __bit CLC3PPS1 @ (((unsigned) &CLC3PPS)*8) + 1;
[; ;pic18f47q10.h: 38865: extern volatile __bit CLC3PPS2 @ (((unsigned) &CLC3PPS)*8) + 2;
[; ;pic18f47q10.h: 38867: extern volatile __bit CLC3PPS3 @ (((unsigned) &CLC3PPS)*8) + 3;
[; ;pic18f47q10.h: 38869: extern volatile __bit CLC3PPS4 @ (((unsigned) &CLC3PPS)*8) + 4;
[; ;pic18f47q10.h: 38871: extern volatile __bit CLC4IE @ (((unsigned) &PIE5)*8) + 7;
[; ;pic18f47q10.h: 38873: extern volatile __bit CLC4IF @ (((unsigned) &PIR5)*8) + 7;
[; ;pic18f47q10.h: 38875: extern volatile __bit CLC4IP @ (((unsigned) &IPR5)*8) + 7;
[; ;pic18f47q10.h: 38877: extern volatile __bit CLC4MD @ (((unsigned) &PMD5)*8) + 7;
[; ;pic18f47q10.h: 38879: extern volatile __bit CLC4PPS0 @ (((unsigned) &CLC4PPS)*8) + 0;
[; ;pic18f47q10.h: 38881: extern volatile __bit CLC4PPS1 @ (((unsigned) &CLC4PPS)*8) + 1;
[; ;pic18f47q10.h: 38883: extern volatile __bit CLC4PPS2 @ (((unsigned) &CLC4PPS)*8) + 2;
[; ;pic18f47q10.h: 38885: extern volatile __bit CLC4PPS3 @ (((unsigned) &CLC4PPS)*8) + 3;
[; ;pic18f47q10.h: 38887: extern volatile __bit CLC4PPS4 @ (((unsigned) &CLC4PPS)*8) + 4;
[; ;pic18f47q10.h: 38889: extern volatile __bit CLC5IE @ (((unsigned) &PIE6)*8) + 4;
[; ;pic18f47q10.h: 38891: extern volatile __bit CLC5IF @ (((unsigned) &PIR6)*8) + 4;
[; ;pic18f47q10.h: 38893: extern volatile __bit CLC5IP @ (((unsigned) &IPR6)*8) + 4;
[; ;pic18f47q10.h: 38895: extern volatile __bit CLC5MD @ (((unsigned) &PMD3)*8) + 4;
[; ;pic18f47q10.h: 38897: extern volatile __bit CLC5PPS0 @ (((unsigned) &CLC5PPS)*8) + 0;
[; ;pic18f47q10.h: 38899: extern volatile __bit CLC5PPS1 @ (((unsigned) &CLC5PPS)*8) + 1;
[; ;pic18f47q10.h: 38901: extern volatile __bit CLC5PPS2 @ (((unsigned) &CLC5PPS)*8) + 2;
[; ;pic18f47q10.h: 38903: extern volatile __bit CLC5PPS3 @ (((unsigned) &CLC5PPS)*8) + 3;
[; ;pic18f47q10.h: 38905: extern volatile __bit CLC5PPS4 @ (((unsigned) &CLC5PPS)*8) + 4;
[; ;pic18f47q10.h: 38907: extern volatile __bit CLC6IE @ (((unsigned) &PIE6)*8) + 5;
[; ;pic18f47q10.h: 38909: extern volatile __bit CLC6IF @ (((unsigned) &PIR6)*8) + 5;
[; ;pic18f47q10.h: 38911: extern volatile __bit CLC6IP @ (((unsigned) &IPR6)*8) + 5;
[; ;pic18f47q10.h: 38913: extern volatile __bit CLC6MD @ (((unsigned) &PMD3)*8) + 5;
[; ;pic18f47q10.h: 38915: extern volatile __bit CLC6PPS0 @ (((unsigned) &CLC6PPS)*8) + 0;
[; ;pic18f47q10.h: 38917: extern volatile __bit CLC6PPS1 @ (((unsigned) &CLC6PPS)*8) + 1;
[; ;pic18f47q10.h: 38919: extern volatile __bit CLC6PPS2 @ (((unsigned) &CLC6PPS)*8) + 2;
[; ;pic18f47q10.h: 38921: extern volatile __bit CLC6PPS3 @ (((unsigned) &CLC6PPS)*8) + 3;
[; ;pic18f47q10.h: 38923: extern volatile __bit CLC6PPS4 @ (((unsigned) &CLC6PPS)*8) + 4;
[; ;pic18f47q10.h: 38925: extern volatile __bit CLC7IE @ (((unsigned) &PIE6)*8) + 6;
[; ;pic18f47q10.h: 38927: extern volatile __bit CLC7IF @ (((unsigned) &PIR6)*8) + 6;
[; ;pic18f47q10.h: 38929: extern volatile __bit CLC7IP @ (((unsigned) &IPR6)*8) + 6;
[; ;pic18f47q10.h: 38931: extern volatile __bit CLC7MD @ (((unsigned) &PMD3)*8) + 6;
[; ;pic18f47q10.h: 38933: extern volatile __bit CLC7PPS0 @ (((unsigned) &CLC7PPS)*8) + 0;
[; ;pic18f47q10.h: 38935: extern volatile __bit CLC7PPS1 @ (((unsigned) &CLC7PPS)*8) + 1;
[; ;pic18f47q10.h: 38937: extern volatile __bit CLC7PPS2 @ (((unsigned) &CLC7PPS)*8) + 2;
[; ;pic18f47q10.h: 38939: extern volatile __bit CLC7PPS3 @ (((unsigned) &CLC7PPS)*8) + 3;
[; ;pic18f47q10.h: 38941: extern volatile __bit CLC7PPS4 @ (((unsigned) &CLC7PPS)*8) + 4;
[; ;pic18f47q10.h: 38943: extern volatile __bit CLC8IE @ (((unsigned) &PIE6)*8) + 7;
[; ;pic18f47q10.h: 38945: extern volatile __bit CLC8IF @ (((unsigned) &PIR6)*8) + 7;
[; ;pic18f47q10.h: 38947: extern volatile __bit CLC8IP @ (((unsigned) &IPR6)*8) + 7;
[; ;pic18f47q10.h: 38949: extern volatile __bit CLC8MD @ (((unsigned) &PMD3)*8) + 7;
[; ;pic18f47q10.h: 38951: extern volatile __bit CLC8PPS0 @ (((unsigned) &CLC8PPS)*8) + 0;
[; ;pic18f47q10.h: 38953: extern volatile __bit CLC8PPS1 @ (((unsigned) &CLC8PPS)*8) + 1;
[; ;pic18f47q10.h: 38955: extern volatile __bit CLC8PPS2 @ (((unsigned) &CLC8PPS)*8) + 2;
[; ;pic18f47q10.h: 38957: extern volatile __bit CLC8PPS3 @ (((unsigned) &CLC8PPS)*8) + 3;
[; ;pic18f47q10.h: 38959: extern volatile __bit CLC8PPS4 @ (((unsigned) &CLC8PPS)*8) + 4;
[; ;pic18f47q10.h: 38961: extern volatile __bit CLK0 @ (((unsigned) &CLKRCLK)*8) + 0;
[; ;pic18f47q10.h: 38963: extern volatile __bit CLK1 @ (((unsigned) &CLKRCLK)*8) + 1;
[; ;pic18f47q10.h: 38965: extern volatile __bit CLK2 @ (((unsigned) &CLKRCLK)*8) + 2;
[; ;pic18f47q10.h: 38967: extern volatile __bit CLKRCLK0 @ (((unsigned) &CLKRCLK)*8) + 0;
[; ;pic18f47q10.h: 38969: extern volatile __bit CLKRCLK1 @ (((unsigned) &CLKRCLK)*8) + 1;
[; ;pic18f47q10.h: 38971: extern volatile __bit CLKRCLK2 @ (((unsigned) &CLKRCLK)*8) + 2;
[; ;pic18f47q10.h: 38973: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic18f47q10.h: 38975: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic18f47q10.h: 38977: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic18f47q10.h: 38979: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic18f47q10.h: 38981: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic18f47q10.h: 38983: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic18f47q10.h: 38985: extern volatile __bit CLKRMD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f47q10.h: 38987: extern volatile __bit CLPOL @ (((unsigned) &MDCON1)*8) + 1;
[; ;pic18f47q10.h: 38989: extern volatile __bit CLS0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic18f47q10.h: 38991: extern volatile __bit CLS1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic18f47q10.h: 38993: extern volatile __bit CLS2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic18f47q10.h: 38995: extern volatile __bit CLSYNC @ (((unsigned) &MDCON1)*8) + 0;
[; ;pic18f47q10.h: 38997: extern volatile __bit CMP1MD @ (((unsigned) &PMD2)*8) + 1;
[; ;pic18f47q10.h: 38999: extern volatile __bit CMP2MD @ (((unsigned) &PMD2)*8) + 2;
[; ;pic18f47q10.h: 39001: extern volatile __bit COSC0 @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f47q10.h: 39003: extern volatile __bit COSC1 @ (((unsigned) &OSCCON2)*8) + 5;
[; ;pic18f47q10.h: 39005: extern volatile __bit COSC2 @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f47q10.h: 39007: extern volatile __bit CRCEN @ (((unsigned) &CRCCON0)*8) + 7;
[; ;pic18f47q10.h: 39009: extern volatile __bit CRCGO @ (((unsigned) &CRCCON0)*8) + 6;
[; ;pic18f47q10.h: 39011: extern volatile __bit CRCIE @ (((unsigned) &PIE7)*8) + 6;
[; ;pic18f47q10.h: 39013: extern volatile __bit CRCIF @ (((unsigned) &PIR7)*8) + 6;
[; ;pic18f47q10.h: 39015: extern volatile __bit CRCIP @ (((unsigned) &IPR7)*8) + 6;
[; ;pic18f47q10.h: 39017: extern volatile __bit CRCMD @ (((unsigned) &PMD0)*8) + 4;
[; ;pic18f47q10.h: 39019: extern volatile __bit CS @ (((unsigned) &CWG1CLK)*8) + 0;
[; ;pic18f47q10.h: 39021: extern volatile __bit CSWHOLD @ (((unsigned) &OSCCON3)*8) + 7;
[; ;pic18f47q10.h: 39023: extern volatile __bit CSWIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f47q10.h: 39025: extern volatile __bit CSWIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f47q10.h: 39027: extern volatile __bit CSWIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f47q10.h: 39029: extern volatile __bit CWG1CS @ (((unsigned) &CWG1CLK)*8) + 0;
[; ;pic18f47q10.h: 39031: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic18f47q10.h: 39033: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic18f47q10.h: 39035: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic18f47q10.h: 39037: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic18f47q10.h: 39039: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic18f47q10.h: 39041: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic18f47q10.h: 39043: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic18f47q10.h: 39045: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic18f47q10.h: 39047: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic18f47q10.h: 39049: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic18f47q10.h: 39051: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic18f47q10.h: 39053: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic18f47q10.h: 39055: extern volatile __bit CWG1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic18f47q10.h: 39057: extern volatile __bit CWG1IE @ (((unsigned) &PIE7)*8) + 0;
[; ;pic18f47q10.h: 39059: extern volatile __bit CWG1IF @ (((unsigned) &PIR7)*8) + 0;
[; ;pic18f47q10.h: 39061: extern volatile __bit CWG1IN @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic18f47q10.h: 39063: extern volatile __bit CWG1INPPS0 @ (((unsigned) &CWGINPPS)*8) + 0;
[; ;pic18f47q10.h: 39065: extern volatile __bit CWG1INPPS1 @ (((unsigned) &CWGINPPS)*8) + 1;
[; ;pic18f47q10.h: 39067: extern volatile __bit CWG1INPPS2 @ (((unsigned) &CWGINPPS)*8) + 2;
[; ;pic18f47q10.h: 39069: extern volatile __bit CWG1INPPS3 @ (((unsigned) &CWGINPPS)*8) + 3;
[; ;pic18f47q10.h: 39071: extern volatile __bit CWG1INPPS4 @ (((unsigned) &CWGINPPS)*8) + 4;
[; ;pic18f47q10.h: 39073: extern volatile __bit CWG1IP @ (((unsigned) &IPR7)*8) + 0;
[; ;pic18f47q10.h: 39075: extern volatile __bit CWG1ISM0 @ (((unsigned) &CWG1ISM)*8) + 0;
[; ;pic18f47q10.h: 39077: extern volatile __bit CWG1ISM1 @ (((unsigned) &CWG1ISM)*8) + 1;
[; ;pic18f47q10.h: 39079: extern volatile __bit CWG1ISM2 @ (((unsigned) &CWG1ISM)*8) + 2;
[; ;pic18f47q10.h: 39081: extern volatile __bit CWG1ISM3 @ (((unsigned) &CWG1ISM)*8) + 3;
[; ;pic18f47q10.h: 39083: extern volatile __bit CWG1LD @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic18f47q10.h: 39085: extern volatile __bit CWG1LSAC0 @ (((unsigned) &CWG1AS0)*8) + 2;
[; ;pic18f47q10.h: 39087: extern volatile __bit CWG1LSAC1 @ (((unsigned) &CWG1AS0)*8) + 3;
[; ;pic18f47q10.h: 39089: extern volatile __bit CWG1LSBD0 @ (((unsigned) &CWG1AS0)*8) + 4;
[; ;pic18f47q10.h: 39091: extern volatile __bit CWG1LSBD1 @ (((unsigned) &CWG1AS0)*8) + 5;
[; ;pic18f47q10.h: 39093: extern volatile __bit CWG1MD @ (((unsigned) &PMD4)*8) + 0;
[; ;pic18f47q10.h: 39095: extern volatile __bit CWG1MODE0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic18f47q10.h: 39097: extern volatile __bit CWG1MODE1 @ (((unsigned) &CWG1CON0)*8) + 1;
[; ;pic18f47q10.h: 39099: extern volatile __bit CWG1MODE2 @ (((unsigned) &CWG1CON0)*8) + 2;
[; ;pic18f47q10.h: 39101: extern volatile __bit CWG1OVRA @ (((unsigned) &CWG1STR)*8) + 4;
[; ;pic18f47q10.h: 39103: extern volatile __bit CWG1OVRB @ (((unsigned) &CWG1STR)*8) + 5;
[; ;pic18f47q10.h: 39105: extern volatile __bit CWG1OVRC @ (((unsigned) &CWG1STR)*8) + 6;
[; ;pic18f47q10.h: 39107: extern volatile __bit CWG1OVRD @ (((unsigned) &CWG1STR)*8) + 7;
[; ;pic18f47q10.h: 39109: extern volatile __bit CWG1POLA @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic18f47q10.h: 39111: extern volatile __bit CWG1POLB @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic18f47q10.h: 39113: extern volatile __bit CWG1POLC @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic18f47q10.h: 39115: extern volatile __bit CWG1POLD @ (((unsigned) &CWG1CON1)*8) + 3;
[; ;pic18f47q10.h: 39117: extern volatile __bit CWG1REN @ (((unsigned) &CWG1AS0)*8) + 6;
[; ;pic18f47q10.h: 39119: extern volatile __bit CWG1SHUTDOWN @ (((unsigned) &CWG1AS0)*8) + 7;
[; ;pic18f47q10.h: 39121: extern volatile __bit CWG1STRA @ (((unsigned) &CWG1STR)*8) + 0;
[; ;pic18f47q10.h: 39123: extern volatile __bit CWG1STRB @ (((unsigned) &CWG1STR)*8) + 1;
[; ;pic18f47q10.h: 39125: extern volatile __bit CWG1STRC @ (((unsigned) &CWG1STR)*8) + 2;
[; ;pic18f47q10.h: 39127: extern volatile __bit CWG1STRD @ (((unsigned) &CWG1STR)*8) + 3;
[; ;pic18f47q10.h: 39129: extern volatile __bit CWGIE @ (((unsigned) &PIE7)*8) + 0;
[; ;pic18f47q10.h: 39131: extern volatile __bit CWGIF @ (((unsigned) &PIR7)*8) + 0;
[; ;pic18f47q10.h: 39133: extern volatile __bit CWGINPPS0 @ (((unsigned) &CWGINPPS)*8) + 0;
[; ;pic18f47q10.h: 39135: extern volatile __bit CWGINPPS1 @ (((unsigned) &CWGINPPS)*8) + 1;
[; ;pic18f47q10.h: 39137: extern volatile __bit CWGINPPS2 @ (((unsigned) &CWGINPPS)*8) + 2;
[; ;pic18f47q10.h: 39139: extern volatile __bit CWGINPPS3 @ (((unsigned) &CWGINPPS)*8) + 3;
[; ;pic18f47q10.h: 39141: extern volatile __bit CWGINPPS4 @ (((unsigned) &CWGINPPS)*8) + 4;
[; ;pic18f47q10.h: 39143: extern volatile __bit CWGIP @ (((unsigned) &IPR7)*8) + 0;
[; ;pic18f47q10.h: 39145: extern volatile __bit CWGMD @ (((unsigned) &PMD4)*8) + 0;
[; ;pic18f47q10.h: 39147: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39149: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39151: extern volatile __bit DABORT @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f47q10.h: 39153: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic18f47q10.h: 39155: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic18f47q10.h: 39157: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic18f47q10.h: 39159: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic18f47q10.h: 39161: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic18f47q10.h: 39163: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic18f47q10.h: 39165: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic18f47q10.h: 39167: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic18f47q10.h: 39169: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic18f47q10.h: 39171: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic18f47q10.h: 39173: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic18f47q10.h: 39175: extern volatile __bit DACMD @ (((unsigned) &PMD2)*8) + 6;
[; ;pic18f47q10.h: 39177: extern volatile __bit DATA0 @ (((unsigned) &CRCDATL)*8) + 0;
[; ;pic18f47q10.h: 39179: extern volatile __bit DATA1 @ (((unsigned) &CRCDATL)*8) + 1;
[; ;pic18f47q10.h: 39181: extern volatile __bit DATA10 @ (((unsigned) &CRCDATH)*8) + 2;
[; ;pic18f47q10.h: 39183: extern volatile __bit DATA11 @ (((unsigned) &CRCDATH)*8) + 3;
[; ;pic18f47q10.h: 39185: extern volatile __bit DATA12 @ (((unsigned) &CRCDATH)*8) + 4;
[; ;pic18f47q10.h: 39187: extern volatile __bit DATA13 @ (((unsigned) &CRCDATH)*8) + 5;
[; ;pic18f47q10.h: 39189: extern volatile __bit DATA14 @ (((unsigned) &CRCDATH)*8) + 6;
[; ;pic18f47q10.h: 39191: extern volatile __bit DATA15 @ (((unsigned) &CRCDATH)*8) + 7;
[; ;pic18f47q10.h: 39193: extern volatile __bit DATA2 @ (((unsigned) &CRCDATL)*8) + 2;
[; ;pic18f47q10.h: 39195: extern volatile __bit DATA3 @ (((unsigned) &CRCDATL)*8) + 3;
[; ;pic18f47q10.h: 39197: extern volatile __bit DATA4 @ (((unsigned) &CRCDATL)*8) + 4;
[; ;pic18f47q10.h: 39199: extern volatile __bit DATA5 @ (((unsigned) &CRCDATL)*8) + 5;
[; ;pic18f47q10.h: 39201: extern volatile __bit DATA6 @ (((unsigned) &CRCDATL)*8) + 6;
[; ;pic18f47q10.h: 39203: extern volatile __bit DATA7 @ (((unsigned) &CRCDATL)*8) + 7;
[; ;pic18f47q10.h: 39205: extern volatile __bit DATA8 @ (((unsigned) &CRCDATH)*8) + 0;
[; ;pic18f47q10.h: 39207: extern volatile __bit DATA9 @ (((unsigned) &CRCDATH)*8) + 1;
[; ;pic18f47q10.h: 39209: extern volatile __bit DATA_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39211: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39213: extern volatile __bit DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic18f47q10.h: 39215: extern volatile __bit DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic18f47q10.h: 39217: extern volatile __bit DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic18f47q10.h: 39219: extern volatile __bit DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic18f47q10.h: 39221: extern volatile __bit DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic18f47q10.h: 39223: extern volatile __bit DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic18f47q10.h: 39225: extern volatile __bit DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic18f47q10.h: 39227: extern volatile __bit DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic18f47q10.h: 39229: extern volatile __bit DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic18f47q10.h: 39231: extern volatile __bit DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic18f47q10.h: 39233: extern volatile __bit DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic18f47q10.h: 39235: extern volatile __bit DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic18f47q10.h: 39237: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f47q10.h: 39239: extern volatile __bit DIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic18f47q10.h: 39241: extern volatile __bit DIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic18f47q10.h: 39243: extern volatile __bit DIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic18f47q10.h: 39245: extern volatile __bit DLEN0 @ (((unsigned) &CRCCON1)*8) + 4;
[; ;pic18f47q10.h: 39247: extern volatile __bit DLEN1 @ (((unsigned) &CRCCON1)*8) + 5;
[; ;pic18f47q10.h: 39249: extern volatile __bit DLEN2 @ (((unsigned) &CRCCON1)*8) + 6;
[; ;pic18f47q10.h: 39251: extern volatile __bit DLEN3 @ (((unsigned) &CRCCON1)*8) + 7;
[; ;pic18f47q10.h: 39253: extern volatile __bit DOE @ (((unsigned) &CPUDOZE)*8) + 4;
[; ;pic18f47q10.h: 39255: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f47q10.h: 39257: extern volatile __bit DOZE0 @ (((unsigned) &CPUDOZE)*8) + 0;
[; ;pic18f47q10.h: 39259: extern volatile __bit DOZE1 @ (((unsigned) &CPUDOZE)*8) + 1;
[; ;pic18f47q10.h: 39261: extern volatile __bit DOZE2 @ (((unsigned) &CPUDOZE)*8) + 2;
[; ;pic18f47q10.h: 39263: extern volatile __bit DOZEN @ (((unsigned) &CPUDOZE)*8) + 6;
[; ;pic18f47q10.h: 39265: extern volatile __bit DSMMD @ (((unsigned) &PMD5)*8) + 0;
[; ;pic18f47q10.h: 39267: extern volatile __bit D_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39269: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39271: extern volatile __bit D_NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39273: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39275: extern volatile __bit D_nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39277: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39279: extern volatile __bit EMBMD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f47q10.h: 39281: extern volatile __bit EXTOEN @ (((unsigned) &OSCEN)*8) + 7;
[; ;pic18f47q10.h: 39283: extern volatile __bit EXTOR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic18f47q10.h: 39285: extern volatile __bit FRQ0 @ (((unsigned) &OSCFRQ)*8) + 0;
[; ;pic18f47q10.h: 39287: extern volatile __bit FRQ1 @ (((unsigned) &OSCFRQ)*8) + 1;
[; ;pic18f47q10.h: 39289: extern volatile __bit FRQ2 @ (((unsigned) &OSCFRQ)*8) + 2;
[; ;pic18f47q10.h: 39291: extern volatile __bit FRQ3 @ (((unsigned) &OSCFRQ)*8) + 3;
[; ;pic18f47q10.h: 39293: extern volatile __bit FULL @ (((unsigned) &CRCCON0)*8) + 0;
[; ;pic18f47q10.h: 39295: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic18f47q10.h: 39297: extern volatile __bit FVRMD @ (((unsigned) &PMD0)*8) + 6;
[; ;pic18f47q10.h: 39299: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic18f47q10.h: 39301: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic18f47q10.h: 39303: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f47q10.h: 39305: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f47q10.h: 39307: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f47q10.h: 39309: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f47q10.h: 39311: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f47q10.h: 39313: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f47q10.h: 39315: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f47q10.h: 39317: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f47q10.h: 39319: extern volatile __bit HADR0 @ (((unsigned) &SCANHADRL)*8) + 0;
[; ;pic18f47q10.h: 39321: extern volatile __bit HADR1 @ (((unsigned) &SCANHADRL)*8) + 1;
[; ;pic18f47q10.h: 39323: extern volatile __bit HADR10 @ (((unsigned) &SCANHADRH)*8) + 2;
[; ;pic18f47q10.h: 39325: extern volatile __bit HADR11 @ (((unsigned) &SCANHADRH)*8) + 3;
[; ;pic18f47q10.h: 39327: extern volatile __bit HADR12 @ (((unsigned) &SCANHADRH)*8) + 4;
[; ;pic18f47q10.h: 39329: extern volatile __bit HADR13 @ (((unsigned) &SCANHADRH)*8) + 5;
[; ;pic18f47q10.h: 39331: extern volatile __bit HADR14 @ (((unsigned) &SCANHADRH)*8) + 6;
[; ;pic18f47q10.h: 39333: extern volatile __bit HADR15 @ (((unsigned) &SCANHADRH)*8) + 7;
[; ;pic18f47q10.h: 39335: extern volatile __bit HADR16 @ (((unsigned) &SCANHADRU)*8) + 0;
[; ;pic18f47q10.h: 39337: extern volatile __bit HADR17 @ (((unsigned) &SCANHADRU)*8) + 1;
[; ;pic18f47q10.h: 39339: extern volatile __bit HADR18 @ (((unsigned) &SCANHADRU)*8) + 2;
[; ;pic18f47q10.h: 39341: extern volatile __bit HADR19 @ (((unsigned) &SCANHADRU)*8) + 3;
[; ;pic18f47q10.h: 39343: extern volatile __bit HADR2 @ (((unsigned) &SCANHADRL)*8) + 2;
[; ;pic18f47q10.h: 39345: extern volatile __bit HADR20 @ (((unsigned) &SCANHADRU)*8) + 4;
[; ;pic18f47q10.h: 39347: extern volatile __bit HADR21 @ (((unsigned) &SCANHADRU)*8) + 5;
[; ;pic18f47q10.h: 39349: extern volatile __bit HADR3 @ (((unsigned) &SCANHADRL)*8) + 3;
[; ;pic18f47q10.h: 39351: extern volatile __bit HADR4 @ (((unsigned) &SCANHADRL)*8) + 4;
[; ;pic18f47q10.h: 39353: extern volatile __bit HADR5 @ (((unsigned) &SCANHADRL)*8) + 5;
[; ;pic18f47q10.h: 39355: extern volatile __bit HADR6 @ (((unsigned) &SCANHADRL)*8) + 6;
[; ;pic18f47q10.h: 39357: extern volatile __bit HADR7 @ (((unsigned) &SCANHADRL)*8) + 7;
[; ;pic18f47q10.h: 39359: extern volatile __bit HADR8 @ (((unsigned) &SCANHADRH)*8) + 0;
[; ;pic18f47q10.h: 39361: extern volatile __bit HADR9 @ (((unsigned) &SCANHADRH)*8) + 1;
[; ;pic18f47q10.h: 39363: extern volatile __bit HFOEN @ (((unsigned) &OSCEN)*8) + 6;
[; ;pic18f47q10.h: 39365: extern volatile __bit HFOR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic18f47q10.h: 39367: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON0)*8) + 7;
[; ;pic18f47q10.h: 39369: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f47q10.h: 39371: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f47q10.h: 39373: extern volatile __bit HLVDINTH @ (((unsigned) &HLVDCON0)*8) + 1;
[; ;pic18f47q10.h: 39375: extern volatile __bit HLVDINTL @ (((unsigned) &HLVDCON0)*8) + 0;
[; ;pic18f47q10.h: 39377: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f47q10.h: 39379: extern volatile __bit HLVDMD @ (((unsigned) &PMD0)*8) + 5;
[; ;pic18f47q10.h: 39381: extern volatile __bit HLVDOUT @ (((unsigned) &HLVDCON0)*8) + 5;
[; ;pic18f47q10.h: 39383: extern volatile __bit HLVDRDY @ (((unsigned) &HLVDCON0)*8) + 4;
[; ;pic18f47q10.h: 39385: extern volatile __bit HLVDSEL0 @ (((unsigned) &HLVDCON1)*8) + 0;
[; ;pic18f47q10.h: 39387: extern volatile __bit HLVDSEL1 @ (((unsigned) &HLVDCON1)*8) + 1;
[; ;pic18f47q10.h: 39389: extern volatile __bit HLVDSEL2 @ (((unsigned) &HLVDCON1)*8) + 2;
[; ;pic18f47q10.h: 39391: extern volatile __bit HLVDSEL3 @ (((unsigned) &HLVDCON1)*8) + 3;
[; ;pic18f47q10.h: 39393: extern volatile __bit I2C_DAT1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 39395: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 39397: extern volatile __bit I2C_READ1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 39399: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 39401: extern volatile __bit I2C_START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f47q10.h: 39403: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f47q10.h: 39405: extern volatile __bit IDLEN @ (((unsigned) &CPUDOZE)*8) + 7;
[; ;pic18f47q10.h: 39407: extern volatile __bit IN @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic18f47q10.h: 39409: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic18f47q10.h: 39411: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic18f47q10.h: 39413: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic18f47q10.h: 39415: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic18f47q10.h: 39417: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic18f47q10.h: 39419: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic18f47q10.h: 39421: extern volatile __bit INLVLA6 @ (((unsigned) &INLVLA)*8) + 6;
[; ;pic18f47q10.h: 39423: extern volatile __bit INLVLA7 @ (((unsigned) &INLVLA)*8) + 7;
[; ;pic18f47q10.h: 39425: extern volatile __bit INLVLB0 @ (((unsigned) &INLVLB)*8) + 0;
[; ;pic18f47q10.h: 39427: extern volatile __bit INLVLB1 @ (((unsigned) &INLVLB)*8) + 1;
[; ;pic18f47q10.h: 39429: extern volatile __bit INLVLB2 @ (((unsigned) &INLVLB)*8) + 2;
[; ;pic18f47q10.h: 39431: extern volatile __bit INLVLB3 @ (((unsigned) &INLVLB)*8) + 3;
[; ;pic18f47q10.h: 39433: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic18f47q10.h: 39435: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic18f47q10.h: 39437: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic18f47q10.h: 39439: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic18f47q10.h: 39441: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic18f47q10.h: 39443: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic18f47q10.h: 39445: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic18f47q10.h: 39447: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic18f47q10.h: 39449: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic18f47q10.h: 39451: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic18f47q10.h: 39453: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic18f47q10.h: 39455: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic18f47q10.h: 39457: extern volatile __bit INLVLD0 @ (((unsigned) &INLVLD)*8) + 0;
[; ;pic18f47q10.h: 39459: extern volatile __bit INLVLD1 @ (((unsigned) &INLVLD)*8) + 1;
[; ;pic18f47q10.h: 39461: extern volatile __bit INLVLD2 @ (((unsigned) &INLVLD)*8) + 2;
[; ;pic18f47q10.h: 39463: extern volatile __bit INLVLD3 @ (((unsigned) &INLVLD)*8) + 3;
[; ;pic18f47q10.h: 39465: extern volatile __bit INLVLD4 @ (((unsigned) &INLVLD)*8) + 4;
[; ;pic18f47q10.h: 39467: extern volatile __bit INLVLD5 @ (((unsigned) &INLVLD)*8) + 5;
[; ;pic18f47q10.h: 39469: extern volatile __bit INLVLD6 @ (((unsigned) &INLVLD)*8) + 6;
[; ;pic18f47q10.h: 39471: extern volatile __bit INLVLD7 @ (((unsigned) &INLVLD)*8) + 7;
[; ;pic18f47q10.h: 39473: extern volatile __bit INLVLE0 @ (((unsigned) &INLVLE)*8) + 0;
[; ;pic18f47q10.h: 39475: extern volatile __bit INLVLE1 @ (((unsigned) &INLVLE)*8) + 1;
[; ;pic18f47q10.h: 39477: extern volatile __bit INLVLE2 @ (((unsigned) &INLVLE)*8) + 2;
[; ;pic18f47q10.h: 39479: extern volatile __bit INLVLE3 @ (((unsigned) &INLVLE)*8) + 3;
[; ;pic18f47q10.h: 39481: extern volatile __bit INT0EDG @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f47q10.h: 39483: extern volatile __bit INT0IE @ (((unsigned) &PIE0)*8) + 0;
[; ;pic18f47q10.h: 39485: extern volatile __bit INT0IF @ (((unsigned) &PIR0)*8) + 0;
[; ;pic18f47q10.h: 39487: extern volatile __bit INT0IP @ (((unsigned) &IPR0)*8) + 0;
[; ;pic18f47q10.h: 39489: extern volatile __bit INT0PPS0 @ (((unsigned) &INT0PPS)*8) + 0;
[; ;pic18f47q10.h: 39491: extern volatile __bit INT0PPS1 @ (((unsigned) &INT0PPS)*8) + 1;
[; ;pic18f47q10.h: 39493: extern volatile __bit INT0PPS2 @ (((unsigned) &INT0PPS)*8) + 2;
[; ;pic18f47q10.h: 39495: extern volatile __bit INT0PPS3 @ (((unsigned) &INT0PPS)*8) + 3;
[; ;pic18f47q10.h: 39497: extern volatile __bit INT1EDG @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f47q10.h: 39499: extern volatile __bit INT1IE @ (((unsigned) &PIE0)*8) + 1;
[; ;pic18f47q10.h: 39501: extern volatile __bit INT1IF @ (((unsigned) &PIR0)*8) + 1;
[; ;pic18f47q10.h: 39503: extern volatile __bit INT1IP @ (((unsigned) &IPR0)*8) + 1;
[; ;pic18f47q10.h: 39505: extern volatile __bit INT1PPS0 @ (((unsigned) &INT1PPS)*8) + 0;
[; ;pic18f47q10.h: 39507: extern volatile __bit INT1PPS1 @ (((unsigned) &INT1PPS)*8) + 1;
[; ;pic18f47q10.h: 39509: extern volatile __bit INT1PPS2 @ (((unsigned) &INT1PPS)*8) + 2;
[; ;pic18f47q10.h: 39511: extern volatile __bit INT1PPS3 @ (((unsigned) &INT1PPS)*8) + 3;
[; ;pic18f47q10.h: 39513: extern volatile __bit INT2EDG @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f47q10.h: 39515: extern volatile __bit INT2IE @ (((unsigned) &PIE0)*8) + 2;
[; ;pic18f47q10.h: 39517: extern volatile __bit INT2IF @ (((unsigned) &PIR0)*8) + 2;
[; ;pic18f47q10.h: 39519: extern volatile __bit INT2IP @ (((unsigned) &IPR0)*8) + 2;
[; ;pic18f47q10.h: 39521: extern volatile __bit INT2PPS0 @ (((unsigned) &INT2PPS)*8) + 0;
[; ;pic18f47q10.h: 39523: extern volatile __bit INT2PPS1 @ (((unsigned) &INT2PPS)*8) + 1;
[; ;pic18f47q10.h: 39525: extern volatile __bit INT2PPS2 @ (((unsigned) &INT2PPS)*8) + 2;
[; ;pic18f47q10.h: 39527: extern volatile __bit INT2PPS3 @ (((unsigned) &INT2PPS)*8) + 3;
[; ;pic18f47q10.h: 39529: extern volatile __bit INTH @ (((unsigned) &HLVDCON0)*8) + 1;
[; ;pic18f47q10.h: 39531: extern volatile __bit INTL @ (((unsigned) &HLVDCON0)*8) + 0;
[; ;pic18f47q10.h: 39533: extern volatile __bit INTM @ (((unsigned) &SCANCON0)*8) + 3;
[; ;pic18f47q10.h: 39535: extern volatile __bit INVALID @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f47q10.h: 39537: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic18f47q10.h: 39539: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic18f47q10.h: 39541: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic18f47q10.h: 39543: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic18f47q10.h: 39545: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic18f47q10.h: 39547: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic18f47q10.h: 39549: extern volatile __bit IOCAF6 @ (((unsigned) &IOCAF)*8) + 6;
[; ;pic18f47q10.h: 39551: extern volatile __bit IOCAF7 @ (((unsigned) &IOCAF)*8) + 7;
[; ;pic18f47q10.h: 39553: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic18f47q10.h: 39555: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic18f47q10.h: 39557: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic18f47q10.h: 39559: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic18f47q10.h: 39561: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic18f47q10.h: 39563: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic18f47q10.h: 39565: extern volatile __bit IOCAN6 @ (((unsigned) &IOCAN)*8) + 6;
[; ;pic18f47q10.h: 39567: extern volatile __bit IOCAN7 @ (((unsigned) &IOCAN)*8) + 7;
[; ;pic18f47q10.h: 39569: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic18f47q10.h: 39571: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic18f47q10.h: 39573: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic18f47q10.h: 39575: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic18f47q10.h: 39577: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic18f47q10.h: 39579: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic18f47q10.h: 39581: extern volatile __bit IOCAP6 @ (((unsigned) &IOCAP)*8) + 6;
[; ;pic18f47q10.h: 39583: extern volatile __bit IOCAP7 @ (((unsigned) &IOCAP)*8) + 7;
[; ;pic18f47q10.h: 39585: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic18f47q10.h: 39587: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic18f47q10.h: 39589: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic18f47q10.h: 39591: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic18f47q10.h: 39593: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic18f47q10.h: 39595: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic18f47q10.h: 39597: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic18f47q10.h: 39599: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic18f47q10.h: 39601: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic18f47q10.h: 39603: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic18f47q10.h: 39605: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic18f47q10.h: 39607: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic18f47q10.h: 39609: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic18f47q10.h: 39611: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic18f47q10.h: 39613: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic18f47q10.h: 39615: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic18f47q10.h: 39617: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic18f47q10.h: 39619: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic18f47q10.h: 39621: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic18f47q10.h: 39623: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic18f47q10.h: 39625: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic18f47q10.h: 39627: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic18f47q10.h: 39629: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic18f47q10.h: 39631: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic18f47q10.h: 39633: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic18f47q10.h: 39635: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic18f47q10.h: 39637: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic18f47q10.h: 39639: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic18f47q10.h: 39641: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic18f47q10.h: 39643: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic18f47q10.h: 39645: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic18f47q10.h: 39647: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic18f47q10.h: 39649: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic18f47q10.h: 39651: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic18f47q10.h: 39653: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic18f47q10.h: 39655: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic18f47q10.h: 39657: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic18f47q10.h: 39659: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic18f47q10.h: 39661: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic18f47q10.h: 39663: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic18f47q10.h: 39665: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic18f47q10.h: 39667: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic18f47q10.h: 39669: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic18f47q10.h: 39671: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic18f47q10.h: 39673: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic18f47q10.h: 39675: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic18f47q10.h: 39677: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic18f47q10.h: 39679: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic18f47q10.h: 39681: extern volatile __bit IOCEF0 @ (((unsigned) &IOCEF)*8) + 0;
[; ;pic18f47q10.h: 39683: extern volatile __bit IOCEF1 @ (((unsigned) &IOCEF)*8) + 1;
[; ;pic18f47q10.h: 39685: extern volatile __bit IOCEF2 @ (((unsigned) &IOCEF)*8) + 2;
[; ;pic18f47q10.h: 39687: extern volatile __bit IOCEF3 @ (((unsigned) &IOCEF)*8) + 3;
[; ;pic18f47q10.h: 39689: extern volatile __bit IOCEN0 @ (((unsigned) &IOCEN)*8) + 0;
[; ;pic18f47q10.h: 39691: extern volatile __bit IOCEN1 @ (((unsigned) &IOCEN)*8) + 1;
[; ;pic18f47q10.h: 39693: extern volatile __bit IOCEN2 @ (((unsigned) &IOCEN)*8) + 2;
[; ;pic18f47q10.h: 39695: extern volatile __bit IOCEN3 @ (((unsigned) &IOCEN)*8) + 3;
[; ;pic18f47q10.h: 39697: extern volatile __bit IOCEP0 @ (((unsigned) &IOCEP)*8) + 0;
[; ;pic18f47q10.h: 39699: extern volatile __bit IOCEP1 @ (((unsigned) &IOCEP)*8) + 1;
[; ;pic18f47q10.h: 39701: extern volatile __bit IOCEP2 @ (((unsigned) &IOCEP)*8) + 2;
[; ;pic18f47q10.h: 39703: extern volatile __bit IOCEP3 @ (((unsigned) &IOCEP)*8) + 3;
[; ;pic18f47q10.h: 39705: extern volatile __bit IOCIE @ (((unsigned) &PIE0)*8) + 4;
[; ;pic18f47q10.h: 39707: extern volatile __bit IOCIF @ (((unsigned) &PIR0)*8) + 4;
[; ;pic18f47q10.h: 39709: extern volatile __bit IOCIP @ (((unsigned) &IPR0)*8) + 4;
[; ;pic18f47q10.h: 39711: extern volatile __bit IOCMD @ (((unsigned) &PMD0)*8) + 0;
[; ;pic18f47q10.h: 39713: extern volatile __bit IPEN @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f47q10.h: 39715: extern volatile __bit LADR0 @ (((unsigned) &SCANLADRL)*8) + 0;
[; ;pic18f47q10.h: 39717: extern volatile __bit LADR1 @ (((unsigned) &SCANLADRL)*8) + 1;
[; ;pic18f47q10.h: 39719: extern volatile __bit LADR10 @ (((unsigned) &SCANLADRH)*8) + 2;
[; ;pic18f47q10.h: 39721: extern volatile __bit LADR11 @ (((unsigned) &SCANLADRH)*8) + 3;
[; ;pic18f47q10.h: 39723: extern volatile __bit LADR12 @ (((unsigned) &SCANLADRH)*8) + 4;
[; ;pic18f47q10.h: 39725: extern volatile __bit LADR13 @ (((unsigned) &SCANLADRH)*8) + 5;
[; ;pic18f47q10.h: 39727: extern volatile __bit LADR14 @ (((unsigned) &SCANLADRH)*8) + 6;
[; ;pic18f47q10.h: 39729: extern volatile __bit LADR15 @ (((unsigned) &SCANLADRH)*8) + 7;
[; ;pic18f47q10.h: 39731: extern volatile __bit LADR16 @ (((unsigned) &SCANLADRU)*8) + 0;
[; ;pic18f47q10.h: 39733: extern volatile __bit LADR17 @ (((unsigned) &SCANLADRU)*8) + 1;
[; ;pic18f47q10.h: 39735: extern volatile __bit LADR18 @ (((unsigned) &SCANLADRU)*8) + 2;
[; ;pic18f47q10.h: 39737: extern volatile __bit LADR19 @ (((unsigned) &SCANLADRU)*8) + 3;
[; ;pic18f47q10.h: 39739: extern volatile __bit LADR2 @ (((unsigned) &SCANLADRL)*8) + 2;
[; ;pic18f47q10.h: 39741: extern volatile __bit LADR20 @ (((unsigned) &SCANLADRU)*8) + 4;
[; ;pic18f47q10.h: 39743: extern volatile __bit LADR21 @ (((unsigned) &SCANLADRU)*8) + 5;
[; ;pic18f47q10.h: 39745: extern volatile __bit LADR3 @ (((unsigned) &SCANLADRL)*8) + 3;
[; ;pic18f47q10.h: 39747: extern volatile __bit LADR4 @ (((unsigned) &SCANLADRL)*8) + 4;
[; ;pic18f47q10.h: 39749: extern volatile __bit LADR5 @ (((unsigned) &SCANLADRL)*8) + 5;
[; ;pic18f47q10.h: 39751: extern volatile __bit LADR6 @ (((unsigned) &SCANLADRL)*8) + 6;
[; ;pic18f47q10.h: 39753: extern volatile __bit LADR7 @ (((unsigned) &SCANLADRL)*8) + 7;
[; ;pic18f47q10.h: 39755: extern volatile __bit LADR8 @ (((unsigned) &SCANLADRH)*8) + 0;
[; ;pic18f47q10.h: 39757: extern volatile __bit LADR9 @ (((unsigned) &SCANLADRH)*8) + 1;
[; ;pic18f47q10.h: 39759: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f47q10.h: 39761: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f47q10.h: 39763: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f47q10.h: 39765: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f47q10.h: 39767: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f47q10.h: 39769: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f47q10.h: 39771: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f47q10.h: 39773: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f47q10.h: 39775: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f47q10.h: 39777: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f47q10.h: 39779: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f47q10.h: 39781: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f47q10.h: 39783: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f47q10.h: 39785: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f47q10.h: 39787: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f47q10.h: 39789: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f47q10.h: 39791: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f47q10.h: 39793: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f47q10.h: 39795: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f47q10.h: 39797: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f47q10.h: 39799: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f47q10.h: 39801: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f47q10.h: 39803: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f47q10.h: 39805: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f47q10.h: 39807: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f47q10.h: 39809: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f47q10.h: 39811: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f47q10.h: 39813: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f47q10.h: 39815: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f47q10.h: 39817: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f47q10.h: 39819: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f47q10.h: 39821: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f47q10.h: 39823: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f47q10.h: 39825: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f47q10.h: 39827: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f47q10.h: 39829: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic18f47q10.h: 39831: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic18f47q10.h: 39833: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic18f47q10.h: 39835: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic18f47q10.h: 39837: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic18f47q10.h: 39839: extern volatile __bit LC1D1S5 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic18f47q10.h: 39841: extern volatile __bit LC1D1S6 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic18f47q10.h: 39843: extern volatile __bit LC1D1S7 @ (((unsigned) &CLC1SEL0)*8) + 7;
[; ;pic18f47q10.h: 39845: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic18f47q10.h: 39847: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic18f47q10.h: 39849: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic18f47q10.h: 39851: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic18f47q10.h: 39853: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic18f47q10.h: 39855: extern volatile __bit LC1D2S5 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic18f47q10.h: 39857: extern volatile __bit LC1D2S6 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic18f47q10.h: 39859: extern volatile __bit LC1D2S7 @ (((unsigned) &CLC1SEL1)*8) + 7;
[; ;pic18f47q10.h: 39861: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic18f47q10.h: 39863: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic18f47q10.h: 39865: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic18f47q10.h: 39867: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic18f47q10.h: 39869: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic18f47q10.h: 39871: extern volatile __bit LC1D3S5 @ (((unsigned) &CLC1SEL2)*8) + 5;
[; ;pic18f47q10.h: 39873: extern volatile __bit LC1D3S6 @ (((unsigned) &CLC1SEL2)*8) + 6;
[; ;pic18f47q10.h: 39875: extern volatile __bit LC1D3S7 @ (((unsigned) &CLC1SEL2)*8) + 7;
[; ;pic18f47q10.h: 39877: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic18f47q10.h: 39879: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic18f47q10.h: 39881: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic18f47q10.h: 39883: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic18f47q10.h: 39885: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic18f47q10.h: 39887: extern volatile __bit LC1D4S5 @ (((unsigned) &CLC1SEL3)*8) + 5;
[; ;pic18f47q10.h: 39889: extern volatile __bit LC1D4S6 @ (((unsigned) &CLC1SEL3)*8) + 6;
[; ;pic18f47q10.h: 39891: extern volatile __bit LC1D4S7 @ (((unsigned) &CLC1SEL3)*8) + 7;
[; ;pic18f47q10.h: 39893: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic18f47q10.h: 39895: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic18f47q10.h: 39897: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic18f47q10.h: 39899: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic18f47q10.h: 39901: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic18f47q10.h: 39903: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic18f47q10.h: 39905: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic18f47q10.h: 39907: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic18f47q10.h: 39909: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic18f47q10.h: 39911: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic18f47q10.h: 39913: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic18f47q10.h: 39915: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic18f47q10.h: 39917: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic18f47q10.h: 39919: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic18f47q10.h: 39921: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic18f47q10.h: 39923: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic18f47q10.h: 39925: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic18f47q10.h: 39927: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic18f47q10.h: 39929: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic18f47q10.h: 39931: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic18f47q10.h: 39933: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic18f47q10.h: 39935: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic18f47q10.h: 39937: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic18f47q10.h: 39939: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic18f47q10.h: 39941: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic18f47q10.h: 39943: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic18f47q10.h: 39945: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic18f47q10.h: 39947: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic18f47q10.h: 39949: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic18f47q10.h: 39951: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic18f47q10.h: 39953: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic18f47q10.h: 39955: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic18f47q10.h: 39957: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic18f47q10.h: 39959: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic18f47q10.h: 39961: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic18f47q10.h: 39963: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic18f47q10.h: 39965: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic18f47q10.h: 39967: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic18f47q10.h: 39969: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic18f47q10.h: 39971: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic18f47q10.h: 39973: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic18f47q10.h: 39975: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic18f47q10.h: 39977: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic18f47q10.h: 39979: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic18f47q10.h: 39981: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic18f47q10.h: 39983: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic18f47q10.h: 39985: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic18f47q10.h: 39987: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic18f47q10.h: 39989: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic18f47q10.h: 39991: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic18f47q10.h: 39993: extern volatile __bit LC2D1S5 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic18f47q10.h: 39995: extern volatile __bit LC2D1S6 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic18f47q10.h: 39997: extern volatile __bit LC2D1S7 @ (((unsigned) &CLC2SEL0)*8) + 7;
[; ;pic18f47q10.h: 39999: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic18f47q10.h: 40001: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic18f47q10.h: 40003: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic18f47q10.h: 40005: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic18f47q10.h: 40007: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic18f47q10.h: 40009: extern volatile __bit LC2D2S5 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic18f47q10.h: 40011: extern volatile __bit LC2D2S6 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic18f47q10.h: 40013: extern volatile __bit LC2D2S7 @ (((unsigned) &CLC2SEL1)*8) + 7;
[; ;pic18f47q10.h: 40015: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic18f47q10.h: 40017: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic18f47q10.h: 40019: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic18f47q10.h: 40021: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic18f47q10.h: 40023: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic18f47q10.h: 40025: extern volatile __bit LC2D3S5 @ (((unsigned) &CLC2SEL2)*8) + 5;
[; ;pic18f47q10.h: 40027: extern volatile __bit LC2D3S6 @ (((unsigned) &CLC2SEL2)*8) + 6;
[; ;pic18f47q10.h: 40029: extern volatile __bit LC2D3S7 @ (((unsigned) &CLC2SEL2)*8) + 7;
[; ;pic18f47q10.h: 40031: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic18f47q10.h: 40033: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic18f47q10.h: 40035: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic18f47q10.h: 40037: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic18f47q10.h: 40039: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic18f47q10.h: 40041: extern volatile __bit LC2D4S5 @ (((unsigned) &CLC2SEL3)*8) + 5;
[; ;pic18f47q10.h: 40043: extern volatile __bit LC2D4S6 @ (((unsigned) &CLC2SEL3)*8) + 6;
[; ;pic18f47q10.h: 40045: extern volatile __bit LC2D4S7 @ (((unsigned) &CLC2SEL3)*8) + 7;
[; ;pic18f47q10.h: 40047: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic18f47q10.h: 40049: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic18f47q10.h: 40051: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic18f47q10.h: 40053: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic18f47q10.h: 40055: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic18f47q10.h: 40057: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic18f47q10.h: 40059: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic18f47q10.h: 40061: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic18f47q10.h: 40063: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic18f47q10.h: 40065: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic18f47q10.h: 40067: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic18f47q10.h: 40069: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic18f47q10.h: 40071: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic18f47q10.h: 40073: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic18f47q10.h: 40075: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic18f47q10.h: 40077: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic18f47q10.h: 40079: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic18f47q10.h: 40081: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic18f47q10.h: 40083: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic18f47q10.h: 40085: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic18f47q10.h: 40087: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic18f47q10.h: 40089: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic18f47q10.h: 40091: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic18f47q10.h: 40093: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic18f47q10.h: 40095: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic18f47q10.h: 40097: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic18f47q10.h: 40099: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic18f47q10.h: 40101: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic18f47q10.h: 40103: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic18f47q10.h: 40105: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic18f47q10.h: 40107: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic18f47q10.h: 40109: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic18f47q10.h: 40111: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic18f47q10.h: 40113: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic18f47q10.h: 40115: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic18f47q10.h: 40117: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic18f47q10.h: 40119: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic18f47q10.h: 40121: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic18f47q10.h: 40123: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic18f47q10.h: 40125: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic18f47q10.h: 40127: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic18f47q10.h: 40129: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic18f47q10.h: 40131: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic18f47q10.h: 40133: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic18f47q10.h: 40135: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic18f47q10.h: 40137: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic18f47q10.h: 40139: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic18f47q10.h: 40141: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic18f47q10.h: 40143: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic18f47q10.h: 40145: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic18f47q10.h: 40147: extern volatile __bit LC3D1S5 @ (((unsigned) &CLC3SEL0)*8) + 5;
[; ;pic18f47q10.h: 40149: extern volatile __bit LC3D1S6 @ (((unsigned) &CLC3SEL0)*8) + 6;
[; ;pic18f47q10.h: 40151: extern volatile __bit LC3D1S7 @ (((unsigned) &CLC3SEL0)*8) + 7;
[; ;pic18f47q10.h: 40153: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic18f47q10.h: 40155: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic18f47q10.h: 40157: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic18f47q10.h: 40159: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic18f47q10.h: 40161: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic18f47q10.h: 40163: extern volatile __bit LC3D2S5 @ (((unsigned) &CLC3SEL1)*8) + 5;
[; ;pic18f47q10.h: 40165: extern volatile __bit LC3D2S6 @ (((unsigned) &CLC3SEL1)*8) + 6;
[; ;pic18f47q10.h: 40167: extern volatile __bit LC3D2S7 @ (((unsigned) &CLC3SEL1)*8) + 7;
[; ;pic18f47q10.h: 40169: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic18f47q10.h: 40171: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic18f47q10.h: 40173: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic18f47q10.h: 40175: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic18f47q10.h: 40177: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic18f47q10.h: 40179: extern volatile __bit LC3D3S5 @ (((unsigned) &CLC3SEL2)*8) + 5;
[; ;pic18f47q10.h: 40181: extern volatile __bit LC3D3S6 @ (((unsigned) &CLC3SEL2)*8) + 6;
[; ;pic18f47q10.h: 40183: extern volatile __bit LC3D3S7 @ (((unsigned) &CLC3SEL2)*8) + 7;
[; ;pic18f47q10.h: 40185: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic18f47q10.h: 40187: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic18f47q10.h: 40189: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic18f47q10.h: 40191: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic18f47q10.h: 40193: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic18f47q10.h: 40195: extern volatile __bit LC3D4S5 @ (((unsigned) &CLC3SEL3)*8) + 5;
[; ;pic18f47q10.h: 40197: extern volatile __bit LC3D4S6 @ (((unsigned) &CLC3SEL3)*8) + 6;
[; ;pic18f47q10.h: 40199: extern volatile __bit LC3D4S7 @ (((unsigned) &CLC3SEL3)*8) + 7;
[; ;pic18f47q10.h: 40201: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic18f47q10.h: 40203: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic18f47q10.h: 40205: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic18f47q10.h: 40207: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic18f47q10.h: 40209: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic18f47q10.h: 40211: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic18f47q10.h: 40213: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic18f47q10.h: 40215: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic18f47q10.h: 40217: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic18f47q10.h: 40219: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic18f47q10.h: 40221: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic18f47q10.h: 40223: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic18f47q10.h: 40225: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic18f47q10.h: 40227: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic18f47q10.h: 40229: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic18f47q10.h: 40231: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic18f47q10.h: 40233: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic18f47q10.h: 40235: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic18f47q10.h: 40237: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic18f47q10.h: 40239: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic18f47q10.h: 40241: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic18f47q10.h: 40243: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic18f47q10.h: 40245: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic18f47q10.h: 40247: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic18f47q10.h: 40249: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic18f47q10.h: 40251: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic18f47q10.h: 40253: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic18f47q10.h: 40255: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic18f47q10.h: 40257: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic18f47q10.h: 40259: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic18f47q10.h: 40261: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic18f47q10.h: 40263: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic18f47q10.h: 40265: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic18f47q10.h: 40267: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic18f47q10.h: 40269: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic18f47q10.h: 40271: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic18f47q10.h: 40273: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic18f47q10.h: 40275: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic18f47q10.h: 40277: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic18f47q10.h: 40279: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic18f47q10.h: 40281: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic18f47q10.h: 40283: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic18f47q10.h: 40285: extern volatile __bit LC3OE @ (((unsigned) &CLC3CON)*8) + 6;
[; ;pic18f47q10.h: 40287: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic18f47q10.h: 40289: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic18f47q10.h: 40291: extern volatile __bit LC4D1S0 @ (((unsigned) &CLC4SEL0)*8) + 0;
[; ;pic18f47q10.h: 40293: extern volatile __bit LC4D1S1 @ (((unsigned) &CLC4SEL0)*8) + 1;
[; ;pic18f47q10.h: 40295: extern volatile __bit LC4D1S2 @ (((unsigned) &CLC4SEL0)*8) + 2;
[; ;pic18f47q10.h: 40297: extern volatile __bit LC4D1S3 @ (((unsigned) &CLC4SEL0)*8) + 3;
[; ;pic18f47q10.h: 40299: extern volatile __bit LC4D1S4 @ (((unsigned) &CLC4SEL0)*8) + 4;
[; ;pic18f47q10.h: 40301: extern volatile __bit LC4D1S5 @ (((unsigned) &CLC4SEL0)*8) + 5;
[; ;pic18f47q10.h: 40303: extern volatile __bit LC4D1S6 @ (((unsigned) &CLC4SEL0)*8) + 6;
[; ;pic18f47q10.h: 40305: extern volatile __bit LC4D1S7 @ (((unsigned) &CLC4SEL0)*8) + 7;
[; ;pic18f47q10.h: 40307: extern volatile __bit LC4D2S0 @ (((unsigned) &CLC4SEL1)*8) + 0;
[; ;pic18f47q10.h: 40309: extern volatile __bit LC4D2S1 @ (((unsigned) &CLC4SEL1)*8) + 1;
[; ;pic18f47q10.h: 40311: extern volatile __bit LC4D2S2 @ (((unsigned) &CLC4SEL1)*8) + 2;
[; ;pic18f47q10.h: 40313: extern volatile __bit LC4D2S3 @ (((unsigned) &CLC4SEL1)*8) + 3;
[; ;pic18f47q10.h: 40315: extern volatile __bit LC4D2S4 @ (((unsigned) &CLC4SEL1)*8) + 4;
[; ;pic18f47q10.h: 40317: extern volatile __bit LC4D2S5 @ (((unsigned) &CLC4SEL1)*8) + 5;
[; ;pic18f47q10.h: 40319: extern volatile __bit LC4D2S6 @ (((unsigned) &CLC4SEL1)*8) + 6;
[; ;pic18f47q10.h: 40321: extern volatile __bit LC4D2S7 @ (((unsigned) &CLC4SEL1)*8) + 7;
[; ;pic18f47q10.h: 40323: extern volatile __bit LC4D3S0 @ (((unsigned) &CLC4SEL2)*8) + 0;
[; ;pic18f47q10.h: 40325: extern volatile __bit LC4D3S1 @ (((unsigned) &CLC4SEL2)*8) + 1;
[; ;pic18f47q10.h: 40327: extern volatile __bit LC4D3S2 @ (((unsigned) &CLC4SEL2)*8) + 2;
[; ;pic18f47q10.h: 40329: extern volatile __bit LC4D3S3 @ (((unsigned) &CLC4SEL2)*8) + 3;
[; ;pic18f47q10.h: 40331: extern volatile __bit LC4D3S4 @ (((unsigned) &CLC4SEL2)*8) + 4;
[; ;pic18f47q10.h: 40333: extern volatile __bit LC4D3S5 @ (((unsigned) &CLC4SEL2)*8) + 5;
[; ;pic18f47q10.h: 40335: extern volatile __bit LC4D3S6 @ (((unsigned) &CLC4SEL2)*8) + 6;
[; ;pic18f47q10.h: 40337: extern volatile __bit LC4D3S7 @ (((unsigned) &CLC4SEL2)*8) + 7;
[; ;pic18f47q10.h: 40339: extern volatile __bit LC4D4S0 @ (((unsigned) &CLC4SEL3)*8) + 0;
[; ;pic18f47q10.h: 40341: extern volatile __bit LC4D4S1 @ (((unsigned) &CLC4SEL3)*8) + 1;
[; ;pic18f47q10.h: 40343: extern volatile __bit LC4D4S2 @ (((unsigned) &CLC4SEL3)*8) + 2;
[; ;pic18f47q10.h: 40345: extern volatile __bit LC4D4S3 @ (((unsigned) &CLC4SEL3)*8) + 3;
[; ;pic18f47q10.h: 40347: extern volatile __bit LC4D4S4 @ (((unsigned) &CLC4SEL3)*8) + 4;
[; ;pic18f47q10.h: 40349: extern volatile __bit LC4D4S5 @ (((unsigned) &CLC4SEL3)*8) + 5;
[; ;pic18f47q10.h: 40351: extern volatile __bit LC4D4S6 @ (((unsigned) &CLC4SEL3)*8) + 6;
[; ;pic18f47q10.h: 40353: extern volatile __bit LC4D4S7 @ (((unsigned) &CLC4SEL3)*8) + 7;
[; ;pic18f47q10.h: 40355: extern volatile __bit LC4EN @ (((unsigned) &CLC4CON)*8) + 7;
[; ;pic18f47q10.h: 40357: extern volatile __bit LC4G1D1N @ (((unsigned) &CLC4GLS0)*8) + 0;
[; ;pic18f47q10.h: 40359: extern volatile __bit LC4G1D1T @ (((unsigned) &CLC4GLS0)*8) + 1;
[; ;pic18f47q10.h: 40361: extern volatile __bit LC4G1D2N @ (((unsigned) &CLC4GLS0)*8) + 2;
[; ;pic18f47q10.h: 40363: extern volatile __bit LC4G1D2T @ (((unsigned) &CLC4GLS0)*8) + 3;
[; ;pic18f47q10.h: 40365: extern volatile __bit LC4G1D3N @ (((unsigned) &CLC4GLS0)*8) + 4;
[; ;pic18f47q10.h: 40367: extern volatile __bit LC4G1D3T @ (((unsigned) &CLC4GLS0)*8) + 5;
[; ;pic18f47q10.h: 40369: extern volatile __bit LC4G1D4N @ (((unsigned) &CLC4GLS0)*8) + 6;
[; ;pic18f47q10.h: 40371: extern volatile __bit LC4G1D4T @ (((unsigned) &CLC4GLS0)*8) + 7;
[; ;pic18f47q10.h: 40373: extern volatile __bit LC4G1POL @ (((unsigned) &CLC4POL)*8) + 0;
[; ;pic18f47q10.h: 40375: extern volatile __bit LC4G2D1N @ (((unsigned) &CLC4GLS1)*8) + 0;
[; ;pic18f47q10.h: 40377: extern volatile __bit LC4G2D1T @ (((unsigned) &CLC4GLS1)*8) + 1;
[; ;pic18f47q10.h: 40379: extern volatile __bit LC4G2D2N @ (((unsigned) &CLC4GLS1)*8) + 2;
[; ;pic18f47q10.h: 40381: extern volatile __bit LC4G2D2T @ (((unsigned) &CLC4GLS1)*8) + 3;
[; ;pic18f47q10.h: 40383: extern volatile __bit LC4G2D3N @ (((unsigned) &CLC4GLS1)*8) + 4;
[; ;pic18f47q10.h: 40385: extern volatile __bit LC4G2D3T @ (((unsigned) &CLC4GLS1)*8) + 5;
[; ;pic18f47q10.h: 40387: extern volatile __bit LC4G2D4N @ (((unsigned) &CLC4GLS1)*8) + 6;
[; ;pic18f47q10.h: 40389: extern volatile __bit LC4G2D4T @ (((unsigned) &CLC4GLS1)*8) + 7;
[; ;pic18f47q10.h: 40391: extern volatile __bit LC4G2POL @ (((unsigned) &CLC4POL)*8) + 1;
[; ;pic18f47q10.h: 40393: extern volatile __bit LC4G3D1N @ (((unsigned) &CLC4GLS2)*8) + 0;
[; ;pic18f47q10.h: 40395: extern volatile __bit LC4G3D1T @ (((unsigned) &CLC4GLS2)*8) + 1;
[; ;pic18f47q10.h: 40397: extern volatile __bit LC4G3D2N @ (((unsigned) &CLC4GLS2)*8) + 2;
[; ;pic18f47q10.h: 40399: extern volatile __bit LC4G3D2T @ (((unsigned) &CLC4GLS2)*8) + 3;
[; ;pic18f47q10.h: 40401: extern volatile __bit LC4G3D3N @ (((unsigned) &CLC4GLS2)*8) + 4;
[; ;pic18f47q10.h: 40403: extern volatile __bit LC4G3D3T @ (((unsigned) &CLC4GLS2)*8) + 5;
[; ;pic18f47q10.h: 40405: extern volatile __bit LC4G3D4N @ (((unsigned) &CLC4GLS2)*8) + 6;
[; ;pic18f47q10.h: 40407: extern volatile __bit LC4G3D4T @ (((unsigned) &CLC4GLS2)*8) + 7;
[; ;pic18f47q10.h: 40409: extern volatile __bit LC4G3POL @ (((unsigned) &CLC4POL)*8) + 2;
[; ;pic18f47q10.h: 40411: extern volatile __bit LC4G4D1N @ (((unsigned) &CLC4GLS3)*8) + 0;
[; ;pic18f47q10.h: 40413: extern volatile __bit LC4G4D1T @ (((unsigned) &CLC4GLS3)*8) + 1;
[; ;pic18f47q10.h: 40415: extern volatile __bit LC4G4D2N @ (((unsigned) &CLC4GLS3)*8) + 2;
[; ;pic18f47q10.h: 40417: extern volatile __bit LC4G4D2T @ (((unsigned) &CLC4GLS3)*8) + 3;
[; ;pic18f47q10.h: 40419: extern volatile __bit LC4G4D3N @ (((unsigned) &CLC4GLS3)*8) + 4;
[; ;pic18f47q10.h: 40421: extern volatile __bit LC4G4D3T @ (((unsigned) &CLC4GLS3)*8) + 5;
[; ;pic18f47q10.h: 40423: extern volatile __bit LC4G4D4N @ (((unsigned) &CLC4GLS3)*8) + 6;
[; ;pic18f47q10.h: 40425: extern volatile __bit LC4G4D4T @ (((unsigned) &CLC4GLS3)*8) + 7;
[; ;pic18f47q10.h: 40427: extern volatile __bit LC4G4POL @ (((unsigned) &CLC4POL)*8) + 3;
[; ;pic18f47q10.h: 40429: extern volatile __bit LC4INTN @ (((unsigned) &CLC4CON)*8) + 3;
[; ;pic18f47q10.h: 40431: extern volatile __bit LC4INTP @ (((unsigned) &CLC4CON)*8) + 4;
[; ;pic18f47q10.h: 40433: extern volatile __bit LC4MODE0 @ (((unsigned) &CLC4CON)*8) + 0;
[; ;pic18f47q10.h: 40435: extern volatile __bit LC4MODE1 @ (((unsigned) &CLC4CON)*8) + 1;
[; ;pic18f47q10.h: 40437: extern volatile __bit LC4MODE2 @ (((unsigned) &CLC4CON)*8) + 2;
[; ;pic18f47q10.h: 40439: extern volatile __bit LC4OE @ (((unsigned) &CLC4CON)*8) + 6;
[; ;pic18f47q10.h: 40441: extern volatile __bit LC4OUT @ (((unsigned) &CLC4CON)*8) + 5;
[; ;pic18f47q10.h: 40443: extern volatile __bit LC4POL @ (((unsigned) &CLC4POL)*8) + 7;
[; ;pic18f47q10.h: 40445: extern volatile __bit LC5D1S0 @ (((unsigned) &CLC5SEL0)*8) + 0;
[; ;pic18f47q10.h: 40447: extern volatile __bit LC5D1S1 @ (((unsigned) &CLC5SEL0)*8) + 1;
[; ;pic18f47q10.h: 40449: extern volatile __bit LC5D1S2 @ (((unsigned) &CLC5SEL0)*8) + 2;
[; ;pic18f47q10.h: 40451: extern volatile __bit LC5D1S3 @ (((unsigned) &CLC5SEL0)*8) + 3;
[; ;pic18f47q10.h: 40453: extern volatile __bit LC5D1S4 @ (((unsigned) &CLC5SEL0)*8) + 4;
[; ;pic18f47q10.h: 40455: extern volatile __bit LC5D1S5 @ (((unsigned) &CLC5SEL0)*8) + 5;
[; ;pic18f47q10.h: 40457: extern volatile __bit LC5D1S6 @ (((unsigned) &CLC5SEL0)*8) + 6;
[; ;pic18f47q10.h: 40459: extern volatile __bit LC5D1S7 @ (((unsigned) &CLC5SEL0)*8) + 7;
[; ;pic18f47q10.h: 40461: extern volatile __bit LC5D2S0 @ (((unsigned) &CLC5SEL1)*8) + 0;
[; ;pic18f47q10.h: 40463: extern volatile __bit LC5D2S1 @ (((unsigned) &CLC5SEL1)*8) + 1;
[; ;pic18f47q10.h: 40465: extern volatile __bit LC5D2S2 @ (((unsigned) &CLC5SEL1)*8) + 2;
[; ;pic18f47q10.h: 40467: extern volatile __bit LC5D2S3 @ (((unsigned) &CLC5SEL1)*8) + 3;
[; ;pic18f47q10.h: 40469: extern volatile __bit LC5D2S4 @ (((unsigned) &CLC5SEL1)*8) + 4;
[; ;pic18f47q10.h: 40471: extern volatile __bit LC5D2S5 @ (((unsigned) &CLC5SEL1)*8) + 5;
[; ;pic18f47q10.h: 40473: extern volatile __bit LC5D2S6 @ (((unsigned) &CLC5SEL1)*8) + 6;
[; ;pic18f47q10.h: 40475: extern volatile __bit LC5D2S7 @ (((unsigned) &CLC5SEL1)*8) + 7;
[; ;pic18f47q10.h: 40477: extern volatile __bit LC5D3S0 @ (((unsigned) &CLC5SEL2)*8) + 0;
[; ;pic18f47q10.h: 40479: extern volatile __bit LC5D3S1 @ (((unsigned) &CLC5SEL2)*8) + 1;
[; ;pic18f47q10.h: 40481: extern volatile __bit LC5D3S2 @ (((unsigned) &CLC5SEL2)*8) + 2;
[; ;pic18f47q10.h: 40483: extern volatile __bit LC5D3S3 @ (((unsigned) &CLC5SEL2)*8) + 3;
[; ;pic18f47q10.h: 40485: extern volatile __bit LC5D3S4 @ (((unsigned) &CLC5SEL2)*8) + 4;
[; ;pic18f47q10.h: 40487: extern volatile __bit LC5D3S5 @ (((unsigned) &CLC5SEL2)*8) + 5;
[; ;pic18f47q10.h: 40489: extern volatile __bit LC5D3S6 @ (((unsigned) &CLC5SEL2)*8) + 6;
[; ;pic18f47q10.h: 40491: extern volatile __bit LC5D3S7 @ (((unsigned) &CLC5SEL2)*8) + 7;
[; ;pic18f47q10.h: 40493: extern volatile __bit LC5D4S0 @ (((unsigned) &CLC5SEL3)*8) + 0;
[; ;pic18f47q10.h: 40495: extern volatile __bit LC5D4S1 @ (((unsigned) &CLC5SEL3)*8) + 1;
[; ;pic18f47q10.h: 40497: extern volatile __bit LC5D4S2 @ (((unsigned) &CLC5SEL3)*8) + 2;
[; ;pic18f47q10.h: 40499: extern volatile __bit LC5D4S3 @ (((unsigned) &CLC5SEL3)*8) + 3;
[; ;pic18f47q10.h: 40501: extern volatile __bit LC5D4S4 @ (((unsigned) &CLC5SEL3)*8) + 4;
[; ;pic18f47q10.h: 40503: extern volatile __bit LC5D4S5 @ (((unsigned) &CLC5SEL3)*8) + 5;
[; ;pic18f47q10.h: 40505: extern volatile __bit LC5D4S6 @ (((unsigned) &CLC5SEL3)*8) + 6;
[; ;pic18f47q10.h: 40507: extern volatile __bit LC5D4S7 @ (((unsigned) &CLC5SEL3)*8) + 7;
[; ;pic18f47q10.h: 40509: extern volatile __bit LC5EN @ (((unsigned) &CLC5CON)*8) + 7;
[; ;pic18f47q10.h: 40511: extern volatile __bit LC5G1D1N @ (((unsigned) &CLC5GLS0)*8) + 0;
[; ;pic18f47q10.h: 40513: extern volatile __bit LC5G1D1T @ (((unsigned) &CLC5GLS0)*8) + 1;
[; ;pic18f47q10.h: 40515: extern volatile __bit LC5G1D2N @ (((unsigned) &CLC5GLS0)*8) + 2;
[; ;pic18f47q10.h: 40517: extern volatile __bit LC5G1D2T @ (((unsigned) &CLC5GLS0)*8) + 3;
[; ;pic18f47q10.h: 40519: extern volatile __bit LC5G1D3N @ (((unsigned) &CLC5GLS0)*8) + 4;
[; ;pic18f47q10.h: 40521: extern volatile __bit LC5G1D3T @ (((unsigned) &CLC5GLS0)*8) + 5;
[; ;pic18f47q10.h: 40523: extern volatile __bit LC5G1D4N @ (((unsigned) &CLC5GLS0)*8) + 6;
[; ;pic18f47q10.h: 40525: extern volatile __bit LC5G1D4T @ (((unsigned) &CLC5GLS0)*8) + 7;
[; ;pic18f47q10.h: 40527: extern volatile __bit LC5G1POL @ (((unsigned) &CLC5POL)*8) + 0;
[; ;pic18f47q10.h: 40529: extern volatile __bit LC5G2D1N @ (((unsigned) &CLC5GLS1)*8) + 0;
[; ;pic18f47q10.h: 40531: extern volatile __bit LC5G2D1T @ (((unsigned) &CLC5GLS1)*8) + 1;
[; ;pic18f47q10.h: 40533: extern volatile __bit LC5G2D2N @ (((unsigned) &CLC5GLS1)*8) + 2;
[; ;pic18f47q10.h: 40535: extern volatile __bit LC5G2D2T @ (((unsigned) &CLC5GLS1)*8) + 3;
[; ;pic18f47q10.h: 40537: extern volatile __bit LC5G2D3N @ (((unsigned) &CLC5GLS1)*8) + 4;
[; ;pic18f47q10.h: 40539: extern volatile __bit LC5G2D3T @ (((unsigned) &CLC5GLS1)*8) + 5;
[; ;pic18f47q10.h: 40541: extern volatile __bit LC5G2D4N @ (((unsigned) &CLC5GLS1)*8) + 6;
[; ;pic18f47q10.h: 40543: extern volatile __bit LC5G2D4T @ (((unsigned) &CLC5GLS1)*8) + 7;
[; ;pic18f47q10.h: 40545: extern volatile __bit LC5G2POL @ (((unsigned) &CLC5POL)*8) + 1;
[; ;pic18f47q10.h: 40547: extern volatile __bit LC5G3D1N @ (((unsigned) &CLC5GLS2)*8) + 0;
[; ;pic18f47q10.h: 40549: extern volatile __bit LC5G3D1T @ (((unsigned) &CLC5GLS2)*8) + 1;
[; ;pic18f47q10.h: 40551: extern volatile __bit LC5G3D2N @ (((unsigned) &CLC5GLS2)*8) + 2;
[; ;pic18f47q10.h: 40553: extern volatile __bit LC5G3D2T @ (((unsigned) &CLC5GLS2)*8) + 3;
[; ;pic18f47q10.h: 40555: extern volatile __bit LC5G3D3N @ (((unsigned) &CLC5GLS2)*8) + 4;
[; ;pic18f47q10.h: 40557: extern volatile __bit LC5G3D3T @ (((unsigned) &CLC5GLS2)*8) + 5;
[; ;pic18f47q10.h: 40559: extern volatile __bit LC5G3D4N @ (((unsigned) &CLC5GLS2)*8) + 6;
[; ;pic18f47q10.h: 40561: extern volatile __bit LC5G3D4T @ (((unsigned) &CLC5GLS2)*8) + 7;
[; ;pic18f47q10.h: 40563: extern volatile __bit LC5G3POL @ (((unsigned) &CLC5POL)*8) + 2;
[; ;pic18f47q10.h: 40565: extern volatile __bit LC5G4D1N @ (((unsigned) &CLC5GLS3)*8) + 0;
[; ;pic18f47q10.h: 40567: extern volatile __bit LC5G4D1T @ (((unsigned) &CLC5GLS3)*8) + 1;
[; ;pic18f47q10.h: 40569: extern volatile __bit LC5G4D2N @ (((unsigned) &CLC5GLS3)*8) + 2;
[; ;pic18f47q10.h: 40571: extern volatile __bit LC5G4D2T @ (((unsigned) &CLC5GLS3)*8) + 3;
[; ;pic18f47q10.h: 40573: extern volatile __bit LC5G4D3N @ (((unsigned) &CLC5GLS3)*8) + 4;
[; ;pic18f47q10.h: 40575: extern volatile __bit LC5G4D3T @ (((unsigned) &CLC5GLS3)*8) + 5;
[; ;pic18f47q10.h: 40577: extern volatile __bit LC5G4D4N @ (((unsigned) &CLC5GLS3)*8) + 6;
[; ;pic18f47q10.h: 40579: extern volatile __bit LC5G4D4T @ (((unsigned) &CLC5GLS3)*8) + 7;
[; ;pic18f47q10.h: 40581: extern volatile __bit LC5G4POL @ (((unsigned) &CLC5POL)*8) + 3;
[; ;pic18f47q10.h: 40583: extern volatile __bit LC5INTN @ (((unsigned) &CLC5CON)*8) + 3;
[; ;pic18f47q10.h: 40585: extern volatile __bit LC5INTP @ (((unsigned) &CLC5CON)*8) + 4;
[; ;pic18f47q10.h: 40587: extern volatile __bit LC5MODE0 @ (((unsigned) &CLC5CON)*8) + 0;
[; ;pic18f47q10.h: 40589: extern volatile __bit LC5MODE1 @ (((unsigned) &CLC5CON)*8) + 1;
[; ;pic18f47q10.h: 40591: extern volatile __bit LC5MODE2 @ (((unsigned) &CLC5CON)*8) + 2;
[; ;pic18f47q10.h: 40593: extern volatile __bit LC5OE @ (((unsigned) &CLC5CON)*8) + 6;
[; ;pic18f47q10.h: 40595: extern volatile __bit LC5OUT @ (((unsigned) &CLC5CON)*8) + 5;
[; ;pic18f47q10.h: 40597: extern volatile __bit LC5POL @ (((unsigned) &CLC5POL)*8) + 7;
[; ;pic18f47q10.h: 40599: extern volatile __bit LC6D1S0 @ (((unsigned) &CLC6SEL0)*8) + 0;
[; ;pic18f47q10.h: 40601: extern volatile __bit LC6D1S1 @ (((unsigned) &CLC6SEL0)*8) + 1;
[; ;pic18f47q10.h: 40603: extern volatile __bit LC6D1S2 @ (((unsigned) &CLC6SEL0)*8) + 2;
[; ;pic18f47q10.h: 40605: extern volatile __bit LC6D1S3 @ (((unsigned) &CLC6SEL0)*8) + 3;
[; ;pic18f47q10.h: 40607: extern volatile __bit LC6D1S4 @ (((unsigned) &CLC6SEL0)*8) + 4;
[; ;pic18f47q10.h: 40609: extern volatile __bit LC6D1S5 @ (((unsigned) &CLC6SEL0)*8) + 5;
[; ;pic18f47q10.h: 40611: extern volatile __bit LC6D1S6 @ (((unsigned) &CLC6SEL0)*8) + 6;
[; ;pic18f47q10.h: 40613: extern volatile __bit LC6D1S7 @ (((unsigned) &CLC6SEL0)*8) + 7;
[; ;pic18f47q10.h: 40615: extern volatile __bit LC6D2S0 @ (((unsigned) &CLC6SEL1)*8) + 0;
[; ;pic18f47q10.h: 40617: extern volatile __bit LC6D2S1 @ (((unsigned) &CLC6SEL1)*8) + 1;
[; ;pic18f47q10.h: 40619: extern volatile __bit LC6D2S2 @ (((unsigned) &CLC6SEL1)*8) + 2;
[; ;pic18f47q10.h: 40621: extern volatile __bit LC6D2S3 @ (((unsigned) &CLC6SEL1)*8) + 3;
[; ;pic18f47q10.h: 40623: extern volatile __bit LC6D2S4 @ (((unsigned) &CLC6SEL1)*8) + 4;
[; ;pic18f47q10.h: 40625: extern volatile __bit LC6D2S5 @ (((unsigned) &CLC6SEL1)*8) + 5;
[; ;pic18f47q10.h: 40627: extern volatile __bit LC6D2S6 @ (((unsigned) &CLC6SEL1)*8) + 6;
[; ;pic18f47q10.h: 40629: extern volatile __bit LC6D2S7 @ (((unsigned) &CLC6SEL1)*8) + 7;
[; ;pic18f47q10.h: 40631: extern volatile __bit LC6D3S0 @ (((unsigned) &CLC6SEL2)*8) + 0;
[; ;pic18f47q10.h: 40633: extern volatile __bit LC6D3S1 @ (((unsigned) &CLC6SEL2)*8) + 1;
[; ;pic18f47q10.h: 40635: extern volatile __bit LC6D3S2 @ (((unsigned) &CLC6SEL2)*8) + 2;
[; ;pic18f47q10.h: 40637: extern volatile __bit LC6D3S3 @ (((unsigned) &CLC6SEL2)*8) + 3;
[; ;pic18f47q10.h: 40639: extern volatile __bit LC6D3S4 @ (((unsigned) &CLC6SEL2)*8) + 4;
[; ;pic18f47q10.h: 40641: extern volatile __bit LC6D3S5 @ (((unsigned) &CLC6SEL2)*8) + 5;
[; ;pic18f47q10.h: 40643: extern volatile __bit LC6D3S6 @ (((unsigned) &CLC6SEL2)*8) + 6;
[; ;pic18f47q10.h: 40645: extern volatile __bit LC6D3S7 @ (((unsigned) &CLC6SEL2)*8) + 7;
[; ;pic18f47q10.h: 40647: extern volatile __bit LC6D4S0 @ (((unsigned) &CLC6SEL3)*8) + 0;
[; ;pic18f47q10.h: 40649: extern volatile __bit LC6D4S1 @ (((unsigned) &CLC6SEL3)*8) + 1;
[; ;pic18f47q10.h: 40651: extern volatile __bit LC6D4S2 @ (((unsigned) &CLC6SEL3)*8) + 2;
[; ;pic18f47q10.h: 40653: extern volatile __bit LC6D4S3 @ (((unsigned) &CLC6SEL3)*8) + 3;
[; ;pic18f47q10.h: 40655: extern volatile __bit LC6D4S4 @ (((unsigned) &CLC6SEL3)*8) + 4;
[; ;pic18f47q10.h: 40657: extern volatile __bit LC6D4S5 @ (((unsigned) &CLC6SEL3)*8) + 5;
[; ;pic18f47q10.h: 40659: extern volatile __bit LC6D4S6 @ (((unsigned) &CLC6SEL3)*8) + 6;
[; ;pic18f47q10.h: 40661: extern volatile __bit LC6D4S7 @ (((unsigned) &CLC6SEL3)*8) + 7;
[; ;pic18f47q10.h: 40663: extern volatile __bit LC6EN @ (((unsigned) &CLC6CON)*8) + 7;
[; ;pic18f47q10.h: 40665: extern volatile __bit LC6G1D1N @ (((unsigned) &CLC6GLS0)*8) + 0;
[; ;pic18f47q10.h: 40667: extern volatile __bit LC6G1D1T @ (((unsigned) &CLC6GLS0)*8) + 1;
[; ;pic18f47q10.h: 40669: extern volatile __bit LC6G1D2N @ (((unsigned) &CLC6GLS0)*8) + 2;
[; ;pic18f47q10.h: 40671: extern volatile __bit LC6G1D2T @ (((unsigned) &CLC6GLS0)*8) + 3;
[; ;pic18f47q10.h: 40673: extern volatile __bit LC6G1D3N @ (((unsigned) &CLC6GLS0)*8) + 4;
[; ;pic18f47q10.h: 40675: extern volatile __bit LC6G1D3T @ (((unsigned) &CLC6GLS0)*8) + 5;
[; ;pic18f47q10.h: 40677: extern volatile __bit LC6G1D4N @ (((unsigned) &CLC6GLS0)*8) + 6;
[; ;pic18f47q10.h: 40679: extern volatile __bit LC6G1D4T @ (((unsigned) &CLC6GLS0)*8) + 7;
[; ;pic18f47q10.h: 40681: extern volatile __bit LC6G1POL @ (((unsigned) &CLC6POL)*8) + 0;
[; ;pic18f47q10.h: 40683: extern volatile __bit LC6G2D1N @ (((unsigned) &CLC6GLS1)*8) + 0;
[; ;pic18f47q10.h: 40685: extern volatile __bit LC6G2D1T @ (((unsigned) &CLC6GLS1)*8) + 1;
[; ;pic18f47q10.h: 40687: extern volatile __bit LC6G2D2N @ (((unsigned) &CLC6GLS1)*8) + 2;
[; ;pic18f47q10.h: 40689: extern volatile __bit LC6G2D2T @ (((unsigned) &CLC6GLS1)*8) + 3;
[; ;pic18f47q10.h: 40691: extern volatile __bit LC6G2D3N @ (((unsigned) &CLC6GLS1)*8) + 4;
[; ;pic18f47q10.h: 40693: extern volatile __bit LC6G2D3T @ (((unsigned) &CLC6GLS1)*8) + 5;
[; ;pic18f47q10.h: 40695: extern volatile __bit LC6G2D4N @ (((unsigned) &CLC6GLS1)*8) + 6;
[; ;pic18f47q10.h: 40697: extern volatile __bit LC6G2D4T @ (((unsigned) &CLC6GLS1)*8) + 7;
[; ;pic18f47q10.h: 40699: extern volatile __bit LC6G2POL @ (((unsigned) &CLC6POL)*8) + 1;
[; ;pic18f47q10.h: 40701: extern volatile __bit LC6G3D1N @ (((unsigned) &CLC6GLS2)*8) + 0;
[; ;pic18f47q10.h: 40703: extern volatile __bit LC6G3D1T @ (((unsigned) &CLC6GLS2)*8) + 1;
[; ;pic18f47q10.h: 40705: extern volatile __bit LC6G3D2N @ (((unsigned) &CLC6GLS2)*8) + 2;
[; ;pic18f47q10.h: 40707: extern volatile __bit LC6G3D2T @ (((unsigned) &CLC6GLS2)*8) + 3;
[; ;pic18f47q10.h: 40709: extern volatile __bit LC6G3D3N @ (((unsigned) &CLC6GLS2)*8) + 4;
[; ;pic18f47q10.h: 40711: extern volatile __bit LC6G3D3T @ (((unsigned) &CLC6GLS2)*8) + 5;
[; ;pic18f47q10.h: 40713: extern volatile __bit LC6G3D4N @ (((unsigned) &CLC6GLS2)*8) + 6;
[; ;pic18f47q10.h: 40715: extern volatile __bit LC6G3D4T @ (((unsigned) &CLC6GLS2)*8) + 7;
[; ;pic18f47q10.h: 40717: extern volatile __bit LC6G3POL @ (((unsigned) &CLC6POL)*8) + 2;
[; ;pic18f47q10.h: 40719: extern volatile __bit LC6G4D1N @ (((unsigned) &CLC6GLS3)*8) + 0;
[; ;pic18f47q10.h: 40721: extern volatile __bit LC6G4D1T @ (((unsigned) &CLC6GLS3)*8) + 1;
[; ;pic18f47q10.h: 40723: extern volatile __bit LC6G4D2N @ (((unsigned) &CLC6GLS3)*8) + 2;
[; ;pic18f47q10.h: 40725: extern volatile __bit LC6G4D2T @ (((unsigned) &CLC6GLS3)*8) + 3;
[; ;pic18f47q10.h: 40727: extern volatile __bit LC6G4D3N @ (((unsigned) &CLC6GLS3)*8) + 4;
[; ;pic18f47q10.h: 40729: extern volatile __bit LC6G4D3T @ (((unsigned) &CLC6GLS3)*8) + 5;
[; ;pic18f47q10.h: 40731: extern volatile __bit LC6G4D4N @ (((unsigned) &CLC6GLS3)*8) + 6;
[; ;pic18f47q10.h: 40733: extern volatile __bit LC6G4D4T @ (((unsigned) &CLC6GLS3)*8) + 7;
[; ;pic18f47q10.h: 40735: extern volatile __bit LC6G4POL @ (((unsigned) &CLC6POL)*8) + 3;
[; ;pic18f47q10.h: 40737: extern volatile __bit LC6INTN @ (((unsigned) &CLC6CON)*8) + 3;
[; ;pic18f47q10.h: 40739: extern volatile __bit LC6INTP @ (((unsigned) &CLC6CON)*8) + 4;
[; ;pic18f47q10.h: 40741: extern volatile __bit LC6MODE0 @ (((unsigned) &CLC6CON)*8) + 0;
[; ;pic18f47q10.h: 40743: extern volatile __bit LC6MODE1 @ (((unsigned) &CLC6CON)*8) + 1;
[; ;pic18f47q10.h: 40745: extern volatile __bit LC6MODE2 @ (((unsigned) &CLC6CON)*8) + 2;
[; ;pic18f47q10.h: 40747: extern volatile __bit LC6OE @ (((unsigned) &CLC6CON)*8) + 6;
[; ;pic18f47q10.h: 40749: extern volatile __bit LC6OUT @ (((unsigned) &CLC6CON)*8) + 5;
[; ;pic18f47q10.h: 40751: extern volatile __bit LC6POL @ (((unsigned) &CLC6POL)*8) + 7;
[; ;pic18f47q10.h: 40753: extern volatile __bit LC7D1S0 @ (((unsigned) &CLC7SEL0)*8) + 0;
[; ;pic18f47q10.h: 40755: extern volatile __bit LC7D1S1 @ (((unsigned) &CLC7SEL0)*8) + 1;
[; ;pic18f47q10.h: 40757: extern volatile __bit LC7D1S2 @ (((unsigned) &CLC7SEL0)*8) + 2;
[; ;pic18f47q10.h: 40759: extern volatile __bit LC7D1S3 @ (((unsigned) &CLC7SEL0)*8) + 3;
[; ;pic18f47q10.h: 40761: extern volatile __bit LC7D1S4 @ (((unsigned) &CLC7SEL0)*8) + 4;
[; ;pic18f47q10.h: 40763: extern volatile __bit LC7D1S5 @ (((unsigned) &CLC7SEL0)*8) + 5;
[; ;pic18f47q10.h: 40765: extern volatile __bit LC7D1S6 @ (((unsigned) &CLC7SEL0)*8) + 6;
[; ;pic18f47q10.h: 40767: extern volatile __bit LC7D1S7 @ (((unsigned) &CLC7SEL0)*8) + 7;
[; ;pic18f47q10.h: 40769: extern volatile __bit LC7D2S0 @ (((unsigned) &CLC7SEL1)*8) + 0;
[; ;pic18f47q10.h: 40771: extern volatile __bit LC7D2S1 @ (((unsigned) &CLC7SEL1)*8) + 1;
[; ;pic18f47q10.h: 40773: extern volatile __bit LC7D2S2 @ (((unsigned) &CLC7SEL1)*8) + 2;
[; ;pic18f47q10.h: 40775: extern volatile __bit LC7D2S3 @ (((unsigned) &CLC7SEL1)*8) + 3;
[; ;pic18f47q10.h: 40777: extern volatile __bit LC7D2S4 @ (((unsigned) &CLC7SEL1)*8) + 4;
[; ;pic18f47q10.h: 40779: extern volatile __bit LC7D2S5 @ (((unsigned) &CLC7SEL1)*8) + 5;
[; ;pic18f47q10.h: 40781: extern volatile __bit LC7D2S6 @ (((unsigned) &CLC7SEL1)*8) + 6;
[; ;pic18f47q10.h: 40783: extern volatile __bit LC7D2S7 @ (((unsigned) &CLC7SEL1)*8) + 7;
[; ;pic18f47q10.h: 40785: extern volatile __bit LC7D3S0 @ (((unsigned) &CLC7SEL2)*8) + 0;
[; ;pic18f47q10.h: 40787: extern volatile __bit LC7D3S1 @ (((unsigned) &CLC7SEL2)*8) + 1;
[; ;pic18f47q10.h: 40789: extern volatile __bit LC7D3S2 @ (((unsigned) &CLC7SEL2)*8) + 2;
[; ;pic18f47q10.h: 40791: extern volatile __bit LC7D3S3 @ (((unsigned) &CLC7SEL2)*8) + 3;
[; ;pic18f47q10.h: 40793: extern volatile __bit LC7D3S4 @ (((unsigned) &CLC7SEL2)*8) + 4;
[; ;pic18f47q10.h: 40795: extern volatile __bit LC7D3S5 @ (((unsigned) &CLC7SEL2)*8) + 5;
[; ;pic18f47q10.h: 40797: extern volatile __bit LC7D3S6 @ (((unsigned) &CLC7SEL2)*8) + 6;
[; ;pic18f47q10.h: 40799: extern volatile __bit LC7D3S7 @ (((unsigned) &CLC7SEL2)*8) + 7;
[; ;pic18f47q10.h: 40801: extern volatile __bit LC7D4S0 @ (((unsigned) &CLC7SEL3)*8) + 0;
[; ;pic18f47q10.h: 40803: extern volatile __bit LC7D4S1 @ (((unsigned) &CLC7SEL3)*8) + 1;
[; ;pic18f47q10.h: 40805: extern volatile __bit LC7D4S2 @ (((unsigned) &CLC7SEL3)*8) + 2;
[; ;pic18f47q10.h: 40807: extern volatile __bit LC7D4S3 @ (((unsigned) &CLC7SEL3)*8) + 3;
[; ;pic18f47q10.h: 40809: extern volatile __bit LC7D4S4 @ (((unsigned) &CLC7SEL3)*8) + 4;
[; ;pic18f47q10.h: 40811: extern volatile __bit LC7D4S5 @ (((unsigned) &CLC7SEL3)*8) + 5;
[; ;pic18f47q10.h: 40813: extern volatile __bit LC7D4S6 @ (((unsigned) &CLC7SEL3)*8) + 6;
[; ;pic18f47q10.h: 40815: extern volatile __bit LC7D4S7 @ (((unsigned) &CLC7SEL3)*8) + 7;
[; ;pic18f47q10.h: 40817: extern volatile __bit LC7EN @ (((unsigned) &CLC7CON)*8) + 7;
[; ;pic18f47q10.h: 40819: extern volatile __bit LC7G1D1N @ (((unsigned) &CLC7GLS0)*8) + 0;
[; ;pic18f47q10.h: 40821: extern volatile __bit LC7G1D1T @ (((unsigned) &CLC7GLS0)*8) + 1;
[; ;pic18f47q10.h: 40823: extern volatile __bit LC7G1D2N @ (((unsigned) &CLC7GLS0)*8) + 2;
[; ;pic18f47q10.h: 40825: extern volatile __bit LC7G1D2T @ (((unsigned) &CLC7GLS0)*8) + 3;
[; ;pic18f47q10.h: 40827: extern volatile __bit LC7G1D3N @ (((unsigned) &CLC7GLS0)*8) + 4;
[; ;pic18f47q10.h: 40829: extern volatile __bit LC7G1D3T @ (((unsigned) &CLC7GLS0)*8) + 5;
[; ;pic18f47q10.h: 40831: extern volatile __bit LC7G1D4N @ (((unsigned) &CLC7GLS0)*8) + 6;
[; ;pic18f47q10.h: 40833: extern volatile __bit LC7G1D4T @ (((unsigned) &CLC7GLS0)*8) + 7;
[; ;pic18f47q10.h: 40835: extern volatile __bit LC7G1POL @ (((unsigned) &CLC7POL)*8) + 0;
[; ;pic18f47q10.h: 40837: extern volatile __bit LC7G2D1N @ (((unsigned) &CLC7GLS1)*8) + 0;
[; ;pic18f47q10.h: 40839: extern volatile __bit LC7G2D1T @ (((unsigned) &CLC7GLS1)*8) + 1;
[; ;pic18f47q10.h: 40841: extern volatile __bit LC7G2D2N @ (((unsigned) &CLC7GLS1)*8) + 2;
[; ;pic18f47q10.h: 40843: extern volatile __bit LC7G2D2T @ (((unsigned) &CLC7GLS1)*8) + 3;
[; ;pic18f47q10.h: 40845: extern volatile __bit LC7G2D3N @ (((unsigned) &CLC7GLS1)*8) + 4;
[; ;pic18f47q10.h: 40847: extern volatile __bit LC7G2D3T @ (((unsigned) &CLC7GLS1)*8) + 5;
[; ;pic18f47q10.h: 40849: extern volatile __bit LC7G2D4N @ (((unsigned) &CLC7GLS1)*8) + 6;
[; ;pic18f47q10.h: 40851: extern volatile __bit LC7G2D4T @ (((unsigned) &CLC7GLS1)*8) + 7;
[; ;pic18f47q10.h: 40853: extern volatile __bit LC7G2POL @ (((unsigned) &CLC7POL)*8) + 1;
[; ;pic18f47q10.h: 40855: extern volatile __bit LC7G3D1N @ (((unsigned) &CLC7GLS2)*8) + 0;
[; ;pic18f47q10.h: 40857: extern volatile __bit LC7G3D1T @ (((unsigned) &CLC7GLS2)*8) + 1;
[; ;pic18f47q10.h: 40859: extern volatile __bit LC7G3D2N @ (((unsigned) &CLC7GLS2)*8) + 2;
[; ;pic18f47q10.h: 40861: extern volatile __bit LC7G3D2T @ (((unsigned) &CLC7GLS2)*8) + 3;
[; ;pic18f47q10.h: 40863: extern volatile __bit LC7G3D3N @ (((unsigned) &CLC7GLS2)*8) + 4;
[; ;pic18f47q10.h: 40865: extern volatile __bit LC7G3D3T @ (((unsigned) &CLC7GLS2)*8) + 5;
[; ;pic18f47q10.h: 40867: extern volatile __bit LC7G3D4N @ (((unsigned) &CLC7GLS2)*8) + 6;
[; ;pic18f47q10.h: 40869: extern volatile __bit LC7G3D4T @ (((unsigned) &CLC7GLS2)*8) + 7;
[; ;pic18f47q10.h: 40871: extern volatile __bit LC7G3POL @ (((unsigned) &CLC7POL)*8) + 2;
[; ;pic18f47q10.h: 40873: extern volatile __bit LC7G4D1N @ (((unsigned) &CLC7GLS3)*8) + 0;
[; ;pic18f47q10.h: 40875: extern volatile __bit LC7G4D1T @ (((unsigned) &CLC7GLS3)*8) + 1;
[; ;pic18f47q10.h: 40877: extern volatile __bit LC7G4D2N @ (((unsigned) &CLC7GLS3)*8) + 2;
[; ;pic18f47q10.h: 40879: extern volatile __bit LC7G4D2T @ (((unsigned) &CLC7GLS3)*8) + 3;
[; ;pic18f47q10.h: 40881: extern volatile __bit LC7G4D3N @ (((unsigned) &CLC7GLS3)*8) + 4;
[; ;pic18f47q10.h: 40883: extern volatile __bit LC7G4D3T @ (((unsigned) &CLC7GLS3)*8) + 5;
[; ;pic18f47q10.h: 40885: extern volatile __bit LC7G4D4N @ (((unsigned) &CLC7GLS3)*8) + 6;
[; ;pic18f47q10.h: 40887: extern volatile __bit LC7G4D4T @ (((unsigned) &CLC7GLS3)*8) + 7;
[; ;pic18f47q10.h: 40889: extern volatile __bit LC7G4POL @ (((unsigned) &CLC7POL)*8) + 3;
[; ;pic18f47q10.h: 40891: extern volatile __bit LC7INTN @ (((unsigned) &CLC7CON)*8) + 3;
[; ;pic18f47q10.h: 40893: extern volatile __bit LC7INTP @ (((unsigned) &CLC7CON)*8) + 4;
[; ;pic18f47q10.h: 40895: extern volatile __bit LC7MODE0 @ (((unsigned) &CLC7CON)*8) + 0;
[; ;pic18f47q10.h: 40897: extern volatile __bit LC7MODE1 @ (((unsigned) &CLC7CON)*8) + 1;
[; ;pic18f47q10.h: 40899: extern volatile __bit LC7MODE2 @ (((unsigned) &CLC7CON)*8) + 2;
[; ;pic18f47q10.h: 40901: extern volatile __bit LC7OE @ (((unsigned) &CLC7CON)*8) + 6;
[; ;pic18f47q10.h: 40903: extern volatile __bit LC7OUT @ (((unsigned) &CLC7CON)*8) + 5;
[; ;pic18f47q10.h: 40905: extern volatile __bit LC7POL @ (((unsigned) &CLC7POL)*8) + 7;
[; ;pic18f47q10.h: 40907: extern volatile __bit LC8D1S0 @ (((unsigned) &CLC8SEL0)*8) + 0;
[; ;pic18f47q10.h: 40909: extern volatile __bit LC8D1S1 @ (((unsigned) &CLC8SEL0)*8) + 1;
[; ;pic18f47q10.h: 40911: extern volatile __bit LC8D1S2 @ (((unsigned) &CLC8SEL0)*8) + 2;
[; ;pic18f47q10.h: 40913: extern volatile __bit LC8D1S3 @ (((unsigned) &CLC8SEL0)*8) + 3;
[; ;pic18f47q10.h: 40915: extern volatile __bit LC8D1S4 @ (((unsigned) &CLC8SEL0)*8) + 4;
[; ;pic18f47q10.h: 40917: extern volatile __bit LC8D1S5 @ (((unsigned) &CLC8SEL0)*8) + 5;
[; ;pic18f47q10.h: 40919: extern volatile __bit LC8D1S6 @ (((unsigned) &CLC8SEL0)*8) + 6;
[; ;pic18f47q10.h: 40921: extern volatile __bit LC8D1S7 @ (((unsigned) &CLC8SEL0)*8) + 7;
[; ;pic18f47q10.h: 40923: extern volatile __bit LC8D2S0 @ (((unsigned) &CLC8SEL1)*8) + 0;
[; ;pic18f47q10.h: 40925: extern volatile __bit LC8D2S1 @ (((unsigned) &CLC8SEL1)*8) + 1;
[; ;pic18f47q10.h: 40927: extern volatile __bit LC8D2S2 @ (((unsigned) &CLC8SEL1)*8) + 2;
[; ;pic18f47q10.h: 40929: extern volatile __bit LC8D2S3 @ (((unsigned) &CLC8SEL1)*8) + 3;
[; ;pic18f47q10.h: 40931: extern volatile __bit LC8D2S4 @ (((unsigned) &CLC8SEL1)*8) + 4;
[; ;pic18f47q10.h: 40933: extern volatile __bit LC8D2S5 @ (((unsigned) &CLC8SEL1)*8) + 5;
[; ;pic18f47q10.h: 40935: extern volatile __bit LC8D2S6 @ (((unsigned) &CLC8SEL1)*8) + 6;
[; ;pic18f47q10.h: 40937: extern volatile __bit LC8D2S7 @ (((unsigned) &CLC8SEL1)*8) + 7;
[; ;pic18f47q10.h: 40939: extern volatile __bit LC8D3S0 @ (((unsigned) &CLC8SEL2)*8) + 0;
[; ;pic18f47q10.h: 40941: extern volatile __bit LC8D3S1 @ (((unsigned) &CLC8SEL2)*8) + 1;
[; ;pic18f47q10.h: 40943: extern volatile __bit LC8D3S2 @ (((unsigned) &CLC8SEL2)*8) + 2;
[; ;pic18f47q10.h: 40945: extern volatile __bit LC8D3S3 @ (((unsigned) &CLC8SEL2)*8) + 3;
[; ;pic18f47q10.h: 40947: extern volatile __bit LC8D3S4 @ (((unsigned) &CLC8SEL2)*8) + 4;
[; ;pic18f47q10.h: 40949: extern volatile __bit LC8D3S5 @ (((unsigned) &CLC8SEL2)*8) + 5;
[; ;pic18f47q10.h: 40951: extern volatile __bit LC8D3S6 @ (((unsigned) &CLC8SEL2)*8) + 6;
[; ;pic18f47q10.h: 40953: extern volatile __bit LC8D3S7 @ (((unsigned) &CLC8SEL2)*8) + 7;
[; ;pic18f47q10.h: 40955: extern volatile __bit LC8D4S0 @ (((unsigned) &CLC8SEL3)*8) + 0;
[; ;pic18f47q10.h: 40957: extern volatile __bit LC8D4S1 @ (((unsigned) &CLC8SEL3)*8) + 1;
[; ;pic18f47q10.h: 40959: extern volatile __bit LC8D4S2 @ (((unsigned) &CLC8SEL3)*8) + 2;
[; ;pic18f47q10.h: 40961: extern volatile __bit LC8D4S3 @ (((unsigned) &CLC8SEL3)*8) + 3;
[; ;pic18f47q10.h: 40963: extern volatile __bit LC8D4S4 @ (((unsigned) &CLC8SEL3)*8) + 4;
[; ;pic18f47q10.h: 40965: extern volatile __bit LC8D4S5 @ (((unsigned) &CLC8SEL3)*8) + 5;
[; ;pic18f47q10.h: 40967: extern volatile __bit LC8D4S6 @ (((unsigned) &CLC8SEL3)*8) + 6;
[; ;pic18f47q10.h: 40969: extern volatile __bit LC8D4S7 @ (((unsigned) &CLC8SEL3)*8) + 7;
[; ;pic18f47q10.h: 40971: extern volatile __bit LC8EN @ (((unsigned) &CLC8CON)*8) + 7;
[; ;pic18f47q10.h: 40973: extern volatile __bit LC8G1D1N @ (((unsigned) &CLC8GLS0)*8) + 0;
[; ;pic18f47q10.h: 40975: extern volatile __bit LC8G1D1T @ (((unsigned) &CLC8GLS0)*8) + 1;
[; ;pic18f47q10.h: 40977: extern volatile __bit LC8G1D2N @ (((unsigned) &CLC8GLS0)*8) + 2;
[; ;pic18f47q10.h: 40979: extern volatile __bit LC8G1D2T @ (((unsigned) &CLC8GLS0)*8) + 3;
[; ;pic18f47q10.h: 40981: extern volatile __bit LC8G1D3N @ (((unsigned) &CLC8GLS0)*8) + 4;
[; ;pic18f47q10.h: 40983: extern volatile __bit LC8G1D3T @ (((unsigned) &CLC8GLS0)*8) + 5;
[; ;pic18f47q10.h: 40985: extern volatile __bit LC8G1D4N @ (((unsigned) &CLC8GLS0)*8) + 6;
[; ;pic18f47q10.h: 40987: extern volatile __bit LC8G1D4T @ (((unsigned) &CLC8GLS0)*8) + 7;
[; ;pic18f47q10.h: 40989: extern volatile __bit LC8G1POL @ (((unsigned) &CLC8POL)*8) + 0;
[; ;pic18f47q10.h: 40991: extern volatile __bit LC8G2D1N @ (((unsigned) &CLC8GLS1)*8) + 0;
[; ;pic18f47q10.h: 40993: extern volatile __bit LC8G2D1T @ (((unsigned) &CLC8GLS1)*8) + 1;
[; ;pic18f47q10.h: 40995: extern volatile __bit LC8G2D2N @ (((unsigned) &CLC8GLS1)*8) + 2;
[; ;pic18f47q10.h: 40997: extern volatile __bit LC8G2D2T @ (((unsigned) &CLC8GLS1)*8) + 3;
[; ;pic18f47q10.h: 40999: extern volatile __bit LC8G2D3N @ (((unsigned) &CLC8GLS1)*8) + 4;
[; ;pic18f47q10.h: 41001: extern volatile __bit LC8G2D3T @ (((unsigned) &CLC8GLS1)*8) + 5;
[; ;pic18f47q10.h: 41003: extern volatile __bit LC8G2D4N @ (((unsigned) &CLC8GLS1)*8) + 6;
[; ;pic18f47q10.h: 41005: extern volatile __bit LC8G2D4T @ (((unsigned) &CLC8GLS1)*8) + 7;
[; ;pic18f47q10.h: 41007: extern volatile __bit LC8G2POL @ (((unsigned) &CLC8POL)*8) + 1;
[; ;pic18f47q10.h: 41009: extern volatile __bit LC8G3D1N @ (((unsigned) &CLC8GLS2)*8) + 0;
[; ;pic18f47q10.h: 41011: extern volatile __bit LC8G3D1T @ (((unsigned) &CLC8GLS2)*8) + 1;
[; ;pic18f47q10.h: 41013: extern volatile __bit LC8G3D2N @ (((unsigned) &CLC8GLS2)*8) + 2;
[; ;pic18f47q10.h: 41015: extern volatile __bit LC8G3D2T @ (((unsigned) &CLC8GLS2)*8) + 3;
[; ;pic18f47q10.h: 41017: extern volatile __bit LC8G3D3N @ (((unsigned) &CLC8GLS2)*8) + 4;
[; ;pic18f47q10.h: 41019: extern volatile __bit LC8G3D3T @ (((unsigned) &CLC8GLS2)*8) + 5;
[; ;pic18f47q10.h: 41021: extern volatile __bit LC8G3D4N @ (((unsigned) &CLC8GLS2)*8) + 6;
[; ;pic18f47q10.h: 41023: extern volatile __bit LC8G3D4T @ (((unsigned) &CLC8GLS2)*8) + 7;
[; ;pic18f47q10.h: 41025: extern volatile __bit LC8G3POL @ (((unsigned) &CLC8POL)*8) + 2;
[; ;pic18f47q10.h: 41027: extern volatile __bit LC8G4D1N @ (((unsigned) &CLC8GLS3)*8) + 0;
[; ;pic18f47q10.h: 41029: extern volatile __bit LC8G4D1T @ (((unsigned) &CLC8GLS3)*8) + 1;
[; ;pic18f47q10.h: 41031: extern volatile __bit LC8G4D2N @ (((unsigned) &CLC8GLS3)*8) + 2;
[; ;pic18f47q10.h: 41033: extern volatile __bit LC8G4D2T @ (((unsigned) &CLC8GLS3)*8) + 3;
[; ;pic18f47q10.h: 41035: extern volatile __bit LC8G4D3N @ (((unsigned) &CLC8GLS3)*8) + 4;
[; ;pic18f47q10.h: 41037: extern volatile __bit LC8G4D3T @ (((unsigned) &CLC8GLS3)*8) + 5;
[; ;pic18f47q10.h: 41039: extern volatile __bit LC8G4D4N @ (((unsigned) &CLC8GLS3)*8) + 6;
[; ;pic18f47q10.h: 41041: extern volatile __bit LC8G4D4T @ (((unsigned) &CLC8GLS3)*8) + 7;
[; ;pic18f47q10.h: 41043: extern volatile __bit LC8G4POL @ (((unsigned) &CLC8POL)*8) + 3;
[; ;pic18f47q10.h: 41045: extern volatile __bit LC8INTN @ (((unsigned) &CLC8CON)*8) + 3;
[; ;pic18f47q10.h: 41047: extern volatile __bit LC8INTP @ (((unsigned) &CLC8CON)*8) + 4;
[; ;pic18f47q10.h: 41049: extern volatile __bit LC8MODE0 @ (((unsigned) &CLC8CON)*8) + 0;
[; ;pic18f47q10.h: 41051: extern volatile __bit LC8MODE1 @ (((unsigned) &CLC8CON)*8) + 1;
[; ;pic18f47q10.h: 41053: extern volatile __bit LC8MODE2 @ (((unsigned) &CLC8CON)*8) + 2;
[; ;pic18f47q10.h: 41055: extern volatile __bit LC8OE @ (((unsigned) &CLC8CON)*8) + 6;
[; ;pic18f47q10.h: 41057: extern volatile __bit LC8OUT @ (((unsigned) &CLC8CON)*8) + 5;
[; ;pic18f47q10.h: 41059: extern volatile __bit LC8POL @ (((unsigned) &CLC8POL)*8) + 7;
[; ;pic18f47q10.h: 41061: extern volatile __bit LD @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic18f47q10.h: 41063: extern volatile __bit LFOEN @ (((unsigned) &OSCEN)*8) + 4;
[; ;pic18f47q10.h: 41065: extern volatile __bit LFOR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic18f47q10.h: 41067: extern volatile __bit LSAC0 @ (((unsigned) &CWG1AS0)*8) + 2;
[; ;pic18f47q10.h: 41069: extern volatile __bit LSAC1 @ (((unsigned) &CWG1AS0)*8) + 3;
[; ;pic18f47q10.h: 41071: extern volatile __bit LSBD0 @ (((unsigned) &CWG1AS0)*8) + 4;
[; ;pic18f47q10.h: 41073: extern volatile __bit LSBD1 @ (((unsigned) &CWG1AS0)*8) + 5;
[; ;pic18f47q10.h: 41075: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic18f47q10.h: 41077: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic18f47q10.h: 41079: extern volatile __bit MCL1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic18f47q10.h: 41081: extern volatile __bit MDBIT @ (((unsigned) &MDCON0)*8) + 0;
[; ;pic18f47q10.h: 41083: extern volatile __bit MDCARHPPS0 @ (((unsigned) &MDCARHPPS)*8) + 0;
[; ;pic18f47q10.h: 41085: extern volatile __bit MDCARHPPS1 @ (((unsigned) &MDCARHPPS)*8) + 1;
[; ;pic18f47q10.h: 41087: extern volatile __bit MDCARHPPS2 @ (((unsigned) &MDCARHPPS)*8) + 2;
[; ;pic18f47q10.h: 41089: extern volatile __bit MDCARHPPS3 @ (((unsigned) &MDCARHPPS)*8) + 3;
[; ;pic18f47q10.h: 41091: extern volatile __bit MDCARHPPS4 @ (((unsigned) &MDCARHPPS)*8) + 4;
[; ;pic18f47q10.h: 41093: extern volatile __bit MDCARLPPS0 @ (((unsigned) &MDCARLPPS)*8) + 0;
[; ;pic18f47q10.h: 41095: extern volatile __bit MDCARLPPS1 @ (((unsigned) &MDCARLPPS)*8) + 1;
[; ;pic18f47q10.h: 41097: extern volatile __bit MDCARLPPS2 @ (((unsigned) &MDCARLPPS)*8) + 2;
[; ;pic18f47q10.h: 41099: extern volatile __bit MDCARLPPS3 @ (((unsigned) &MDCARLPPS)*8) + 3;
[; ;pic18f47q10.h: 41101: extern volatile __bit MDCARLPPS4 @ (((unsigned) &MDCARLPPS)*8) + 4;
[; ;pic18f47q10.h: 41103: extern volatile __bit MDCHPOL @ (((unsigned) &MDCON1)*8) + 5;
[; ;pic18f47q10.h: 41105: extern volatile __bit MDCHS0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic18f47q10.h: 41107: extern volatile __bit MDCHS1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic18f47q10.h: 41109: extern volatile __bit MDCHS2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic18f47q10.h: 41111: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCON1)*8) + 4;
[; ;pic18f47q10.h: 41113: extern volatile __bit MDCLPOL @ (((unsigned) &MDCON1)*8) + 1;
[; ;pic18f47q10.h: 41115: extern volatile __bit MDCLS0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic18f47q10.h: 41117: extern volatile __bit MDCLS1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic18f47q10.h: 41119: extern volatile __bit MDCLS2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic18f47q10.h: 41121: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCON1)*8) + 0;
[; ;pic18f47q10.h: 41123: extern volatile __bit MDEN @ (((unsigned) &MDCON0)*8) + 7;
[; ;pic18f47q10.h: 41125: extern volatile __bit MDOPOL @ (((unsigned) &MDCON0)*8) + 4;
[; ;pic18f47q10.h: 41127: extern volatile __bit MDOUT @ (((unsigned) &MDCON0)*8) + 5;
[; ;pic18f47q10.h: 41129: extern volatile __bit MDSRCPPS0 @ (((unsigned) &MDSRCPPS)*8) + 0;
[; ;pic18f47q10.h: 41131: extern volatile __bit MDSRCPPS1 @ (((unsigned) &MDSRCPPS)*8) + 1;
[; ;pic18f47q10.h: 41133: extern volatile __bit MDSRCPPS2 @ (((unsigned) &MDSRCPPS)*8) + 2;
[; ;pic18f47q10.h: 41135: extern volatile __bit MDSRCPPS3 @ (((unsigned) &MDSRCPPS)*8) + 3;
[; ;pic18f47q10.h: 41137: extern volatile __bit MDSRCPPS4 @ (((unsigned) &MDSRCPPS)*8) + 4;
[; ;pic18f47q10.h: 41139: extern volatile __bit MDSRCS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic18f47q10.h: 41141: extern volatile __bit MDSRCS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic18f47q10.h: 41143: extern volatile __bit MDSRCS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic18f47q10.h: 41145: extern volatile __bit MDSRCS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic18f47q10.h: 41147: extern volatile __bit MFOEN @ (((unsigned) &OSCEN)*8) + 5;
[; ;pic18f47q10.h: 41149: extern volatile __bit MFOR @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic18f47q10.h: 41151: extern volatile __bit MLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic18f47q10.h: 41153: extern volatile __bit MLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic18f47q10.h: 41155: extern volatile __bit MLC4OUT @ (((unsigned) &CLCDATA)*8) + 3;
[; ;pic18f47q10.h: 41157: extern volatile __bit MLC5OUT @ (((unsigned) &CLCDATA)*8) + 4;
[; ;pic18f47q10.h: 41159: extern volatile __bit MLC6OUT @ (((unsigned) &CLCDATA)*8) + 5;
[; ;pic18f47q10.h: 41161: extern volatile __bit MLC7OUT @ (((unsigned) &CLCDATA)*8) + 6;
[; ;pic18f47q10.h: 41163: extern volatile __bit MLC8OUT @ (((unsigned) &CLCDATA)*8) + 7;
[; ;pic18f47q10.h: 41165: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f47q10.h: 41167: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f47q10.h: 41169: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f47q10.h: 41171: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f47q10.h: 41173: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f47q10.h: 41175: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f47q10.h: 41177: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f47q10.h: 41179: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f47q10.h: 41181: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f47q10.h: 41183: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f47q10.h: 41185: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f47q10.h: 41187: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f47q10.h: 41189: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f47q10.h: 41191: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f47q10.h: 41193: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f47q10.h: 41195: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f47q10.h: 41197: extern volatile __bit MSSP1MD @ (((unsigned) &PMD4)*8) + 4;
[; ;pic18f47q10.h: 41199: extern volatile __bit MSSP2MD @ (((unsigned) &PMD4)*8) + 5;
[; ;pic18f47q10.h: 41201: extern volatile __bit NDIV0 @ (((unsigned) &OSCCON1)*8) + 0;
[; ;pic18f47q10.h: 41203: extern volatile __bit NDIV1 @ (((unsigned) &OSCCON1)*8) + 1;
[; ;pic18f47q10.h: 41205: extern volatile __bit NDIV2 @ (((unsigned) &OSCCON1)*8) + 2;
[; ;pic18f47q10.h: 41207: extern volatile __bit NDIV3 @ (((unsigned) &OSCCON1)*8) + 3;
[; ;pic18f47q10.h: 41209: extern volatile __bit NOSC0 @ (((unsigned) &OSCCON1)*8) + 4;
[; ;pic18f47q10.h: 41211: extern volatile __bit NOSC1 @ (((unsigned) &OSCCON1)*8) + 5;
[; ;pic18f47q10.h: 41213: extern volatile __bit NOSC2 @ (((unsigned) &OSCCON1)*8) + 6;
[; ;pic18f47q10.h: 41215: extern volatile __bit NOSCR @ (((unsigned) &OSCCON3)*8) + 3;
[; ;pic18f47q10.h: 41217: extern volatile __bit NOT_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 41219: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 41221: extern volatile __bit NOT_BOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f47q10.h: 41223: extern volatile __bit NOT_PD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f47q10.h: 41225: extern volatile __bit NOT_POR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f47q10.h: 41227: extern volatile __bit NOT_RCM @ (((unsigned) &PCON1)*8) + 0;
[; ;pic18f47q10.h: 41229: extern volatile __bit NOT_RI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f47q10.h: 41231: extern volatile __bit NOT_RMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f47q10.h: 41233: extern volatile __bit NOT_RVREG @ (((unsigned) &PCON1)*8) + 2;
[; ;pic18f47q10.h: 41235: extern volatile __bit NOT_RWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f47q10.h: 41237: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f47q10.h: 41239: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f47q10.h: 41241: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f47q10.h: 41243: extern volatile __bit NOT_TO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f47q10.h: 41245: extern volatile __bit NOT_WDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f47q10.h: 41247: extern volatile __bit NOT_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 41249: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 41251: extern volatile __bit NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic18f47q10.h: 41253: extern volatile __bit NVMADR0 @ (((unsigned) &NVMADRL)*8) + 0;
[; ;pic18f47q10.h: 41255: extern volatile __bit NVMADR1 @ (((unsigned) &NVMADRL)*8) + 1;
[; ;pic18f47q10.h: 41257: extern volatile __bit NVMADR10 @ (((unsigned) &NVMADRH)*8) + 2;
[; ;pic18f47q10.h: 41259: extern volatile __bit NVMADR11 @ (((unsigned) &NVMADRH)*8) + 3;
[; ;pic18f47q10.h: 41261: extern volatile __bit NVMADR12 @ (((unsigned) &NVMADRH)*8) + 4;
[; ;pic18f47q10.h: 41263: extern volatile __bit NVMADR13 @ (((unsigned) &NVMADRH)*8) + 5;
[; ;pic18f47q10.h: 41265: extern volatile __bit NVMADR14 @ (((unsigned) &NVMADRH)*8) + 6;
[; ;pic18f47q10.h: 41267: extern volatile __bit NVMADR15 @ (((unsigned) &NVMADRH)*8) + 7;
[; ;pic18f47q10.h: 41269: extern volatile __bit NVMADR16 @ (((unsigned) &NVMADRU)*8) + 0;
[; ;pic18f47q10.h: 41271: extern volatile __bit NVMADR17 @ (((unsigned) &NVMADRU)*8) + 1;
[; ;pic18f47q10.h: 41273: extern volatile __bit NVMADR18 @ (((unsigned) &NVMADRU)*8) + 2;
[; ;pic18f47q10.h: 41275: extern volatile __bit NVMADR19 @ (((unsigned) &NVMADRU)*8) + 3;
[; ;pic18f47q10.h: 41277: extern volatile __bit NVMADR2 @ (((unsigned) &NVMADRL)*8) + 2;
[; ;pic18f47q10.h: 41279: extern volatile __bit NVMADR20 @ (((unsigned) &NVMADRU)*8) + 4;
[; ;pic18f47q10.h: 41281: extern volatile __bit NVMADR21 @ (((unsigned) &NVMADRU)*8) + 5;
[; ;pic18f47q10.h: 41283: extern volatile __bit NVMADR3 @ (((unsigned) &NVMADRL)*8) + 3;
[; ;pic18f47q10.h: 41285: extern volatile __bit NVMADR4 @ (((unsigned) &NVMADRL)*8) + 4;
[; ;pic18f47q10.h: 41287: extern volatile __bit NVMADR5 @ (((unsigned) &NVMADRL)*8) + 5;
[; ;pic18f47q10.h: 41289: extern volatile __bit NVMADR6 @ (((unsigned) &NVMADRL)*8) + 6;
[; ;pic18f47q10.h: 41291: extern volatile __bit NVMADR7 @ (((unsigned) &NVMADRL)*8) + 7;
[; ;pic18f47q10.h: 41293: extern volatile __bit NVMADR8 @ (((unsigned) &NVMADRH)*8) + 0;
[; ;pic18f47q10.h: 41295: extern volatile __bit NVMADR9 @ (((unsigned) &NVMADRH)*8) + 1;
[; ;pic18f47q10.h: 41297: extern volatile __bit NVMDAT0 @ (((unsigned) &NVMDATL)*8) + 0;
[; ;pic18f47q10.h: 41299: extern volatile __bit NVMDAT1 @ (((unsigned) &NVMDATL)*8) + 1;
[; ;pic18f47q10.h: 41301: extern volatile __bit NVMDAT10 @ (((unsigned) &NVMDATH)*8) + 2;
[; ;pic18f47q10.h: 41303: extern volatile __bit NVMDAT11 @ (((unsigned) &NVMDATH)*8) + 3;
[; ;pic18f47q10.h: 41305: extern volatile __bit NVMDAT12 @ (((unsigned) &NVMDATH)*8) + 4;
[; ;pic18f47q10.h: 41307: extern volatile __bit NVMDAT13 @ (((unsigned) &NVMDATH)*8) + 5;
[; ;pic18f47q10.h: 41309: extern volatile __bit NVMDAT14 @ (((unsigned) &NVMDATH)*8) + 6;
[; ;pic18f47q10.h: 41311: extern volatile __bit NVMDAT15 @ (((unsigned) &NVMDATH)*8) + 7;
[; ;pic18f47q10.h: 41313: extern volatile __bit NVMDAT2 @ (((unsigned) &NVMDATL)*8) + 2;
[; ;pic18f47q10.h: 41315: extern volatile __bit NVMDAT3 @ (((unsigned) &NVMDATL)*8) + 3;
[; ;pic18f47q10.h: 41317: extern volatile __bit NVMDAT4 @ (((unsigned) &NVMDATL)*8) + 4;
[; ;pic18f47q10.h: 41319: extern volatile __bit NVMDAT5 @ (((unsigned) &NVMDATL)*8) + 5;
[; ;pic18f47q10.h: 41321: extern volatile __bit NVMDAT6 @ (((unsigned) &NVMDATL)*8) + 6;
[; ;pic18f47q10.h: 41323: extern volatile __bit NVMDAT7 @ (((unsigned) &NVMDATL)*8) + 7;
[; ;pic18f47q10.h: 41325: extern volatile __bit NVMDAT8 @ (((unsigned) &NVMDATH)*8) + 0;
[; ;pic18f47q10.h: 41327: extern volatile __bit NVMDAT9 @ (((unsigned) &NVMDATH)*8) + 1;
[; ;pic18f47q10.h: 41329: extern volatile __bit NVMEN @ (((unsigned) &NVMCON0)*8) + 7;
[; ;pic18f47q10.h: 41331: extern volatile __bit NVMERR @ (((unsigned) &NVMCON0)*8) + 4;
[; ;pic18f47q10.h: 41333: extern volatile __bit NVMIE @ (((unsigned) &PIE7)*8) + 5;
[; ;pic18f47q10.h: 41335: extern volatile __bit NVMIF @ (((unsigned) &PIR7)*8) + 5;
[; ;pic18f47q10.h: 41337: extern volatile __bit NVMIP @ (((unsigned) &IPR7)*8) + 5;
[; ;pic18f47q10.h: 41339: extern volatile __bit NVMMD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f47q10.h: 41341: extern volatile __bit ODCA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic18f47q10.h: 41343: extern volatile __bit ODCA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic18f47q10.h: 41345: extern volatile __bit ODCA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic18f47q10.h: 41347: extern volatile __bit ODCA3 @ (((unsigned) &ODCONA)*8) + 3;
[; ;pic18f47q10.h: 41349: extern volatile __bit ODCA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic18f47q10.h: 41351: extern volatile __bit ODCA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic18f47q10.h: 41353: extern volatile __bit ODCA6 @ (((unsigned) &ODCONA)*8) + 6;
[; ;pic18f47q10.h: 41355: extern volatile __bit ODCA7 @ (((unsigned) &ODCONA)*8) + 7;
[; ;pic18f47q10.h: 41357: extern volatile __bit ODCB0 @ (((unsigned) &ODCONB)*8) + 0;
[; ;pic18f47q10.h: 41359: extern volatile __bit ODCB1 @ (((unsigned) &ODCONB)*8) + 1;
[; ;pic18f47q10.h: 41361: extern volatile __bit ODCB2 @ (((unsigned) &ODCONB)*8) + 2;
[; ;pic18f47q10.h: 41363: extern volatile __bit ODCB3 @ (((unsigned) &ODCONB)*8) + 3;
[; ;pic18f47q10.h: 41365: extern volatile __bit ODCB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic18f47q10.h: 41367: extern volatile __bit ODCB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic18f47q10.h: 41369: extern volatile __bit ODCB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic18f47q10.h: 41371: extern volatile __bit ODCB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic18f47q10.h: 41373: extern volatile __bit ODCC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic18f47q10.h: 41375: extern volatile __bit ODCC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic18f47q10.h: 41377: extern volatile __bit ODCC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic18f47q10.h: 41379: extern volatile __bit ODCC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic18f47q10.h: 41381: extern volatile __bit ODCC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic18f47q10.h: 41383: extern volatile __bit ODCC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic18f47q10.h: 41385: extern volatile __bit ODCC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic18f47q10.h: 41387: extern volatile __bit ODCC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic18f47q10.h: 41389: extern volatile __bit ODCD0 @ (((unsigned) &ODCOND)*8) + 0;
[; ;pic18f47q10.h: 41391: extern volatile __bit ODCD1 @ (((unsigned) &ODCOND)*8) + 1;
[; ;pic18f47q10.h: 41393: extern volatile __bit ODCD2 @ (((unsigned) &ODCOND)*8) + 2;
[; ;pic18f47q10.h: 41395: extern volatile __bit ODCD3 @ (((unsigned) &ODCOND)*8) + 3;
[; ;pic18f47q10.h: 41397: extern volatile __bit ODCD4 @ (((unsigned) &ODCOND)*8) + 4;
[; ;pic18f47q10.h: 41399: extern volatile __bit ODCD5 @ (((unsigned) &ODCOND)*8) + 5;
[; ;pic18f47q10.h: 41401: extern volatile __bit ODCD6 @ (((unsigned) &ODCOND)*8) + 6;
[; ;pic18f47q10.h: 41403: extern volatile __bit ODCD7 @ (((unsigned) &ODCOND)*8) + 7;
[; ;pic18f47q10.h: 41405: extern volatile __bit ODCE0 @ (((unsigned) &ODCONE)*8) + 0;
[; ;pic18f47q10.h: 41407: extern volatile __bit ODCE1 @ (((unsigned) &ODCONE)*8) + 1;
[; ;pic18f47q10.h: 41409: extern volatile __bit ODCE2 @ (((unsigned) &ODCONE)*8) + 2;
[; ;pic18f47q10.h: 41411: extern volatile __bit OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic18f47q10.h: 41413: extern volatile __bit OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic18f47q10.h: 41415: extern volatile __bit OPOL @ (((unsigned) &MDCON0)*8) + 4;
[; ;pic18f47q10.h: 41417: extern volatile __bit ORDY @ (((unsigned) &OSCCON3)*8) + 4;
[; ;pic18f47q10.h: 41419: extern volatile __bit OSCFIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f47q10.h: 41421: extern volatile __bit OSCFIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f47q10.h: 41423: extern volatile __bit OSCFIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f47q10.h: 41425: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f47q10.h: 41427: extern volatile __bit OVRA @ (((unsigned) &CWG1STR)*8) + 4;
[; ;pic18f47q10.h: 41429: extern volatile __bit OVRB @ (((unsigned) &CWG1STR)*8) + 5;
[; ;pic18f47q10.h: 41431: extern volatile __bit OVRC @ (((unsigned) &CWG1STR)*8) + 6;
[; ;pic18f47q10.h: 41433: extern volatile __bit OVRD @ (((unsigned) &CWG1STR)*8) + 7;
[; ;pic18f47q10.h: 41435: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f47q10.h: 41437: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f47q10.h: 41439: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic18f47q10.h: 41441: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic18f47q10.h: 41443: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic18f47q10.h: 41445: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic18f47q10.h: 41447: extern volatile __bit PD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f47q10.h: 41449: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f47q10.h: 41451: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f47q10.h: 41453: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f47q10.h: 41455: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f47q10.h: 41457: extern volatile __bit PLEN0 @ (((unsigned) &CRCCON1)*8) + 0;
[; ;pic18f47q10.h: 41459: extern volatile __bit PLEN1 @ (((unsigned) &CRCCON1)*8) + 1;
[; ;pic18f47q10.h: 41461: extern volatile __bit PLEN2 @ (((unsigned) &CRCCON1)*8) + 2;
[; ;pic18f47q10.h: 41463: extern volatile __bit PLEN3 @ (((unsigned) &CRCCON1)*8) + 3;
[; ;pic18f47q10.h: 41465: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic18f47q10.h: 41467: extern volatile __bit PMSYS0 @ (((unsigned) &VREGCON)*8) + 4;
[; ;pic18f47q10.h: 41469: extern volatile __bit PMSYS1 @ (((unsigned) &VREGCON)*8) + 5;
[; ;pic18f47q10.h: 41471: extern volatile __bit POLA @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic18f47q10.h: 41473: extern volatile __bit POLB @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic18f47q10.h: 41475: extern volatile __bit POLC @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic18f47q10.h: 41477: extern volatile __bit POLD @ (((unsigned) &CWG1CON1)*8) + 3;
[; ;pic18f47q10.h: 41479: extern volatile __bit POR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f47q10.h: 41481: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic18f47q10.h: 41483: extern volatile __bit PSCNT0 @ (((unsigned) &WDTPSL)*8) + 0;
[; ;pic18f47q10.h: 41485: extern volatile __bit PSCNT1 @ (((unsigned) &WDTPSL)*8) + 1;
[; ;pic18f47q10.h: 41487: extern volatile __bit PSCNT10 @ (((unsigned) &WDTPSH)*8) + 2;
[; ;pic18f47q10.h: 41489: extern volatile __bit PSCNT11 @ (((unsigned) &WDTPSH)*8) + 3;
[; ;pic18f47q10.h: 41491: extern volatile __bit PSCNT12 @ (((unsigned) &WDTPSH)*8) + 4;
[; ;pic18f47q10.h: 41493: extern volatile __bit PSCNT13 @ (((unsigned) &WDTPSH)*8) + 5;
[; ;pic18f47q10.h: 41495: extern volatile __bit PSCNT14 @ (((unsigned) &WDTPSH)*8) + 6;
[; ;pic18f47q10.h: 41497: extern volatile __bit PSCNT15 @ (((unsigned) &WDTPSH)*8) + 7;
[; ;pic18f47q10.h: 41499: extern volatile __bit PSCNT16 @ (((unsigned) &WDTTMR)*8) + 0;
[; ;pic18f47q10.h: 41501: extern volatile __bit PSCNT17 @ (((unsigned) &WDTTMR)*8) + 1;
[; ;pic18f47q10.h: 41503: extern volatile __bit PSCNT2 @ (((unsigned) &WDTPSL)*8) + 2;
[; ;pic18f47q10.h: 41505: extern volatile __bit PSCNT3 @ (((unsigned) &WDTPSL)*8) + 3;
[; ;pic18f47q10.h: 41507: extern volatile __bit PSCNT4 @ (((unsigned) &WDTPSL)*8) + 4;
[; ;pic18f47q10.h: 41509: extern volatile __bit PSCNT5 @ (((unsigned) &WDTPSL)*8) + 5;
[; ;pic18f47q10.h: 41511: extern volatile __bit PSCNT6 @ (((unsigned) &WDTPSL)*8) + 6;
[; ;pic18f47q10.h: 41513: extern volatile __bit PSCNT7 @ (((unsigned) &WDTPSL)*8) + 7;
[; ;pic18f47q10.h: 41515: extern volatile __bit PSCNT8 @ (((unsigned) &WDTPSH)*8) + 0;
[; ;pic18f47q10.h: 41517: extern volatile __bit PSCNT9 @ (((unsigned) &WDTPSH)*8) + 1;
[; ;pic18f47q10.h: 41519: extern volatile __bit PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic18f47q10.h: 41521: extern volatile __bit PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic18f47q10.h: 41523: extern volatile __bit PWM3DC0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic18f47q10.h: 41525: extern volatile __bit PWM3DC1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic18f47q10.h: 41527: extern volatile __bit PWM3DC2 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic18f47q10.h: 41529: extern volatile __bit PWM3DC3 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic18f47q10.h: 41531: extern volatile __bit PWM3DC4 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic18f47q10.h: 41533: extern volatile __bit PWM3DC5 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic18f47q10.h: 41535: extern volatile __bit PWM3DC6 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic18f47q10.h: 41537: extern volatile __bit PWM3DC7 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic18f47q10.h: 41539: extern volatile __bit PWM3DC8 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic18f47q10.h: 41541: extern volatile __bit PWM3DC9 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic18f47q10.h: 41543: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic18f47q10.h: 41545: extern volatile __bit PWM3MD @ (((unsigned) &PMD3)*8) + 2;
[; ;pic18f47q10.h: 41547: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic18f47q10.h: 41549: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic18f47q10.h: 41551: extern volatile __bit PWM4DC0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic18f47q10.h: 41553: extern volatile __bit PWM4DC1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic18f47q10.h: 41555: extern volatile __bit PWM4DC2 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic18f47q10.h: 41557: extern volatile __bit PWM4DC3 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic18f47q10.h: 41559: extern volatile __bit PWM4DC4 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic18f47q10.h: 41561: extern volatile __bit PWM4DC5 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic18f47q10.h: 41563: extern volatile __bit PWM4DC6 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic18f47q10.h: 41565: extern volatile __bit PWM4DC7 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic18f47q10.h: 41567: extern volatile __bit PWM4DC8 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic18f47q10.h: 41569: extern volatile __bit PWM4DC9 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic18f47q10.h: 41571: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic18f47q10.h: 41573: extern volatile __bit PWM4MD @ (((unsigned) &PMD3)*8) + 3;
[; ;pic18f47q10.h: 41575: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic18f47q10.h: 41577: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic18f47q10.h: 41579: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f47q10.h: 41581: extern volatile __bit RA0PPS0 @ (((unsigned) &RA0PPS)*8) + 0;
[; ;pic18f47q10.h: 41583: extern volatile __bit RA0PPS1 @ (((unsigned) &RA0PPS)*8) + 1;
[; ;pic18f47q10.h: 41585: extern volatile __bit RA0PPS2 @ (((unsigned) &RA0PPS)*8) + 2;
[; ;pic18f47q10.h: 41587: extern volatile __bit RA0PPS3 @ (((unsigned) &RA0PPS)*8) + 3;
[; ;pic18f47q10.h: 41589: extern volatile __bit RA0PPS4 @ (((unsigned) &RA0PPS)*8) + 4;
[; ;pic18f47q10.h: 41591: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f47q10.h: 41593: extern volatile __bit RA1PPS0 @ (((unsigned) &RA1PPS)*8) + 0;
[; ;pic18f47q10.h: 41595: extern volatile __bit RA1PPS1 @ (((unsigned) &RA1PPS)*8) + 1;
[; ;pic18f47q10.h: 41597: extern volatile __bit RA1PPS2 @ (((unsigned) &RA1PPS)*8) + 2;
[; ;pic18f47q10.h: 41599: extern volatile __bit RA1PPS3 @ (((unsigned) &RA1PPS)*8) + 3;
[; ;pic18f47q10.h: 41601: extern volatile __bit RA1PPS4 @ (((unsigned) &RA1PPS)*8) + 4;
[; ;pic18f47q10.h: 41603: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f47q10.h: 41605: extern volatile __bit RA2PPS0 @ (((unsigned) &RA2PPS)*8) + 0;
[; ;pic18f47q10.h: 41607: extern volatile __bit RA2PPS1 @ (((unsigned) &RA2PPS)*8) + 1;
[; ;pic18f47q10.h: 41609: extern volatile __bit RA2PPS2 @ (((unsigned) &RA2PPS)*8) + 2;
[; ;pic18f47q10.h: 41611: extern volatile __bit RA2PPS3 @ (((unsigned) &RA2PPS)*8) + 3;
[; ;pic18f47q10.h: 41613: extern volatile __bit RA2PPS4 @ (((unsigned) &RA2PPS)*8) + 4;
[; ;pic18f47q10.h: 41615: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f47q10.h: 41617: extern volatile __bit RA3PPS0 @ (((unsigned) &RA3PPS)*8) + 0;
[; ;pic18f47q10.h: 41619: extern volatile __bit RA3PPS1 @ (((unsigned) &RA3PPS)*8) + 1;
[; ;pic18f47q10.h: 41621: extern volatile __bit RA3PPS2 @ (((unsigned) &RA3PPS)*8) + 2;
[; ;pic18f47q10.h: 41623: extern volatile __bit RA3PPS3 @ (((unsigned) &RA3PPS)*8) + 3;
[; ;pic18f47q10.h: 41625: extern volatile __bit RA3PPS4 @ (((unsigned) &RA3PPS)*8) + 4;
[; ;pic18f47q10.h: 41627: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f47q10.h: 41629: extern volatile __bit RA4PPS0 @ (((unsigned) &RA4PPS)*8) + 0;
[; ;pic18f47q10.h: 41631: extern volatile __bit RA4PPS1 @ (((unsigned) &RA4PPS)*8) + 1;
[; ;pic18f47q10.h: 41633: extern volatile __bit RA4PPS2 @ (((unsigned) &RA4PPS)*8) + 2;
[; ;pic18f47q10.h: 41635: extern volatile __bit RA4PPS3 @ (((unsigned) &RA4PPS)*8) + 3;
[; ;pic18f47q10.h: 41637: extern volatile __bit RA4PPS4 @ (((unsigned) &RA4PPS)*8) + 4;
[; ;pic18f47q10.h: 41639: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f47q10.h: 41641: extern volatile __bit RA5PPS0 @ (((unsigned) &RA5PPS)*8) + 0;
[; ;pic18f47q10.h: 41643: extern volatile __bit RA5PPS1 @ (((unsigned) &RA5PPS)*8) + 1;
[; ;pic18f47q10.h: 41645: extern volatile __bit RA5PPS2 @ (((unsigned) &RA5PPS)*8) + 2;
[; ;pic18f47q10.h: 41647: extern volatile __bit RA5PPS3 @ (((unsigned) &RA5PPS)*8) + 3;
[; ;pic18f47q10.h: 41649: extern volatile __bit RA5PPS4 @ (((unsigned) &RA5PPS)*8) + 4;
[; ;pic18f47q10.h: 41651: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f47q10.h: 41653: extern volatile __bit RA6PPS0 @ (((unsigned) &RA6PPS)*8) + 0;
[; ;pic18f47q10.h: 41655: extern volatile __bit RA6PPS1 @ (((unsigned) &RA6PPS)*8) + 1;
[; ;pic18f47q10.h: 41657: extern volatile __bit RA6PPS2 @ (((unsigned) &RA6PPS)*8) + 2;
[; ;pic18f47q10.h: 41659: extern volatile __bit RA6PPS3 @ (((unsigned) &RA6PPS)*8) + 3;
[; ;pic18f47q10.h: 41661: extern volatile __bit RA6PPS4 @ (((unsigned) &RA6PPS)*8) + 4;
[; ;pic18f47q10.h: 41663: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f47q10.h: 41665: extern volatile __bit RA7PPS0 @ (((unsigned) &RA7PPS)*8) + 0;
[; ;pic18f47q10.h: 41667: extern volatile __bit RA7PPS1 @ (((unsigned) &RA7PPS)*8) + 1;
[; ;pic18f47q10.h: 41669: extern volatile __bit RA7PPS2 @ (((unsigned) &RA7PPS)*8) + 2;
[; ;pic18f47q10.h: 41671: extern volatile __bit RA7PPS3 @ (((unsigned) &RA7PPS)*8) + 3;
[; ;pic18f47q10.h: 41673: extern volatile __bit RA7PPS4 @ (((unsigned) &RA7PPS)*8) + 4;
[; ;pic18f47q10.h: 41675: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f47q10.h: 41677: extern volatile __bit RB0PPS0 @ (((unsigned) &RB0PPS)*8) + 0;
[; ;pic18f47q10.h: 41679: extern volatile __bit RB0PPS1 @ (((unsigned) &RB0PPS)*8) + 1;
[; ;pic18f47q10.h: 41681: extern volatile __bit RB0PPS2 @ (((unsigned) &RB0PPS)*8) + 2;
[; ;pic18f47q10.h: 41683: extern volatile __bit RB0PPS3 @ (((unsigned) &RB0PPS)*8) + 3;
[; ;pic18f47q10.h: 41685: extern volatile __bit RB0PPS4 @ (((unsigned) &RB0PPS)*8) + 4;
[; ;pic18f47q10.h: 41687: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f47q10.h: 41689: extern volatile __bit RB1PPS0 @ (((unsigned) &RB1PPS)*8) + 0;
[; ;pic18f47q10.h: 41691: extern volatile __bit RB1PPS1 @ (((unsigned) &RB1PPS)*8) + 1;
[; ;pic18f47q10.h: 41693: extern volatile __bit RB1PPS2 @ (((unsigned) &RB1PPS)*8) + 2;
[; ;pic18f47q10.h: 41695: extern volatile __bit RB1PPS3 @ (((unsigned) &RB1PPS)*8) + 3;
[; ;pic18f47q10.h: 41697: extern volatile __bit RB1PPS4 @ (((unsigned) &RB1PPS)*8) + 4;
[; ;pic18f47q10.h: 41699: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f47q10.h: 41701: extern volatile __bit RB2PPS0 @ (((unsigned) &RB2PPS)*8) + 0;
[; ;pic18f47q10.h: 41703: extern volatile __bit RB2PPS1 @ (((unsigned) &RB2PPS)*8) + 1;
[; ;pic18f47q10.h: 41705: extern volatile __bit RB2PPS2 @ (((unsigned) &RB2PPS)*8) + 2;
[; ;pic18f47q10.h: 41707: extern volatile __bit RB2PPS3 @ (((unsigned) &RB2PPS)*8) + 3;
[; ;pic18f47q10.h: 41709: extern volatile __bit RB2PPS4 @ (((unsigned) &RB2PPS)*8) + 4;
[; ;pic18f47q10.h: 41711: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f47q10.h: 41713: extern volatile __bit RB3PPS0 @ (((unsigned) &RB3PPS)*8) + 0;
[; ;pic18f47q10.h: 41715: extern volatile __bit RB3PPS1 @ (((unsigned) &RB3PPS)*8) + 1;
[; ;pic18f47q10.h: 41717: extern volatile __bit RB3PPS2 @ (((unsigned) &RB3PPS)*8) + 2;
[; ;pic18f47q10.h: 41719: extern volatile __bit RB3PPS3 @ (((unsigned) &RB3PPS)*8) + 3;
[; ;pic18f47q10.h: 41721: extern volatile __bit RB3PPS4 @ (((unsigned) &RB3PPS)*8) + 4;
[; ;pic18f47q10.h: 41723: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f47q10.h: 41725: extern volatile __bit RB4PPS0 @ (((unsigned) &RB4PPS)*8) + 0;
[; ;pic18f47q10.h: 41727: extern volatile __bit RB4PPS1 @ (((unsigned) &RB4PPS)*8) + 1;
[; ;pic18f47q10.h: 41729: extern volatile __bit RB4PPS2 @ (((unsigned) &RB4PPS)*8) + 2;
[; ;pic18f47q10.h: 41731: extern volatile __bit RB4PPS3 @ (((unsigned) &RB4PPS)*8) + 3;
[; ;pic18f47q10.h: 41733: extern volatile __bit RB4PPS4 @ (((unsigned) &RB4PPS)*8) + 4;
[; ;pic18f47q10.h: 41735: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f47q10.h: 41737: extern volatile __bit RB5PPS0 @ (((unsigned) &RB5PPS)*8) + 0;
[; ;pic18f47q10.h: 41739: extern volatile __bit RB5PPS1 @ (((unsigned) &RB5PPS)*8) + 1;
[; ;pic18f47q10.h: 41741: extern volatile __bit RB5PPS2 @ (((unsigned) &RB5PPS)*8) + 2;
[; ;pic18f47q10.h: 41743: extern volatile __bit RB5PPS3 @ (((unsigned) &RB5PPS)*8) + 3;
[; ;pic18f47q10.h: 41745: extern volatile __bit RB5PPS4 @ (((unsigned) &RB5PPS)*8) + 4;
[; ;pic18f47q10.h: 41747: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f47q10.h: 41749: extern volatile __bit RB6PPS0 @ (((unsigned) &RB6PPS)*8) + 0;
[; ;pic18f47q10.h: 41751: extern volatile __bit RB6PPS1 @ (((unsigned) &RB6PPS)*8) + 1;
[; ;pic18f47q10.h: 41753: extern volatile __bit RB6PPS2 @ (((unsigned) &RB6PPS)*8) + 2;
[; ;pic18f47q10.h: 41755: extern volatile __bit RB6PPS3 @ (((unsigned) &RB6PPS)*8) + 3;
[; ;pic18f47q10.h: 41757: extern volatile __bit RB6PPS4 @ (((unsigned) &RB6PPS)*8) + 4;
[; ;pic18f47q10.h: 41759: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f47q10.h: 41761: extern volatile __bit RB7PPS0 @ (((unsigned) &RB7PPS)*8) + 0;
[; ;pic18f47q10.h: 41763: extern volatile __bit RB7PPS1 @ (((unsigned) &RB7PPS)*8) + 1;
[; ;pic18f47q10.h: 41765: extern volatile __bit RB7PPS2 @ (((unsigned) &RB7PPS)*8) + 2;
[; ;pic18f47q10.h: 41767: extern volatile __bit RB7PPS3 @ (((unsigned) &RB7PPS)*8) + 3;
[; ;pic18f47q10.h: 41769: extern volatile __bit RB7PPS4 @ (((unsigned) &RB7PPS)*8) + 4;
[; ;pic18f47q10.h: 41771: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f47q10.h: 41773: extern volatile __bit RC0PPS0 @ (((unsigned) &RC0PPS)*8) + 0;
[; ;pic18f47q10.h: 41775: extern volatile __bit RC0PPS1 @ (((unsigned) &RC0PPS)*8) + 1;
[; ;pic18f47q10.h: 41777: extern volatile __bit RC0PPS2 @ (((unsigned) &RC0PPS)*8) + 2;
[; ;pic18f47q10.h: 41779: extern volatile __bit RC0PPS3 @ (((unsigned) &RC0PPS)*8) + 3;
[; ;pic18f47q10.h: 41781: extern volatile __bit RC0PPS4 @ (((unsigned) &RC0PPS)*8) + 4;
[; ;pic18f47q10.h: 41783: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f47q10.h: 41785: extern volatile __bit RC1IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f47q10.h: 41787: extern volatile __bit RC1IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f47q10.h: 41789: extern volatile __bit RC1IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f47q10.h: 41791: extern volatile __bit RC1PPS0 @ (((unsigned) &RC1PPS)*8) + 0;
[; ;pic18f47q10.h: 41793: extern volatile __bit RC1PPS1 @ (((unsigned) &RC1PPS)*8) + 1;
[; ;pic18f47q10.h: 41795: extern volatile __bit RC1PPS2 @ (((unsigned) &RC1PPS)*8) + 2;
[; ;pic18f47q10.h: 41797: extern volatile __bit RC1PPS3 @ (((unsigned) &RC1PPS)*8) + 3;
[; ;pic18f47q10.h: 41799: extern volatile __bit RC1PPS4 @ (((unsigned) &RC1PPS)*8) + 4;
[; ;pic18f47q10.h: 41801: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f47q10.h: 41803: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f47q10.h: 41805: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f47q10.h: 41807: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f47q10.h: 41809: extern volatile __bit RC2PPS0 @ (((unsigned) &RC2PPS)*8) + 0;
[; ;pic18f47q10.h: 41811: extern volatile __bit RC2PPS1 @ (((unsigned) &RC2PPS)*8) + 1;
[; ;pic18f47q10.h: 41813: extern volatile __bit RC2PPS2 @ (((unsigned) &RC2PPS)*8) + 2;
[; ;pic18f47q10.h: 41815: extern volatile __bit RC2PPS3 @ (((unsigned) &RC2PPS)*8) + 3;
[; ;pic18f47q10.h: 41817: extern volatile __bit RC2PPS4 @ (((unsigned) &RC2PPS)*8) + 4;
[; ;pic18f47q10.h: 41819: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f47q10.h: 41821: extern volatile __bit RC3PPS0 @ (((unsigned) &RC3PPS)*8) + 0;
[; ;pic18f47q10.h: 41823: extern volatile __bit RC3PPS1 @ (((unsigned) &RC3PPS)*8) + 1;
[; ;pic18f47q10.h: 41825: extern volatile __bit RC3PPS2 @ (((unsigned) &RC3PPS)*8) + 2;
[; ;pic18f47q10.h: 41827: extern volatile __bit RC3PPS3 @ (((unsigned) &RC3PPS)*8) + 3;
[; ;pic18f47q10.h: 41829: extern volatile __bit RC3PPS4 @ (((unsigned) &RC3PPS)*8) + 4;
[; ;pic18f47q10.h: 41831: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f47q10.h: 41833: extern volatile __bit RC4PPS0 @ (((unsigned) &RC4PPS)*8) + 0;
[; ;pic18f47q10.h: 41835: extern volatile __bit RC4PPS1 @ (((unsigned) &RC4PPS)*8) + 1;
[; ;pic18f47q10.h: 41837: extern volatile __bit RC4PPS2 @ (((unsigned) &RC4PPS)*8) + 2;
[; ;pic18f47q10.h: 41839: extern volatile __bit RC4PPS3 @ (((unsigned) &RC4PPS)*8) + 3;
[; ;pic18f47q10.h: 41841: extern volatile __bit RC4PPS4 @ (((unsigned) &RC4PPS)*8) + 4;
[; ;pic18f47q10.h: 41843: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f47q10.h: 41845: extern volatile __bit RC5PPS0 @ (((unsigned) &RC5PPS)*8) + 0;
[; ;pic18f47q10.h: 41847: extern volatile __bit RC5PPS1 @ (((unsigned) &RC5PPS)*8) + 1;
[; ;pic18f47q10.h: 41849: extern volatile __bit RC5PPS2 @ (((unsigned) &RC5PPS)*8) + 2;
[; ;pic18f47q10.h: 41851: extern volatile __bit RC5PPS3 @ (((unsigned) &RC5PPS)*8) + 3;
[; ;pic18f47q10.h: 41853: extern volatile __bit RC5PPS4 @ (((unsigned) &RC5PPS)*8) + 4;
[; ;pic18f47q10.h: 41855: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f47q10.h: 41857: extern volatile __bit RC6PPS0 @ (((unsigned) &RC6PPS)*8) + 0;
[; ;pic18f47q10.h: 41859: extern volatile __bit RC6PPS1 @ (((unsigned) &RC6PPS)*8) + 1;
[; ;pic18f47q10.h: 41861: extern volatile __bit RC6PPS2 @ (((unsigned) &RC6PPS)*8) + 2;
[; ;pic18f47q10.h: 41863: extern volatile __bit RC6PPS3 @ (((unsigned) &RC6PPS)*8) + 3;
[; ;pic18f47q10.h: 41865: extern volatile __bit RC6PPS4 @ (((unsigned) &RC6PPS)*8) + 4;
[; ;pic18f47q10.h: 41867: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f47q10.h: 41869: extern volatile __bit RC7PPS0 @ (((unsigned) &RC7PPS)*8) + 0;
[; ;pic18f47q10.h: 41871: extern volatile __bit RC7PPS1 @ (((unsigned) &RC7PPS)*8) + 1;
[; ;pic18f47q10.h: 41873: extern volatile __bit RC7PPS2 @ (((unsigned) &RC7PPS)*8) + 2;
[; ;pic18f47q10.h: 41875: extern volatile __bit RC7PPS3 @ (((unsigned) &RC7PPS)*8) + 3;
[; ;pic18f47q10.h: 41877: extern volatile __bit RC7PPS4 @ (((unsigned) &RC7PPS)*8) + 4;
[; ;pic18f47q10.h: 41879: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f47q10.h: 41881: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f47q10.h: 41883: extern volatile __bit RCIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f47q10.h: 41885: extern volatile __bit RCIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f47q10.h: 41887: extern volatile __bit RCIP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f47q10.h: 41889: extern volatile __bit RCM @ (((unsigned) &PCON1)*8) + 0;
[; ;pic18f47q10.h: 41891: extern volatile __bit RD @ (((unsigned) &NVMCON1)*8) + 0;
[; ;pic18f47q10.h: 41893: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f47q10.h: 41895: extern volatile __bit RD0PPS0 @ (((unsigned) &RD0PPS)*8) + 0;
[; ;pic18f47q10.h: 41897: extern volatile __bit RD0PPS1 @ (((unsigned) &RD0PPS)*8) + 1;
[; ;pic18f47q10.h: 41899: extern volatile __bit RD0PPS2 @ (((unsigned) &RD0PPS)*8) + 2;
[; ;pic18f47q10.h: 41901: extern volatile __bit RD0PPS3 @ (((unsigned) &RD0PPS)*8) + 3;
[; ;pic18f47q10.h: 41903: extern volatile __bit RD0PPS4 @ (((unsigned) &RD0PPS)*8) + 4;
[; ;pic18f47q10.h: 41905: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f47q10.h: 41907: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f47q10.h: 41909: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f47q10.h: 41911: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f47q10.h: 41913: extern volatile __bit RD1PPS0 @ (((unsigned) &RD1PPS)*8) + 0;
[; ;pic18f47q10.h: 41915: extern volatile __bit RD1PPS1 @ (((unsigned) &RD1PPS)*8) + 1;
[; ;pic18f47q10.h: 41917: extern volatile __bit RD1PPS2 @ (((unsigned) &RD1PPS)*8) + 2;
[; ;pic18f47q10.h: 41919: extern volatile __bit RD1PPS3 @ (((unsigned) &RD1PPS)*8) + 3;
[; ;pic18f47q10.h: 41921: extern volatile __bit RD1PPS4 @ (((unsigned) &RD1PPS)*8) + 4;
[; ;pic18f47q10.h: 41923: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f47q10.h: 41925: extern volatile __bit RD2PPS0 @ (((unsigned) &RD2PPS)*8) + 0;
[; ;pic18f47q10.h: 41927: extern volatile __bit RD2PPS1 @ (((unsigned) &RD2PPS)*8) + 1;
[; ;pic18f47q10.h: 41929: extern volatile __bit RD2PPS2 @ (((unsigned) &RD2PPS)*8) + 2;
[; ;pic18f47q10.h: 41931: extern volatile __bit RD2PPS3 @ (((unsigned) &RD2PPS)*8) + 3;
[; ;pic18f47q10.h: 41933: extern volatile __bit RD2PPS4 @ (((unsigned) &RD2PPS)*8) + 4;
[; ;pic18f47q10.h: 41935: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f47q10.h: 41937: extern volatile __bit RD3PPS0 @ (((unsigned) &RD3PPS)*8) + 0;
[; ;pic18f47q10.h: 41939: extern volatile __bit RD3PPS1 @ (((unsigned) &RD3PPS)*8) + 1;
[; ;pic18f47q10.h: 41941: extern volatile __bit RD3PPS2 @ (((unsigned) &RD3PPS)*8) + 2;
[; ;pic18f47q10.h: 41943: extern volatile __bit RD3PPS3 @ (((unsigned) &RD3PPS)*8) + 3;
[; ;pic18f47q10.h: 41945: extern volatile __bit RD3PPS4 @ (((unsigned) &RD3PPS)*8) + 4;
[; ;pic18f47q10.h: 41947: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f47q10.h: 41949: extern volatile __bit RD4PPS0 @ (((unsigned) &RD4PPS)*8) + 0;
[; ;pic18f47q10.h: 41951: extern volatile __bit RD4PPS1 @ (((unsigned) &RD4PPS)*8) + 1;
[; ;pic18f47q10.h: 41953: extern volatile __bit RD4PPS2 @ (((unsigned) &RD4PPS)*8) + 2;
[; ;pic18f47q10.h: 41955: extern volatile __bit RD4PPS3 @ (((unsigned) &RD4PPS)*8) + 3;
[; ;pic18f47q10.h: 41957: extern volatile __bit RD4PPS4 @ (((unsigned) &RD4PPS)*8) + 4;
[; ;pic18f47q10.h: 41959: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f47q10.h: 41961: extern volatile __bit RD5PPS0 @ (((unsigned) &RD5PPS)*8) + 0;
[; ;pic18f47q10.h: 41963: extern volatile __bit RD5PPS1 @ (((unsigned) &RD5PPS)*8) + 1;
[; ;pic18f47q10.h: 41965: extern volatile __bit RD5PPS2 @ (((unsigned) &RD5PPS)*8) + 2;
[; ;pic18f47q10.h: 41967: extern volatile __bit RD5PPS3 @ (((unsigned) &RD5PPS)*8) + 3;
[; ;pic18f47q10.h: 41969: extern volatile __bit RD5PPS4 @ (((unsigned) &RD5PPS)*8) + 4;
[; ;pic18f47q10.h: 41971: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f47q10.h: 41973: extern volatile __bit RD6PPS0 @ (((unsigned) &RD6PPS)*8) + 0;
[; ;pic18f47q10.h: 41975: extern volatile __bit RD6PPS1 @ (((unsigned) &RD6PPS)*8) + 1;
[; ;pic18f47q10.h: 41977: extern volatile __bit RD6PPS2 @ (((unsigned) &RD6PPS)*8) + 2;
[; ;pic18f47q10.h: 41979: extern volatile __bit RD6PPS3 @ (((unsigned) &RD6PPS)*8) + 3;
[; ;pic18f47q10.h: 41981: extern volatile __bit RD6PPS4 @ (((unsigned) &RD6PPS)*8) + 4;
[; ;pic18f47q10.h: 41983: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f47q10.h: 41985: extern volatile __bit RD7PPS0 @ (((unsigned) &RD7PPS)*8) + 0;
[; ;pic18f47q10.h: 41987: extern volatile __bit RD7PPS1 @ (((unsigned) &RD7PPS)*8) + 1;
[; ;pic18f47q10.h: 41989: extern volatile __bit RD7PPS2 @ (((unsigned) &RD7PPS)*8) + 2;
[; ;pic18f47q10.h: 41991: extern volatile __bit RD7PPS3 @ (((unsigned) &RD7PPS)*8) + 3;
[; ;pic18f47q10.h: 41993: extern volatile __bit RD7PPS4 @ (((unsigned) &RD7PPS)*8) + 4;
[; ;pic18f47q10.h: 41995: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f47q10.h: 41997: extern volatile __bit RE0PPS0 @ (((unsigned) &RE0PPS)*8) + 0;
[; ;pic18f47q10.h: 41999: extern volatile __bit RE0PPS1 @ (((unsigned) &RE0PPS)*8) + 1;
[; ;pic18f47q10.h: 42001: extern volatile __bit RE0PPS2 @ (((unsigned) &RE0PPS)*8) + 2;
[; ;pic18f47q10.h: 42003: extern volatile __bit RE0PPS3 @ (((unsigned) &RE0PPS)*8) + 3;
[; ;pic18f47q10.h: 42005: extern volatile __bit RE0PPS4 @ (((unsigned) &RE0PPS)*8) + 4;
[; ;pic18f47q10.h: 42007: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f47q10.h: 42009: extern volatile __bit RE1PPS0 @ (((unsigned) &RE1PPS)*8) + 0;
[; ;pic18f47q10.h: 42011: extern volatile __bit RE1PPS1 @ (((unsigned) &RE1PPS)*8) + 1;
[; ;pic18f47q10.h: 42013: extern volatile __bit RE1PPS2 @ (((unsigned) &RE1PPS)*8) + 2;
[; ;pic18f47q10.h: 42015: extern volatile __bit RE1PPS3 @ (((unsigned) &RE1PPS)*8) + 3;
[; ;pic18f47q10.h: 42017: extern volatile __bit RE1PPS4 @ (((unsigned) &RE1PPS)*8) + 4;
[; ;pic18f47q10.h: 42019: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f47q10.h: 42021: extern volatile __bit RE2PPS0 @ (((unsigned) &RE2PPS)*8) + 0;
[; ;pic18f47q10.h: 42023: extern volatile __bit RE2PPS1 @ (((unsigned) &RE2PPS)*8) + 1;
[; ;pic18f47q10.h: 42025: extern volatile __bit RE2PPS2 @ (((unsigned) &RE2PPS)*8) + 2;
[; ;pic18f47q10.h: 42027: extern volatile __bit RE2PPS3 @ (((unsigned) &RE2PPS)*8) + 3;
[; ;pic18f47q10.h: 42029: extern volatile __bit RE2PPS4 @ (((unsigned) &RE2PPS)*8) + 4;
[; ;pic18f47q10.h: 42031: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f47q10.h: 42033: extern volatile __bit READ_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 42035: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 42037: extern volatile __bit REN @ (((unsigned) &CWG1AS0)*8) + 6;
[; ;pic18f47q10.h: 42039: extern volatile __bit RI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f47q10.h: 42041: extern volatile __bit RMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f47q10.h: 42043: extern volatile __bit ROI @ (((unsigned) &CPUDOZE)*8) + 5;
[; ;pic18f47q10.h: 42045: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f47q10.h: 42047: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f47q10.h: 42049: extern volatile __bit RVREG @ (((unsigned) &PCON1)*8) + 2;
[; ;pic18f47q10.h: 42051: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 42053: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 42055: extern volatile __bit RWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f47q10.h: 42057: extern volatile __bit RX2PPS0 @ (((unsigned) &RX2PPS)*8) + 0;
[; ;pic18f47q10.h: 42059: extern volatile __bit RX2PPS1 @ (((unsigned) &RX2PPS)*8) + 1;
[; ;pic18f47q10.h: 42061: extern volatile __bit RX2PPS2 @ (((unsigned) &RX2PPS)*8) + 2;
[; ;pic18f47q10.h: 42063: extern volatile __bit RX2PPS3 @ (((unsigned) &RX2PPS)*8) + 3;
[; ;pic18f47q10.h: 42065: extern volatile __bit RX2PPS4 @ (((unsigned) &RX2PPS)*8) + 4;
[; ;pic18f47q10.h: 42067: extern volatile __bit RXPPS0 @ (((unsigned) &RX1PPS)*8) + 0;
[; ;pic18f47q10.h: 42069: extern volatile __bit RXPPS1 @ (((unsigned) &RX1PPS)*8) + 1;
[; ;pic18f47q10.h: 42071: extern volatile __bit RXPPS2 @ (((unsigned) &RX1PPS)*8) + 2;
[; ;pic18f47q10.h: 42073: extern volatile __bit RXPPS3 @ (((unsigned) &RX1PPS)*8) + 3;
[; ;pic18f47q10.h: 42075: extern volatile __bit RXPPS4 @ (((unsigned) &RX1PPS)*8) + 4;
[; ;pic18f47q10.h: 42077: extern volatile __bit R_NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 42079: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 42081: extern volatile __bit R_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 42083: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 42085: extern volatile __bit R_nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 42087: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f47q10.h: 42089: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic18f47q10.h: 42091: extern volatile __bit SCANBUSY @ (((unsigned) &SCANCON0)*8) + 5;
[; ;pic18f47q10.h: 42093: extern volatile __bit SCANEN @ (((unsigned) &SCANCON0)*8) + 7;
[; ;pic18f47q10.h: 42095: extern volatile __bit SCANGO @ (((unsigned) &SCANCON0)*8) + 6;
[; ;pic18f47q10.h: 42097: extern volatile __bit SCANHADR0 @ (((unsigned) &SCANHADRL)*8) + 0;
[; ;pic18f47q10.h: 42099: extern volatile __bit SCANHADR1 @ (((unsigned) &SCANHADRL)*8) + 1;
[; ;pic18f47q10.h: 42101: extern volatile __bit SCANHADR10 @ (((unsigned) &SCANHADRH)*8) + 2;
[; ;pic18f47q10.h: 42103: extern volatile __bit SCANHADR11 @ (((unsigned) &SCANHADRH)*8) + 3;
[; ;pic18f47q10.h: 42105: extern volatile __bit SCANHADR12 @ (((unsigned) &SCANHADRH)*8) + 4;
[; ;pic18f47q10.h: 42107: extern volatile __bit SCANHADR13 @ (((unsigned) &SCANHADRH)*8) + 5;
[; ;pic18f47q10.h: 42109: extern volatile __bit SCANHADR14 @ (((unsigned) &SCANHADRH)*8) + 6;
[; ;pic18f47q10.h: 42111: extern volatile __bit SCANHADR15 @ (((unsigned) &SCANHADRH)*8) + 7;
[; ;pic18f47q10.h: 42113: extern volatile __bit SCANHADR16 @ (((unsigned) &SCANHADRU)*8) + 0;
[; ;pic18f47q10.h: 42115: extern volatile __bit SCANHADR17 @ (((unsigned) &SCANHADRU)*8) + 1;
[; ;pic18f47q10.h: 42117: extern volatile __bit SCANHADR18 @ (((unsigned) &SCANHADRU)*8) + 2;
[; ;pic18f47q10.h: 42119: extern volatile __bit SCANHADR19 @ (((unsigned) &SCANHADRU)*8) + 3;
[; ;pic18f47q10.h: 42121: extern volatile __bit SCANHADR2 @ (((unsigned) &SCANHADRL)*8) + 2;
[; ;pic18f47q10.h: 42123: extern volatile __bit SCANHADR20 @ (((unsigned) &SCANHADRU)*8) + 4;
[; ;pic18f47q10.h: 42125: extern volatile __bit SCANHADR21 @ (((unsigned) &SCANHADRU)*8) + 5;
[; ;pic18f47q10.h: 42127: extern volatile __bit SCANHADR3 @ (((unsigned) &SCANHADRL)*8) + 3;
[; ;pic18f47q10.h: 42129: extern volatile __bit SCANHADR4 @ (((unsigned) &SCANHADRL)*8) + 4;
[; ;pic18f47q10.h: 42131: extern volatile __bit SCANHADR5 @ (((unsigned) &SCANHADRL)*8) + 5;
[; ;pic18f47q10.h: 42133: extern volatile __bit SCANHADR6 @ (((unsigned) &SCANHADRL)*8) + 6;
[; ;pic18f47q10.h: 42135: extern volatile __bit SCANHADR7 @ (((unsigned) &SCANHADRL)*8) + 7;
[; ;pic18f47q10.h: 42137: extern volatile __bit SCANHADR8 @ (((unsigned) &SCANHADRH)*8) + 0;
[; ;pic18f47q10.h: 42139: extern volatile __bit SCANHADR9 @ (((unsigned) &SCANHADRH)*8) + 1;
[; ;pic18f47q10.h: 42141: extern volatile __bit SCANIE @ (((unsigned) &PIE7)*8) + 7;
[; ;pic18f47q10.h: 42143: extern volatile __bit SCANIF @ (((unsigned) &PIR7)*8) + 7;
[; ;pic18f47q10.h: 42145: extern volatile __bit SCANINTM @ (((unsigned) &SCANCON0)*8) + 3;
[; ;pic18f47q10.h: 42147: extern volatile __bit SCANINVALID @ (((unsigned) &SCANCON0)*8) + 4;
[; ;pic18f47q10.h: 42149: extern volatile __bit SCANIP @ (((unsigned) &IPR7)*8) + 7;
[; ;pic18f47q10.h: 42151: extern volatile __bit SCANLADR0 @ (((unsigned) &SCANLADRL)*8) + 0;
[; ;pic18f47q10.h: 42153: extern volatile __bit SCANLADR1 @ (((unsigned) &SCANLADRL)*8) + 1;
[; ;pic18f47q10.h: 42155: extern volatile __bit SCANLADR10 @ (((unsigned) &SCANLADRH)*8) + 2;
[; ;pic18f47q10.h: 42157: extern volatile __bit SCANLADR11 @ (((unsigned) &SCANLADRH)*8) + 3;
[; ;pic18f47q10.h: 42159: extern volatile __bit SCANLADR12 @ (((unsigned) &SCANLADRH)*8) + 4;
[; ;pic18f47q10.h: 42161: extern volatile __bit SCANLADR13 @ (((unsigned) &SCANLADRH)*8) + 5;
[; ;pic18f47q10.h: 42163: extern volatile __bit SCANLADR14 @ (((unsigned) &SCANLADRH)*8) + 6;
[; ;pic18f47q10.h: 42165: extern volatile __bit SCANLADR15 @ (((unsigned) &SCANLADRH)*8) + 7;
[; ;pic18f47q10.h: 42167: extern volatile __bit SCANLADR16 @ (((unsigned) &SCANLADRU)*8) + 0;
[; ;pic18f47q10.h: 42169: extern volatile __bit SCANLADR17 @ (((unsigned) &SCANLADRU)*8) + 1;
[; ;pic18f47q10.h: 42171: extern volatile __bit SCANLADR18 @ (((unsigned) &SCANLADRU)*8) + 2;
[; ;pic18f47q10.h: 42173: extern volatile __bit SCANLADR19 @ (((unsigned) &SCANLADRU)*8) + 3;
[; ;pic18f47q10.h: 42175: extern volatile __bit SCANLADR2 @ (((unsigned) &SCANLADRL)*8) + 2;
[; ;pic18f47q10.h: 42177: extern volatile __bit SCANLADR20 @ (((unsigned) &SCANLADRU)*8) + 4;
[; ;pic18f47q10.h: 42179: extern volatile __bit SCANLADR21 @ (((unsigned) &SCANLADRU)*8) + 5;
[; ;pic18f47q10.h: 42181: extern volatile __bit SCANLADR3 @ (((unsigned) &SCANLADRL)*8) + 3;
[; ;pic18f47q10.h: 42183: extern volatile __bit SCANLADR4 @ (((unsigned) &SCANLADRL)*8) + 4;
[; ;pic18f47q10.h: 42185: extern volatile __bit SCANLADR5 @ (((unsigned) &SCANLADRL)*8) + 5;
[; ;pic18f47q10.h: 42187: extern volatile __bit SCANLADR6 @ (((unsigned) &SCANLADRL)*8) + 6;
[; ;pic18f47q10.h: 42189: extern volatile __bit SCANLADR7 @ (((unsigned) &SCANLADRL)*8) + 7;
[; ;pic18f47q10.h: 42191: extern volatile __bit SCANLADR8 @ (((unsigned) &SCANLADRH)*8) + 0;
[; ;pic18f47q10.h: 42193: extern volatile __bit SCANLADR9 @ (((unsigned) &SCANLADRH)*8) + 1;
[; ;pic18f47q10.h: 42195: extern volatile __bit SCANMD @ (((unsigned) &PMD0)*8) + 3;
[; ;pic18f47q10.h: 42197: extern volatile __bit SCANMODE0 @ (((unsigned) &SCANCON0)*8) + 0;
[; ;pic18f47q10.h: 42199: extern volatile __bit SCANMODE1 @ (((unsigned) &SCANCON0)*8) + 1;
[; ;pic18f47q10.h: 42201: extern volatile __bit SCANTSEL0 @ (((unsigned) &SCANTRIG)*8) + 0;
[; ;pic18f47q10.h: 42203: extern volatile __bit SCANTSEL1 @ (((unsigned) &SCANTRIG)*8) + 1;
[; ;pic18f47q10.h: 42205: extern volatile __bit SCANTSEL2 @ (((unsigned) &SCANTRIG)*8) + 2;
[; ;pic18f47q10.h: 42207: extern volatile __bit SCANTSEL3 @ (((unsigned) &SCANTRIG)*8) + 3;
[; ;pic18f47q10.h: 42209: extern volatile __bit SECER @ (((unsigned) &NVMCON1)*8) + 6;
[; ;pic18f47q10.h: 42211: extern volatile __bit SECRD @ (((unsigned) &NVMCON1)*8) + 1;
[; ;pic18f47q10.h: 42213: extern volatile __bit SECWR @ (((unsigned) &NVMCON1)*8) + 5;
[; ;pic18f47q10.h: 42215: extern volatile __bit SEL0 @ (((unsigned) &HLVDCON1)*8) + 0;
[; ;pic18f47q10.h: 42217: extern volatile __bit SEL1 @ (((unsigned) &HLVDCON1)*8) + 1;
[; ;pic18f47q10.h: 42219: extern volatile __bit SEL2 @ (((unsigned) &HLVDCON1)*8) + 2;
[; ;pic18f47q10.h: 42221: extern volatile __bit SEL3 @ (((unsigned) &HLVDCON1)*8) + 3;
[; ;pic18f47q10.h: 42223: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f47q10.h: 42225: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f47q10.h: 42227: extern volatile __bit SHFT0 @ (((unsigned) &CRCSHIFTL)*8) + 0;
[; ;pic18f47q10.h: 42229: extern volatile __bit SHFT1 @ (((unsigned) &CRCSHIFTL)*8) + 1;
[; ;pic18f47q10.h: 42231: extern volatile __bit SHFT10 @ (((unsigned) &CRCSHIFTH)*8) + 2;
[; ;pic18f47q10.h: 42233: extern volatile __bit SHFT11 @ (((unsigned) &CRCSHIFTH)*8) + 3;
[; ;pic18f47q10.h: 42235: extern volatile __bit SHFT12 @ (((unsigned) &CRCSHIFTH)*8) + 4;
[; ;pic18f47q10.h: 42237: extern volatile __bit SHFT13 @ (((unsigned) &CRCSHIFTH)*8) + 5;
[; ;pic18f47q10.h: 42239: extern volatile __bit SHFT14 @ (((unsigned) &CRCSHIFTH)*8) + 6;
[; ;pic18f47q10.h: 42241: extern volatile __bit SHFT15 @ (((unsigned) &CRCSHIFTH)*8) + 7;
[; ;pic18f47q10.h: 42243: extern volatile __bit SHFT2 @ (((unsigned) &CRCSHIFTL)*8) + 2;
[; ;pic18f47q10.h: 42245: extern volatile __bit SHFT3 @ (((unsigned) &CRCSHIFTL)*8) + 3;
[; ;pic18f47q10.h: 42247: extern volatile __bit SHFT4 @ (((unsigned) &CRCSHIFTL)*8) + 4;
[; ;pic18f47q10.h: 42249: extern volatile __bit SHFT5 @ (((unsigned) &CRCSHIFTL)*8) + 5;
[; ;pic18f47q10.h: 42251: extern volatile __bit SHFT6 @ (((unsigned) &CRCSHIFTL)*8) + 6;
[; ;pic18f47q10.h: 42253: extern volatile __bit SHFT7 @ (((unsigned) &CRCSHIFTL)*8) + 7;
[; ;pic18f47q10.h: 42255: extern volatile __bit SHFT8 @ (((unsigned) &CRCSHIFTH)*8) + 0;
[; ;pic18f47q10.h: 42257: extern volatile __bit SHFT9 @ (((unsigned) &CRCSHIFTH)*8) + 1;
[; ;pic18f47q10.h: 42259: extern volatile __bit SHIFTM @ (((unsigned) &CRCCON0)*8) + 1;
[; ;pic18f47q10.h: 42261: extern volatile __bit SHUTDOWN @ (((unsigned) &CWG1AS0)*8) + 7;
[; ;pic18f47q10.h: 42263: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic18f47q10.h: 42265: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic18f47q10.h: 42267: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic18f47q10.h: 42269: extern volatile __bit SLRA3 @ (((unsigned) &SLRCONA)*8) + 3;
[; ;pic18f47q10.h: 42271: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic18f47q10.h: 42273: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic18f47q10.h: 42275: extern volatile __bit SLRA6 @ (((unsigned) &SLRCONA)*8) + 6;
[; ;pic18f47q10.h: 42277: extern volatile __bit SLRA7 @ (((unsigned) &SLRCONA)*8) + 7;
[; ;pic18f47q10.h: 42279: extern volatile __bit SLRB0 @ (((unsigned) &SLRCONB)*8) + 0;
[; ;pic18f47q10.h: 42281: extern volatile __bit SLRB1 @ (((unsigned) &SLRCONB)*8) + 1;
[; ;pic18f47q10.h: 42283: extern volatile __bit SLRB2 @ (((unsigned) &SLRCONB)*8) + 2;
[; ;pic18f47q10.h: 42285: extern volatile __bit SLRB3 @ (((unsigned) &SLRCONB)*8) + 3;
[; ;pic18f47q10.h: 42287: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic18f47q10.h: 42289: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic18f47q10.h: 42291: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic18f47q10.h: 42293: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic18f47q10.h: 42295: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic18f47q10.h: 42297: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic18f47q10.h: 42299: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic18f47q10.h: 42301: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic18f47q10.h: 42303: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic18f47q10.h: 42305: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic18f47q10.h: 42307: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic18f47q10.h: 42309: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic18f47q10.h: 42311: extern volatile __bit SLRD0 @ (((unsigned) &SLRCOND)*8) + 0;
[; ;pic18f47q10.h: 42313: extern volatile __bit SLRD1 @ (((unsigned) &SLRCOND)*8) + 1;
[; ;pic18f47q10.h: 42315: extern volatile __bit SLRD2 @ (((unsigned) &SLRCOND)*8) + 2;
[; ;pic18f47q10.h: 42317: extern volatile __bit SLRD3 @ (((unsigned) &SLRCOND)*8) + 3;
[; ;pic18f47q10.h: 42319: extern volatile __bit SLRD4 @ (((unsigned) &SLRCOND)*8) + 4;
[; ;pic18f47q10.h: 42321: extern volatile __bit SLRD5 @ (((unsigned) &SLRCOND)*8) + 5;
[; ;pic18f47q10.h: 42323: extern volatile __bit SLRD6 @ (((unsigned) &SLRCOND)*8) + 6;
[; ;pic18f47q10.h: 42325: extern volatile __bit SLRD7 @ (((unsigned) &SLRCOND)*8) + 7;
[; ;pic18f47q10.h: 42327: extern volatile __bit SLRE0 @ (((unsigned) &SLRCONE)*8) + 0;
[; ;pic18f47q10.h: 42329: extern volatile __bit SLRE1 @ (((unsigned) &SLRCONE)*8) + 1;
[; ;pic18f47q10.h: 42331: extern volatile __bit SLRE2 @ (((unsigned) &SLRCONE)*8) + 2;
[; ;pic18f47q10.h: 42333: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f47q10.h: 42335: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f47q10.h: 42337: extern volatile __bit SOR @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic18f47q10.h: 42339: extern volatile __bit SOSCEN @ (((unsigned) &OSCEN)*8) + 3;
[; ;pic18f47q10.h: 42341: extern volatile __bit SOSCPWR @ (((unsigned) &OSCCON3)*8) + 6;
[; ;pic18f47q10.h: 42343: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f47q10.h: 42345: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f47q10.h: 42347: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f47q10.h: 42349: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f47q10.h: 42351: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f47q10.h: 42353: extern volatile __bit SP5 @ (((unsigned) &STKPTR)*8) + 5;
[; ;pic18f47q10.h: 42355: extern volatile __bit SPI1MD @ (((unsigned) &PMD0)*8) + 1;
[; ;pic18f47q10.h: 42357: extern volatile __bit SPI2MD @ (((unsigned) &PMD0)*8) + 2;
[; ;pic18f47q10.h: 42359: extern volatile __bit SRCS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic18f47q10.h: 42361: extern volatile __bit SRCS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic18f47q10.h: 42363: extern volatile __bit SRCS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic18f47q10.h: 42365: extern volatile __bit SRCS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic18f47q10.h: 42367: extern volatile __bit SSP1CLKPPS0 @ (((unsigned) &SSP1CLKPPS)*8) + 0;
[; ;pic18f47q10.h: 42369: extern volatile __bit SSP1CLKPPS1 @ (((unsigned) &SSP1CLKPPS)*8) + 1;
[; ;pic18f47q10.h: 42371: extern volatile __bit SSP1CLKPPS2 @ (((unsigned) &SSP1CLKPPS)*8) + 2;
[; ;pic18f47q10.h: 42373: extern volatile __bit SSP1CLKPPS3 @ (((unsigned) &SSP1CLKPPS)*8) + 3;
[; ;pic18f47q10.h: 42375: extern volatile __bit SSP1CLKPPS4 @ (((unsigned) &SSP1CLKPPS)*8) + 4;
[; ;pic18f47q10.h: 42377: extern volatile __bit SSP1DATPPS0 @ (((unsigned) &SSP1DATPPS)*8) + 0;
[; ;pic18f47q10.h: 42379: extern volatile __bit SSP1DATPPS1 @ (((unsigned) &SSP1DATPPS)*8) + 1;
[; ;pic18f47q10.h: 42381: extern volatile __bit SSP1DATPPS2 @ (((unsigned) &SSP1DATPPS)*8) + 2;
[; ;pic18f47q10.h: 42383: extern volatile __bit SSP1DATPPS3 @ (((unsigned) &SSP1DATPPS)*8) + 3;
[; ;pic18f47q10.h: 42385: extern volatile __bit SSP1DATPPS4 @ (((unsigned) &SSP1DATPPS)*8) + 4;
[; ;pic18f47q10.h: 42387: extern volatile __bit SSP1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f47q10.h: 42389: extern volatile __bit SSP1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f47q10.h: 42391: extern volatile __bit SSP1IP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f47q10.h: 42393: extern volatile __bit SSP1SSPPS0 @ (((unsigned) &SSP1SSPPS)*8) + 0;
[; ;pic18f47q10.h: 42395: extern volatile __bit SSP1SSPPS1 @ (((unsigned) &SSP1SSPPS)*8) + 1;
[; ;pic18f47q10.h: 42397: extern volatile __bit SSP1SSPPS2 @ (((unsigned) &SSP1SSPPS)*8) + 2;
[; ;pic18f47q10.h: 42399: extern volatile __bit SSP1SSPPS3 @ (((unsigned) &SSP1SSPPS)*8) + 3;
[; ;pic18f47q10.h: 42401: extern volatile __bit SSP1SSPPS4 @ (((unsigned) &SSP1SSPPS)*8) + 4;
[; ;pic18f47q10.h: 42403: extern volatile __bit SSP2CLKPPS0 @ (((unsigned) &SSP2CLKPPS)*8) + 0;
[; ;pic18f47q10.h: 42405: extern volatile __bit SSP2CLKPPS1 @ (((unsigned) &SSP2CLKPPS)*8) + 1;
[; ;pic18f47q10.h: 42407: extern volatile __bit SSP2CLKPPS2 @ (((unsigned) &SSP2CLKPPS)*8) + 2;
[; ;pic18f47q10.h: 42409: extern volatile __bit SSP2CLKPPS3 @ (((unsigned) &SSP2CLKPPS)*8) + 3;
[; ;pic18f47q10.h: 42411: extern volatile __bit SSP2CLKPPS4 @ (((unsigned) &SSP2CLKPPS)*8) + 4;
[; ;pic18f47q10.h: 42413: extern volatile __bit SSP2DATPPS0 @ (((unsigned) &SSP2DATPPS)*8) + 0;
[; ;pic18f47q10.h: 42415: extern volatile __bit SSP2DATPPS1 @ (((unsigned) &SSP2DATPPS)*8) + 1;
[; ;pic18f47q10.h: 42417: extern volatile __bit SSP2DATPPS2 @ (((unsigned) &SSP2DATPPS)*8) + 2;
[; ;pic18f47q10.h: 42419: extern volatile __bit SSP2DATPPS3 @ (((unsigned) &SSP2DATPPS)*8) + 3;
[; ;pic18f47q10.h: 42421: extern volatile __bit SSP2DATPPS4 @ (((unsigned) &SSP2DATPPS)*8) + 4;
[; ;pic18f47q10.h: 42423: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f47q10.h: 42425: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f47q10.h: 42427: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f47q10.h: 42429: extern volatile __bit SSP2SSPPS0 @ (((unsigned) &SSP2SSPPS)*8) + 0;
[; ;pic18f47q10.h: 42431: extern volatile __bit SSP2SSPPS1 @ (((unsigned) &SSP2SSPPS)*8) + 1;
[; ;pic18f47q10.h: 42433: extern volatile __bit SSP2SSPPS2 @ (((unsigned) &SSP2SSPPS)*8) + 2;
[; ;pic18f47q10.h: 42435: extern volatile __bit SSP2SSPPS3 @ (((unsigned) &SSP2SSPPS)*8) + 3;
[; ;pic18f47q10.h: 42437: extern volatile __bit SSP2SSPPS4 @ (((unsigned) &SSP2SSPPS)*8) + 4;
[; ;pic18f47q10.h: 42439: extern volatile __bit SSPCLKPPS0 @ (((unsigned) &SSP1CLKPPS)*8) + 0;
[; ;pic18f47q10.h: 42441: extern volatile __bit SSPCLKPPS1 @ (((unsigned) &SSP1CLKPPS)*8) + 1;
[; ;pic18f47q10.h: 42443: extern volatile __bit SSPCLKPPS2 @ (((unsigned) &SSP1CLKPPS)*8) + 2;
[; ;pic18f47q10.h: 42445: extern volatile __bit SSPCLKPPS3 @ (((unsigned) &SSP1CLKPPS)*8) + 3;
[; ;pic18f47q10.h: 42447: extern volatile __bit SSPCLKPPS4 @ (((unsigned) &SSP1CLKPPS)*8) + 4;
[; ;pic18f47q10.h: 42449: extern volatile __bit SSPDATPPS0 @ (((unsigned) &SSP1DATPPS)*8) + 0;
[; ;pic18f47q10.h: 42451: extern volatile __bit SSPDATPPS1 @ (((unsigned) &SSP1DATPPS)*8) + 1;
[; ;pic18f47q10.h: 42453: extern volatile __bit SSPDATPPS2 @ (((unsigned) &SSP1DATPPS)*8) + 2;
[; ;pic18f47q10.h: 42455: extern volatile __bit SSPDATPPS3 @ (((unsigned) &SSP1DATPPS)*8) + 3;
[; ;pic18f47q10.h: 42457: extern volatile __bit SSPDATPPS4 @ (((unsigned) &SSP1DATPPS)*8) + 4;
[; ;pic18f47q10.h: 42459: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f47q10.h: 42461: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f47q10.h: 42463: extern volatile __bit SSPIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f47q10.h: 42465: extern volatile __bit SSPIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f47q10.h: 42467: extern volatile __bit SSPIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f47q10.h: 42469: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f47q10.h: 42471: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f47q10.h: 42473: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f47q10.h: 42475: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f47q10.h: 42477: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f47q10.h: 42479: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f47q10.h: 42481: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f47q10.h: 42483: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f47q10.h: 42485: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f47q10.h: 42487: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f47q10.h: 42489: extern volatile __bit SSPSSPPS0 @ (((unsigned) &SSP1SSPPS)*8) + 0;
[; ;pic18f47q10.h: 42491: extern volatile __bit SSPSSPPS1 @ (((unsigned) &SSP1SSPPS)*8) + 1;
[; ;pic18f47q10.h: 42493: extern volatile __bit SSPSSPPS2 @ (((unsigned) &SSP1SSPPS)*8) + 2;
[; ;pic18f47q10.h: 42495: extern volatile __bit SSPSSPPS3 @ (((unsigned) &SSP1SSPPS)*8) + 3;
[; ;pic18f47q10.h: 42497: extern volatile __bit SSPSSPPS4 @ (((unsigned) &SSP1SSPPS)*8) + 4;
[; ;pic18f47q10.h: 42499: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f47q10.h: 42501: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f47q10.h: 42503: extern volatile __bit STATE @ (((unsigned) &WDTTMR)*8) + 2;
[; ;pic18f47q10.h: 42505: extern volatile __bit STKOVF @ (((unsigned) &PCON0)*8) + 7;
[; ;pic18f47q10.h: 42507: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f47q10.h: 42509: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f47q10.h: 42511: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f47q10.h: 42513: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f47q10.h: 42515: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f47q10.h: 42517: extern volatile __bit STKPTR5 @ (((unsigned) &STKPTR)*8) + 5;
[; ;pic18f47q10.h: 42519: extern volatile __bit STKUNF @ (((unsigned) &PCON0)*8) + 6;
[; ;pic18f47q10.h: 42521: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f47q10.h: 42523: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f47q10.h: 42525: extern volatile __bit STRA @ (((unsigned) &CWG1STR)*8) + 0;
[; ;pic18f47q10.h: 42527: extern volatile __bit STRB @ (((unsigned) &CWG1STR)*8) + 1;
[; ;pic18f47q10.h: 42529: extern volatile __bit STRC @ (((unsigned) &CWG1STR)*8) + 2;
[; ;pic18f47q10.h: 42531: extern volatile __bit STRD @ (((unsigned) &CWG1STR)*8) + 3;
[; ;pic18f47q10.h: 42533: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON0)*8) + 0;
[; ;pic18f47q10.h: 42535: extern volatile __bit SYSCMD @ (((unsigned) &PMD0)*8) + 7;
[; ;pic18f47q10.h: 42537: extern volatile __bit T016BIT @ (((unsigned) &T0CON0)*8) + 4;
[; ;pic18f47q10.h: 42539: extern volatile __bit T0ASYNC @ (((unsigned) &T0CON1)*8) + 4;
[; ;pic18f47q10.h: 42541: extern volatile __bit T0CKIPPS0 @ (((unsigned) &T0CKIPPS)*8) + 0;
[; ;pic18f47q10.h: 42543: extern volatile __bit T0CKIPPS1 @ (((unsigned) &T0CKIPPS)*8) + 1;
[; ;pic18f47q10.h: 42545: extern volatile __bit T0CKIPPS2 @ (((unsigned) &T0CKIPPS)*8) + 2;
[; ;pic18f47q10.h: 42547: extern volatile __bit T0CKIPPS3 @ (((unsigned) &T0CKIPPS)*8) + 3;
[; ;pic18f47q10.h: 42549: extern volatile __bit T0CKPS0 @ (((unsigned) &T0CON1)*8) + 0;
[; ;pic18f47q10.h: 42551: extern volatile __bit T0CKPS1 @ (((unsigned) &T0CON1)*8) + 1;
[; ;pic18f47q10.h: 42553: extern volatile __bit T0CKPS2 @ (((unsigned) &T0CON1)*8) + 2;
[; ;pic18f47q10.h: 42555: extern volatile __bit T0CKPS3 @ (((unsigned) &T0CON1)*8) + 3;
[; ;pic18f47q10.h: 42557: extern volatile __bit T0CS0 @ (((unsigned) &T0CON1)*8) + 5;
[; ;pic18f47q10.h: 42559: extern volatile __bit T0CS1 @ (((unsigned) &T0CON1)*8) + 6;
[; ;pic18f47q10.h: 42561: extern volatile __bit T0CS2 @ (((unsigned) &T0CON1)*8) + 7;
[; ;pic18f47q10.h: 42563: extern volatile __bit T0EN @ (((unsigned) &T0CON0)*8) + 7;
[; ;pic18f47q10.h: 42565: extern volatile __bit T0OUT @ (((unsigned) &T0CON0)*8) + 5;
[; ;pic18f47q10.h: 42567: extern volatile __bit T0OUTPS0 @ (((unsigned) &T0CON0)*8) + 0;
[; ;pic18f47q10.h: 42569: extern volatile __bit T0OUTPS1 @ (((unsigned) &T0CON0)*8) + 1;
[; ;pic18f47q10.h: 42571: extern volatile __bit T0OUTPS2 @ (((unsigned) &T0CON0)*8) + 2;
[; ;pic18f47q10.h: 42573: extern volatile __bit T0OUTPS3 @ (((unsigned) &T0CON0)*8) + 3;
[; ;pic18f47q10.h: 42575: extern volatile __bit T0PR0 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic18f47q10.h: 42577: extern volatile __bit T0PR1 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic18f47q10.h: 42579: extern volatile __bit T0PR2 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic18f47q10.h: 42581: extern volatile __bit T0PR3 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic18f47q10.h: 42583: extern volatile __bit T0PR4 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic18f47q10.h: 42585: extern volatile __bit T0PR5 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic18f47q10.h: 42587: extern volatile __bit T0PR6 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic18f47q10.h: 42589: extern volatile __bit T0PR7 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic18f47q10.h: 42591: extern volatile __bit T0PS0 @ (((unsigned) &T0CON1)*8) + 0;
[; ;pic18f47q10.h: 42593: extern volatile __bit T0PS1 @ (((unsigned) &T0CON1)*8) + 1;
[; ;pic18f47q10.h: 42595: extern volatile __bit T0PS2 @ (((unsigned) &T0CON1)*8) + 2;
[; ;pic18f47q10.h: 42597: extern volatile __bit T0PS3 @ (((unsigned) &T0CON1)*8) + 3;
[; ;pic18f47q10.h: 42599: extern volatile __bit T1CKIPPS0 @ (((unsigned) &T1CKIPPS)*8) + 0;
[; ;pic18f47q10.h: 42601: extern volatile __bit T1CKIPPS1 @ (((unsigned) &T1CKIPPS)*8) + 1;
[; ;pic18f47q10.h: 42603: extern volatile __bit T1CKIPPS2 @ (((unsigned) &T1CKIPPS)*8) + 2;
[; ;pic18f47q10.h: 42605: extern volatile __bit T1CKIPPS3 @ (((unsigned) &T1CKIPPS)*8) + 3;
[; ;pic18f47q10.h: 42607: extern volatile __bit T1CKIPPS4 @ (((unsigned) &T1CKIPPS)*8) + 4;
[; ;pic18f47q10.h: 42609: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f47q10.h: 42611: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f47q10.h: 42613: extern volatile __bit T1CS0 @ (((unsigned) &T1CLK)*8) + 0;
[; ;pic18f47q10.h: 42615: extern volatile __bit T1CS1 @ (((unsigned) &T1CLK)*8) + 1;
[; ;pic18f47q10.h: 42617: extern volatile __bit T1CS2 @ (((unsigned) &T1CLK)*8) + 2;
[; ;pic18f47q10.h: 42619: extern volatile __bit T1CS3 @ (((unsigned) &T1CLK)*8) + 3;
[; ;pic18f47q10.h: 42621: extern volatile __bit T1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f47q10.h: 42623: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f47q10.h: 42625: extern volatile __bit T1GGO_NOT_DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f47q10.h: 42627: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f47q10.h: 42629: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f47q10.h: 42631: extern volatile __bit T1GPPS0 @ (((unsigned) &T1GPPS)*8) + 0;
[; ;pic18f47q10.h: 42633: extern volatile __bit T1GPPS1 @ (((unsigned) &T1GPPS)*8) + 1;
[; ;pic18f47q10.h: 42635: extern volatile __bit T1GPPS2 @ (((unsigned) &T1GPPS)*8) + 2;
[; ;pic18f47q10.h: 42637: extern volatile __bit T1GPPS3 @ (((unsigned) &T1GPPS)*8) + 3;
[; ;pic18f47q10.h: 42639: extern volatile __bit T1GPPS4 @ (((unsigned) &T1GPPS)*8) + 4;
[; ;pic18f47q10.h: 42641: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f47q10.h: 42643: extern volatile __bit T1GSS0 @ (((unsigned) &T1GATE)*8) + 0;
[; ;pic18f47q10.h: 42645: extern volatile __bit T1GSS1 @ (((unsigned) &T1GATE)*8) + 1;
[; ;pic18f47q10.h: 42647: extern volatile __bit T1GSS2 @ (((unsigned) &T1GATE)*8) + 2;
[; ;pic18f47q10.h: 42649: extern volatile __bit T1GSS3 @ (((unsigned) &T1GATE)*8) + 3;
[; ;pic18f47q10.h: 42651: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f47q10.h: 42653: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f47q10.h: 42655: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f47q10.h: 42657: extern volatile __bit T2CKPOL @ (((unsigned) &T2HLT)*8) + 6;
[; ;pic18f47q10.h: 42659: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f47q10.h: 42661: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f47q10.h: 42663: extern volatile __bit T2CKPS2 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f47q10.h: 42665: extern volatile __bit T2CKSYNC @ (((unsigned) &T2HLT)*8) + 5;
[; ;pic18f47q10.h: 42667: extern volatile __bit T2CS0 @ (((unsigned) &T2CLKCON)*8) + 0;
[; ;pic18f47q10.h: 42669: extern volatile __bit T2CS1 @ (((unsigned) &T2CLKCON)*8) + 1;
[; ;pic18f47q10.h: 42671: extern volatile __bit T2CS2 @ (((unsigned) &T2CLKCON)*8) + 2;
[; ;pic18f47q10.h: 42673: extern volatile __bit T2CS3 @ (((unsigned) &T2CLKCON)*8) + 3;
[; ;pic18f47q10.h: 42675: extern volatile __bit T2INPPS0 @ (((unsigned) &T2INPPS)*8) + 0;
[; ;pic18f47q10.h: 42677: extern volatile __bit T2INPPS1 @ (((unsigned) &T2INPPS)*8) + 1;
[; ;pic18f47q10.h: 42679: extern volatile __bit T2INPPS2 @ (((unsigned) &T2INPPS)*8) + 2;
[; ;pic18f47q10.h: 42681: extern volatile __bit T2INPPS3 @ (((unsigned) &T2INPPS)*8) + 3;
[; ;pic18f47q10.h: 42683: extern volatile __bit T2INPPS4 @ (((unsigned) &T2INPPS)*8) + 4;
[; ;pic18f47q10.h: 42685: extern volatile __bit T2MODE0 @ (((unsigned) &T2HLT)*8) + 0;
[; ;pic18f47q10.h: 42687: extern volatile __bit T2MODE1 @ (((unsigned) &T2HLT)*8) + 1;
[; ;pic18f47q10.h: 42689: extern volatile __bit T2MODE2 @ (((unsigned) &T2HLT)*8) + 2;
[; ;pic18f47q10.h: 42691: extern volatile __bit T2MODE3 @ (((unsigned) &T2HLT)*8) + 3;
[; ;pic18f47q10.h: 42693: extern volatile __bit T2MODE4 @ (((unsigned) &T2HLT)*8) + 4;
[; ;pic18f47q10.h: 42695: extern volatile __bit T2ON @ (((unsigned) &T2CON)*8) + 7;
[; ;pic18f47q10.h: 42697: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f47q10.h: 42699: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f47q10.h: 42701: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f47q10.h: 42703: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f47q10.h: 42705: extern volatile __bit T2PSYNC @ (((unsigned) &T2HLT)*8) + 7;
[; ;pic18f47q10.h: 42707: extern volatile __bit T2RSEL0 @ (((unsigned) &T2RST)*8) + 0;
[; ;pic18f47q10.h: 42709: extern volatile __bit T2RSEL1 @ (((unsigned) &T2RST)*8) + 1;
[; ;pic18f47q10.h: 42711: extern volatile __bit T2RSEL2 @ (((unsigned) &T2RST)*8) + 2;
[; ;pic18f47q10.h: 42713: extern volatile __bit T2RSEL3 @ (((unsigned) &T2RST)*8) + 3;
[; ;pic18f47q10.h: 42715: extern volatile __bit T3CKIPPS0 @ (((unsigned) &T3CKIPPS)*8) + 0;
[; ;pic18f47q10.h: 42717: extern volatile __bit T3CKIPPS1 @ (((unsigned) &T3CKIPPS)*8) + 1;
[; ;pic18f47q10.h: 42719: extern volatile __bit T3CKIPPS2 @ (((unsigned) &T3CKIPPS)*8) + 2;
[; ;pic18f47q10.h: 42721: extern volatile __bit T3CKIPPS3 @ (((unsigned) &T3CKIPPS)*8) + 3;
[; ;pic18f47q10.h: 42723: extern volatile __bit T3CKIPPS4 @ (((unsigned) &T3CKIPPS)*8) + 4;
[; ;pic18f47q10.h: 42725: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f47q10.h: 42727: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f47q10.h: 42729: extern volatile __bit T3CS0 @ (((unsigned) &T3CLK)*8) + 0;
[; ;pic18f47q10.h: 42731: extern volatile __bit T3CS1 @ (((unsigned) &T3CLK)*8) + 1;
[; ;pic18f47q10.h: 42733: extern volatile __bit T3CS2 @ (((unsigned) &T3CLK)*8) + 2;
[; ;pic18f47q10.h: 42735: extern volatile __bit T3CS3 @ (((unsigned) &T3CLK)*8) + 3;
[; ;pic18f47q10.h: 42737: extern volatile __bit T3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f47q10.h: 42739: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f47q10.h: 42741: extern volatile __bit T3GGO_NOT_DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f47q10.h: 42743: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f47q10.h: 42745: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f47q10.h: 42747: extern volatile __bit T3GPPS0 @ (((unsigned) &T3GPPS)*8) + 0;
[; ;pic18f47q10.h: 42749: extern volatile __bit T3GPPS1 @ (((unsigned) &T3GPPS)*8) + 1;
[; ;pic18f47q10.h: 42751: extern volatile __bit T3GPPS2 @ (((unsigned) &T3GPPS)*8) + 2;
[; ;pic18f47q10.h: 42753: extern volatile __bit T3GPPS3 @ (((unsigned) &T3GPPS)*8) + 3;
[; ;pic18f47q10.h: 42755: extern volatile __bit T3GPPS4 @ (((unsigned) &T3GPPS)*8) + 4;
[; ;pic18f47q10.h: 42757: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f47q10.h: 42759: extern volatile __bit T3GSS0 @ (((unsigned) &T3GATE)*8) + 0;
[; ;pic18f47q10.h: 42761: extern volatile __bit T3GSS1 @ (((unsigned) &T3GATE)*8) + 1;
[; ;pic18f47q10.h: 42763: extern volatile __bit T3GSS2 @ (((unsigned) &T3GATE)*8) + 2;
[; ;pic18f47q10.h: 42765: extern volatile __bit T3GSS3 @ (((unsigned) &T3GATE)*8) + 3;
[; ;pic18f47q10.h: 42767: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f47q10.h: 42769: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f47q10.h: 42771: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f47q10.h: 42773: extern volatile __bit T4CKPOL @ (((unsigned) &T4HLT)*8) + 6;
[; ;pic18f47q10.h: 42775: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f47q10.h: 42777: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f47q10.h: 42779: extern volatile __bit T4CKPS2 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f47q10.h: 42781: extern volatile __bit T4CKSYNC @ (((unsigned) &T4HLT)*8) + 5;
[; ;pic18f47q10.h: 42783: extern volatile __bit T4CS0 @ (((unsigned) &T4CLKCON)*8) + 0;
[; ;pic18f47q10.h: 42785: extern volatile __bit T4CS1 @ (((unsigned) &T4CLKCON)*8) + 1;
[; ;pic18f47q10.h: 42787: extern volatile __bit T4CS2 @ (((unsigned) &T4CLKCON)*8) + 2;
[; ;pic18f47q10.h: 42789: extern volatile __bit T4CS3 @ (((unsigned) &T4CLKCON)*8) + 3;
[; ;pic18f47q10.h: 42791: extern volatile __bit T4INPPS0 @ (((unsigned) &T4INPPS)*8) + 0;
[; ;pic18f47q10.h: 42793: extern volatile __bit T4INPPS1 @ (((unsigned) &T4INPPS)*8) + 1;
[; ;pic18f47q10.h: 42795: extern volatile __bit T4INPPS2 @ (((unsigned) &T4INPPS)*8) + 2;
[; ;pic18f47q10.h: 42797: extern volatile __bit T4INPPS3 @ (((unsigned) &T4INPPS)*8) + 3;
[; ;pic18f47q10.h: 42799: extern volatile __bit T4INPPS4 @ (((unsigned) &T4INPPS)*8) + 4;
[; ;pic18f47q10.h: 42801: extern volatile __bit T4MODE0 @ (((unsigned) &T4HLT)*8) + 0;
[; ;pic18f47q10.h: 42803: extern volatile __bit T4MODE1 @ (((unsigned) &T4HLT)*8) + 1;
[; ;pic18f47q10.h: 42805: extern volatile __bit T4MODE2 @ (((unsigned) &T4HLT)*8) + 2;
[; ;pic18f47q10.h: 42807: extern volatile __bit T4MODE3 @ (((unsigned) &T4HLT)*8) + 3;
[; ;pic18f47q10.h: 42809: extern volatile __bit T4MODE4 @ (((unsigned) &T4HLT)*8) + 4;
[; ;pic18f47q10.h: 42811: extern volatile __bit T4ON @ (((unsigned) &T4CON)*8) + 7;
[; ;pic18f47q10.h: 42813: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f47q10.h: 42815: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f47q10.h: 42817: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f47q10.h: 42819: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f47q10.h: 42821: extern volatile __bit T4PSYNC @ (((unsigned) &T4HLT)*8) + 7;
[; ;pic18f47q10.h: 42823: extern volatile __bit T4RSEL0 @ (((unsigned) &T4RST)*8) + 0;
[; ;pic18f47q10.h: 42825: extern volatile __bit T4RSEL1 @ (((unsigned) &T4RST)*8) + 1;
[; ;pic18f47q10.h: 42827: extern volatile __bit T4RSEL2 @ (((unsigned) &T4RST)*8) + 2;
[; ;pic18f47q10.h: 42829: extern volatile __bit T4RSEL3 @ (((unsigned) &T4RST)*8) + 3;
[; ;pic18f47q10.h: 42831: extern volatile __bit T5CKIPPS0 @ (((unsigned) &T5CKIPPS)*8) + 0;
[; ;pic18f47q10.h: 42833: extern volatile __bit T5CKIPPS1 @ (((unsigned) &T5CKIPPS)*8) + 1;
[; ;pic18f47q10.h: 42835: extern volatile __bit T5CKIPPS2 @ (((unsigned) &T5CKIPPS)*8) + 2;
[; ;pic18f47q10.h: 42837: extern volatile __bit T5CKIPPS3 @ (((unsigned) &T5CKIPPS)*8) + 3;
[; ;pic18f47q10.h: 42839: extern volatile __bit T5CKIPPS4 @ (((unsigned) &T5CKIPPS)*8) + 4;
[; ;pic18f47q10.h: 42841: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f47q10.h: 42843: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f47q10.h: 42845: extern volatile __bit T5CS0 @ (((unsigned) &T5CLK)*8) + 0;
[; ;pic18f47q10.h: 42847: extern volatile __bit T5CS1 @ (((unsigned) &T5CLK)*8) + 1;
[; ;pic18f47q10.h: 42849: extern volatile __bit T5CS2 @ (((unsigned) &T5CLK)*8) + 2;
[; ;pic18f47q10.h: 42851: extern volatile __bit T5CS3 @ (((unsigned) &T5CLK)*8) + 3;
[; ;pic18f47q10.h: 42853: extern volatile __bit T5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f47q10.h: 42855: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f47q10.h: 42857: extern volatile __bit T5GGO_NOT_DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f47q10.h: 42859: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f47q10.h: 42861: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f47q10.h: 42863: extern volatile __bit T5GPPS0 @ (((unsigned) &T5GPPS)*8) + 0;
[; ;pic18f47q10.h: 42865: extern volatile __bit T5GPPS1 @ (((unsigned) &T5GPPS)*8) + 1;
[; ;pic18f47q10.h: 42867: extern volatile __bit T5GPPS2 @ (((unsigned) &T5GPPS)*8) + 2;
[; ;pic18f47q10.h: 42869: extern volatile __bit T5GPPS3 @ (((unsigned) &T5GPPS)*8) + 3;
[; ;pic18f47q10.h: 42871: extern volatile __bit T5GPPS4 @ (((unsigned) &T5GPPS)*8) + 4;
[; ;pic18f47q10.h: 42873: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f47q10.h: 42875: extern volatile __bit T5GSS0 @ (((unsigned) &T5GATE)*8) + 0;
[; ;pic18f47q10.h: 42877: extern volatile __bit T5GSS1 @ (((unsigned) &T5GATE)*8) + 1;
[; ;pic18f47q10.h: 42879: extern volatile __bit T5GSS2 @ (((unsigned) &T5GATE)*8) + 2;
[; ;pic18f47q10.h: 42881: extern volatile __bit T5GSS3 @ (((unsigned) &T5GATE)*8) + 3;
[; ;pic18f47q10.h: 42883: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f47q10.h: 42885: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f47q10.h: 42887: extern volatile __bit T5RD16 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f47q10.h: 42889: extern volatile __bit T6CKPOL @ (((unsigned) &T6HLT)*8) + 6;
[; ;pic18f47q10.h: 42891: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f47q10.h: 42893: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f47q10.h: 42895: extern volatile __bit T6CKPS2 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f47q10.h: 42897: extern volatile __bit T6CKSYNC @ (((unsigned) &T6HLT)*8) + 5;
[; ;pic18f47q10.h: 42899: extern volatile __bit T6CS0 @ (((unsigned) &T6CLKCON)*8) + 0;
[; ;pic18f47q10.h: 42901: extern volatile __bit T6CS1 @ (((unsigned) &T6CLKCON)*8) + 1;
[; ;pic18f47q10.h: 42903: extern volatile __bit T6CS2 @ (((unsigned) &T6CLKCON)*8) + 2;
[; ;pic18f47q10.h: 42905: extern volatile __bit T6CS3 @ (((unsigned) &T6CLKCON)*8) + 3;
[; ;pic18f47q10.h: 42907: extern volatile __bit T6INPPS0 @ (((unsigned) &T6INPPS)*8) + 0;
[; ;pic18f47q10.h: 42909: extern volatile __bit T6INPPS1 @ (((unsigned) &T6INPPS)*8) + 1;
[; ;pic18f47q10.h: 42911: extern volatile __bit T6INPPS2 @ (((unsigned) &T6INPPS)*8) + 2;
[; ;pic18f47q10.h: 42913: extern volatile __bit T6INPPS3 @ (((unsigned) &T6INPPS)*8) + 3;
[; ;pic18f47q10.h: 42915: extern volatile __bit T6INPPS4 @ (((unsigned) &T6INPPS)*8) + 4;
[; ;pic18f47q10.h: 42917: extern volatile __bit T6MODE0 @ (((unsigned) &T6HLT)*8) + 0;
[; ;pic18f47q10.h: 42919: extern volatile __bit T6MODE1 @ (((unsigned) &T6HLT)*8) + 1;
[; ;pic18f47q10.h: 42921: extern volatile __bit T6MODE2 @ (((unsigned) &T6HLT)*8) + 2;
[; ;pic18f47q10.h: 42923: extern volatile __bit T6MODE3 @ (((unsigned) &T6HLT)*8) + 3;
[; ;pic18f47q10.h: 42925: extern volatile __bit T6MODE4 @ (((unsigned) &T6HLT)*8) + 4;
[; ;pic18f47q10.h: 42927: extern volatile __bit T6ON @ (((unsigned) &T6CON)*8) + 7;
[; ;pic18f47q10.h: 42929: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f47q10.h: 42931: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f47q10.h: 42933: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f47q10.h: 42935: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f47q10.h: 42937: extern volatile __bit T6PSYNC @ (((unsigned) &T6HLT)*8) + 7;
[; ;pic18f47q10.h: 42939: extern volatile __bit T6RSEL0 @ (((unsigned) &T6RST)*8) + 0;
[; ;pic18f47q10.h: 42941: extern volatile __bit T6RSEL1 @ (((unsigned) &T6RST)*8) + 1;
[; ;pic18f47q10.h: 42943: extern volatile __bit T6RSEL2 @ (((unsigned) &T6RST)*8) + 2;
[; ;pic18f47q10.h: 42945: extern volatile __bit T6RSEL3 @ (((unsigned) &T6RST)*8) + 3;
[; ;pic18f47q10.h: 42947: extern volatile __bit TMR0H0 @ (((unsigned) &TMR0H)*8) + 0;
[; ;pic18f47q10.h: 42949: extern volatile __bit TMR0H1 @ (((unsigned) &TMR0H)*8) + 1;
[; ;pic18f47q10.h: 42951: extern volatile __bit TMR0H2 @ (((unsigned) &TMR0H)*8) + 2;
[; ;pic18f47q10.h: 42953: extern volatile __bit TMR0H3 @ (((unsigned) &TMR0H)*8) + 3;
[; ;pic18f47q10.h: 42955: extern volatile __bit TMR0H4 @ (((unsigned) &TMR0H)*8) + 4;
[; ;pic18f47q10.h: 42957: extern volatile __bit TMR0H5 @ (((unsigned) &TMR0H)*8) + 5;
[; ;pic18f47q10.h: 42959: extern volatile __bit TMR0H6 @ (((unsigned) &TMR0H)*8) + 6;
[; ;pic18f47q10.h: 42961: extern volatile __bit TMR0H7 @ (((unsigned) &TMR0H)*8) + 7;
[; ;pic18f47q10.h: 42963: extern volatile __bit TMR0IE @ (((unsigned) &PIE0)*8) + 5;
[; ;pic18f47q10.h: 42965: extern volatile __bit TMR0IF @ (((unsigned) &PIR0)*8) + 5;
[; ;pic18f47q10.h: 42967: extern volatile __bit TMR0IP @ (((unsigned) &IPR0)*8) + 5;
[; ;pic18f47q10.h: 42969: extern volatile __bit TMR0L0 @ (((unsigned) &TMR0L)*8) + 0;
[; ;pic18f47q10.h: 42971: extern volatile __bit TMR0L1 @ (((unsigned) &TMR0L)*8) + 1;
[; ;pic18f47q10.h: 42973: extern volatile __bit TMR0L2 @ (((unsigned) &TMR0L)*8) + 2;
[; ;pic18f47q10.h: 42975: extern volatile __bit TMR0L3 @ (((unsigned) &TMR0L)*8) + 3;
[; ;pic18f47q10.h: 42977: extern volatile __bit TMR0L4 @ (((unsigned) &TMR0L)*8) + 4;
[; ;pic18f47q10.h: 42979: extern volatile __bit TMR0L5 @ (((unsigned) &TMR0L)*8) + 5;
[; ;pic18f47q10.h: 42981: extern volatile __bit TMR0L6 @ (((unsigned) &TMR0L)*8) + 6;
[; ;pic18f47q10.h: 42983: extern volatile __bit TMR0L7 @ (((unsigned) &TMR0L)*8) + 7;
[; ;pic18f47q10.h: 42985: extern volatile __bit TMR0MD @ (((unsigned) &PMD1)*8) + 0;
[; ;pic18f47q10.h: 42987: extern volatile __bit TMR10 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f47q10.h: 42989: extern volatile __bit TMR11 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f47q10.h: 42991: extern volatile __bit TMR110 @ (((unsigned) &TMR1H)*8) + 2;
[; ;pic18f47q10.h: 42993: extern volatile __bit TMR111 @ (((unsigned) &TMR1H)*8) + 3;
[; ;pic18f47q10.h: 42995: extern volatile __bit TMR112 @ (((unsigned) &TMR1H)*8) + 4;
[; ;pic18f47q10.h: 42997: extern volatile __bit TMR113 @ (((unsigned) &TMR1H)*8) + 5;
[; ;pic18f47q10.h: 42999: extern volatile __bit TMR114 @ (((unsigned) &TMR1H)*8) + 6;
[; ;pic18f47q10.h: 43001: extern volatile __bit TMR115 @ (((unsigned) &TMR1H)*8) + 7;
[; ;pic18f47q10.h: 43003: extern volatile __bit TMR12 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f47q10.h: 43005: extern volatile __bit TMR13 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f47q10.h: 43007: extern volatile __bit TMR14 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f47q10.h: 43009: extern volatile __bit TMR15 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f47q10.h: 43011: extern volatile __bit TMR16 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f47q10.h: 43013: extern volatile __bit TMR17 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f47q10.h: 43015: extern volatile __bit TMR18 @ (((unsigned) &TMR1H)*8) + 0;
[; ;pic18f47q10.h: 43017: extern volatile __bit TMR19 @ (((unsigned) &TMR1H)*8) + 1;
[; ;pic18f47q10.h: 43019: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f47q10.h: 43021: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f47q10.h: 43023: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f47q10.h: 43025: extern volatile __bit TMR1H0 @ (((unsigned) &TMR1H)*8) + 0;
[; ;pic18f47q10.h: 43027: extern volatile __bit TMR1H1 @ (((unsigned) &TMR1H)*8) + 1;
[; ;pic18f47q10.h: 43029: extern volatile __bit TMR1H2 @ (((unsigned) &TMR1H)*8) + 2;
[; ;pic18f47q10.h: 43031: extern volatile __bit TMR1H3 @ (((unsigned) &TMR1H)*8) + 3;
[; ;pic18f47q10.h: 43033: extern volatile __bit TMR1H4 @ (((unsigned) &TMR1H)*8) + 4;
[; ;pic18f47q10.h: 43035: extern volatile __bit TMR1H5 @ (((unsigned) &TMR1H)*8) + 5;
[; ;pic18f47q10.h: 43037: extern volatile __bit TMR1H6 @ (((unsigned) &TMR1H)*8) + 6;
[; ;pic18f47q10.h: 43039: extern volatile __bit TMR1H7 @ (((unsigned) &TMR1H)*8) + 7;
[; ;pic18f47q10.h: 43041: extern volatile __bit TMR1IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f47q10.h: 43043: extern volatile __bit TMR1IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f47q10.h: 43045: extern volatile __bit TMR1IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f47q10.h: 43047: extern volatile __bit TMR1L0 @ (((unsigned) &TMR1L)*8) + 0;
[; ;pic18f47q10.h: 43049: extern volatile __bit TMR1L1 @ (((unsigned) &TMR1L)*8) + 1;
[; ;pic18f47q10.h: 43051: extern volatile __bit TMR1L2 @ (((unsigned) &TMR1L)*8) + 2;
[; ;pic18f47q10.h: 43053: extern volatile __bit TMR1L3 @ (((unsigned) &TMR1L)*8) + 3;
[; ;pic18f47q10.h: 43055: extern volatile __bit TMR1L4 @ (((unsigned) &TMR1L)*8) + 4;
[; ;pic18f47q10.h: 43057: extern volatile __bit TMR1L5 @ (((unsigned) &TMR1L)*8) + 5;
[; ;pic18f47q10.h: 43059: extern volatile __bit TMR1L6 @ (((unsigned) &TMR1L)*8) + 6;
[; ;pic18f47q10.h: 43061: extern volatile __bit TMR1L7 @ (((unsigned) &TMR1L)*8) + 7;
[; ;pic18f47q10.h: 43063: extern volatile __bit TMR1MD @ (((unsigned) &PMD1)*8) + 1;
[; ;pic18f47q10.h: 43065: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f47q10.h: 43067: extern volatile __bit TMR2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f47q10.h: 43069: extern volatile __bit TMR2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f47q10.h: 43071: extern volatile __bit TMR2IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f47q10.h: 43073: extern volatile __bit TMR2MD @ (((unsigned) &PMD1)*8) + 2;
[; ;pic18f47q10.h: 43075: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 7;
[; ;pic18f47q10.h: 43077: extern volatile __bit TMR30 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f47q10.h: 43079: extern volatile __bit TMR31 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f47q10.h: 43081: extern volatile __bit TMR310 @ (((unsigned) &TMR3H)*8) + 2;
[; ;pic18f47q10.h: 43083: extern volatile __bit TMR311 @ (((unsigned) &TMR3H)*8) + 3;
[; ;pic18f47q10.h: 43085: extern volatile __bit TMR312 @ (((unsigned) &TMR3H)*8) + 4;
[; ;pic18f47q10.h: 43087: extern volatile __bit TMR313 @ (((unsigned) &TMR3H)*8) + 5;
[; ;pic18f47q10.h: 43089: extern volatile __bit TMR314 @ (((unsigned) &TMR3H)*8) + 6;
[; ;pic18f47q10.h: 43091: extern volatile __bit TMR315 @ (((unsigned) &TMR3H)*8) + 7;
[; ;pic18f47q10.h: 43093: extern volatile __bit TMR32 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f47q10.h: 43095: extern volatile __bit TMR33 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f47q10.h: 43097: extern volatile __bit TMR34 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f47q10.h: 43099: extern volatile __bit TMR35 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f47q10.h: 43101: extern volatile __bit TMR36 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f47q10.h: 43103: extern volatile __bit TMR37 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f47q10.h: 43105: extern volatile __bit TMR38 @ (((unsigned) &TMR3H)*8) + 0;
[; ;pic18f47q10.h: 43107: extern volatile __bit TMR39 @ (((unsigned) &TMR3H)*8) + 1;
[; ;pic18f47q10.h: 43109: extern volatile __bit TMR3GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f47q10.h: 43111: extern volatile __bit TMR3GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f47q10.h: 43113: extern volatile __bit TMR3GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f47q10.h: 43115: extern volatile __bit TMR3H0 @ (((unsigned) &TMR3H)*8) + 0;
[; ;pic18f47q10.h: 43117: extern volatile __bit TMR3H1 @ (((unsigned) &TMR3H)*8) + 1;
[; ;pic18f47q10.h: 43119: extern volatile __bit TMR3H2 @ (((unsigned) &TMR3H)*8) + 2;
[; ;pic18f47q10.h: 43121: extern volatile __bit TMR3H3 @ (((unsigned) &TMR3H)*8) + 3;
[; ;pic18f47q10.h: 43123: extern volatile __bit TMR3H4 @ (((unsigned) &TMR3H)*8) + 4;
[; ;pic18f47q10.h: 43125: extern volatile __bit TMR3H5 @ (((unsigned) &TMR3H)*8) + 5;
[; ;pic18f47q10.h: 43127: extern volatile __bit TMR3H6 @ (((unsigned) &TMR3H)*8) + 6;
[; ;pic18f47q10.h: 43129: extern volatile __bit TMR3H7 @ (((unsigned) &TMR3H)*8) + 7;
[; ;pic18f47q10.h: 43131: extern volatile __bit TMR3IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f47q10.h: 43133: extern volatile __bit TMR3IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f47q10.h: 43135: extern volatile __bit TMR3IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f47q10.h: 43137: extern volatile __bit TMR3L0 @ (((unsigned) &TMR3L)*8) + 0;
[; ;pic18f47q10.h: 43139: extern volatile __bit TMR3L1 @ (((unsigned) &TMR3L)*8) + 1;
[; ;pic18f47q10.h: 43141: extern volatile __bit TMR3L2 @ (((unsigned) &TMR3L)*8) + 2;
[; ;pic18f47q10.h: 43143: extern volatile __bit TMR3L3 @ (((unsigned) &TMR3L)*8) + 3;
[; ;pic18f47q10.h: 43145: extern volatile __bit TMR3L4 @ (((unsigned) &TMR3L)*8) + 4;
[; ;pic18f47q10.h: 43147: extern volatile __bit TMR3L5 @ (((unsigned) &TMR3L)*8) + 5;
[; ;pic18f47q10.h: 43149: extern volatile __bit TMR3L6 @ (((unsigned) &TMR3L)*8) + 6;
[; ;pic18f47q10.h: 43151: extern volatile __bit TMR3L7 @ (((unsigned) &TMR3L)*8) + 7;
[; ;pic18f47q10.h: 43153: extern volatile __bit TMR3MD @ (((unsigned) &PMD1)*8) + 3;
[; ;pic18f47q10.h: 43155: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f47q10.h: 43157: extern volatile __bit TMR4IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f47q10.h: 43159: extern volatile __bit TMR4IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f47q10.h: 43161: extern volatile __bit TMR4IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f47q10.h: 43163: extern volatile __bit TMR4MD @ (((unsigned) &PMD1)*8) + 4;
[; ;pic18f47q10.h: 43165: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 7;
[; ;pic18f47q10.h: 43167: extern volatile __bit TMR50 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f47q10.h: 43169: extern volatile __bit TMR51 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f47q10.h: 43171: extern volatile __bit TMR510 @ (((unsigned) &TMR5H)*8) + 2;
[; ;pic18f47q10.h: 43173: extern volatile __bit TMR511 @ (((unsigned) &TMR5H)*8) + 3;
[; ;pic18f47q10.h: 43175: extern volatile __bit TMR512 @ (((unsigned) &TMR5H)*8) + 4;
[; ;pic18f47q10.h: 43177: extern volatile __bit TMR513 @ (((unsigned) &TMR5H)*8) + 5;
[; ;pic18f47q10.h: 43179: extern volatile __bit TMR514 @ (((unsigned) &TMR5H)*8) + 6;
[; ;pic18f47q10.h: 43181: extern volatile __bit TMR515 @ (((unsigned) &TMR5H)*8) + 7;
[; ;pic18f47q10.h: 43183: extern volatile __bit TMR52 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f47q10.h: 43185: extern volatile __bit TMR53 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f47q10.h: 43187: extern volatile __bit TMR54 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f47q10.h: 43189: extern volatile __bit TMR55 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f47q10.h: 43191: extern volatile __bit TMR56 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f47q10.h: 43193: extern volatile __bit TMR57 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f47q10.h: 43195: extern volatile __bit TMR58 @ (((unsigned) &TMR5H)*8) + 0;
[; ;pic18f47q10.h: 43197: extern volatile __bit TMR59 @ (((unsigned) &TMR5H)*8) + 1;
[; ;pic18f47q10.h: 43199: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f47q10.h: 43201: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f47q10.h: 43203: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f47q10.h: 43205: extern volatile __bit TMR5H0 @ (((unsigned) &TMR5H)*8) + 0;
[; ;pic18f47q10.h: 43207: extern volatile __bit TMR5H1 @ (((unsigned) &TMR5H)*8) + 1;
[; ;pic18f47q10.h: 43209: extern volatile __bit TMR5H2 @ (((unsigned) &TMR5H)*8) + 2;
[; ;pic18f47q10.h: 43211: extern volatile __bit TMR5H3 @ (((unsigned) &TMR5H)*8) + 3;
[; ;pic18f47q10.h: 43213: extern volatile __bit TMR5H4 @ (((unsigned) &TMR5H)*8) + 4;
[; ;pic18f47q10.h: 43215: extern volatile __bit TMR5H5 @ (((unsigned) &TMR5H)*8) + 5;
[; ;pic18f47q10.h: 43217: extern volatile __bit TMR5H6 @ (((unsigned) &TMR5H)*8) + 6;
[; ;pic18f47q10.h: 43219: extern volatile __bit TMR5H7 @ (((unsigned) &TMR5H)*8) + 7;
[; ;pic18f47q10.h: 43221: extern volatile __bit TMR5IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f47q10.h: 43223: extern volatile __bit TMR5IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f47q10.h: 43225: extern volatile __bit TMR5IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f47q10.h: 43227: extern volatile __bit TMR5L0 @ (((unsigned) &TMR5L)*8) + 0;
[; ;pic18f47q10.h: 43229: extern volatile __bit TMR5L1 @ (((unsigned) &TMR5L)*8) + 1;
[; ;pic18f47q10.h: 43231: extern volatile __bit TMR5L2 @ (((unsigned) &TMR5L)*8) + 2;
[; ;pic18f47q10.h: 43233: extern volatile __bit TMR5L3 @ (((unsigned) &TMR5L)*8) + 3;
[; ;pic18f47q10.h: 43235: extern volatile __bit TMR5L4 @ (((unsigned) &TMR5L)*8) + 4;
[; ;pic18f47q10.h: 43237: extern volatile __bit TMR5L5 @ (((unsigned) &TMR5L)*8) + 5;
[; ;pic18f47q10.h: 43239: extern volatile __bit TMR5L6 @ (((unsigned) &TMR5L)*8) + 6;
[; ;pic18f47q10.h: 43241: extern volatile __bit TMR5L7 @ (((unsigned) &TMR5L)*8) + 7;
[; ;pic18f47q10.h: 43243: extern volatile __bit TMR5MD @ (((unsigned) &PMD1)*8) + 5;
[; ;pic18f47q10.h: 43245: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f47q10.h: 43247: extern volatile __bit TMR6IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f47q10.h: 43249: extern volatile __bit TMR6IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f47q10.h: 43251: extern volatile __bit TMR6IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f47q10.h: 43253: extern volatile __bit TMR6MD @ (((unsigned) &PMD1)*8) + 6;
[; ;pic18f47q10.h: 43255: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 7;
[; ;pic18f47q10.h: 43257: extern volatile __bit TO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f47q10.h: 43259: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f47q10.h: 43261: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f47q10.h: 43263: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f47q10.h: 43265: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f47q10.h: 43267: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f47q10.h: 43269: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f47q10.h: 43271: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f47q10.h: 43273: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f47q10.h: 43275: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f47q10.h: 43277: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f47q10.h: 43279: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f47q10.h: 43281: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f47q10.h: 43283: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f47q10.h: 43285: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f47q10.h: 43287: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f47q10.h: 43289: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f47q10.h: 43291: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f47q10.h: 43293: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f47q10.h: 43295: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f47q10.h: 43297: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f47q10.h: 43299: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f47q10.h: 43301: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f47q10.h: 43303: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f47q10.h: 43305: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f47q10.h: 43307: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f47q10.h: 43309: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f47q10.h: 43311: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f47q10.h: 43313: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f47q10.h: 43315: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f47q10.h: 43317: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f47q10.h: 43319: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f47q10.h: 43321: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f47q10.h: 43323: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f47q10.h: 43325: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f47q10.h: 43327: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f47q10.h: 43329: extern volatile __bit TSEL0 @ (((unsigned) &SCANTRIG)*8) + 0;
[; ;pic18f47q10.h: 43331: extern volatile __bit TSEL1 @ (((unsigned) &SCANTRIG)*8) + 1;
[; ;pic18f47q10.h: 43333: extern volatile __bit TSEL2 @ (((unsigned) &SCANTRIG)*8) + 2;
[; ;pic18f47q10.h: 43335: extern volatile __bit TSEL3 @ (((unsigned) &SCANTRIG)*8) + 3;
[; ;pic18f47q10.h: 43337: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic18f47q10.h: 43339: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic18f47q10.h: 43341: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f47q10.h: 43343: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f47q10.h: 43345: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f47q10.h: 43347: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f47q10.h: 43349: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f47q10.h: 43351: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f47q10.h: 43353: extern volatile __bit TX1IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f47q10.h: 43355: extern volatile __bit TX1IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f47q10.h: 43357: extern volatile __bit TX1IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f47q10.h: 43359: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f47q10.h: 43361: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f47q10.h: 43363: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f47q10.h: 43365: extern volatile __bit TXIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f47q10.h: 43367: extern volatile __bit TXIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f47q10.h: 43369: extern volatile __bit TXIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f47q10.h: 43371: extern volatile __bit TXPPS0 @ (((unsigned) &CK1PPS)*8) + 0;
[; ;pic18f47q10.h: 43373: extern volatile __bit TXPPS1 @ (((unsigned) &CK1PPS)*8) + 1;
[; ;pic18f47q10.h: 43375: extern volatile __bit TXPPS2 @ (((unsigned) &CK1PPS)*8) + 2;
[; ;pic18f47q10.h: 43377: extern volatile __bit TXPPS3 @ (((unsigned) &CK1PPS)*8) + 3;
[; ;pic18f47q10.h: 43379: extern volatile __bit TXPPS4 @ (((unsigned) &CK1PPS)*8) + 4;
[; ;pic18f47q10.h: 43381: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f47q10.h: 43383: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f47q10.h: 43385: extern volatile __bit UART1MD @ (((unsigned) &PMD4)*8) + 6;
[; ;pic18f47q10.h: 43387: extern volatile __bit UART2MD @ (((unsigned) &PMD4)*8) + 7;
[; ;pic18f47q10.h: 43389: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic18f47q10.h: 43391: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic18f47q10.h: 43393: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f47q10.h: 43395: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f47q10.h: 43397: extern volatile __bit WDTCS0 @ (((unsigned) &WDTCON1)*8) + 4;
[; ;pic18f47q10.h: 43399: extern volatile __bit WDTCS1 @ (((unsigned) &WDTCON1)*8) + 5;
[; ;pic18f47q10.h: 43401: extern volatile __bit WDTCS2 @ (((unsigned) &WDTCON1)*8) + 6;
[; ;pic18f47q10.h: 43403: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON0)*8) + 1;
[; ;pic18f47q10.h: 43405: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON0)*8) + 2;
[; ;pic18f47q10.h: 43407: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON0)*8) + 3;
[; ;pic18f47q10.h: 43409: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON0)*8) + 4;
[; ;pic18f47q10.h: 43411: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON0)*8) + 5;
[; ;pic18f47q10.h: 43413: extern volatile __bit WDTPSCNT0 @ (((unsigned) &WDTPSL)*8) + 0;
[; ;pic18f47q10.h: 43415: extern volatile __bit WDTPSCNT1 @ (((unsigned) &WDTPSL)*8) + 1;
[; ;pic18f47q10.h: 43417: extern volatile __bit WDTPSCNT10 @ (((unsigned) &WDTPSH)*8) + 2;
[; ;pic18f47q10.h: 43419: extern volatile __bit WDTPSCNT11 @ (((unsigned) &WDTPSH)*8) + 3;
[; ;pic18f47q10.h: 43421: extern volatile __bit WDTPSCNT12 @ (((unsigned) &WDTPSH)*8) + 4;
[; ;pic18f47q10.h: 43423: extern volatile __bit WDTPSCNT13 @ (((unsigned) &WDTPSH)*8) + 5;
[; ;pic18f47q10.h: 43425: extern volatile __bit WDTPSCNT14 @ (((unsigned) &WDTPSH)*8) + 6;
[; ;pic18f47q10.h: 43427: extern volatile __bit WDTPSCNT15 @ (((unsigned) &WDTPSH)*8) + 7;
[; ;pic18f47q10.h: 43429: extern volatile __bit WDTPSCNT16 @ (((unsigned) &WDTTMR)*8) + 0;
[; ;pic18f47q10.h: 43431: extern volatile __bit WDTPSCNT17 @ (((unsigned) &WDTTMR)*8) + 1;
[; ;pic18f47q10.h: 43433: extern volatile __bit WDTPSCNT2 @ (((unsigned) &WDTPSL)*8) + 2;
[; ;pic18f47q10.h: 43435: extern volatile __bit WDTPSCNT3 @ (((unsigned) &WDTPSL)*8) + 3;
[; ;pic18f47q10.h: 43437: extern volatile __bit WDTPSCNT4 @ (((unsigned) &WDTPSL)*8) + 4;
[; ;pic18f47q10.h: 43439: extern volatile __bit WDTPSCNT5 @ (((unsigned) &WDTPSL)*8) + 5;
[; ;pic18f47q10.h: 43441: extern volatile __bit WDTPSCNT6 @ (((unsigned) &WDTPSL)*8) + 6;
[; ;pic18f47q10.h: 43443: extern volatile __bit WDTPSCNT7 @ (((unsigned) &WDTPSL)*8) + 7;
[; ;pic18f47q10.h: 43445: extern volatile __bit WDTPSCNT8 @ (((unsigned) &WDTPSH)*8) + 0;
[; ;pic18f47q10.h: 43447: extern volatile __bit WDTPSCNT9 @ (((unsigned) &WDTPSH)*8) + 1;
[; ;pic18f47q10.h: 43449: extern volatile __bit WDTSEN @ (((unsigned) &WDTCON0)*8) + 0;
[; ;pic18f47q10.h: 43451: extern volatile __bit WDTSTATE @ (((unsigned) &WDTTMR)*8) + 2;
[; ;pic18f47q10.h: 43453: extern volatile __bit WDTTMR0 @ (((unsigned) &WDTTMR)*8) + 3;
[; ;pic18f47q10.h: 43455: extern volatile __bit WDTTMR1 @ (((unsigned) &WDTTMR)*8) + 4;
[; ;pic18f47q10.h: 43457: extern volatile __bit WDTTMR2 @ (((unsigned) &WDTTMR)*8) + 5;
[; ;pic18f47q10.h: 43459: extern volatile __bit WDTTMR3 @ (((unsigned) &WDTTMR)*8) + 6;
[; ;pic18f47q10.h: 43461: extern volatile __bit WDTTMR4 @ (((unsigned) &WDTTMR)*8) + 7;
[; ;pic18f47q10.h: 43463: extern volatile __bit WDTWINDOW0 @ (((unsigned) &WDTCON1)*8) + 0;
[; ;pic18f47q10.h: 43465: extern volatile __bit WDTWINDOW1 @ (((unsigned) &WDTCON1)*8) + 1;
[; ;pic18f47q10.h: 43467: extern volatile __bit WDTWINDOW2 @ (((unsigned) &WDTCON1)*8) + 2;
[; ;pic18f47q10.h: 43469: extern volatile __bit WDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f47q10.h: 43471: extern volatile __bit WINDOW0 @ (((unsigned) &WDTCON1)*8) + 0;
[; ;pic18f47q10.h: 43473: extern volatile __bit WINDOW1 @ (((unsigned) &WDTCON1)*8) + 1;
[; ;pic18f47q10.h: 43475: extern volatile __bit WINDOW2 @ (((unsigned) &WDTCON1)*8) + 2;
[; ;pic18f47q10.h: 43477: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic18f47q10.h: 43479: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic18f47q10.h: 43481: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic18f47q10.h: 43483: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic18f47q10.h: 43485: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic18f47q10.h: 43487: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic18f47q10.h: 43489: extern volatile __bit WPUA6 @ (((unsigned) &WPUA)*8) + 6;
[; ;pic18f47q10.h: 43491: extern volatile __bit WPUA7 @ (((unsigned) &WPUA)*8) + 7;
[; ;pic18f47q10.h: 43493: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic18f47q10.h: 43495: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic18f47q10.h: 43497: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic18f47q10.h: 43499: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic18f47q10.h: 43501: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic18f47q10.h: 43503: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic18f47q10.h: 43505: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic18f47q10.h: 43507: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic18f47q10.h: 43509: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic18f47q10.h: 43511: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic18f47q10.h: 43513: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic18f47q10.h: 43515: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic18f47q10.h: 43517: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic18f47q10.h: 43519: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic18f47q10.h: 43521: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic18f47q10.h: 43523: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic18f47q10.h: 43525: extern volatile __bit WPUD0 @ (((unsigned) &WPUD)*8) + 0;
[; ;pic18f47q10.h: 43527: extern volatile __bit WPUD1 @ (((unsigned) &WPUD)*8) + 1;
[; ;pic18f47q10.h: 43529: extern volatile __bit WPUD2 @ (((unsigned) &WPUD)*8) + 2;
[; ;pic18f47q10.h: 43531: extern volatile __bit WPUD3 @ (((unsigned) &WPUD)*8) + 3;
[; ;pic18f47q10.h: 43533: extern volatile __bit WPUD4 @ (((unsigned) &WPUD)*8) + 4;
[; ;pic18f47q10.h: 43535: extern volatile __bit WPUD5 @ (((unsigned) &WPUD)*8) + 5;
[; ;pic18f47q10.h: 43537: extern volatile __bit WPUD6 @ (((unsigned) &WPUD)*8) + 6;
[; ;pic18f47q10.h: 43539: extern volatile __bit WPUD7 @ (((unsigned) &WPUD)*8) + 7;
[; ;pic18f47q10.h: 43541: extern volatile __bit WPUE0 @ (((unsigned) &WPUE)*8) + 0;
[; ;pic18f47q10.h: 43543: extern volatile __bit WPUE1 @ (((unsigned) &WPUE)*8) + 1;
[; ;pic18f47q10.h: 43545: extern volatile __bit WPUE2 @ (((unsigned) &WPUE)*8) + 2;
[; ;pic18f47q10.h: 43547: extern volatile __bit WPUE3 @ (((unsigned) &WPUE)*8) + 3;
[; ;pic18f47q10.h: 43549: extern volatile __bit WR @ (((unsigned) &NVMCON1)*8) + 4;
[; ;pic18f47q10.h: 43551: extern volatile __bit X1 @ (((unsigned) &CRCXORL)*8) + 1;
[; ;pic18f47q10.h: 43553: extern volatile __bit X10 @ (((unsigned) &CRCXORH)*8) + 2;
[; ;pic18f47q10.h: 43555: extern volatile __bit X11 @ (((unsigned) &CRCXORH)*8) + 3;
[; ;pic18f47q10.h: 43557: extern volatile __bit X12 @ (((unsigned) &CRCXORH)*8) + 4;
[; ;pic18f47q10.h: 43559: extern volatile __bit X13 @ (((unsigned) &CRCXORH)*8) + 5;
[; ;pic18f47q10.h: 43561: extern volatile __bit X14 @ (((unsigned) &CRCXORH)*8) + 6;
[; ;pic18f47q10.h: 43563: extern volatile __bit X15 @ (((unsigned) &CRCXORH)*8) + 7;
[; ;pic18f47q10.h: 43565: extern volatile __bit X2 @ (((unsigned) &CRCXORL)*8) + 2;
[; ;pic18f47q10.h: 43567: extern volatile __bit X3 @ (((unsigned) &CRCXORL)*8) + 3;
[; ;pic18f47q10.h: 43569: extern volatile __bit X4 @ (((unsigned) &CRCXORL)*8) + 4;
[; ;pic18f47q10.h: 43571: extern volatile __bit X5 @ (((unsigned) &CRCXORL)*8) + 5;
[; ;pic18f47q10.h: 43573: extern volatile __bit X6 @ (((unsigned) &CRCXORL)*8) + 6;
[; ;pic18f47q10.h: 43575: extern volatile __bit X7 @ (((unsigned) &CRCXORL)*8) + 7;
[; ;pic18f47q10.h: 43577: extern volatile __bit X8 @ (((unsigned) &CRCXORH)*8) + 0;
[; ;pic18f47q10.h: 43579: extern volatile __bit X9 @ (((unsigned) &CRCXORH)*8) + 1;
[; ;pic18f47q10.h: 43581: extern volatile __bit ZCDIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f47q10.h: 43583: extern volatile __bit ZCDIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f47q10.h: 43585: extern volatile __bit ZCDINTN @ (((unsigned) &ZCDCON)*8) + 0;
[; ;pic18f47q10.h: 43587: extern volatile __bit ZCDINTP @ (((unsigned) &ZCDCON)*8) + 1;
[; ;pic18f47q10.h: 43589: extern volatile __bit ZCDIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f47q10.h: 43591: extern volatile __bit ZCDMD @ (((unsigned) &PMD2)*8) + 0;
[; ;pic18f47q10.h: 43593: extern volatile __bit ZCDOUT @ (((unsigned) &ZCDCON)*8) + 5;
[; ;pic18f47q10.h: 43595: extern volatile __bit ZCDPOL @ (((unsigned) &ZCDCON)*8) + 4;
[; ;pic18f47q10.h: 43597: extern volatile __bit ZCDSEN @ (((unsigned) &ZCDCON)*8) + 7;
[; ;pic18f47q10.h: 43599: extern volatile __bit nADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f47q10.h: 43601: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f47q10.h: 43603: extern volatile __bit nBOR @ (((unsigned) &PCON0)*8) + 0;
[; ;pic18f47q10.h: 43605: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 5;
[; ;pic18f47q10.h: 43607: extern volatile __bit nPOR @ (((unsigned) &PCON0)*8) + 1;
[; ;pic18f47q10.h: 43609: extern volatile __bit nRCM @ (((unsigned) &PCON1)*8) + 0;
[; ;pic18f47q10.h: 43611: extern volatile __bit nRI @ (((unsigned) &PCON0)*8) + 2;
[; ;pic18f47q10.h: 43613: extern volatile __bit nRMCLR @ (((unsigned) &PCON0)*8) + 3;
[; ;pic18f47q10.h: 43615: extern volatile __bit nRVREG @ (((unsigned) &PCON1)*8) + 2;
[; ;pic18f47q10.h: 43617: extern volatile __bit nRWDT @ (((unsigned) &PCON0)*8) + 4;
[; ;pic18f47q10.h: 43619: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f47q10.h: 43621: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f47q10.h: 43623: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f47q10.h: 43625: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 6;
[; ;pic18f47q10.h: 43627: extern volatile __bit nWDTWV @ (((unsigned) &PCON0)*8) + 5;
[; ;pic18f47q10.h: 43629: extern volatile __bit nWRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f47q10.h: 43631: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;pin_manager.h: 292: void PIN_MANAGER_Initialize (void);
[; ;pin_manager.h: 304: void PIN_MANAGER_IOC(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;mcc.h: 68: void SYSTEM_Initialize(void);
[; ;mcc.h: 81: void OSCILLATOR_Initialize(void);
[; ;mcc.h: 94: void PMD_Initialize(void);
"50 mcc_generated_files/mcc.c
[v _SYSTEM_Initialize `(v ~T0 @X0 1 ef ]
"51
{
[; ;mcc.c: 50: void SYSTEM_Initialize(void)
[; ;mcc.c: 51: {
[e :U _SYSTEM_Initialize ]
[f ]
[; ;mcc.c: 52: PMD_Initialize();
"52
[e ( _PMD_Initialize ..  ]
[; ;mcc.c: 53: PIN_MANAGER_Initialize();
"53
[e ( _PIN_MANAGER_Initialize ..  ]
[; ;mcc.c: 54: OSCILLATOR_Initialize();
"54
[e ( _OSCILLATOR_Initialize ..  ]
[; ;mcc.c: 55: }
"55
[e :UE 1725 ]
}
"57
[v _OSCILLATOR_Initialize `(v ~T0 @X0 1 ef ]
"58
{
[; ;mcc.c: 57: void OSCILLATOR_Initialize(void)
[; ;mcc.c: 58: {
[e :U _OSCILLATOR_Initialize ]
[f ]
[; ;mcc.c: 60: OSCCON1 = 0x60;
"60
[e = _OSCCON1 -> -> 96 `i `uc ]
[; ;mcc.c: 62: OSCCON3 = 0x00;
"62
[e = _OSCCON3 -> -> 0 `i `uc ]
[; ;mcc.c: 64: OSCEN = 0x00;
"64
[e = _OSCEN -> -> 0 `i `uc ]
[; ;mcc.c: 66: OSCFRQ = 0x08;
"66
[e = _OSCFRQ -> -> 8 `i `uc ]
[; ;mcc.c: 68: OSCTUNE = 0x00;
"68
[e = _OSCTUNE -> -> 0 `i `uc ]
[; ;mcc.c: 69: }
"69
[e :UE 1726 ]
}
"71
[v _PMD_Initialize `(v ~T0 @X0 1 ef ]
"72
{
[; ;mcc.c: 71: void PMD_Initialize(void)
[; ;mcc.c: 72: {
[e :U _PMD_Initialize ]
[f ]
[; ;mcc.c: 74: PMD0 = 0x00;
"74
[e = _PMD0 -> -> 0 `i `uc ]
[; ;mcc.c: 76: PMD1 = 0x00;
"76
[e = _PMD1 -> -> 0 `i `uc ]
[; ;mcc.c: 78: PMD2 = 0x00;
"78
[e = _PMD2 -> -> 0 `i `uc ]
[; ;mcc.c: 80: PMD3 = 0x00;
"80
[e = _PMD3 -> -> 0 `i `uc ]
[; ;mcc.c: 82: PMD4 = 0x00;
"82
[e = _PMD4 -> -> 0 `i `uc ]
[; ;mcc.c: 84: PMD5 = 0x00;
"84
[e = _PMD5 -> -> 0 `i `uc ]
[; ;mcc.c: 85: }
"85
[e :UE 1727 ]
}
