
DRL-101_NRF_rev1.1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000015da  0000166e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000106  0080010a  0080010a  00001678  2**0
                  ALLOC
  3 .stab         000034c8  00000000  00000000  00001678  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000019df  00000000  00000000  00004b40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 45 00 	jmp	0x8a	; 0x8a <__ctors_end>
       4:	0c 94 4f 04 	jmp	0x89e	; 0x89e <__vector_1>
       8:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
       c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      10:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      14:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      18:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      1c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      20:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      24:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      28:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      2c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      30:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      34:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      38:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      3c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      40:	0c 94 9b 07 	jmp	0xf36	; 0xf36 <__vector_16>
      44:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      48:	0c 94 1e 04 	jmp	0x83c	; 0x83c <__vector_18>
      4c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      50:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      54:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      58:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      5c:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      60:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>
      64:	0c 94 62 00 	jmp	0xc4	; 0xc4 <__bad_interrupt>

00000068 <__c.1970>:
      68:	0a 0d 00                                            ...

0000006b <__c.1965>:
      6b:	25 30 32 58 20 00                                   %02X .

00000071 <__c.1962>:
      71:	42 55 46 46 20 3d 20 00                             BUFF = .

00000079 <__c.1960>:
      79:	44 41 54 41 20 3a 20 30 78 25 30 32 58 0a 0d 00     DATA : 0x%02X...
	...

0000008a <__ctors_end>:
      8a:	11 24       	eor	r1, r1
      8c:	1f be       	out	0x3f, r1	; 63
      8e:	cf ef       	ldi	r28, 0xFF	; 255
      90:	d8 e0       	ldi	r29, 0x08	; 8
      92:	de bf       	out	0x3e, r29	; 62
      94:	cd bf       	out	0x3d, r28	; 61

00000096 <__do_copy_data>:
      96:	11 e0       	ldi	r17, 0x01	; 1
      98:	a0 e0       	ldi	r26, 0x00	; 0
      9a:	b1 e0       	ldi	r27, 0x01	; 1
      9c:	ea ed       	ldi	r30, 0xDA	; 218
      9e:	f5 e1       	ldi	r31, 0x15	; 21
      a0:	02 c0       	rjmp	.+4      	; 0xa6 <.do_copy_data_start>

000000a2 <.do_copy_data_loop>:
      a2:	05 90       	lpm	r0, Z+
      a4:	0d 92       	st	X+, r0

000000a6 <.do_copy_data_start>:
      a6:	aa 30       	cpi	r26, 0x0A	; 10
      a8:	b1 07       	cpc	r27, r17
      aa:	d9 f7       	brne	.-10     	; 0xa2 <.do_copy_data_loop>

000000ac <__do_clear_bss>:
      ac:	12 e0       	ldi	r17, 0x02	; 2
      ae:	aa e0       	ldi	r26, 0x0A	; 10
      b0:	b1 e0       	ldi	r27, 0x01	; 1
      b2:	01 c0       	rjmp	.+2      	; 0xb6 <.do_clear_bss_start>

000000b4 <.do_clear_bss_loop>:
      b4:	1d 92       	st	X+, r1

000000b6 <.do_clear_bss_start>:
      b6:	a0 31       	cpi	r26, 0x10	; 16
      b8:	b1 07       	cpc	r27, r17
      ba:	e1 f7       	brne	.-8      	; 0xb4 <.do_clear_bss_loop>
      bc:	0e 94 10 06 	call	0xc20	; 0xc20 <main>
      c0:	0c 94 eb 0a 	jmp	0x15d6	; 0x15d6 <_exit>

000000c4 <__bad_interrupt>:
      c4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000c8 <REMOVE_UINT08>:

#include "byte_util.h"



uint8 REMOVE_UINT08(uint8 **p) {
      c8:	fc 01       	movw	r30, r24
	uint8 value = *(*p);
      ca:	a0 81       	ld	r26, Z
      cc:	b1 81       	ldd	r27, Z+1	; 0x01
      ce:	8d 91       	ld	r24, X+
	(*p)++;
      d0:	b1 83       	std	Z+1, r27	; 0x01
      d2:	a0 83       	st	Z, r26
	return value;

}
      d4:	08 95       	ret

000000d6 <REMOVE_UINT16>:
uint16 REMOVE_UINT16(uint8 **p) {
      d6:	dc 01       	movw	r26, r24
	uint16 value = (uint16) ((((uint8) (*p)[0]) << 8) | ((uint8) (*p)[1]));
      d8:	ed 91       	ld	r30, X+
      da:	fc 91       	ld	r31, X
      dc:	11 97       	sbiw	r26, 0x01	; 1
      de:	21 81       	ldd	r18, Z+1	; 0x01
      e0:	30 e0       	ldi	r19, 0x00	; 0
      e2:	90 81       	ld	r25, Z
      e4:	80 e0       	ldi	r24, 0x00	; 0
      e6:	28 2b       	or	r18, r24
      e8:	39 2b       	or	r19, r25
	(*p) += 2;
      ea:	32 96       	adiw	r30, 0x02	; 2
      ec:	ed 93       	st	X+, r30
      ee:	fc 93       	st	X, r31
	return value;
}
      f0:	c9 01       	movw	r24, r18
      f2:	08 95       	ret

000000f4 <REMOVE_UINT32>:

uint32 REMOVE_UINT32(uint8 **p) {
      f4:	bc 01       	movw	r22, r24
	uint32 value = MAKE_UINT32((*p)[0], (*p)[1], (*p)[2], (*p)[3]);
      f6:	dc 01       	movw	r26, r24
      f8:	ed 91       	ld	r30, X+
      fa:	fc 91       	ld	r31, X
      fc:	23 81       	ldd	r18, Z+3	; 0x03
      fe:	30 e0       	ldi	r19, 0x00	; 0
     100:	40 e0       	ldi	r20, 0x00	; 0
     102:	50 e0       	ldi	r21, 0x00	; 0
     104:	80 81       	ld	r24, Z
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	a0 e0       	ldi	r26, 0x00	; 0
     10a:	b0 e0       	ldi	r27, 0x00	; 0
     10c:	b8 2f       	mov	r27, r24
     10e:	aa 27       	eor	r26, r26
     110:	99 27       	eor	r25, r25
     112:	88 27       	eor	r24, r24
     114:	28 2b       	or	r18, r24
     116:	39 2b       	or	r19, r25
     118:	4a 2b       	or	r20, r26
     11a:	5b 2b       	or	r21, r27
     11c:	81 81       	ldd	r24, Z+1	; 0x01
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	a0 e0       	ldi	r26, 0x00	; 0
     122:	b0 e0       	ldi	r27, 0x00	; 0
     124:	dc 01       	movw	r26, r24
     126:	99 27       	eor	r25, r25
     128:	88 27       	eor	r24, r24
     12a:	28 2b       	or	r18, r24
     12c:	39 2b       	or	r19, r25
     12e:	4a 2b       	or	r20, r26
     130:	5b 2b       	or	r21, r27
     132:	82 81       	ldd	r24, Z+2	; 0x02
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	a0 e0       	ldi	r26, 0x00	; 0
     138:	b0 e0       	ldi	r27, 0x00	; 0
     13a:	ba 2f       	mov	r27, r26
     13c:	a9 2f       	mov	r26, r25
     13e:	98 2f       	mov	r25, r24
     140:	88 27       	eor	r24, r24
     142:	28 2b       	or	r18, r24
     144:	39 2b       	or	r19, r25
     146:	4a 2b       	or	r20, r26
     148:	5b 2b       	or	r21, r27
	(*p) += 4;
     14a:	34 96       	adiw	r30, 0x04	; 4
     14c:	db 01       	movw	r26, r22
     14e:	ed 93       	st	X+, r30
     150:	fc 93       	st	X, r31
	return value;
}
     152:	b9 01       	movw	r22, r18
     154:	ca 01       	movw	r24, r20
     156:	08 95       	ret

00000158 <APPEND_UINT08>:

void APPEND_UINT08(uint8 *buff, size_t *index, uint8 value) {
     158:	db 01       	movw	r26, r22
	buff[*index] = value;
     15a:	ed 91       	ld	r30, X+
     15c:	fc 91       	ld	r31, X
     15e:	11 97       	sbiw	r26, 0x01	; 1
     160:	e8 0f       	add	r30, r24
     162:	f9 1f       	adc	r31, r25
     164:	40 83       	st	Z, r20
	(*index)++;
     166:	8d 91       	ld	r24, X+
     168:	9c 91       	ld	r25, X
     16a:	11 97       	sbiw	r26, 0x01	; 1
     16c:	01 96       	adiw	r24, 0x01	; 1
     16e:	8d 93       	st	X+, r24
     170:	9c 93       	st	X, r25
}
     172:	08 95       	ret

00000174 <APPEND_UINT16>:

void APPEND_UINT16(uint8 *buff, size_t *index, uint16 value) {
     174:	dc 01       	movw	r26, r24
	buff[(*index)++] = GET_BYTE1(value);
     176:	fb 01       	movw	r30, r22
     178:	80 81       	ld	r24, Z
     17a:	91 81       	ldd	r25, Z+1	; 0x01
     17c:	fd 01       	movw	r30, r26
     17e:	e8 0f       	add	r30, r24
     180:	f9 1f       	adc	r31, r25
     182:	50 83       	st	Z, r21
     184:	01 96       	adiw	r24, 0x01	; 1
	buff[(*index)++] = GET_BYTE0(value);
     186:	a8 0f       	add	r26, r24
     188:	b9 1f       	adc	r27, r25
     18a:	4c 93       	st	X, r20
     18c:	01 96       	adiw	r24, 0x01	; 1
     18e:	fb 01       	movw	r30, r22
     190:	91 83       	std	Z+1, r25	; 0x01
     192:	80 83       	st	Z, r24
}
     194:	08 95       	ret

00000196 <APPEND_UINT32>:

void APPEND_UINT32(uint8 *buff, size_t *index, uint32 value) {
     196:	ef 92       	push	r14
     198:	ff 92       	push	r15
     19a:	0f 93       	push	r16
     19c:	1f 93       	push	r17
     19e:	8c 01       	movw	r16, r24
     1a0:	7b 01       	movw	r14, r22
	buff[(*index)++] = GET_BYTE3(value);
     1a2:	fb 01       	movw	r30, r22
     1a4:	60 81       	ld	r22, Z
     1a6:	71 81       	ldd	r23, Z+1	; 0x01
     1a8:	fc 01       	movw	r30, r24
     1aa:	e6 0f       	add	r30, r22
     1ac:	f7 1f       	adc	r31, r23
     1ae:	85 2f       	mov	r24, r21
     1b0:	99 27       	eor	r25, r25
     1b2:	aa 27       	eor	r26, r26
     1b4:	bb 27       	eor	r27, r27
     1b6:	80 83       	st	Z, r24
     1b8:	6f 5f       	subi	r22, 0xFF	; 255
     1ba:	7f 4f       	sbci	r23, 0xFF	; 255
	buff[(*index)++] = GET_BYTE2(value);
     1bc:	f8 01       	movw	r30, r16
     1be:	e6 0f       	add	r30, r22
     1c0:	f7 1f       	adc	r31, r23
     1c2:	ca 01       	movw	r24, r20
     1c4:	aa 27       	eor	r26, r26
     1c6:	bb 27       	eor	r27, r27
     1c8:	80 83       	st	Z, r24
     1ca:	6f 5f       	subi	r22, 0xFF	; 255
     1cc:	7f 4f       	sbci	r23, 0xFF	; 255
	buff[(*index)++] = GET_BYTE1(value);
     1ce:	f8 01       	movw	r30, r16
     1d0:	e6 0f       	add	r30, r22
     1d2:	f7 1f       	adc	r31, r23
     1d4:	bb 27       	eor	r27, r27
     1d6:	a5 2f       	mov	r26, r21
     1d8:	94 2f       	mov	r25, r20
     1da:	83 2f       	mov	r24, r19
     1dc:	80 83       	st	Z, r24
     1de:	6f 5f       	subi	r22, 0xFF	; 255
     1e0:	7f 4f       	sbci	r23, 0xFF	; 255
	buff[(*index)++] = GET_BYTE0(value);
     1e2:	06 0f       	add	r16, r22
     1e4:	17 1f       	adc	r17, r23
     1e6:	f8 01       	movw	r30, r16
     1e8:	20 83       	st	Z, r18
     1ea:	6f 5f       	subi	r22, 0xFF	; 255
     1ec:	7f 4f       	sbci	r23, 0xFF	; 255
     1ee:	f7 01       	movw	r30, r14
     1f0:	71 83       	std	Z+1, r23	; 0x01
     1f2:	60 83       	st	Z, r22
}
     1f4:	1f 91       	pop	r17
     1f6:	0f 91       	pop	r16
     1f8:	ff 90       	pop	r15
     1fa:	ef 90       	pop	r14
     1fc:	08 95       	ret

000001fe <rtrim>:
	while (isspace(*s))
		s++;
	return s;
}

char *rtrim(char *s) {
     1fe:	ef 92       	push	r14
     200:	ff 92       	push	r15
     202:	0f 93       	push	r16
     204:	1f 93       	push	r17
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	7c 01       	movw	r14, r24
	char* back;
	int len = strlen(s);
     20c:	dc 01       	movw	r26, r24
     20e:	0d 90       	ld	r0, X+
     210:	00 20       	and	r0, r0
     212:	e9 f7       	brne	.-6      	; 0x20e <rtrim+0x10>
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	a8 1b       	sub	r26, r24
     218:	b9 0b       	sbc	r27, r25

	if (len == 0)
     21a:	79 f0       	breq	.+30     	; 0x23a <rtrim+0x3c>
		return (s);

	back = s + len;
     21c:	ec 01       	movw	r28, r24
     21e:	ca 0f       	add	r28, r26
     220:	db 1f       	adc	r29, r27
	while (isspace(*--back))
     222:	fe 01       	movw	r30, r28
     224:	82 91       	ld	r24, -Z
     226:	8f 01       	movw	r16, r30
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <isspace>
     22e:	9e 01       	movw	r18, r28
     230:	e8 01       	movw	r28, r16
     232:	89 2b       	or	r24, r25
     234:	b1 f7       	brne	.-20     	; 0x222 <rtrim+0x24>
     236:	f9 01       	movw	r30, r18
		;
	*(back + 1) = '\0';
     238:	10 82       	st	Z, r1
	return s;
}
     23a:	c7 01       	movw	r24, r14
     23c:	df 91       	pop	r29
     23e:	cf 91       	pop	r28
     240:	1f 91       	pop	r17
     242:	0f 91       	pop	r16
     244:	ff 90       	pop	r15
     246:	ef 90       	pop	r14
     248:	08 95       	ret

0000024a <ltrim>:
#include <ctype.h> // isspace()
#include <string.h> // strcpy_s() strlen()
#define MAX_STR_LEN 4000

// ¹®ÀÚ¿­ ¿ìÃø °ø¹é¹®ÀÚ »èÁ¦ ÇÔ¼ö
char *ltrim(char *s) {
     24a:	cf 93       	push	r28
     24c:	df 93       	push	r29
     24e:	ec 01       	movw	r28, r24
     250:	01 c0       	rjmp	.+2      	; 0x254 <ltrim+0xa>
	while (isspace(*s))
		s++;
     252:	21 96       	adiw	r28, 0x01	; 1
#include <string.h> // strcpy_s() strlen()
#define MAX_STR_LEN 4000

// ¹®ÀÚ¿­ ¿ìÃø °ø¹é¹®ÀÚ »èÁ¦ ÇÔ¼ö
char *ltrim(char *s) {
	while (isspace(*s))
     254:	88 81       	ld	r24, Y
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0e 94 f0 07 	call	0xfe0	; 0xfe0 <isspace>
     25c:	89 2b       	or	r24, r25
     25e:	c9 f7       	brne	.-14     	; 0x252 <ltrim+0x8>
		s++;
	return s;
}
     260:	ce 01       	movw	r24, r28
     262:	df 91       	pop	r29
     264:	cf 91       	pop	r28
     266:	08 95       	ret

00000268 <trim>:
	*(back + 1) = '\0';
	return s;
}

char *trim(char *s) {
	return rtrim(ltrim(s));
     268:	0e 94 25 01 	call	0x24a	; 0x24a <ltrim>
     26c:	0e 94 ff 00 	call	0x1fe	; 0x1fe <rtrim>
}
     270:	08 95       	ret

00000272 <rotary__GetValue>:
#define	TX_DS			0x20
#define	MAX_RT			0x10
uint8_t rotary__GetValue() {
	//id
	uint8 id = 0;
	if ((PINC & _BV(5)) == 0) {
     272:	35 99       	sbic	0x06, 5	; 6
     274:	02 c0       	rjmp	.+4      	; 0x27a <rotary__GetValue+0x8>
     276:	28 e0       	ldi	r18, 0x08	; 8
     278:	01 c0       	rjmp	.+2      	; 0x27c <rotary__GetValue+0xa>
     27a:	20 e0       	ldi	r18, 0x00	; 0
		id |= _BV(3);
	}
	if ((PINC & _BV(4)) == 0) {
     27c:	34 9b       	sbis	0x06, 4	; 6
		id |= _BV(2);
     27e:	24 60       	ori	r18, 0x04	; 4
	}
	if ((PINC & _BV(3)) == 0) {
     280:	33 9b       	sbis	0x06, 3	; 6
		id |= _BV(1);
     282:	22 60       	ori	r18, 0x02	; 2
	}
	if ((PINC & _BV(2)) == 0) {
     284:	32 9b       	sbis	0x06, 2	; 6
		id |= _BV(0);
     286:	21 60       	ori	r18, 0x01	; 1
	}

	if (id == 0) {
     288:	22 23       	and	r18, r18
     28a:	11 f4       	brne	.+4      	; 0x290 <rotary__GetValue+0x1e>
		RF_CHANNEL = 94;
     28c:	8e e5       	ldi	r24, 0x5E	; 94
     28e:	05 c0       	rjmp	.+10     	; 0x29a <rotary__GetValue+0x28>
	} else {
		RF_CHANNEL = 94 + (2 * id);
     290:	82 2f       	mov	r24, r18
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	8f 96       	adiw	r24, 0x2f	; 47
     296:	88 0f       	add	r24, r24
     298:	99 1f       	adc	r25, r25
     29a:	80 93 1b 01 	sts	0x011B, r24

	}
	return id;
}
     29e:	82 2f       	mov	r24, r18
     2a0:	08 95       	ret

000002a2 <SPI_RW>:
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2a2:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     2a4:	0d b4       	in	r0, 0x2d	; 45
     2a6:	07 fe       	sbrs	r0, 7
     2a8:	fd cf       	rjmp	.-6      	; 0x2a4 <SPI_RW+0x2>
	};
	return SPDR;
     2aa:	8e b5       	in	r24, 0x2e	; 46
}
     2ac:	08 95       	ret

000002ae <SPI_RW_Reg>:

/****Reg to register a byte written while returning state bytes****/
uint8_t SPI_RW_Reg(uint8_t reg, uint8_t value) {
	uint8_t status;

	CSN_0;
     2ae:	5f 98       	cbi	0x0b, 7	; 11
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2b0:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     2b2:	0d b4       	in	r0, 0x2d	; 45
     2b4:	07 fe       	sbrs	r0, 7
     2b6:	fd cf       	rjmp	.-6      	; 0x2b2 <SPI_RW_Reg+0x4>
	};
	return SPDR;
     2b8:	8e b5       	in	r24, 0x2e	; 46
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2ba:	6e bd       	out	0x2e, r22	; 46

	while (!(SPSR & 0x80)) {
     2bc:	0d b4       	in	r0, 0x2d	; 45
     2be:	07 fe       	sbrs	r0, 7
     2c0:	fd cf       	rjmp	.-6      	; 0x2bc <SPI_RW_Reg+0xe>
	};
	return SPDR;
     2c2:	9e b5       	in	r25, 0x2e	; 46
	uint8_t status;

	CSN_0;
	status = SPI_RW(reg); //select register  and write value to it
	SPI_RW(value);
	CSN_1;
     2c4:	5f 9a       	sbi	0x0b, 7	; 11
	return (status);
}
     2c6:	08 95       	ret

000002c8 <SPI_Read_Reg>:
/****To register reg read a byte, and return to state bytes*****/
uint8_t SPI_Read_Reg(uint8_t reg) {
	uint8_t status;
	CSN_0;
     2c8:	5f 98       	cbi	0x0b, 7	; 11
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2ca:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     2cc:	0d b4       	in	r0, 0x2d	; 45
     2ce:	07 fe       	sbrs	r0, 7
     2d0:	fd cf       	rjmp	.-6      	; 0x2cc <SPI_Read_Reg+0x4>
	};
	return SPDR;
     2d2:	8e b5       	in	r24, 0x2e	; 46
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2d4:	1e bc       	out	0x2e, r1	; 46

	while (!(SPSR & 0x80)) {
     2d6:	0d b4       	in	r0, 0x2d	; 45
     2d8:	07 fe       	sbrs	r0, 7
     2da:	fd cf       	rjmp	.-6      	; 0x2d6 <SPI_Read_Reg+0xe>
	};
	return SPDR;
     2dc:	8e b5       	in	r24, 0x2e	; 46
	uint8_t status;
	CSN_0;
	SPI_RW(reg);
	status = SPI_RW(0);

	CSN_1;
     2de:	5f 9a       	sbi	0x0b, 7	; 11
	return (status);
}
     2e0:	08 95       	ret

000002e2 <SPI_Read_Buf>:
/********Read the bytes bytes of data****************/

uint8_t SPI_Read_Buf(uint8_t reg, uint8_t *pBuf, uint8_t bytes) {
	uint8_t status, byte_ctr;

	CSN_0;
     2e2:	5f 98       	cbi	0x0b, 7	; 11
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2e4:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     2e6:	0d b4       	in	r0, 0x2d	; 45
     2e8:	07 fe       	sbrs	r0, 7
     2ea:	fd cf       	rjmp	.-6      	; 0x2e6 <SPI_Read_Buf+0x4>
	};
	return SPDR;
     2ec:	5e b5       	in	r21, 0x2e	; 46
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     2ee:	8a e1       	ldi	r24, 0x1A	; 26
     2f0:	8a 95       	dec	r24
     2f2:	f1 f7       	brne	.-4      	; 0x2f0 <SPI_Read_Buf+0xe>
     2f4:	fb 01       	movw	r30, r22
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	07 c0       	rjmp	.+14     	; 0x308 <SPI_Read_Buf+0x26>
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     2fa:	1e bc       	out	0x2e, r1	; 46

	while (!(SPSR & 0x80)) {
     2fc:	0d b4       	in	r0, 0x2d	; 45
     2fe:	07 fe       	sbrs	r0, 7
     300:	fd cf       	rjmp	.-6      	; 0x2fc <SPI_Read_Buf+0x1a>
	};
	return SPDR;
     302:	8e b5       	in	r24, 0x2e	; 46

	CSN_0;
	status = SPI_RW(reg);
	_delay_us(10);
	for (byte_ctr = 0; byte_ctr < bytes; byte_ctr++) {
		pBuf[byte_ctr] = SPI_RW(0);
     304:	81 93       	st	Z+, r24
	uint8_t status, byte_ctr;

	CSN_0;
	status = SPI_RW(reg);
	_delay_us(10);
	for (byte_ctr = 0; byte_ctr < bytes; byte_ctr++) {
     306:	9f 5f       	subi	r25, 0xFF	; 255
     308:	94 17       	cp	r25, r20
     30a:	b8 f3       	brcs	.-18     	; 0x2fa <SPI_Read_Buf+0x18>
		pBuf[byte_ctr] = SPI_RW(0);
	}
	CSN_1;
     30c:	5f 9a       	sbi	0x0b, 7	; 11
	return (status);
}
     30e:	85 2f       	mov	r24, r21
     310:	08 95       	ret

00000312 <SPI_Write_Buf>:

/****************Write bytes bytes of data*************/
uint8_t SPI_Write_Buf(uint8_t reg, uint8_t *pBuf, uint8_t bytes) {
	uint8_t status, byte_ctr;
	CSN_0;
     312:	5f 98       	cbi	0x0b, 7	; 11
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     314:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     316:	0d b4       	in	r0, 0x2d	; 45
     318:	07 fe       	sbrs	r0, 7
     31a:	fd cf       	rjmp	.-6      	; 0x316 <SPI_Write_Buf+0x4>
	};
	return SPDR;
     31c:	5e b5       	in	r21, 0x2e	; 46
     31e:	8a e1       	ldi	r24, 0x1A	; 26
     320:	8a 95       	dec	r24
     322:	f1 f7       	brne	.-4      	; 0x320 <SPI_Write_Buf+0xe>
     324:	fb 01       	movw	r30, r22
     326:	07 c0       	rjmp	.+14     	; 0x336 <SPI_Write_Buf+0x24>
	uint8_t status, byte_ctr;
	CSN_0;
	status = SPI_RW(reg);
	_delay_us(10);
	for (byte_ctr = 0; byte_ctr < bytes; byte_ctr++)
		SPI_RW(*pBuf++);
     328:	80 81       	ld	r24, Z
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     32a:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     32c:	0d b4       	in	r0, 0x2d	; 45
     32e:	07 fe       	sbrs	r0, 7
     330:	fd cf       	rjmp	.-6      	; 0x32c <SPI_Write_Buf+0x1a>
	uint8_t status, byte_ctr;
	CSN_0;
	status = SPI_RW(reg);
	_delay_us(10);
	for (byte_ctr = 0; byte_ctr < bytes; byte_ctr++)
		SPI_RW(*pBuf++);
     332:	31 96       	adiw	r30, 0x01	; 1
uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;

	while (!(SPSR & 0x80)) {
	};
	return SPDR;
     334:	8e b5       	in	r24, 0x2e	; 46
uint8_t SPI_Write_Buf(uint8_t reg, uint8_t *pBuf, uint8_t bytes) {
	uint8_t status, byte_ctr;
	CSN_0;
	status = SPI_RW(reg);
	_delay_us(10);
	for (byte_ctr = 0; byte_ctr < bytes; byte_ctr++)
     336:	8e 2f       	mov	r24, r30
     338:	86 1b       	sub	r24, r22
     33a:	84 17       	cp	r24, r20
     33c:	a8 f3       	brcs	.-22     	; 0x328 <SPI_Write_Buf+0x16>
		SPI_RW(*pBuf++);
	CSN_1;
     33e:	5f 9a       	sbi	0x0b, 7	; 11
	return (status);
}
     340:	85 2f       	mov	r24, r21
     342:	08 95       	ret

00000344 <nRF24L01_RxPacket>:

/*Receive function, and returns 1 said data received, or no data to receive*/
uint8_t nRF24L01_RxPacket(uint8_t* rx_buf) {
     344:	0f 93       	push	r16
     346:	1f 93       	push	r17
     348:	bc 01       	movw	r22, r24
	uint8_t status, revale = 0;
	uint8_t checkSum = 0;
	flag = 1;
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	80 93 00 01 	sts	0x0100, r24
	CE_0;
     350:	5e 98       	cbi	0x0b, 6	; 11
     352:	8a e1       	ldi	r24, 0x1A	; 26
     354:	8a 95       	dec	r24
     356:	f1 f7       	brne	.-4      	; 0x354 <nRF24L01_RxPacket+0x10>
uint8_t RX_BUF[TX_PLOAD_WIDTH];

uint8_t TX_BUF[TX_PLOAD_WIDTH];

uint8_t SPI_RW(uint8_t Data) {
	SPDR = Data;
     358:	87 e0       	ldi	r24, 0x07	; 7
     35a:	8e bd       	out	0x2e, r24	; 46

	while (!(SPSR & 0x80)) {
     35c:	0d b4       	in	r0, 0x2d	; 45
     35e:	07 fe       	sbrs	r0, 7
     360:	fd cf       	rjmp	.-6      	; 0x35c <nRF24L01_RxPacket+0x18>
	};
	return SPDR;
     362:	0e b5       	in	r16, 0x2e	; 46
	_delay_us(10);
	status = SPI_RW(STATUS); //(Check the state judge read data receiving condition)

//	printf("STATUS½ÓÊÜ×´Ì¬£º0x%2x\r\n", status);

	if (status & RX_DR) //(Judge whether to receive data)
     364:	06 fd       	sbrc	r16, 6
     366:	02 c0       	rjmp	.+4      	; 0x36c <nRF24L01_RxPacket+0x28>
     368:	10 e0       	ldi	r17, 0x00	; 0
     36a:	05 c0       	rjmp	.+10     	; 0x376 <nRF24L01_RxPacket+0x32>
	{
		SPI_Read_Buf(RD_RX_PLOAD, rx_buf, TX_PLOAD_WIDTH); // read receive payload from RX_FIFO buffer
     36c:	81 e6       	ldi	r24, 0x61	; 97
     36e:	40 e2       	ldi	r20, 0x20	; 32
     370:	0e 94 71 01 	call	0x2e2	; 0x2e2 <SPI_Read_Buf>
     374:	11 e0       	ldi	r17, 0x01	; 1

		revale = 1;
	}
	SPI_RW_Reg(WRITE_REG_NRF24L01 + STATUS, status); //
     376:	87 e2       	ldi	r24, 0x27	; 39
     378:	60 2f       	mov	r22, r16
     37a:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	CE_1;
     37e:	5e 9a       	sbi	0x0b, 6	; 11

	return revale;
}
     380:	81 2f       	mov	r24, r17
     382:	1f 91       	pop	r17
     384:	0f 91       	pop	r16
     386:	08 95       	ret

00000388 <nRF24L01_TxPacket>:

/****************·¢ËÍº¯Êý***************************/
void nRF24L01_TxPacket(unsigned char * tx_buf) {
     388:	0f 93       	push	r16
     38a:	1f 93       	push	r17
     38c:	8c 01       	movw	r16, r24
	CE_0; //StandBy IÄ£Ê½
     38e:	5e 98       	cbi	0x0b, 6	; 11
	SPI_Write_Buf(WRITE_REG_NRF24L01 + RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH); //(Loading the receiver address)
     390:	8a e2       	ldi	r24, 0x2A	; 42
     392:	61 e0       	ldi	r22, 0x01	; 1
     394:	71 e0       	ldi	r23, 0x01	; 1
     396:	45 e0       	ldi	r20, 0x05	; 5
     398:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_Write_Buf(WR_TX_PLOAD, tx_buf, TX_PLOAD_WIDTH); // (Load data)
     39c:	80 ea       	ldi	r24, 0xA0	; 160
     39e:	b8 01       	movw	r22, r16
     3a0:	40 e2       	ldi	r20, 0x20	; 32
     3a2:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + CONFIG, 0x0e); // (IRQ transceiver complete interrupt response, 16 CRC, the Lord sent)
     3a6:	80 e2       	ldi	r24, 0x20	; 32
     3a8:	6e e0       	ldi	r22, 0x0E	; 14
     3aa:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	CE_1; //(Buy high CE, stimulate the data sent)
     3ae:	5e 9a       	sbi	0x0b, 6	; 11
     3b0:	8a e1       	ldi	r24, 0x1A	; 26
     3b2:	8a 95       	dec	r24
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <nRF24L01_TxPacket+0x2a>
	_delay_us(10);
}
     3b6:	1f 91       	pop	r17
     3b8:	0f 91       	pop	r16
     3ba:	08 95       	ret

000003bc <RX_Mode>:

void RX_Mode(void) {
	CE_0;
     3bc:	5e 98       	cbi	0x0b, 6	; 11
	SPI_Write_Buf(WRITE_REG_NRF24L01 + RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH); // (Receiving device to receive and transmit channels 0 to use the device to send the same address)
     3be:	8a e2       	ldi	r24, 0x2A	; 42
     3c0:	61 e0       	ldi	r22, 0x01	; 1
     3c2:	71 e0       	ldi	r23, 0x01	; 1
     3c4:	45 e0       	ldi	r20, 0x05	; 5
     3c6:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RX_PW_P0, TX_PLOAD_WIDTH); //  (Receive Channel 0 select and send the same channel width of valid data)
     3ca:	81 e3       	ldi	r24, 0x31	; 49
     3cc:	60 e2       	ldi	r22, 0x20	; 32
     3ce:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_AA, 0x3f); // (Enable automatic answering receive channel 0)
     3d2:	81 e2       	ldi	r24, 0x21	; 33
     3d4:	6f e3       	ldi	r22, 0x3F	; 63
     3d6:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_RXADDR, 0x3f); // (Enable Receive Channel 0)
     3da:	82 e2       	ldi	r24, 0x22	; 34
     3dc:	6f e3       	ldi	r22, 0x3F	; 63
     3de:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_CH, RF_CHANNEL); // (Select the RF channel 0x40)
     3e2:	85 e2       	ldi	r24, 0x25	; 37
     3e4:	60 91 1b 01 	lds	r22, 0x011B
     3e8:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_SETUP, 0x07); // (Data transfer rate 1Mbps, transmitting power 0dBm, low-noise amplifier gain)
     3ec:	86 e2       	ldi	r24, 0x26	; 38
     3ee:	67 e0       	ldi	r22, 0x07	; 7
     3f0:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + CONFIG, 0x0f); // (CRC is enabled, the 16-bit CRC, the power, the receive mode)
     3f4:	80 e2       	ldi	r24, 0x20	; 32
     3f6:	6f e0       	ldi	r22, 0x0F	; 15
     3f8:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	CE_1;
     3fc:	5e 9a       	sbi	0x0b, 6	; 11
     3fe:	8a e1       	ldi	r24, 0x1A	; 26
     400:	8a 95       	dec	r24
     402:	f1 f7       	brne	.-4      	; 0x400 <RX_Mode+0x44>
	_delay_us(10);
}
     404:	08 95       	ret

00000406 <TX_Mode>:

void TX_Mode(uint8_t * tx_buf) {
     406:	ef 92       	push	r14
     408:	ff 92       	push	r15
     40a:	0f 93       	push	r16
     40c:	1f 93       	push	r17
     40e:	7c 01       	movw	r14, r24
	CE_0;
     410:	5e 98       	cbi	0x0b, 6	; 11
	SPI_Write_Buf(WRITE_REG_NRF24L01 + TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH); //(Written to the transmit address)
     412:	01 e0       	ldi	r16, 0x01	; 1
     414:	11 e0       	ldi	r17, 0x01	; 1
     416:	80 e3       	ldi	r24, 0x30	; 48
     418:	b8 01       	movw	r22, r16
     41a:	45 e0       	ldi	r20, 0x05	; 5
     41c:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_Write_Buf(WRITE_REG_NRF24L01 + RX_ADDR_P0, TX_ADDRESS, TX_ADR_WIDTH); // (In order to answer the receiving device, the receiving channel 0 address and send the address the same)
     420:	8a e2       	ldi	r24, 0x2A	; 42
     422:	b8 01       	movw	r22, r16
     424:	45 e0       	ldi	r20, 0x05	; 5
     426:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_Write_Buf(WR_TX_PLOAD, tx_buf, TX_PLOAD_WIDTH); // (Loading data)
     42a:	80 ea       	ldi	r24, 0xA0	; 160
     42c:	b7 01       	movw	r22, r14
     42e:	40 e2       	ldi	r20, 0x20	; 32
     430:	0e 94 89 01 	call	0x312	; 0x312 <SPI_Write_Buf>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_AA, 0x3f); // (Enable automatic answering receive channel 0)
     434:	81 e2       	ldi	r24, 0x21	; 33
     436:	6f e3       	ldi	r22, 0x3F	; 63
     438:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_RXADDR, 0x3f); //(Enable Receive Channel 0)
     43c:	82 e2       	ldi	r24, 0x22	; 34
     43e:	6f e3       	ldi	r22, 0x3F	; 63
     440:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + SETUP_RETR, 0x0a); // (Automatic retransmission delay to wait 250us +86 us, automatic repeat 10 times)
     444:	84 e2       	ldi	r24, 0x24	; 36
     446:	6a e0       	ldi	r22, 0x0A	; 10
     448:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_CH, RF_CHANNEL); // 0(Select the RF channel 0x40)
     44c:	85 e2       	ldi	r24, 0x25	; 37
     44e:	60 91 1b 01 	lds	r22, 0x011B
     452:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_SETUP, 0x07); //(Data transfer rate 1Mbps, transmitting power 0dBm, low-noise amplifier gain)
     456:	86 e2       	ldi	r24, 0x26	; 38
     458:	67 e0       	ldi	r22, 0x07	; 7
     45a:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RX_PW_P0, TX_PLOAD_WIDTH); /// / Receive channel 0 select and send the same channel width of valid data)
     45e:	81 e3       	ldi	r24, 0x31	; 49
     460:	60 e2       	ldi	r22, 0x20	; 32
     462:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + CONFIG, 0x0e); // (CRC is enabled, the 16-bit CRC, power)
     466:	80 e2       	ldi	r24, 0x20	; 32
     468:	6e e0       	ldi	r22, 0x0E	; 14
     46a:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	CE_1;
     46e:	5e 9a       	sbi	0x0b, 6	; 11
     470:	8a e1       	ldi	r24, 0x1A	; 26
     472:	8a 95       	dec	r24
     474:	f1 f7       	brne	.-4      	; 0x472 <TX_Mode+0x6c>
	_delay_us(10);
}
     476:	1f 91       	pop	r17
     478:	0f 91       	pop	r16
     47a:	ff 90       	pop	r15
     47c:	ef 90       	pop	r14
     47e:	08 95       	ret

00000480 <nRF24L01_Initial>:
//		PORTB |=  (1<<3) |(1<<4) |(1<<2) |(1<<1);
//		PORTB &= ~(1<<0);
//
//		DDRD |= (1<<6) | (1<<7);
//		PORTD |=  (1<<6) |(1<<7);
	DDRB |= (1 << 2) | (1 << 3) | (1 << 5);
     480:	84 b1       	in	r24, 0x04	; 4
     482:	8c 62       	ori	r24, 0x2C	; 44
     484:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << 4);
     486:	24 98       	cbi	0x04, 4	; 4
	PORTB |= (1 << 3) | (1 << 4) | (1 << 5);
     488:	85 b1       	in	r24, 0x05	; 5
     48a:	88 63       	ori	r24, 0x38	; 56
     48c:	85 b9       	out	0x05, r24	; 5

	DDRD |= (1 << 6) | (1 << 7);
     48e:	8a b1       	in	r24, 0x0a	; 10
     490:	80 6c       	ori	r24, 0xC0	; 192
     492:	8a b9       	out	0x0a, r24	; 10
	DDRD &= ~(1 << 2);
     494:	52 98       	cbi	0x0a, 2	; 10
	PORTD |= (1 << 2) | (1 << 6) | (1 << 7);
     496:	8b b1       	in	r24, 0x0b	; 11
     498:	84 6c       	ori	r24, 0xC4	; 196
     49a:	8b b9       	out	0x0b, r24	; 11
	//    while(1);
//	SPCR = 0X5E;
//    SPSR=0x00;
	SPCR = 0x50; //
     49c:	80 e5       	ldi	r24, 0x50	; 80
     49e:	8c bd       	out	0x2c, r24	; 44
	SPSR = 0x00; //setup SPI
     4a0:	1d bc       	out	0x2d, r1	; 45

	CSN_1;
     4a2:	5f 9a       	sbi	0x0b, 7	; 11
	CE_0;
     4a4:	5e 98       	cbi	0x0b, 6	; 11
}
     4a6:	08 95       	ret

000004a8 <nRF24L01_Config>:

void nRF24L01_Config(void) {

	SPI_RW_Reg(WRITE_REG_NRF24L01 + CONFIG, 0x0e); // Set PWR_UP bit, enable CRC(2 bytes) &Prim:RX. RX_DR enabled..
     4a8:	80 e2       	ldi	r24, 0x20	; 32
     4aa:	6e e0       	ldi	r22, 0x0E	; 14
     4ac:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_AA, 0x3f);
     4b0:	81 e2       	ldi	r24, 0x21	; 33
     4b2:	6f e3       	ldi	r22, 0x3F	; 63
     4b4:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + EN_RXADDR, 0x3f); // Enable Pipe0
     4b8:	82 e2       	ldi	r24, 0x22	; 34
     4ba:	6f e3       	ldi	r22, 0x3F	; 63
     4bc:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
//	SPI_RW_Reg(WRITE_REG_NRF24L01 + SETUP_AW, 0x02); // Setup address width=5 bytes
//	SPI_RW_Reg(WRITE_REG_NRF24L01 + SETUP_RETR, 0x1a); // 500us + 86us, 10 retrans...
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_CH, RF_CHANNEL);
     4c0:	85 e2       	ldi	r24, 0x25	; 37
     4c2:	60 91 1b 01 	lds	r22, 0x011B
     4c6:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	SPI_RW_Reg(WRITE_REG_NRF24L01 + RF_SETUP, 0x07); // TX_PWR:0dBm, Datarate:2Mbps,
     4ca:	86 e2       	ldi	r24, 0x26	; 38
     4cc:	67 e0       	ldi	r22, 0x07	; 7
     4ce:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
}
     4d2:	08 95       	ret

000004d4 <NRF24L01_Send>:

void NRF24L01_Send(void) {
	uint8_t status = 0x00;

	CE_0;
     4d4:	5e 98       	cbi	0x0b, 6	; 11
	TX_Mode(RX_BUF);
     4d6:	8c e1       	ldi	r24, 0x1C	; 28
     4d8:	91 e0       	ldi	r25, 0x01	; 1
     4da:	0e 94 03 02 	call	0x406	; 0x406 <TX_Mode>
     4de:	8a e1       	ldi	r24, 0x1A	; 26
     4e0:	8a 95       	dec	r24
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <NRF24L01_Send+0xc>
//	while(IRQ);
	_delay_us(10);
	status = SPI_Read_Reg(STATUS); // (Read the status register to determine its data reception status)
     4e4:	87 e0       	ldi	r24, 0x07	; 7
     4e6:	0e 94 64 01 	call	0x2c8	; 0x2c8 <SPI_Read_Reg>
//	printf("STATUS=0x%2x\r\n", status);
	if (status & TX_DS) /*tx_ds == 0x20*/
     4ea:	85 ff       	sbrs	r24, 5
     4ec:	03 c0       	rjmp	.+6      	; 0x4f4 <NRF24L01_Send+0x20>
	{
//		printf("STATUS=0x%x\r\n", status);
//		printf("XXXXXX!!\r\n");
		SPI_RW_Reg(WRITE_REG_NRF24L01 + STATUS, 0x20); // £»(Clear TX, let IRQ low;)
     4ee:	87 e2       	ldi	r24, 0x27	; 39
     4f0:	60 e2       	ldi	r22, 0x20	; 32
     4f2:	04 c0       	rjmp	.+8      	; 0x4fc <NRF24L01_Send+0x28>
	} else if (status & MAX_RT) /* status = 0x10*/
     4f4:	84 ff       	sbrs	r24, 4
     4f6:	04 c0       	rjmp	.+8      	; 0x500 <NRF24L01_Send+0x2c>
	{
//		printf("Send to achieve maximum number of sending!!\r\n");
		SPI_RW_Reg(WRITE_REG_NRF24L01 + STATUS, 0x10); //£»	(Clear TX, let IRQ low;)
     4f8:	87 e2       	ldi	r24, 0x27	; 39
     4fa:	60 e1       	ldi	r22, 0x10	; 16
     4fc:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
	}
	CE_1;
     500:	5e 9a       	sbi	0x0b, 6	; 11
}
     502:	08 95       	ret

00000504 <NRF24L01_Receive>:

char seqcode = 0;
void NRF24L01_Receive(void) {
     504:	0f 93       	push	r16
     506:	1f 93       	push	r17
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
	uint8_t status = 0x01;
	uint8_t checkSum = 0;
	flag = 1;
     50c:	81 e0       	ldi	r24, 0x01	; 1
     50e:	80 93 00 01 	sts	0x0100, r24
	CE_0;
     512:	5e 98       	cbi	0x0b, 6	; 11
     514:	8a e1       	ldi	r24, 0x1A	; 26
     516:	8a 95       	dec	r24
     518:	f1 f7       	brne	.-4      	; 0x516 <NRF24L01_Receive+0x12>
	_delay_us(10);
	status = SPI_Read_Reg(STATUS); // (Read the status register to determine its data reception status)
     51a:	87 e0       	ldi	r24, 0x07	; 7
     51c:	0e 94 64 01 	call	0x2c8	; 0x2c8 <SPI_Read_Reg>
	if (status & 0x40) //(Receive Interrupt Flag bit)
     520:	86 ff       	sbrs	r24, 6
     522:	c0 c0       	rjmp	.+384    	; 0x6a4 <NRF24L01_Receive+0x1a0>
			{
		SPI_Read_Buf(RD_RX_PLOAD, RX_BUF, TX_PLOAD_WIDTH); // read receive payload from RX_FIFO buffer
     524:	81 e6       	ldi	r24, 0x61	; 97
     526:	6c e1       	ldi	r22, 0x1C	; 28
     528:	71 e0       	ldi	r23, 0x01	; 1
     52a:	40 e2       	ldi	r20, 0x20	; 32
     52c:	0e 94 71 01 	call	0x2e2	; 0x2e2 <SPI_Read_Buf>
		SPI_RW_Reg(WRITE_REG_NRF24L01 + STATUS, 0x40); // (Clear TX, let IRQ low)
     530:	87 e2       	ldi	r24, 0x27	; 39
     532:	60 e4       	ldi	r22, 0x40	; 64
     534:	0e 94 57 01 	call	0x2ae	; 0x2ae <SPI_RW_Reg>
//		printf("Receiving data: channel : 0x%02x        data : 0x%02x\r\n",
//				RX_BUF[13], RX_BUF[14]);
		DEBUG("DATA : 0x%02X\n\r", RX_BUF[5]);
     538:	00 d0       	rcall	.+0      	; 0x53a <NRF24L01_Receive+0x36>
     53a:	00 d0       	rcall	.+0      	; 0x53c <NRF24L01_Receive+0x38>
     53c:	ed b7       	in	r30, 0x3d	; 61
     53e:	fe b7       	in	r31, 0x3e	; 62
     540:	31 96       	adiw	r30, 0x01	; 1
     542:	89 e7       	ldi	r24, 0x79	; 121
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	ad b7       	in	r26, 0x3d	; 61
     548:	be b7       	in	r27, 0x3e	; 62
     54a:	12 96       	adiw	r26, 0x02	; 2
     54c:	9c 93       	st	X, r25
     54e:	8e 93       	st	-X, r24
     550:	11 97       	sbiw	r26, 0x01	; 1
     552:	80 91 21 01 	lds	r24, 0x0121
     556:	82 83       	std	Z+2, r24	; 0x02
     558:	13 82       	std	Z+3, r1	; 0x03
     55a:	0e 94 f8 07 	call	0xff0	; 0xff0 <printf_P>
		DEBUG("BUFF = ");
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	81 e7       	ldi	r24, 0x71	; 113
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	ed b7       	in	r30, 0x3d	; 61
     568:	fe b7       	in	r31, 0x3e	; 62
     56a:	92 83       	std	Z+2, r25	; 0x02
     56c:	81 83       	std	Z+1, r24	; 0x01
     56e:	0e 94 f8 07 	call	0xff0	; 0xff0 <printf_P>
     572:	cc e1       	ldi	r28, 0x1C	; 28
     574:	d1 e0       	ldi	r29, 0x01	; 1
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
		for (int i = 0; i < 24; i++) {
			DEBUG("%02X ", RX_BUF[i]);
     57a:	0b e6       	ldi	r16, 0x6B	; 107
     57c:	10 e0       	ldi	r17, 0x00	; 0
     57e:	00 d0       	rcall	.+0      	; 0x580 <NRF24L01_Receive+0x7c>
     580:	00 d0       	rcall	.+0      	; 0x582 <NRF24L01_Receive+0x7e>
     582:	ed b7       	in	r30, 0x3d	; 61
     584:	fe b7       	in	r31, 0x3e	; 62
     586:	31 96       	adiw	r30, 0x01	; 1
     588:	ad b7       	in	r26, 0x3d	; 61
     58a:	be b7       	in	r27, 0x3e	; 62
     58c:	12 96       	adiw	r26, 0x02	; 2
     58e:	1c 93       	st	X, r17
     590:	0e 93       	st	-X, r16
     592:	11 97       	sbiw	r26, 0x01	; 1
     594:	89 91       	ld	r24, Y+
     596:	82 83       	std	Z+2, r24	; 0x02
     598:	13 82       	std	Z+3, r1	; 0x03
     59a:	0e 94 f8 07 	call	0xff0	; 0xff0 <printf_P>
		SPI_RW_Reg(WRITE_REG_NRF24L01 + STATUS, 0x40); // (Clear TX, let IRQ low)
//		printf("Receiving data: channel : 0x%02x        data : 0x%02x\r\n",
//				RX_BUF[13], RX_BUF[14]);
		DEBUG("DATA : 0x%02X\n\r", RX_BUF[5]);
		DEBUG("BUFF = ");
		for (int i = 0; i < 24; i++) {
     59e:	0f 90       	pop	r0
     5a0:	0f 90       	pop	r0
     5a2:	0f 90       	pop	r0
     5a4:	0f 90       	pop	r0
     5a6:	b1 e0       	ldi	r27, 0x01	; 1
     5a8:	c4 33       	cpi	r28, 0x34	; 52
     5aa:	db 07       	cpc	r29, r27
     5ac:	41 f7       	brne	.-48     	; 0x57e <NRF24L01_Receive+0x7a>
			DEBUG("%02X ", RX_BUF[i]);
		}
		DEBUG("\n\r");
     5ae:	00 d0       	rcall	.+0      	; 0x5b0 <NRF24L01_Receive+0xac>
     5b0:	88 e6       	ldi	r24, 0x68	; 104
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	ed b7       	in	r30, 0x3d	; 61
     5b6:	fe b7       	in	r31, 0x3e	; 62
     5b8:	92 83       	std	Z+2, r25	; 0x02
     5ba:	81 83       	std	Z+1, r24	; 0x01
     5bc:	0e 94 f8 07 	call	0xff0	; 0xff0 <printf_P>
////		dimmingLevel = RX_BUF[14];
//		DEBUG("seqcode = 0x%02X\n\r", seqcode);
//		DEBUG("RX_BUF  = 0x%02X\n\r", RX_BUF[5]);

//		if (seqcode < RX_BUF[5]) {
		if (RX_BUF[2] == 0x80) {
     5c0:	fe 01       	movw	r30, r28
     5c2:	76 97       	sbiw	r30, 0x16	; 22
     5c4:	0f 90       	pop	r0
     5c6:	0f 90       	pop	r0
     5c8:	80 81       	ld	r24, Z
     5ca:	80 38       	cpi	r24, 0x80	; 128
     5cc:	09 f0       	breq	.+2      	; 0x5d0 <NRF24L01_Receive+0xcc>
     5ce:	6a c0       	rjmp	.+212    	; 0x6a4 <NRF24L01_Receive+0x1a0>
			if (RX_BUF[3] == 0x11) {
     5d0:	80 91 1f 01 	lds	r24, 0x011F
     5d4:	81 31       	cpi	r24, 0x11	; 17
     5d6:	09 f0       	breq	.+2      	; 0x5da <NRF24L01_Receive+0xd6>
     5d8:	65 c0       	rjmp	.+202    	; 0x6a4 <NRF24L01_Receive+0x1a0>
     5da:	90 e0       	ldi	r25, 0x00	; 0
				for (int i = 2; i < (2 + 20); i++) {
					checkSum += (RX_BUF[i] & 0xFF);
     5dc:	81 91       	ld	r24, Z+
     5de:	98 0f       	add	r25, r24
//		DEBUG("RX_BUF  = 0x%02X\n\r", RX_BUF[5]);

//		if (seqcode < RX_BUF[5]) {
		if (RX_BUF[2] == 0x80) {
			if (RX_BUF[3] == 0x11) {
				for (int i = 2; i < (2 + 20); i++) {
     5e0:	81 e0       	ldi	r24, 0x01	; 1
     5e2:	e2 33       	cpi	r30, 0x32	; 50
     5e4:	f8 07       	cpc	r31, r24
     5e6:	d1 f7       	brne	.-12     	; 0x5dc <NRF24L01_Receive+0xd8>
					checkSum += (RX_BUF[i] & 0xFF);
				}
				if (RX_BUF[22] == (uint8) checkSum) {
     5e8:	80 81       	ld	r24, Z
     5ea:	89 17       	cp	r24, r25
     5ec:	09 f0       	breq	.+2      	; 0x5f0 <NRF24L01_Receive+0xec>
     5ee:	5a c0       	rjmp	.+180    	; 0x6a4 <NRF24L01_Receive+0x1a0>

					if (RX_BUF[21] == rotary__GetValue()) {
     5f0:	10 91 31 01 	lds	r17, 0x0131
     5f4:	0e 94 39 01 	call	0x272	; 0x272 <rotary__GetValue>
     5f8:	18 17       	cp	r17, r24
     5fa:	09 f0       	breq	.+2      	; 0x5fe <NRF24L01_Receive+0xfa>
     5fc:	50 c0       	rjmp	.+160    	; 0x69e <NRF24L01_Receive+0x19a>

						if (RX_BUF[13] == 0x00) {
     5fe:	80 91 29 01 	lds	r24, 0x0129
     602:	88 23       	and	r24, r24
     604:	81 f4       	brne	.+32     	; 0x626 <NRF24L01_Receive+0x122>
							if (g_DimmingLevel[0] != PWM_change(RX_BUF[14])) {
     606:	10 91 de 01 	lds	r17, 0x01DE
     60a:	80 91 2a 01 	lds	r24, 0x012A
     60e:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     612:	18 17       	cp	r17, r24
     614:	11 f0       	breq	.+4      	; 0x61a <NRF24L01_Receive+0x116>
								flag = 0;
     616:	10 92 00 01 	sts	0x0100, r1
							}
//						g_DimmingLevel[0] = RX_BUF[14];
							g_DimmingLevel[0] = PWM_change(RX_BUF[14]);
     61a:	80 91 2a 01 	lds	r24, 0x012A
     61e:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     622:	80 93 de 01 	sts	0x01DE, r24
//							DEBUG("channel 0 : 0x%02X\n\r", RX_BUF[14]);
						}
						if (RX_BUF[15] == 0x01) {
     626:	80 91 2b 01 	lds	r24, 0x012B
     62a:	81 30       	cpi	r24, 0x01	; 1
     62c:	81 f4       	brne	.+32     	; 0x64e <NRF24L01_Receive+0x14a>
							if (g_DimmingLevel[1] != PWM_change(RX_BUF[16])) {
     62e:	10 91 df 01 	lds	r17, 0x01DF
     632:	80 91 2c 01 	lds	r24, 0x012C
     636:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     63a:	18 17       	cp	r17, r24
     63c:	11 f0       	breq	.+4      	; 0x642 <NRF24L01_Receive+0x13e>
								flag = 0;
     63e:	10 92 00 01 	sts	0x0100, r1
							}
//						g_DimmingLevel[1] = RX_BUF[16];
							g_DimmingLevel[1] = PWM_change(RX_BUF[16]);
     642:	80 91 2c 01 	lds	r24, 0x012C
     646:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     64a:	80 93 df 01 	sts	0x01DF, r24
//							DEBUG("channel 1 : 0x%02X\n\r", RX_BUF[16]);
						}
						if (RX_BUF[17] == 0x02) {
     64e:	80 91 2d 01 	lds	r24, 0x012D
     652:	82 30       	cpi	r24, 0x02	; 2
     654:	81 f4       	brne	.+32     	; 0x676 <NRF24L01_Receive+0x172>
							if (g_DimmingLevel[2] != PWM_change(RX_BUF[18])) {
     656:	10 91 e0 01 	lds	r17, 0x01E0
     65a:	80 91 2e 01 	lds	r24, 0x012E
     65e:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     662:	18 17       	cp	r17, r24
     664:	11 f0       	breq	.+4      	; 0x66a <NRF24L01_Receive+0x166>
								flag = 0;
     666:	10 92 00 01 	sts	0x0100, r1
							}
//						g_DimmingLevel[2] = RX_BUF[18];
							g_DimmingLevel[2] = PWM_change(RX_BUF[18]);
     66a:	80 91 2e 01 	lds	r24, 0x012E
     66e:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     672:	80 93 e0 01 	sts	0x01E0, r24
//							DEBUG("channel 2 : 0x%02X\n\r", RX_BUF[18]);
						}
						if (RX_BUF[19] == 0x03) {
     676:	80 91 2f 01 	lds	r24, 0x012F
     67a:	83 30       	cpi	r24, 0x03	; 3
     67c:	81 f4       	brne	.+32     	; 0x69e <NRF24L01_Receive+0x19a>
							if (g_DimmingLevel[3] != PWM_change(RX_BUF[20])) {
     67e:	10 91 e1 01 	lds	r17, 0x01E1
     682:	80 91 30 01 	lds	r24, 0x0130
     686:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     68a:	18 17       	cp	r17, r24
     68c:	11 f0       	breq	.+4      	; 0x692 <NRF24L01_Receive+0x18e>
								flag = 0;
     68e:	10 92 00 01 	sts	0x0100, r1
							}
//						g_DimmingLevel[3] = RX_BUF[20];
							g_DimmingLevel[3] = PWM_change(RX_BUF[20]);
     692:	80 91 30 01 	lds	r24, 0x0130
     696:	0e 94 58 03 	call	0x6b0	; 0x6b0 <PWM_change>
     69a:	80 93 e1 01 	sts	0x01E1, r24
//							DEBUG("channel 3 : 0x%02X\n\r", RX_BUF[20]);
						}
					}
					g_TestFlag = 1;
     69e:	81 e0       	ldi	r24, 0x01	; 1
     6a0:	80 93 1a 01 	sts	0x011A, r24
				}
			}

		}
	}
	CE_1;
     6a4:	5e 9a       	sbi	0x0b, 6	; 11
//	if (flag == 0) {
//		NRF24L01_Send();
//		_delay_ms(1);
//		RX_Mode();
//	}
}
     6a6:	df 91       	pop	r29
     6a8:	cf 91       	pop	r28
     6aa:	1f 91       	pop	r17
     6ac:	0f 91       	pop	r16
     6ae:	08 95       	ret

000006b0 <PWM_change>:
#include <avr/eeprom.h>
#include "Debug.h"
uint8 isWatchdogEnabled = 255;
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
     6b0:	40 e0       	ldi	r20, 0x00	; 0
     6b2:	20 e0       	ldi	r18, 0x00	; 0
     6b4:	30 e0       	ldi	r19, 0x00	; 0
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
		if (data == i) {
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	82 17       	cp	r24, r18
     6ba:	93 07       	cpc	r25, r19
     6bc:	11 f4       	brne	.+4      	; 0x6c2 <PWM_change+0x12>
			out_data = 255 - i;
     6be:	48 2f       	mov	r20, r24
     6c0:	40 95       	com	r20
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
     6c2:	2f 5f       	subi	r18, 0xFF	; 255
     6c4:	3f 4f       	sbci	r19, 0xFF	; 255
     6c6:	2e 3f       	cpi	r18, 0xFE	; 254
     6c8:	31 05       	cpc	r19, r1
     6ca:	b1 f7       	brne	.-20     	; 0x6b8 <PWM_change+0x8>
		if (data == i) {
			out_data = 255 - i;
		}
	}
	return out_data;
}
     6cc:	84 2f       	mov	r24, r20
     6ce:	08 95       	ret

000006d0 <MDP_SetWatchdogResetCount>:
				(uint8_t*) WATCHDOG_RESET_COUNT_VALUE);
	}
	return watchdogResetCount;
}

uint8 MDP_SetWatchdogResetCount(uint8 value) {
     6d0:	68 2f       	mov	r22, r24
	if (watchdogResetCount != value) {
     6d2:	80 91 07 01 	lds	r24, 0x0107
     6d6:	86 17       	cp	r24, r22
     6d8:	31 f0       	breq	.+12     	; 0x6e6 <MDP_SetWatchdogResetCount+0x16>
		watchdogResetCount = value;
     6da:	60 93 07 01 	sts	0x0107, r22
		eeprom_write_byte((uint8_t*) WATCHDOG_RESET_COUNT_VALUE, value);
     6de:	88 ec       	ldi	r24, 0xC8	; 200
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 03 0a 	call	0x1406	; 0x1406 <__eewr_byte_m328p>
	}
	return 0;
}
     6e6:	80 e0       	ldi	r24, 0x00	; 0
     6e8:	08 95       	ret

000006ea <MDP_GetWatchdogResetCount>:
	}
	return isWatchdogEnabled;
}

uint8 MDP_GetWatchdogResetCount() {
	if (watchdogResetCount == 255) {
     6ea:	80 91 07 01 	lds	r24, 0x0107
     6ee:	8f 3f       	cpi	r24, 0xFF	; 255
     6f0:	31 f4       	brne	.+12     	; 0x6fe <MDP_GetWatchdogResetCount+0x14>
		watchdogResetCount = eeprom_read_byte(
     6f2:	88 ec       	ldi	r24, 0xC8	; 200
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <__eerd_byte_m328p>
     6fa:	80 93 07 01 	sts	0x0107, r24
				(uint8_t*) WATCHDOG_RESET_COUNT_VALUE);
	}
	return watchdogResetCount;
}
     6fe:	80 91 07 01 	lds	r24, 0x0107
     702:	08 95       	ret

00000704 <MDP_ProcessDimmingReq>:
	default:
		break;
	}
}

void MDP_ProcessDimmingReq(uint8 msg[], int length) {
     704:	fc 01       	movw	r30, r24
	uint8 channelId = 0;
	uint8 dimmingLevel = 0;

	channelId = msg[11];
	dimmingLevel = msg[12];
	if (msg[11] == 0x00) {
     706:	83 85       	ldd	r24, Z+11	; 0x0b
     708:	88 23       	and	r24, r24
     70a:	89 f4       	brne	.+34     	; 0x72e <MDP_ProcessDimmingReq+0x2a>
//		g_DimmingLevel[0] = msg[12];
		g_DimmingLevel[0] = PWM_change(msg[12]);
     70c:	84 85       	ldd	r24, Z+12	; 0x0c
     70e:	20 e0       	ldi	r18, 0x00	; 0
     710:	30 e0       	ldi	r19, 0x00	; 0
     712:	40 e0       	ldi	r20, 0x00	; 0

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
		if (data == i) {
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	82 17       	cp	r24, r18
     718:	93 07       	cpc	r25, r19
     71a:	11 f4       	brne	.+4      	; 0x720 <MDP_ProcessDimmingReq+0x1c>
			out_data = 255 - i;
     71c:	48 2f       	mov	r20, r24
     71e:	40 95       	com	r20
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
     720:	2f 5f       	subi	r18, 0xFF	; 255
     722:	3f 4f       	sbci	r19, 0xFF	; 255
     724:	2e 3f       	cpi	r18, 0xFE	; 254
     726:	31 05       	cpc	r19, r1
     728:	b1 f7       	brne	.-20     	; 0x716 <MDP_ProcessDimmingReq+0x12>

	channelId = msg[11];
	dimmingLevel = msg[12];
	if (msg[11] == 0x00) {
//		g_DimmingLevel[0] = msg[12];
		g_DimmingLevel[0] = PWM_change(msg[12]);
     72a:	40 93 de 01 	sts	0x01DE, r20
//		DEBUG("channel 0 : 0x%02X\n\r", msg[12]);

	}
	if (msg[13] == 0x01) {
     72e:	85 85       	ldd	r24, Z+13	; 0x0d
     730:	81 30       	cpi	r24, 0x01	; 1
     732:	89 f4       	brne	.+34     	; 0x756 <MDP_ProcessDimmingReq+0x52>
//		g_DimmingLevel[1] = msg[14];
		g_DimmingLevel[1] = PWM_change(msg[14]);
     734:	86 85       	ldd	r24, Z+14	; 0x0e
     736:	20 e0       	ldi	r18, 0x00	; 0
     738:	30 e0       	ldi	r19, 0x00	; 0
     73a:	40 e0       	ldi	r20, 0x00	; 0

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
		if (data == i) {
     73c:	90 e0       	ldi	r25, 0x00	; 0
     73e:	82 17       	cp	r24, r18
     740:	93 07       	cpc	r25, r19
     742:	11 f4       	brne	.+4      	; 0x748 <MDP_ProcessDimmingReq+0x44>
			out_data = 255 - i;
     744:	48 2f       	mov	r20, r24
     746:	40 95       	com	r20
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
     748:	2f 5f       	subi	r18, 0xFF	; 255
     74a:	3f 4f       	sbci	r19, 0xFF	; 255
     74c:	2e 3f       	cpi	r18, 0xFE	; 254
     74e:	31 05       	cpc	r19, r1
     750:	b1 f7       	brne	.-20     	; 0x73e <MDP_ProcessDimmingReq+0x3a>
//		DEBUG("channel 0 : 0x%02X\n\r", msg[12]);

	}
	if (msg[13] == 0x01) {
//		g_DimmingLevel[1] = msg[14];
		g_DimmingLevel[1] = PWM_change(msg[14]);
     752:	40 93 df 01 	sts	0x01DF, r20
//		DEBUG("channel 1 : 0x%02X\n\r", msg[14]);
	}
	if (msg[15] == 0x02) {
     756:	87 85       	ldd	r24, Z+15	; 0x0f
     758:	82 30       	cpi	r24, 0x02	; 2
     75a:	89 f4       	brne	.+34     	; 0x77e <MDP_ProcessDimmingReq+0x7a>
//		g_DimmingLevel[2] = msg[16];
		g_DimmingLevel[2] = PWM_change(msg[16]);
     75c:	80 89       	ldd	r24, Z+16	; 0x10
     75e:	20 e0       	ldi	r18, 0x00	; 0
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	40 e0       	ldi	r20, 0x00	; 0

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
		if (data == i) {
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	82 17       	cp	r24, r18
     768:	93 07       	cpc	r25, r19
     76a:	11 f4       	brne	.+4      	; 0x770 <MDP_ProcessDimmingReq+0x6c>
			out_data = 255 - i;
     76c:	48 2f       	mov	r20, r24
     76e:	40 95       	com	r20
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
     770:	2f 5f       	subi	r18, 0xFF	; 255
     772:	3f 4f       	sbci	r19, 0xFF	; 255
     774:	2e 3f       	cpi	r18, 0xFE	; 254
     776:	31 05       	cpc	r19, r1
     778:	b1 f7       	brne	.-20     	; 0x766 <MDP_ProcessDimmingReq+0x62>
		g_DimmingLevel[1] = PWM_change(msg[14]);
//		DEBUG("channel 1 : 0x%02X\n\r", msg[14]);
	}
	if (msg[15] == 0x02) {
//		g_DimmingLevel[2] = msg[16];
		g_DimmingLevel[2] = PWM_change(msg[16]);
     77a:	40 93 e0 01 	sts	0x01E0, r20
//		DEBUG("channel 2 : 0x%02X\n\r", msg[16]);
	}
	if (msg[17] == 0x03) {
     77e:	81 89       	ldd	r24, Z+17	; 0x11
     780:	83 30       	cpi	r24, 0x03	; 3
     782:	89 f4       	brne	.+34     	; 0x7a6 <MDP_ProcessDimmingReq+0xa2>
//		g_DimmingLevel[3] = msg[18];
		g_DimmingLevel[3] = PWM_change(msg[18]);
     784:	82 89       	ldd	r24, Z+18	; 0x12
     786:	20 e0       	ldi	r18, 0x00	; 0
     788:	30 e0       	ldi	r19, 0x00	; 0
     78a:	40 e0       	ldi	r20, 0x00	; 0

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
		if (data == i) {
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	82 17       	cp	r24, r18
     790:	93 07       	cpc	r25, r19
     792:	11 f4       	brne	.+4      	; 0x798 <MDP_ProcessDimmingReq+0x94>
			out_data = 255 - i;
     794:	48 2f       	mov	r20, r24
     796:	40 95       	com	r20
uint8 watchdogResetCount = 255;

uint8 PWM_change(uint8 data) {
	uint8 out_data = 0;

	for (int i = 0; i < 254; i++) {
     798:	2f 5f       	subi	r18, 0xFF	; 255
     79a:	3f 4f       	sbci	r19, 0xFF	; 255
     79c:	2e 3f       	cpi	r18, 0xFE	; 254
     79e:	31 05       	cpc	r19, r1
     7a0:	b1 f7       	brne	.-20     	; 0x78e <MDP_ProcessDimmingReq+0x8a>
		g_DimmingLevel[2] = PWM_change(msg[16]);
//		DEBUG("channel 2 : 0x%02X\n\r", msg[16]);
	}
	if (msg[17] == 0x03) {
//		g_DimmingLevel[3] = msg[18];
		g_DimmingLevel[3] = PWM_change(msg[18]);
     7a2:	40 93 e1 01 	sts	0x01E1, r20
//		DEBUG("channel 3 : 0x%02X\n\r", msg[18]);
	}

	g_TestFlag = 1;
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	80 93 1a 01 	sts	0x011A, r24

	PORTD ^= 0x40;
     7ac:	8b b1       	in	r24, 0x0b	; 11
     7ae:	90 e4       	ldi	r25, 0x40	; 64
     7b0:	89 27       	eor	r24, r25
     7b2:	8b b9       	out	0x0b, r24	; 11

	if (MDP_GetWatchdogResetCount() > 0) {
     7b4:	0e 94 75 03 	call	0x6ea	; 0x6ea <MDP_GetWatchdogResetCount>
     7b8:	88 23       	and	r24, r24
     7ba:	19 f0       	breq	.+6      	; 0x7c2 <MDP_ProcessDimmingReq+0xbe>
		MDP_SetWatchdogResetCount(0);
     7bc:	80 e0       	ldi	r24, 0x00	; 0
     7be:	0e 94 68 03 	call	0x6d0	; 0x6d0 <MDP_SetWatchdogResetCount>
     7c2:	08 95       	ret

000007c4 <MDP_IsWatchdogEnable>:
	if (eeprom_read_byte((uint8_t*) WATCHDOG_ENABLE_VALUE) != isWatchdogEnabled)
		eeprom_write_byte((uint8_t*) WATCHDOG_ENABLE_VALUE, isWatchdogEnabled);
}

uint8 MDP_IsWatchdogEnable() {
	if (isWatchdogEnabled == 255) {
     7c4:	80 91 06 01 	lds	r24, 0x0106
     7c8:	8f 3f       	cpi	r24, 0xFF	; 255
     7ca:	31 f4       	brne	.+12     	; 0x7d8 <MDP_IsWatchdogEnable+0x14>
		isWatchdogEnabled = eeprom_read_byte((uint8_t*) WATCHDOG_ENABLE_VALUE);
     7cc:	84 e6       	ldi	r24, 0x64	; 100
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <__eerd_byte_m328p>
     7d4:	80 93 06 01 	sts	0x0106, r24
	}
	return isWatchdogEnabled;
}
     7d8:	80 91 06 01 	lds	r24, 0x0106
     7dc:	08 95       	ret

000007de <MDP_ProcessSetWatchdogReq>:
	if (MDP_GetWatchdogResetCount() > 0) {
		MDP_SetWatchdogResetCount(0);
	}
}

void MDP_ProcessSetWatchdogReq(uint8 msg[], int length) {
     7de:	1f 93       	push	r17
	isWatchdogEnabled = msg[11];
     7e0:	fc 01       	movw	r30, r24
     7e2:	13 85       	ldd	r17, Z+11	; 0x0b
     7e4:	10 93 06 01 	sts	0x0106, r17
	if (eeprom_read_byte((uint8_t*) WATCHDOG_ENABLE_VALUE) != isWatchdogEnabled)
     7e8:	84 e6       	ldi	r24, 0x64	; 100
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	0e 94 fb 09 	call	0x13f6	; 0x13f6 <__eerd_byte_m328p>
     7f0:	81 17       	cp	r24, r17
     7f2:	29 f0       	breq	.+10     	; 0x7fe <MDP_ProcessSetWatchdogReq+0x20>
		eeprom_write_byte((uint8_t*) WATCHDOG_ENABLE_VALUE, isWatchdogEnabled);
     7f4:	84 e6       	ldi	r24, 0x64	; 100
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	61 2f       	mov	r22, r17
     7fa:	0e 94 03 0a 	call	0x1406	; 0x1406 <__eewr_byte_m328p>
}
     7fe:	1f 91       	pop	r17
     800:	08 95       	ret

00000802 <MDP_ProcessMessage>:
		}
	}
	return out_data;
}

void MDP_ProcessMessage(uint8 msg[], int length) {
     802:	fc 01       	movw	r30, r24
	uint8 msgType;

	msgType = msg[8];

	switch (msgType) { // Msg Type of NCP
     804:	80 85       	ldd	r24, Z+8	; 0x08
     806:	82 33       	cpi	r24, 0x32	; 50
     808:	19 f0       	breq	.+6      	; 0x810 <MDP_ProcessMessage+0xe>
     80a:	80 34       	cpi	r24, 0x40	; 64
     80c:	41 f4       	brne	.+16     	; 0x81e <MDP_ProcessMessage+0x1c>
     80e:	04 c0       	rjmp	.+8      	; 0x818 <MDP_ProcessMessage+0x16>
	case PLCS_DP_REQ_DIMMING:
		MDP_ProcessDimmingReq(msg, length);
     810:	cf 01       	movw	r24, r30
     812:	0e 94 82 03 	call	0x704	; 0x704 <MDP_ProcessDimmingReq>
     816:	08 95       	ret
		break;
	case PLCS_DP_REQ_WATCHDOG:
		MDP_ProcessSetWatchdogReq(msg, length);
     818:	cf 01       	movw	r24, r30
     81a:	0e 94 ef 03 	call	0x7de	; 0x7de <MDP_ProcessSetWatchdogReq>
     81e:	08 95       	ret

00000820 <InitUART>:
//	UCSRB = 0x90;
//	UCSRC = 0x86;
//	UBRRH = 0x00;
//	UBRRL = 0x33; //9600

	UCSR0A = 0x00; // U2X = 0
     820:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x98;
     824:	88 e9       	ldi	r24, 0x98	; 152
     826:	80 93 c1 00 	sts	0x00C1, r24
	UCSR0C = 0x06;
     82a:	86 e0       	ldi	r24, 0x06	; 6
     82c:	80 93 c2 00 	sts	0x00C2, r24
	UBRR0H = 0x00;
     830:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 0x33; // 9600
     834:	83 e3       	ldi	r24, 0x33	; 51
     836:	80 93 c4 00 	sts	0x00C4, r24
}
     83a:	08 95       	ret

0000083c <__vector_18>:

//--------------------- USART0 -------------------------//
//------------------------------------------------------//
uint8 status;
uint8 data;
ISR(USART_RX_vect) {
     83c:	1f 92       	push	r1
     83e:	0f 92       	push	r0
     840:	0f b6       	in	r0, 0x3f	; 63
     842:	0f 92       	push	r0
     844:	11 24       	eor	r1, r1
     846:	2f 93       	push	r18
     848:	8f 93       	push	r24
     84a:	9f 93       	push	r25
     84c:	ef 93       	push	r30
     84e:	ff 93       	push	r31
	DISABLE_INTERRUPT();
     850:	f8 94       	cli
	while (((status = UCSR0A) & (1 << RXC0)) == 0)
     852:	80 91 c0 00 	lds	r24, 0x00C0
     856:	87 ff       	sbrs	r24, 7
     858:	fc cf       	rjmp	.-8      	; 0x852 <__vector_18+0x16>
     85a:	80 93 9d 01 	sts	0x019D, r24
		;

	data = UDR0;
     85e:	20 91 c6 00 	lds	r18, 0x00C6
     862:	20 93 5c 01 	sts	0x015C, r18

	uart_rx_buff[uart_rx_tail] = data;
     866:	80 91 0e 01 	lds	r24, 0x010E
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	fc 01       	movw	r30, r24
     86e:	e3 5a       	subi	r30, 0xA3	; 163
     870:	fe 4f       	sbci	r31, 0xFE	; 254
     872:	20 83       	st	Z, r18
	uart_rx_tail = (uart_rx_tail + 1) % USART_BUFF_SIZE;
     874:	01 96       	adiw	r24, 0x01	; 1
     876:	8f 73       	andi	r24, 0x3F	; 63
     878:	90 70       	andi	r25, 0x00	; 0
     87a:	80 93 0e 01 	sts	0x010E, r24
	uart_rx_len++;
     87e:	80 91 0f 01 	lds	r24, 0x010F
     882:	8f 5f       	subi	r24, 0xFF	; 255
     884:	80 93 0f 01 	sts	0x010F, r24
	ENABLE_INTERRUPT();
     888:	78 94       	sei
}
     88a:	ff 91       	pop	r31
     88c:	ef 91       	pop	r30
     88e:	9f 91       	pop	r25
     890:	8f 91       	pop	r24
     892:	2f 91       	pop	r18
     894:	0f 90       	pop	r0
     896:	0f be       	out	0x3f, r0	; 63
     898:	0f 90       	pop	r0
     89a:	1f 90       	pop	r1
     89c:	18 95       	reti

0000089e <__vector_1>:
ISR(INT0_vect){
     89e:	1f 92       	push	r1
     8a0:	0f 92       	push	r0
     8a2:	0f b6       	in	r0, 0x3f	; 63
     8a4:	0f 92       	push	r0
     8a6:	11 24       	eor	r1, r1

}
     8a8:	0f 90       	pop	r0
     8aa:	0f be       	out	0x3f, r0	; 63
     8ac:	0f 90       	pop	r0
     8ae:	1f 90       	pop	r1
     8b0:	18 95       	reti

000008b2 <USART_Receive>:
//------------------------------------------------------//

//------------------------------------------------------//
int USART_Receive(uint8 *buff) {
     8b2:	dc 01       	movw	r26, r24

	DISABLE_INTERRUPT();
     8b4:	f8 94       	cli

	if (uart_rx_len > 0) {
     8b6:	80 91 0f 01 	lds	r24, 0x010F
     8ba:	88 23       	and	r24, r24
     8bc:	b1 f0       	breq	.+44     	; 0x8ea <USART_Receive+0x38>
		uart_rx_len--;
     8be:	81 50       	subi	r24, 0x01	; 1
     8c0:	80 93 0f 01 	sts	0x010F, r24
		ENABLE_INTERRUPT();
     8c4:	78 94       	sei
		*buff = uart_rx_buff[uart_rx_front];
     8c6:	e0 91 0d 01 	lds	r30, 0x010D
     8ca:	f0 e0       	ldi	r31, 0x00	; 0
     8cc:	e3 5a       	subi	r30, 0xA3	; 163
     8ce:	fe 4f       	sbci	r31, 0xFE	; 254
     8d0:	80 81       	ld	r24, Z
     8d2:	8c 93       	st	X, r24
		uart_rx_front = (uart_rx_front + 1) % USART_BUFF_SIZE;
     8d4:	80 91 0d 01 	lds	r24, 0x010D
     8d8:	90 e0       	ldi	r25, 0x00	; 0
     8da:	01 96       	adiw	r24, 0x01	; 1
     8dc:	8f 73       	andi	r24, 0x3F	; 63
     8de:	90 70       	andi	r25, 0x00	; 0
     8e0:	80 93 0d 01 	sts	0x010D, r24
     8e4:	21 e0       	ldi	r18, 0x01	; 1
     8e6:	30 e0       	ldi	r19, 0x00	; 0
     8e8:	03 c0       	rjmp	.+6      	; 0x8f0 <USART_Receive+0x3e>

		return 1;
	}

	ENABLE_INTERRUPT();
     8ea:	78 94       	sei
     8ec:	20 e0       	ldi	r18, 0x00	; 0
     8ee:	30 e0       	ldi	r19, 0x00	; 0

	return 0;
}
     8f0:	c9 01       	movw	r24, r18
     8f2:	08 95       	ret

000008f4 <USART_Transmit>:

int USART_Transmit(uint8 buff) {
     8f4:	98 2f       	mov	r25, r24
	while ((UCSR0A & (1 << UDRE0)) == 0)
     8f6:	80 91 c0 00 	lds	r24, 0x00C0
     8fa:	85 ff       	sbrs	r24, 5
     8fc:	fc cf       	rjmp	.-8      	; 0x8f6 <USART_Transmit+0x2>
		;
	// tx isr.

	UDR0 = buff;
     8fe:	90 93 c6 00 	sts	0x00C6, r25
	return 1;
}
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	08 95       	ret

00000908 <XNetHandler>:
#include <string.h>
#include "NC_Protocol.h"
#include "Xcps.h"
#include "MD_Protocol.h"
#include "Debug.h"
uint8 XNetHandler(uint8 buff[], int buff_length) {
     908:	fc 01       	movw	r30, r24
	uint8 pid;
	uint8 subPid;

	pid = buff[0];
	subPid = buff[1];
     90a:	91 81       	ldd	r25, Z+1	; 0x01
//		DEBUG("%02X ", buff[i]);
//
//	}
//	DEBUG("\n\r");

	switch (pid) {
     90c:	80 81       	ld	r24, Z
     90e:	80 38       	cpi	r24, 0x80	; 128
     910:	29 f4       	brne	.+10     	; 0x91c <XNetHandler+0x14>
	case NCP_PROTOCOL_ID: {
		switch (subPid) {
     912:	91 31       	cpi	r25, 0x11	; 17
     914:	19 f4       	brne	.+6      	; 0x91c <XNetHandler+0x14>
		case PLCS_DP_PROTOCOL_ID:
			MDP_ProcessMessage(buff, buff_length);
     916:	cf 01       	movw	r24, r30
     918:	0e 94 01 04 	call	0x802	; 0x802 <MDP_ProcessMessage>
	default:
		break;
	}

	return 1;
}
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	08 95       	ret

00000920 <xcps_init>:

/**

 **/
int xcps_init(usart_getter getter, usart_putter putter) {
	xcps_getter = getter;
     920:	90 93 15 01 	sts	0x0115, r25
     924:	80 93 14 01 	sts	0x0114, r24
	xcps_putter = putter;
     928:	70 93 19 01 	sts	0x0119, r23
     92c:	60 93 18 01 	sts	0x0118, r22

	return 0;
}
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	08 95       	ret

00000936 <xcps_recv>:

int xcps_recv(uint8 *buff, int buff_length) {
     936:	0f 93       	push	r16
     938:	1f 93       	push	r17
     93a:	df 93       	push	r29
     93c:	cf 93       	push	r28
     93e:	0f 92       	push	r0
     940:	cd b7       	in	r28, 0x3d	; 61
     942:	de b7       	in	r29, 0x3e	; 62
     944:	8c 01       	movw	r16, r24
	uint8 temp;
	int i;
	int checkSum = 0;

	// check getter.
	if (!xcps_getter)
     946:	e0 91 14 01 	lds	r30, 0x0114
     94a:	f0 91 15 01 	lds	r31, 0x0115
     94e:	30 97       	sbiw	r30, 0x00	; 0
     950:	19 f4       	brne	.+6      	; 0x958 <xcps_recv+0x22>
     952:	2f ef       	ldi	r18, 0xFF	; 255
     954:	3f ef       	ldi	r19, 0xFF	; 255
     956:	ac c0       	rjmp	.+344    	; 0xab0 <xcps_recv+0x17a>
		return -1;

	if (xcps_getter(&temp) < 1)
     958:	ce 01       	movw	r24, r28
     95a:	01 96       	adiw	r24, 0x01	; 1
     95c:	09 95       	icall
     95e:	18 16       	cp	r1, r24
     960:	19 06       	cpc	r1, r25
     962:	0c f0       	brlt	.+2      	; 0x966 <xcps_recv+0x30>
     964:	a3 c0       	rjmp	.+326    	; 0xaac <xcps_recv+0x176>
		return 0;

	if (xcps_rxlen >= XCPS_MAX_PDU)
     966:	20 91 10 01 	lds	r18, 0x0110
     96a:	30 91 11 01 	lds	r19, 0x0111
     96e:	20 34       	cpi	r18, 0x40	; 64
     970:	31 05       	cpc	r19, r1
     972:	24 f0       	brlt	.+8      	; 0x97c <xcps_recv+0x46>
		xcps_state = 0;
     974:	10 92 17 01 	sts	0x0117, r1
     978:	10 92 16 01 	sts	0x0116, r1

	switch (xcps_state) {
     97c:	80 91 16 01 	lds	r24, 0x0116
     980:	90 91 17 01 	lds	r25, 0x0117
     984:	82 30       	cpi	r24, 0x02	; 2
     986:	91 05       	cpc	r25, r1
     988:	09 f4       	brne	.+2      	; 0x98c <xcps_recv+0x56>
     98a:	46 c0       	rjmp	.+140    	; 0xa18 <xcps_recv+0xe2>
     98c:	83 30       	cpi	r24, 0x03	; 3
     98e:	91 05       	cpc	r25, r1
     990:	34 f4       	brge	.+12     	; 0x99e <xcps_recv+0x68>
     992:	00 97       	sbiw	r24, 0x00	; 0
     994:	b1 f0       	breq	.+44     	; 0x9c2 <xcps_recv+0x8c>
     996:	01 97       	sbiw	r24, 0x01	; 1
     998:	09 f0       	breq	.+2      	; 0x99c <xcps_recv+0x66>
     99a:	84 c0       	rjmp	.+264    	; 0xaa4 <xcps_recv+0x16e>
     99c:	27 c0       	rjmp	.+78     	; 0x9ec <xcps_recv+0xb6>
     99e:	83 30       	cpi	r24, 0x03	; 3
     9a0:	91 05       	cpc	r25, r1
     9a2:	21 f0       	breq	.+8      	; 0x9ac <xcps_recv+0x76>
     9a4:	04 97       	sbiw	r24, 0x04	; 4
     9a6:	09 f0       	breq	.+2      	; 0x9aa <xcps_recv+0x74>
     9a8:	7d c0       	rjmp	.+250    	; 0xaa4 <xcps_recv+0x16e>
     9aa:	61 c0       	rjmp	.+194    	; 0xa6e <xcps_recv+0x138>
			xcps_state = 3;

		break;

	case 3: // data end, check checksum.
		for (i = 2; i < (2 + xcps_pdu_len); i++)
     9ac:	60 91 12 01 	lds	r22, 0x0112
     9b0:	70 91 13 01 	lds	r23, 0x0113
     9b4:	6f 5f       	subi	r22, 0xFF	; 255
     9b6:	7f 4f       	sbci	r23, 0xFF	; 255
     9b8:	22 e0       	ldi	r18, 0x02	; 2
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	40 e0       	ldi	r20, 0x00	; 0
     9be:	50 e0       	ldi	r21, 0x00	; 0
     9c0:	49 c0       	rjmp	.+146    	; 0xa54 <xcps_recv+0x11e>
	if (xcps_rxlen >= XCPS_MAX_PDU)
		xcps_state = 0;

	switch (xcps_state) {
	case 0:
		xcps_rxlen = 0;
     9c2:	10 92 11 01 	sts	0x0111, r1
     9c6:	10 92 10 01 	sts	0x0110, r1

		if (temp == ZS_SFLAG) {
     9ca:	29 81       	ldd	r18, Y+1	; 0x01
     9cc:	2a 3f       	cpi	r18, 0xFA	; 250
     9ce:	09 f0       	breq	.+2      	; 0x9d2 <xcps_recv+0x9c>
     9d0:	6d c0       	rjmp	.+218    	; 0xaac <xcps_recv+0x176>
			xcps_state = 1;
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	90 93 17 01 	sts	0x0117, r25
     9da:	80 93 16 01 	sts	0x0116, r24
			xcps_rx_packet[xcps_rxlen++] = temp;
     9de:	20 93 9e 01 	sts	0x019E, r18
     9e2:	90 93 11 01 	sts	0x0111, r25
     9e6:	80 93 10 01 	sts	0x0110, r24
     9ea:	60 c0       	rjmp	.+192    	; 0xaac <xcps_recv+0x176>
			// don't change state, keep find start flag.
		}
		break;

	case 1: // found start flag
		xcps_rx_packet[xcps_rxlen++] = temp;
     9ec:	89 81       	ldd	r24, Y+1	; 0x01
     9ee:	f9 01       	movw	r30, r18
     9f0:	e2 56       	subi	r30, 0x62	; 98
     9f2:	fe 4f       	sbci	r31, 0xFE	; 254
     9f4:	80 83       	st	Z, r24
     9f6:	2f 5f       	subi	r18, 0xFF	; 255
     9f8:	3f 4f       	sbci	r19, 0xFF	; 255
     9fa:	30 93 11 01 	sts	0x0111, r19
     9fe:	20 93 10 01 	sts	0x0110, r18
		xcps_state = 2;
     a02:	22 e0       	ldi	r18, 0x02	; 2
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	30 93 17 01 	sts	0x0117, r19
     a0a:	20 93 16 01 	sts	0x0116, r18
		xcps_pdu_len = temp;
     a0e:	80 93 12 01 	sts	0x0112, r24
     a12:	10 92 13 01 	sts	0x0113, r1
     a16:	4a c0       	rjmp	.+148    	; 0xaac <xcps_recv+0x176>

		break;

	case 2: // found length
		// fill data.
		xcps_rx_packet[xcps_rxlen++] = temp;
     a18:	f9 01       	movw	r30, r18
     a1a:	e2 56       	subi	r30, 0x62	; 98
     a1c:	fe 4f       	sbci	r31, 0xFE	; 254
     a1e:	89 81       	ldd	r24, Y+1	; 0x01
     a20:	80 83       	st	Z, r24
     a22:	2f 5f       	subi	r18, 0xFF	; 255
     a24:	3f 4f       	sbci	r19, 0xFF	; 255
     a26:	30 93 11 01 	sts	0x0111, r19
     a2a:	20 93 10 01 	sts	0x0110, r18

		// check length.
		if (xcps_rxlen >= (2 + xcps_pdu_len))
     a2e:	80 91 12 01 	lds	r24, 0x0112
     a32:	90 91 13 01 	lds	r25, 0x0113
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	82 17       	cp	r24, r18
     a3a:	93 07       	cpc	r25, r19
     a3c:	bc f5       	brge	.+110    	; 0xaac <xcps_recv+0x176>
			xcps_state = 3;
     a3e:	83 e0       	ldi	r24, 0x03	; 3
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	10 c0       	rjmp	.+32     	; 0xa64 <xcps_recv+0x12e>

		break;

	case 3: // data end, check checksum.
		for (i = 2; i < (2 + xcps_pdu_len); i++)
			checkSum += (xcps_rx_packet[i] & 0xFF);
     a44:	f9 01       	movw	r30, r18
     a46:	e2 56       	subi	r30, 0x62	; 98
     a48:	fe 4f       	sbci	r31, 0xFE	; 254
     a4a:	80 81       	ld	r24, Z
     a4c:	48 0f       	add	r20, r24
     a4e:	51 1d       	adc	r21, r1
			xcps_state = 3;

		break;

	case 3: // data end, check checksum.
		for (i = 2; i < (2 + xcps_pdu_len); i++)
     a50:	2f 5f       	subi	r18, 0xFF	; 255
     a52:	3f 4f       	sbci	r19, 0xFF	; 255
     a54:	62 17       	cp	r22, r18
     a56:	73 07       	cpc	r23, r19
     a58:	ac f7       	brge	.-22     	; 0xa44 <xcps_recv+0x10e>
			checkSum += (xcps_rx_packet[i] & 0xFF);

		if (temp == (uint8) checkSum) // Checksum ok.
     a5a:	89 81       	ldd	r24, Y+1	; 0x01
     a5c:	84 17       	cp	r24, r20
     a5e:	11 f5       	brne	.+68     	; 0xaa4 <xcps_recv+0x16e>
			xcps_state = 4;
     a60:	84 e0       	ldi	r24, 0x04	; 4
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	90 93 17 01 	sts	0x0117, r25
     a68:	80 93 16 01 	sts	0x0116, r24
     a6c:	1f c0       	rjmp	.+62     	; 0xaac <xcps_recv+0x176>
		else
			xcps_state = 0;
		break;

	case 4:
		if (temp == ZS_EFLAG) {
     a6e:	89 81       	ldd	r24, Y+1	; 0x01
     a70:	8f 3a       	cpi	r24, 0xAF	; 175
     a72:	c1 f4       	brne	.+48     	; 0xaa4 <xcps_recv+0x16e>
			xcps_state = 0;
     a74:	10 92 17 01 	sts	0x0117, r1
     a78:	10 92 16 01 	sts	0x0116, r1
     a7c:	a0 ea       	ldi	r26, 0xA0	; 160
     a7e:	b1 e0       	ldi	r27, 0x01	; 1
     a80:	40 e0       	ldi	r20, 0x00	; 0
     a82:	50 e0       	ldi	r21, 0x00	; 0
     a84:	07 c0       	rjmp	.+14     	; 0xa94 <xcps_recv+0x15e>

			// return data to caller.
			for (i = 0; i < xcps_pdu_len; i++)
				buff[i] = xcps_rx_packet[2 + i];
     a86:	f8 01       	movw	r30, r16
     a88:	e4 0f       	add	r30, r20
     a8a:	f5 1f       	adc	r31, r21
     a8c:	8d 91       	ld	r24, X+
     a8e:	80 83       	st	Z, r24
	case 4:
		if (temp == ZS_EFLAG) {
			xcps_state = 0;

			// return data to caller.
			for (i = 0; i < xcps_pdu_len; i++)
     a90:	4f 5f       	subi	r20, 0xFF	; 255
     a92:	5f 4f       	sbci	r21, 0xFF	; 255
     a94:	20 91 12 01 	lds	r18, 0x0112
     a98:	30 91 13 01 	lds	r19, 0x0113
     a9c:	42 17       	cp	r20, r18
     a9e:	53 07       	cpc	r21, r19
     aa0:	94 f3       	brlt	.-28     	; 0xa86 <xcps_recv+0x150>
     aa2:	06 c0       	rjmp	.+12     	; 0xab0 <xcps_recv+0x17a>
		}
		break;

	default:
		// if you here, something wrong. --> recover to state 0.
		xcps_state = 0;
     aa4:	10 92 17 01 	sts	0x0117, r1
     aa8:	10 92 16 01 	sts	0x0116, r1
     aac:	20 e0       	ldi	r18, 0x00	; 0
     aae:	30 e0       	ldi	r19, 0x00	; 0
		break;
	}
	return 0;
}
     ab0:	c9 01       	movw	r24, r18
     ab2:	0f 90       	pop	r0
     ab4:	cf 91       	pop	r28
     ab6:	df 91       	pop	r29
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	08 95       	ret

00000abe <xcps_getOriginalCode>:

int xcps_getOriginalCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
     abe:	0f 93       	push	r16
     ac0:	1f 93       	push	r17
     ac2:	a0 e0       	ldi	r26, 0x00	; 0
     ac4:	b0 e0       	ldi	r27, 0x00	; 0
			if (buff[i + 1] == 0xFF)
				resultBuff[resultLen++] = 0xFF;
			else if (buff[i + 1] == 0x01)
				resultBuff[resultLen++] = 0xFA;
			else if (buff[i + 1] == 0x02)
				resultBuff[resultLen++] = 0xAF;
     ac6:	0f ea       	ldi	r16, 0xAF	; 175
	for (i = 0; i < buff_length; i++) {
		if (buff[i] == 0xFF) {
			if (buff[i + 1] == 0xFF)
				resultBuff[resultLen++] = 0xFF;
			else if (buff[i + 1] == 0x01)
				resultBuff[resultLen++] = 0xFA;
     ac8:	1a ef       	ldi	r17, 0xFA	; 250
     aca:	24 c0       	rjmp	.+72     	; 0xb14 <xcps_getOriginalCode+0x56>

int xcps_getOriginalCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
	unsigned char resultLen = 0;
	unsigned char i = 0;
	for (i = 0; i < buff_length; i++) {
		if (buff[i] == 0xFF) {
     acc:	fb 01       	movw	r30, r22
     ace:	e2 0f       	add	r30, r18
     ad0:	f3 1f       	adc	r31, r19
     ad2:	20 81       	ld	r18, Z
     ad4:	2f 3f       	cpi	r18, 0xFF	; 255
     ad6:	c1 f4       	brne	.+48     	; 0xb08 <xcps_getOriginalCode+0x4a>
			if (buff[i + 1] == 0xFF)
     ad8:	21 81       	ldd	r18, Z+1	; 0x01
     ada:	2f 3f       	cpi	r18, 0xFF	; 255
     adc:	29 f4       	brne	.+10     	; 0xae8 <xcps_getOriginalCode+0x2a>
				resultBuff[resultLen++] = 0xFF;
     ade:	fc 01       	movw	r30, r24
     ae0:	ea 0f       	add	r30, r26
     ae2:	f1 1d       	adc	r31, r1
     ae4:	20 83       	st	Z, r18
     ae6:	0d c0       	rjmp	.+26     	; 0xb02 <xcps_getOriginalCode+0x44>
			else if (buff[i + 1] == 0x01)
     ae8:	21 30       	cpi	r18, 0x01	; 1
     aea:	29 f4       	brne	.+10     	; 0xaf6 <xcps_getOriginalCode+0x38>
				resultBuff[resultLen++] = 0xFA;
     aec:	fc 01       	movw	r30, r24
     aee:	ea 0f       	add	r30, r26
     af0:	f1 1d       	adc	r31, r1
     af2:	10 83       	st	Z, r17
     af4:	06 c0       	rjmp	.+12     	; 0xb02 <xcps_getOriginalCode+0x44>
			else if (buff[i + 1] == 0x02)
     af6:	22 30       	cpi	r18, 0x02	; 2
     af8:	29 f4       	brne	.+10     	; 0xb04 <xcps_getOriginalCode+0x46>
				resultBuff[resultLen++] = 0xAF;
     afa:	fc 01       	movw	r30, r24
     afc:	ea 0f       	add	r30, r26
     afe:	f1 1d       	adc	r31, r1
     b00:	00 83       	st	Z, r16
     b02:	af 5f       	subi	r26, 0xFF	; 255
			i++;
     b04:	bf 5f       	subi	r27, 0xFF	; 255
     b06:	05 c0       	rjmp	.+10     	; 0xb12 <xcps_getOriginalCode+0x54>
		} else
			resultBuff[resultLen++] = buff[i];
     b08:	fc 01       	movw	r30, r24
     b0a:	ea 0f       	add	r30, r26
     b0c:	f1 1d       	adc	r31, r1
     b0e:	20 83       	st	Z, r18
     b10:	af 5f       	subi	r26, 0xFF	; 255
}

int xcps_getOriginalCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
	unsigned char resultLen = 0;
	unsigned char i = 0;
	for (i = 0; i < buff_length; i++) {
     b12:	bf 5f       	subi	r27, 0xFF	; 255
     b14:	2b 2f       	mov	r18, r27
     b16:	30 e0       	ldi	r19, 0x00	; 0
     b18:	24 17       	cp	r18, r20
     b1a:	35 07       	cpc	r19, r21
     b1c:	bc f2       	brlt	.-82     	; 0xacc <xcps_getOriginalCode+0xe>
			i++;
		} else
			resultBuff[resultLen++] = buff[i];
	}
	return resultLen;
}
     b1e:	8a 2f       	mov	r24, r26
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	1f 91       	pop	r17
     b24:	0f 91       	pop	r16
     b26:	08 95       	ret

00000b28 <xcps_getTrnalatedCode>:
int xcps_getTrnalatedCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
     b28:	0f 93       	push	r16
     b2a:	1f 93       	push	r17
     b2c:	9c 01       	movw	r18, r24
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
	for (i = 0; i < buff_length; i++) {
		if (buff[i] == 0xFA) {
			resultBuff[resultLen++] = 0xFF;
			resultBuff[resultLen++] = 0x01;
		} else if (buff[i] == 0xAF) {
			resultBuff[resultLen++] = 0xFF;
     b32:	bf ef       	ldi	r27, 0xFF	; 255
			resultBuff[resultLen++] = 0x02;
     b34:	02 e0       	ldi	r16, 0x02	; 2
	unsigned char resultLen = 0;
	unsigned char i = 0;
	for (i = 0; i < buff_length; i++) {
		if (buff[i] == 0xFA) {
			resultBuff[resultLen++] = 0xFF;
			resultBuff[resultLen++] = 0x01;
     b36:	11 e0       	ldi	r17, 0x01	; 1
     b38:	2d c0       	rjmp	.+90     	; 0xb94 <xcps_getTrnalatedCode+0x6c>
}
int xcps_getTrnalatedCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
	unsigned char resultLen = 0;
	unsigned char i = 0;
	for (i = 0; i < buff_length; i++) {
		if (buff[i] == 0xFA) {
     b3a:	e6 0f       	add	r30, r22
     b3c:	f7 1f       	adc	r31, r23
     b3e:	90 81       	ld	r25, Z
     b40:	9a 3f       	cpi	r25, 0xFA	; 250
     b42:	51 f4       	brne	.+20     	; 0xb58 <xcps_getTrnalatedCode+0x30>
			resultBuff[resultLen++] = 0xFF;
     b44:	f9 01       	movw	r30, r18
     b46:	e8 0f       	add	r30, r24
     b48:	f1 1d       	adc	r31, r1
     b4a:	b0 83       	st	Z, r27
     b4c:	8f 5f       	subi	r24, 0xFF	; 255
			resultBuff[resultLen++] = 0x01;
     b4e:	f9 01       	movw	r30, r18
     b50:	e8 0f       	add	r30, r24
     b52:	f1 1d       	adc	r31, r1
     b54:	10 83       	st	Z, r17
     b56:	0b c0       	rjmp	.+22     	; 0xb6e <xcps_getTrnalatedCode+0x46>
		} else if (buff[i] == 0xAF) {
     b58:	9f 3a       	cpi	r25, 0xAF	; 175
     b5a:	59 f4       	brne	.+22     	; 0xb72 <xcps_getTrnalatedCode+0x4a>
			resultBuff[resultLen++] = 0xFF;
     b5c:	f9 01       	movw	r30, r18
     b5e:	e8 0f       	add	r30, r24
     b60:	f1 1d       	adc	r31, r1
     b62:	b0 83       	st	Z, r27
     b64:	8f 5f       	subi	r24, 0xFF	; 255
			resultBuff[resultLen++] = 0x02;
     b66:	f9 01       	movw	r30, r18
     b68:	e8 0f       	add	r30, r24
     b6a:	f1 1d       	adc	r31, r1
     b6c:	00 83       	st	Z, r16
     b6e:	8f 5f       	subi	r24, 0xFF	; 255
     b70:	10 c0       	rjmp	.+32     	; 0xb92 <xcps_getTrnalatedCode+0x6a>
     b72:	e8 2f       	mov	r30, r24
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	8f 5f       	subi	r24, 0xFF	; 255
		} else if (buff[i] == 0xFF) {
     b78:	9f 3f       	cpi	r25, 0xFF	; 255
     b7a:	41 f4       	brne	.+16     	; 0xb8c <xcps_getTrnalatedCode+0x64>
			resultBuff[resultLen++] = 0xFF;
     b7c:	e2 0f       	add	r30, r18
     b7e:	f3 1f       	adc	r31, r19
     b80:	90 83       	st	Z, r25
			resultBuff[resultLen++] = 0xFF;
     b82:	f9 01       	movw	r30, r18
     b84:	e8 0f       	add	r30, r24
     b86:	f1 1d       	adc	r31, r1
     b88:	90 83       	st	Z, r25
     b8a:	f1 cf       	rjmp	.-30     	; 0xb6e <xcps_getTrnalatedCode+0x46>
		} else
			resultBuff[resultLen++] = buff[i];
     b8c:	e2 0f       	add	r30, r18
     b8e:	f3 1f       	adc	r31, r19
     b90:	90 83       	st	Z, r25
	return resultLen;
}
int xcps_getTrnalatedCode(uint8 *resultBuff, uint8 *buff, int buff_length) {
	unsigned char resultLen = 0;
	unsigned char i = 0;
	for (i = 0; i < buff_length; i++) {
     b92:	af 5f       	subi	r26, 0xFF	; 255
     b94:	ea 2f       	mov	r30, r26
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	e4 17       	cp	r30, r20
     b9a:	f5 07       	cpc	r31, r21
     b9c:	74 f2       	brlt	.-100    	; 0xb3a <xcps_getTrnalatedCode+0x12>
			resultBuff[resultLen++] = 0xFF;
		} else
			resultBuff[resultLen++] = buff[i];
	}
	return resultLen;
}
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	1f 91       	pop	r17
     ba2:	0f 91       	pop	r16
     ba4:	08 95       	ret

00000ba6 <delay>:
void at8_init(void);

void delay(long t) {
	while (t--)
		;
}
     ba6:	08 95       	ret

00000ba8 <at8_init>:

//-----------------------------------------------------------------------------
//
void at8_init(void) {
//-------------------------------
	PORTB = 0x3F;
     ba8:	8f e3       	ldi	r24, 0x3F	; 63
     baa:	85 b9       	out	0x05, r24	; 5
	DDRB = 0x00;
     bac:	14 b8       	out	0x04, r1	; 4
	DDRC = 0x00;
     bae:	17 b8       	out	0x07, r1	; 7
	PORTC |= _BV(PC0) | _BV(PC1);
     bb0:	88 b1       	in	r24, 0x08	; 8
     bb2:	83 60       	ori	r24, 0x03	; 3
     bb4:	88 b9       	out	0x08, r24	; 8
	DDRD &= ~_BV(PD3) | _BV(PD4);
     bb6:	53 98       	cbi	0x0a, 3	; 10
	PORTD |= _BV(PD3) | _BV(PD4);
     bb8:	8b b1       	in	r24, 0x0b	; 11
     bba:	88 61       	ori	r24, 0x18	; 24
     bbc:	8b b9       	out	0x0b, r24	; 11
	DDRC &= ~_BV(PC2) | _BV(PC3) | _BV(PC4) | _BV(PC5);
     bbe:	3a 98       	cbi	0x07, 2	; 7
	PORTC |= _BV(PC2) | _BV(PC3) | _BV(PC4) | _BV(PC5);
     bc0:	88 b1       	in	r24, 0x08	; 8
     bc2:	8c 63       	ori	r24, 0x3C	; 60
     bc4:	88 b9       	out	0x08, r24	; 8

//-------------------------------
// dmx dimmer, initialization
//
	PORTB = 0x02;
     bc6:	82 e0       	ldi	r24, 0x02	; 2
     bc8:	85 b9       	out	0x05, r24	; 5
	DDRB = 0x02;
     bca:	84 b9       	out	0x04, r24	; 4

	DDRD |= _BV(PD6) | _BV(PD5);
     bcc:	8a b1       	in	r24, 0x0a	; 10
     bce:	80 66       	ori	r24, 0x60	; 96
     bd0:	8a b9       	out	0x0a, r24	; 10
//-------------------------------
// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 15.625 kHz
	TCCR0B = 0x05;
     bd2:	85 e0       	ldi	r24, 0x05	; 5
     bd4:	85 bd       	out	0x25, r24	; 37
	TCNT0 = 0xF0;
     bd6:	80 ef       	ldi	r24, 0xF0	; 240
     bd8:	86 bd       	out	0x26, r24	; 38
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
	TCCR1A = 0xA1; // 0xA2: 9 bit. top=0x01FF., 0xA1: 8 bit. top=0x00FF.
     bda:	81 ea       	ldi	r24, 0xA1	; 161
     bdc:	80 93 80 00 	sts	0x0080, r24
	TCCR1B = 0x03; // no prescaling, 2=1/8 prescale, 3=1/64 prescale, ...
     be0:	83 e0       	ldi	r24, 0x03	; 3
     be2:	80 93 81 00 	sts	0x0081, r24
	TCNT1H = 0x00; // initial counting value
     be6:	10 92 85 00 	sts	0x0085, r1
	TCNT1L = 0x00;
     bea:	10 92 84 00 	sts	0x0084, r1
	ICR1H = 0x00;
     bee:	10 92 87 00 	sts	0x0087, r1
	ICR1L = 0x00; //0x00;
     bf2:	10 92 86 00 	sts	0x0086, r1
	OCR1AH = 0x00;
     bf6:	10 92 89 00 	sts	0x0089, r1
	OCR1AL = 0x00; //0x00; (A-port) dimming control value. (initial value)
     bfa:	10 92 88 00 	sts	0x0088, r1
	OCR1BH = 0x00;
     bfe:	10 92 8b 00 	sts	0x008B, r1
	OCR1BL = 0x00; //0x00; (B-port) dimming control value. (initial value)
     c02:	10 92 8a 00 	sts	0x008A, r1
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
	ASSR = 0x00;
     c06:	10 92 b6 00 	sts	0x00B6, r1
	TCCR2B = 0x00;
     c0a:	10 92 b1 00 	sts	0x00B1, r1
	TCNT2 = 0x00;
     c0e:	10 92 b2 00 	sts	0x00B2, r1
	OCR2A = 0x00;
     c12:	10 92 b3 00 	sts	0x00B3, r1

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
	MCUCR = 0x00;
     c16:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
	TIMSK0 = 0x01;
     c18:	81 e0       	ldi	r24, 0x01	; 1
     c1a:	80 93 6e 00 	sts	0x006E, r24
}
     c1e:	08 95       	ret

00000c20 <main>:

uint8 g_DimmingLevel[4];
uint8 g_TestFlag = 0;
uint8 TestFlag = 221;

int main() {
     c20:	af 92       	push	r10
     c22:	bf 92       	push	r11
     c24:	cf 92       	push	r12
     c26:	df 92       	push	r13
     c28:	ef 92       	push	r14
     c2a:	ff 92       	push	r15
     c2c:	0f 93       	push	r16
     c2e:	1f 93       	push	r17
     c30:	df 93       	push	r29
     c32:	cf 93       	push	r28
     c34:	cd b7       	in	r28, 0x3d	; 61
     c36:	de b7       	in	r29, 0x3e	; 62
     c38:	c0 54       	subi	r28, 0x40	; 64
     c3a:	d0 40       	sbci	r29, 0x00	; 0
     c3c:	0f b6       	in	r0, 0x3f	; 63
     c3e:	f8 94       	cli
     c40:	de bf       	out	0x3e, r29	; 62
     c42:	0f be       	out	0x3f, r0	; 63
     c44:	cd bf       	out	0x3d, r28	; 61
	wdt_enable(WDTO_2S);
     c46:	2f e0       	ldi	r18, 0x0F	; 15
     c48:	88 e1       	ldi	r24, 0x18	; 24
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	0f b6       	in	r0, 0x3f	; 63
     c4e:	f8 94       	cli
     c50:	a8 95       	wdr
     c52:	80 93 60 00 	sts	0x0060, r24
     c56:	0f be       	out	0x3f, r0	; 63
     c58:	20 93 60 00 	sts	0x0060, r18
	wdt_reset();
     c5c:	a8 95       	wdr
	uint8 value = 0;
	uint8 fadeOutCnt = 0;
	uint8 Recvlen = 0;
	uint8 UsartPacket[64];

	wdt_reset();
     c5e:	a8 95       	wdr
     c60:	80 e1       	ldi	r24, 0x10	; 16
     c62:	97 e2       	ldi	r25, 0x27	; 39
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c64:	28 ec       	ldi	r18, 0xC8	; 200
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	f9 01       	movw	r30, r18
     c6a:	31 97       	sbiw	r30, 0x01	; 1
     c6c:	f1 f7       	brne	.-4      	; 0xc6a <main+0x4a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c6e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c70:	d9 f7       	brne	.-10     	; 0xc68 <main+0x48>
	MSLEEP(1000);
	wdt_reset();
     c72:	a8 95       	wdr

	//
//	_WDR();
	//
	at8_init();
     c74:	0e 94 d4 05 	call	0xba8	; 0xba8 <at8_init>

	// init system timer. (using TIM0)
	timer_init();
     c78:	0e 94 87 07 	call	0xf0e	; 0xf0e <timer_init>

	asm("sei");
     c7c:	78 94       	sei
	// Global enable interrupts

//	_WDR();
	wdt_reset();
     c7e:	a8 95       	wdr

// initialize dmx driver
	InitUART();
     c80:	0e 94 10 04 	call	0x820	; 0x820 <InitUART>
	xcps_init(USART_Receive, USART_Transmit);
     c84:	89 e5       	ldi	r24, 0x59	; 89
     c86:	94 e0       	ldi	r25, 0x04	; 4
     c88:	6a e7       	ldi	r22, 0x7A	; 122
     c8a:	74 e0       	ldi	r23, 0x04	; 4
     c8c:	0e 94 90 04 	call	0x920	; 0x920 <xcps_init>
	nRF24L01_Initial();
     c90:	0e 94 40 02 	call	0x480	; 0x480 <nRF24L01_Initial>
	rotary__GetValue();
     c94:	0e 94 39 01 	call	0x272	; 0x272 <rotary__GetValue>
	RX_Mode();
     c98:	0e 94 de 01 	call	0x3bc	; 0x3bc <RX_Mode>
// initialize dmx buffer, dmxID = 0
	g_DimmingLevel[0] = g_DimmingLevel[1] = g_DimmingLevel[2] =
     c9c:	10 92 e1 01 	sts	0x01E1, r1
     ca0:	10 92 e0 01 	sts	0x01E0, r1
     ca4:	10 92 df 01 	sts	0x01DF, r1
     ca8:	10 92 de 01 	sts	0x01DE, r1
			g_DimmingLevel[3] = 0x00;

	// Shutdown is toggled for stabilization of led driver chipset
	timer_set(0, 100);
     cac:	80 e0       	ldi	r24, 0x00	; 0
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	44 e6       	ldi	r20, 0x64	; 100
     cb2:	50 e0       	ldi	r21, 0x00	; 0
     cb4:	60 e0       	ldi	r22, 0x00	; 0
     cb6:	70 e0       	ldi	r23, 0x00	; 0
     cb8:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>

	//fadeIn, fadeOut Dimming control timer
	timer_set(1, 50);
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	42 e3       	ldi	r20, 0x32	; 50
     cc2:	50 e0       	ldi	r21, 0x00	; 0
     cc4:	60 e0       	ldi	r22, 0x00	; 0
     cc6:	70 e0       	ldi	r23, 0x00	; 0
     cc8:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>

	//ChannelId reading timer: Rotary Switch.
	timer_set(2, 1000);
     ccc:	82 e0       	ldi	r24, 0x02	; 2
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	48 ee       	ldi	r20, 0xE8	; 232
     cd2:	53 e0       	ldi	r21, 0x03	; 3
     cd4:	60 e0       	ldi	r22, 0x00	; 0
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
	timer_set(3, 1000); // 1sec
     cdc:	83 e0       	ldi	r24, 0x03	; 3
     cde:	90 e0       	ldi	r25, 0x00	; 0
     ce0:	48 ee       	ldi	r20, 0xE8	; 232
     ce2:	53 e0       	ldi	r21, 0x03	; 3
     ce4:	60 e0       	ldi	r22, 0x00	; 0
     ce6:	70 e0       	ldi	r23, 0x00	; 0
     ce8:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
	timer_set(5, 1000); // 1sec
     cec:	85 e0       	ldi	r24, 0x05	; 5
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	48 ee       	ldi	r20, 0xE8	; 232
     cf2:	53 e0       	ldi	r21, 0x03	; 3
     cf4:	60 e0       	ldi	r22, 0x00	; 0
     cf6:	70 e0       	ldi	r23, 0x00	; 0
     cf8:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
//	stdout = &mystdout;
//
//	DEBUG("\n\r=========START PROGRAM ===========\n\r");

	while (1) {
		SHUT_DOWN(ENABLE);
     cfc:	40 98       	cbi	0x08, 0	; 8
		SHUT_DOWN(DISABLE);
     cfe:	40 9a       	sbi	0x08, 0	; 8
		if (timer_isfired(0)) {
     d00:	80 e0       	ldi	r24, 0x00	; 0
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <timer_get>
     d08:	89 2b       	or	r24, r25
     d0a:	c1 f7       	brne	.-16     	; 0xcfc <main+0xdc>
			break;
		}
	}
	SHUT_DOWN(DISABLE);
     d0c:	40 9a       	sbi	0x08, 0	; 8
	PWM_OUT(0xFF);
     d0e:	8f ef       	ldi	r24, 0xFF	; 255
     d10:	80 93 88 00 	sts	0x0088, r24
     d14:	ee 24       	eor	r14, r14
     d16:	ff 24       	eor	r15, r15
     d18:	dd 24       	eor	r13, r13
	while (1) {
		if (IRQ == 0) {
			timer_set(6, 60000);
			NRF24L01_Receive();
		}
		if ((Recvlen = xcps_recv(UsartPacket, 64)) > 0) {
     d1a:	5e 01       	movw	r10, r28
     d1c:	08 94       	sec
     d1e:	a1 1c       	adc	r10, r1
     d20:	b1 1c       	adc	r11, r1

			XNetHandler(UsartPacket, Recvlen);
		}
		if (timer_isfired(3)) {
			wdt_reset();
			PORTD ^= 0x20;
     d22:	90 e2       	ldi	r25, 0x20	; 32
     d24:	c9 2e       	mov	r12, r25
	}
	SHUT_DOWN(DISABLE);
	PWM_OUT(0xFF);

	while (1) {
		if (IRQ == 0) {
     d26:	4a 99       	sbic	0x09, 2	; 9
     d28:	0a c0       	rjmp	.+20     	; 0xd3e <main+0x11e>
			timer_set(6, 60000);
     d2a:	86 e0       	ldi	r24, 0x06	; 6
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	40 e6       	ldi	r20, 0x60	; 96
     d30:	5a ee       	ldi	r21, 0xEA	; 234
     d32:	60 e0       	ldi	r22, 0x00	; 0
     d34:	70 e0       	ldi	r23, 0x00	; 0
     d36:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
			NRF24L01_Receive();
     d3a:	0e 94 82 02 	call	0x504	; 0x504 <NRF24L01_Receive>
		}
		if ((Recvlen = xcps_recv(UsartPacket, 64)) > 0) {
     d3e:	c5 01       	movw	r24, r10
     d40:	60 e4       	ldi	r22, 0x40	; 64
     d42:	70 e0       	ldi	r23, 0x00	; 0
     d44:	0e 94 9b 04 	call	0x936	; 0x936 <xcps_recv>
     d48:	18 2f       	mov	r17, r24
     d4a:	88 23       	and	r24, r24
     d4c:	69 f0       	breq	.+26     	; 0xd68 <main+0x148>
			timer_set(6, 60000);
     d4e:	86 e0       	ldi	r24, 0x06	; 6
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	40 e6       	ldi	r20, 0x60	; 96
     d54:	5a ee       	ldi	r21, 0xEA	; 234
     d56:	60 e0       	ldi	r22, 0x00	; 0
     d58:	70 e0       	ldi	r23, 0x00	; 0
     d5a:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>

			XNetHandler(UsartPacket, Recvlen);
     d5e:	c5 01       	movw	r24, r10
     d60:	61 2f       	mov	r22, r17
     d62:	70 e0       	ldi	r23, 0x00	; 0
     d64:	0e 94 84 04 	call	0x908	; 0x908 <XNetHandler>
		}
		if (timer_isfired(3)) {
     d68:	83 e0       	ldi	r24, 0x03	; 3
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <timer_get>
     d70:	89 2b       	or	r24, r25
     d72:	d1 f5       	brne	.+116    	; 0xde8 <main+0x1c8>
			wdt_reset();
     d74:	a8 95       	wdr
			PORTD ^= 0x20;
     d76:	8b b1       	in	r24, 0x0b	; 11
     d78:	8c 25       	eor	r24, r12
     d7a:	8b b9       	out	0x0b, r24	; 11
			dmxID = 0;
			if ((PIND & _BV(3)) == 0) {
     d7c:	4b 99       	sbic	0x09, 3	; 9
     d7e:	03 c0       	rjmp	.+6      	; 0xd86 <main+0x166>
     d80:	08 e0       	ldi	r16, 0x08	; 8
     d82:	10 e0       	ldi	r17, 0x00	; 0
     d84:	02 c0       	rjmp	.+4      	; 0xd8a <main+0x16a>
     d86:	00 e0       	ldi	r16, 0x00	; 0
     d88:	10 e0       	ldi	r17, 0x00	; 0
				dmxID += 8;
			}
			if ((PIND & _BV(4)) == 0) {
     d8a:	4c 99       	sbic	0x09, 4	; 9
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <main+0x172>
				dmxID += 4;
     d8e:	0c 5f       	subi	r16, 0xFC	; 252
     d90:	1f 4f       	sbci	r17, 0xFF	; 255
			}
			if ((PINC & _BV(0)) == 0) {
     d92:	30 99       	sbic	0x06, 0	; 6
     d94:	02 c0       	rjmp	.+4      	; 0xd9a <main+0x17a>
				dmxID += 2;
     d96:	0e 5f       	subi	r16, 0xFE	; 254
     d98:	1f 4f       	sbci	r17, 0xFF	; 255
			}
			if ((PINC & _BV(1)) == 0) {
     d9a:	31 99       	sbic	0x06, 1	; 6
     d9c:	02 c0       	rjmp	.+4      	; 0xda2 <main+0x182>
				dmxID += 1;
     d9e:	0f 5f       	subi	r16, 0xFF	; 255
     da0:	1f 4f       	sbci	r17, 0xFF	; 255
			}
			if (dmxID >= 4)
				dmxID = 3;
			if (timer_isfired(6)) {
     da2:	86 e0       	ldi	r24, 0x06	; 6
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <timer_get>
     daa:	89 2b       	or	r24, r25
     dac:	71 f4       	brne	.+28     	; 0xdca <main+0x1aa>
				RX_Mode();
     dae:	0e 94 de 01 	call	0x3bc	; 0x3bc <RX_Mode>
				g_DimmingLevel[0] = g_DimmingLevel[1] = g_DimmingLevel[2] =
     db2:	10 92 e1 01 	sts	0x01E1, r1
     db6:	10 92 e0 01 	sts	0x01E0, r1
     dba:	10 92 df 01 	sts	0x01DF, r1
     dbe:	10 92 de 01 	sts	0x01DE, r1
						g_DimmingLevel[3] = 0x00;
				timer_clear(6);
     dc2:	86 e0       	ldi	r24, 0x06	; 6
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	0e 94 77 07 	call	0xeee	; 0xeee <timer_clear>
     dca:	78 01       	movw	r14, r16
     dcc:	04 30       	cpi	r16, 0x04	; 4
     dce:	11 05       	cpc	r17, r1
     dd0:	18 f0       	brcs	.+6      	; 0xdd8 <main+0x1b8>
     dd2:	83 e0       	ldi	r24, 0x03	; 3
     dd4:	e8 2e       	mov	r14, r24
     dd6:	f1 2c       	mov	r15, r1
			}
			timer_set(3, 500); // 1sec
     dd8:	83 e0       	ldi	r24, 0x03	; 3
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	44 ef       	ldi	r20, 0xF4	; 244
     dde:	51 e0       	ldi	r21, 0x01	; 1
     de0:	60 e0       	ldi	r22, 0x00	; 0
     de2:	70 e0       	ldi	r23, 0x00	; 0
     de4:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
		}

		// dimming level control : PWM
		if (OCR1AL != g_DimmingLevel[dmxID]) {
     de8:	90 91 88 00 	lds	r25, 0x0088
     dec:	87 01       	movw	r16, r14
     dee:	02 52       	subi	r16, 0x22	; 34
     df0:	1e 4f       	sbci	r17, 0xFE	; 254
     df2:	f8 01       	movw	r30, r16
     df4:	80 81       	ld	r24, Z
     df6:	98 17       	cp	r25, r24
     df8:	09 f4       	brne	.+2      	; 0xdfc <main+0x1dc>
     dfa:	95 cf       	rjmp	.-214    	; 0xd26 <main+0x106>
			if (timer_isfired(1)) {
     dfc:	81 e0       	ldi	r24, 0x01	; 1
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <timer_get>
     e04:	89 2b       	or	r24, r25
     e06:	09 f0       	breq	.+2      	; 0xe0a <main+0x1ea>
     e08:	8e cf       	rjmp	.-228    	; 0xd26 <main+0x106>
				if (g_DimmingLevel[dmxID] > OCR1AL) {
     e0a:	f8 01       	movw	r30, r16
     e0c:	80 81       	ld	r24, Z
     e0e:	90 91 88 00 	lds	r25, 0x0088
     e12:	28 2f       	mov	r18, r24
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	98 17       	cp	r25, r24
     e18:	88 f4       	brcc	.+34     	; 0xe3c <main+0x21c>
					value = (g_DimmingLevel[dmxID] - OCR1AL) / 10;
     e1a:	80 91 88 00 	lds	r24, 0x0088
     e1e:	a9 01       	movw	r20, r18
     e20:	48 1b       	sub	r20, r24
     e22:	51 09       	sbc	r21, r1
     e24:	ca 01       	movw	r24, r20
     e26:	6a e0       	ldi	r22, 0x0A	; 10
     e28:	70 e0       	ldi	r23, 0x00	; 0
     e2a:	0e 94 c9 07 	call	0xf92	; 0xf92 <__divmodhi4>
					if (value < 5)
     e2e:	65 30       	cpi	r22, 0x05	; 5
     e30:	08 f4       	brcc	.+2      	; 0xe34 <main+0x214>
     e32:	61 e0       	ldi	r22, 0x01	; 1
						value = 1;
					PWM_OUT(OCR1AL+value);
     e34:	80 91 88 00 	lds	r24, 0x0088
     e38:	86 0f       	add	r24, r22
     e3a:	18 c0       	rjmp	.+48     	; 0xe6c <main+0x24c>
				} else {
					value = (OCR1AL - g_DimmingLevel[dmxID]) / 10;
     e3c:	80 91 88 00 	lds	r24, 0x0088
					if (value > 5)
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	82 1b       	sub	r24, r18
     e44:	93 0b       	sbc	r25, r19
     e46:	6a e0       	ldi	r22, 0x0A	; 10
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	0e 94 c9 07 	call	0xf92	; 0xf92 <__divmodhi4>
     e4e:	66 30       	cpi	r22, 0x06	; 6
     e50:	10 f4       	brcc	.+4      	; 0xe56 <main+0x236>
     e52:	91 e0       	ldi	r25, 0x01	; 1
     e54:	01 c0       	rjmp	.+2      	; 0xe58 <main+0x238>
     e56:	93 e0       	ldi	r25, 0x03	; 3
						value = 3;
					else
						value = 1;

					if (fadeOutCnt < 5)
     e58:	54 e0       	ldi	r21, 0x04	; 4
     e5a:	5d 15       	cp	r21, r13
     e5c:	10 f4       	brcc	.+4      	; 0xe62 <main+0x242>
     e5e:	dd 24       	eor	r13, r13
     e60:	01 c0       	rjmp	.+2      	; 0xe64 <main+0x244>
     e62:	90 e0       	ldi	r25, 0x00	; 0
						value = 0;
					else
						fadeOutCnt = 0;

					fadeOutCnt++;
     e64:	d3 94       	inc	r13
					PWM_OUT(OCR1AL-value);
     e66:	80 91 88 00 	lds	r24, 0x0088
     e6a:	89 1b       	sub	r24, r25
     e6c:	80 93 88 00 	sts	0x0088, r24
				}
				timer_clear(1);
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	0e 94 77 07 	call	0xeee	; 0xeee <timer_clear>
				timer_set(1, 1);
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	41 e0       	ldi	r20, 0x01	; 1
     e7e:	50 e0       	ldi	r21, 0x00	; 0
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	0e 94 45 07 	call	0xe8a	; 0xe8a <timer_set>
     e88:	4e cf       	rjmp	.-356    	; 0xd26 <main+0x106>

00000e8a <timer_set>:

sys_timer timer_list[MAX_SYS_TIMER];

int timer_set(int timer_id, uint32 time_value) {

	if ((timer_id >= 0) && (timer_id < MAX_SYS_TIMER)) {
     e8a:	88 30       	cpi	r24, 0x08	; 8
     e8c:	91 05       	cpc	r25, r1
     e8e:	78 f4       	brcc	.+30     	; 0xeae <timer_set+0x24>
		//	asm("cli");
		timer_list[timer_id].value = time_value;
     e90:	fc 01       	movw	r30, r24
     e92:	ee 0f       	add	r30, r30
     e94:	ff 1f       	adc	r31, r31
     e96:	ee 0f       	add	r30, r30
     e98:	ff 1f       	adc	r31, r31
     e9a:	e8 0f       	add	r30, r24
     e9c:	f9 1f       	adc	r31, r25
     e9e:	ee 51       	subi	r30, 0x1E	; 30
     ea0:	fe 4f       	sbci	r31, 0xFE	; 254
     ea2:	41 83       	std	Z+1, r20	; 0x01
     ea4:	52 83       	std	Z+2, r21	; 0x02
     ea6:	63 83       	std	Z+3, r22	; 0x03
     ea8:	74 83       	std	Z+4, r23	; 0x04
		timer_list[timer_id].running = 1;
     eaa:	81 e0       	ldi	r24, 0x01	; 1
     eac:	80 83       	st	Z, r24
		//	asm("sei");
	}
	return 0;
}
     eae:	80 e0       	ldi	r24, 0x00	; 0
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	08 95       	ret

00000eb4 <timer_get>:

int timer_get(int timer_id) {
	if ((timer_id >= 0) && (timer_id < MAX_SYS_TIMER)) {
     eb4:	88 30       	cpi	r24, 0x08	; 8
     eb6:	91 05       	cpc	r25, r1
     eb8:	b0 f4       	brcc	.+44     	; 0xee6 <timer_get+0x32>
		if (timer_list[timer_id].running) {
     eba:	fc 01       	movw	r30, r24
     ebc:	ee 0f       	add	r30, r30
     ebe:	ff 1f       	adc	r31, r31
     ec0:	ee 0f       	add	r30, r30
     ec2:	ff 1f       	adc	r31, r31
     ec4:	e8 0f       	add	r30, r24
     ec6:	f9 1f       	adc	r31, r25
     ec8:	ee 51       	subi	r30, 0x1E	; 30
     eca:	fe 4f       	sbci	r31, 0xFE	; 254
     ecc:	80 81       	ld	r24, Z
     ece:	88 23       	and	r24, r24
     ed0:	51 f0       	breq	.+20     	; 0xee6 <timer_get+0x32>
     ed2:	20 e0       	ldi	r18, 0x00	; 0
     ed4:	30 e0       	ldi	r19, 0x00	; 0
     ed6:	81 81       	ldd	r24, Z+1	; 0x01
     ed8:	92 81       	ldd	r25, Z+2	; 0x02
     eda:	a3 81       	ldd	r26, Z+3	; 0x03
     edc:	b4 81       	ldd	r27, Z+4	; 0x04
     ede:	00 97       	sbiw	r24, 0x00	; 0
     ee0:	a1 05       	cpc	r26, r1
     ee2:	b1 05       	cpc	r27, r1
     ee4:	11 f0       	breq	.+4      	; 0xeea <timer_get+0x36>
     ee6:	21 e0       	ldi	r18, 0x01	; 1
     ee8:	30 e0       	ldi	r19, 0x00	; 0
			return 1;
	} else {
		// return as not fired.
		return 1;
	}
}
     eea:	c9 01       	movw	r24, r18
     eec:	08 95       	ret

00000eee <timer_clear>:

int timer_clear(int timer_id) {
	if ((timer_id >= 0) && (timer_id < MAX_SYS_TIMER)) {
     eee:	88 30       	cpi	r24, 0x08	; 8
     ef0:	91 05       	cpc	r25, r1
     ef2:	50 f4       	brcc	.+20     	; 0xf08 <timer_clear+0x1a>
		timer_list[timer_id].running = 0;
     ef4:	fc 01       	movw	r30, r24
     ef6:	ee 0f       	add	r30, r30
     ef8:	ff 1f       	adc	r31, r31
     efa:	ee 0f       	add	r30, r30
     efc:	ff 1f       	adc	r31, r31
     efe:	e8 0f       	add	r30, r24
     f00:	f9 1f       	adc	r31, r25
     f02:	ee 51       	subi	r30, 0x1E	; 30
     f04:	fe 4f       	sbci	r31, 0xFE	; 254
     f06:	10 82       	st	Z, r1
	}
	return 0;
}
     f08:	80 e0       	ldi	r24, 0x00	; 0
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	08 95       	ret

00000f0e <timer_init>:
/**
 initialize timer.

 use TIM0.
 */
void timer_init() {
     f0e:	e2 ee       	ldi	r30, 0xE2	; 226
     f10:	f1 e0       	ldi	r31, 0x01	; 1
	for (int i = 0; i < MAX_SYS_TIMER; i++) {
		timer_list[i].running = 0;
     f12:	10 82       	st	Z, r1
		timer_list[i].value = 0;
     f14:	11 82       	std	Z+1, r1	; 0x01
     f16:	12 82       	std	Z+2, r1	; 0x02
     f18:	13 82       	std	Z+3, r1	; 0x03
     f1a:	14 82       	std	Z+4, r1	; 0x04
     f1c:	35 96       	adiw	r30, 0x05	; 5
 initialize timer.

 use TIM0.
 */
void timer_init() {
	for (int i = 0; i < MAX_SYS_TIMER; i++) {
     f1e:	82 e0       	ldi	r24, 0x02	; 2
     f20:	ea 30       	cpi	r30, 0x0A	; 10
     f22:	f8 07       	cpc	r31, r24
     f24:	b1 f7       	brne	.-20     	; 0xf12 <timer_init+0x4>
	// Mode: Normal top=FFh
	// OC0 output: Disconnected

	// TIMER_1MS	// atmega8.
	// overflow interrupt setting. 1ms interval tick.
	TCCR0B = 0x05;
     f26:	85 e0       	ldi	r24, 0x05	; 5
     f28:	85 bd       	out	0x25, r24	; 37

//    TCNT0=0x69;
	TCNT0 = 0xF8;
     f2a:	88 ef       	ldi	r24, 0xF8	; 248
     f2c:	86 bd       	out	0x26, r24	; 38

	TIMSK0 = 0x01;
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	80 93 6e 00 	sts	0x006E, r24
	// 0x02: OCIE0 - timer0 compare match interrupt enable.
}
     f34:	08 95       	ret

00000f36 <__vector_16>:

ISR(TIMER0_OVF_vect) {
     f36:	1f 92       	push	r1
     f38:	0f 92       	push	r0
     f3a:	0f b6       	in	r0, 0x3f	; 63
     f3c:	0f 92       	push	r0
     f3e:	11 24       	eor	r1, r1
     f40:	8f 93       	push	r24
     f42:	9f 93       	push	r25
     f44:	af 93       	push	r26
     f46:	bf 93       	push	r27
     f48:	ef 93       	push	r30
     f4a:	ff 93       	push	r31
     f4c:	e3 ee       	ldi	r30, 0xE3	; 227
     f4e:	f1 e0       	ldi	r31, 0x01	; 1

	// 1ms timer.

	// timer decreasing.
	for (i = 0; i < MAX_SYS_TIMER; i++) {
		if (timer_list[i].value > 0) {
     f50:	80 81       	ld	r24, Z
     f52:	91 81       	ldd	r25, Z+1	; 0x01
     f54:	a2 81       	ldd	r26, Z+2	; 0x02
     f56:	b3 81       	ldd	r27, Z+3	; 0x03
     f58:	00 97       	sbiw	r24, 0x00	; 0
     f5a:	a1 05       	cpc	r26, r1
     f5c:	b1 05       	cpc	r27, r1
     f5e:	39 f0       	breq	.+14     	; 0xf6e <__vector_16+0x38>
			timer_list[i].value--;
     f60:	01 97       	sbiw	r24, 0x01	; 1
     f62:	a1 09       	sbc	r26, r1
     f64:	b1 09       	sbc	r27, r1
     f66:	80 83       	st	Z, r24
     f68:	91 83       	std	Z+1, r25	; 0x01
     f6a:	a2 83       	std	Z+2, r26	; 0x02
     f6c:	b3 83       	std	Z+3, r27	; 0x03
     f6e:	35 96       	adiw	r30, 0x05	; 5
//	_WDR();

	// 1ms timer.

	// timer decreasing.
	for (i = 0; i < MAX_SYS_TIMER; i++) {
     f70:	82 e0       	ldi	r24, 0x02	; 2
     f72:	eb 30       	cpi	r30, 0x0B	; 11
     f74:	f8 07       	cpc	r31, r24
     f76:	61 f7       	brne	.-40     	; 0xf50 <__vector_16+0x1a>
			timer_list[i].value--;
		}
	}

	// reset timer init.
	TCNT0 = 0xF8; // init value; only OVF int.
     f78:	88 ef       	ldi	r24, 0xF8	; 248
     f7a:	86 bd       	out	0x26, r24	; 38
}
     f7c:	ff 91       	pop	r31
     f7e:	ef 91       	pop	r30
     f80:	bf 91       	pop	r27
     f82:	af 91       	pop	r26
     f84:	9f 91       	pop	r25
     f86:	8f 91       	pop	r24
     f88:	0f 90       	pop	r0
     f8a:	0f be       	out	0x3f, r0	; 63
     f8c:	0f 90       	pop	r0
     f8e:	1f 90       	pop	r1
     f90:	18 95       	reti

00000f92 <__divmodhi4>:
     f92:	97 fb       	bst	r25, 7
     f94:	09 2e       	mov	r0, r25
     f96:	07 26       	eor	r0, r23
     f98:	0a d0       	rcall	.+20     	; 0xfae <__divmodhi4_neg1>
     f9a:	77 fd       	sbrc	r23, 7
     f9c:	04 d0       	rcall	.+8      	; 0xfa6 <__divmodhi4_neg2>
     f9e:	0c d0       	rcall	.+24     	; 0xfb8 <__udivmodhi4>
     fa0:	06 d0       	rcall	.+12     	; 0xfae <__divmodhi4_neg1>
     fa2:	00 20       	and	r0, r0
     fa4:	1a f4       	brpl	.+6      	; 0xfac <__divmodhi4_exit>

00000fa6 <__divmodhi4_neg2>:
     fa6:	70 95       	com	r23
     fa8:	61 95       	neg	r22
     faa:	7f 4f       	sbci	r23, 0xFF	; 255

00000fac <__divmodhi4_exit>:
     fac:	08 95       	ret

00000fae <__divmodhi4_neg1>:
     fae:	f6 f7       	brtc	.-4      	; 0xfac <__divmodhi4_exit>
     fb0:	90 95       	com	r25
     fb2:	81 95       	neg	r24
     fb4:	9f 4f       	sbci	r25, 0xFF	; 255
     fb6:	08 95       	ret

00000fb8 <__udivmodhi4>:
     fb8:	aa 1b       	sub	r26, r26
     fba:	bb 1b       	sub	r27, r27
     fbc:	51 e1       	ldi	r21, 0x11	; 17
     fbe:	07 c0       	rjmp	.+14     	; 0xfce <__udivmodhi4_ep>

00000fc0 <__udivmodhi4_loop>:
     fc0:	aa 1f       	adc	r26, r26
     fc2:	bb 1f       	adc	r27, r27
     fc4:	a6 17       	cp	r26, r22
     fc6:	b7 07       	cpc	r27, r23
     fc8:	10 f0       	brcs	.+4      	; 0xfce <__udivmodhi4_ep>
     fca:	a6 1b       	sub	r26, r22
     fcc:	b7 0b       	sbc	r27, r23

00000fce <__udivmodhi4_ep>:
     fce:	88 1f       	adc	r24, r24
     fd0:	99 1f       	adc	r25, r25
     fd2:	5a 95       	dec	r21
     fd4:	a9 f7       	brne	.-22     	; 0xfc0 <__udivmodhi4_loop>
     fd6:	80 95       	com	r24
     fd8:	90 95       	com	r25
     fda:	bc 01       	movw	r22, r24
     fdc:	cd 01       	movw	r24, r26
     fde:	08 95       	ret

00000fe0 <isspace>:
     fe0:	91 11       	cpse	r25, r1
     fe2:	1f c2       	rjmp	.+1086   	; 0x1422 <__ctype_isfalse>
     fe4:	80 32       	cpi	r24, 0x20	; 32
     fe6:	19 f0       	breq	.+6      	; 0xfee <isspace+0xe>
     fe8:	89 50       	subi	r24, 0x09	; 9
     fea:	85 50       	subi	r24, 0x05	; 5
     fec:	d0 f7       	brcc	.-12     	; 0xfe2 <isspace+0x2>
     fee:	08 95       	ret

00000ff0 <printf_P>:
     ff0:	a0 e0       	ldi	r26, 0x00	; 0
     ff2:	b0 e0       	ldi	r27, 0x00	; 0
     ff4:	ee ef       	ldi	r30, 0xFE	; 254
     ff6:	f7 e0       	ldi	r31, 0x07	; 7
     ff8:	0c 94 c4 0a 	jmp	0x1588	; 0x1588 <__prologue_saves__+0x20>
     ffc:	fe 01       	movw	r30, r28
     ffe:	35 96       	adiw	r30, 0x05	; 5
    1000:	61 91       	ld	r22, Z+
    1002:	71 91       	ld	r23, Z+
    1004:	a0 91 0c 02 	lds	r26, 0x020C
    1008:	b0 91 0d 02 	lds	r27, 0x020D
    100c:	13 96       	adiw	r26, 0x03	; 3
    100e:	8c 91       	ld	r24, X
    1010:	13 97       	sbiw	r26, 0x03	; 3
    1012:	88 60       	ori	r24, 0x08	; 8
    1014:	13 96       	adiw	r26, 0x03	; 3
    1016:	8c 93       	st	X, r24
    1018:	80 91 0c 02 	lds	r24, 0x020C
    101c:	90 91 0d 02 	lds	r25, 0x020D
    1020:	af 01       	movw	r20, r30
    1022:	0e 94 1e 08 	call	0x103c	; 0x103c <vfprintf>
    1026:	e0 91 0c 02 	lds	r30, 0x020C
    102a:	f0 91 0d 02 	lds	r31, 0x020D
    102e:	23 81       	ldd	r18, Z+3	; 0x03
    1030:	27 7f       	andi	r18, 0xF7	; 247
    1032:	23 83       	std	Z+3, r18	; 0x03
    1034:	20 96       	adiw	r28, 0x00	; 0
    1036:	e2 e0       	ldi	r30, 0x02	; 2
    1038:	0c 94 e0 0a 	jmp	0x15c0	; 0x15c0 <__epilogue_restores__+0x20>

0000103c <vfprintf>:
    103c:	ab e0       	ldi	r26, 0x0B	; 11
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e4 e2       	ldi	r30, 0x24	; 36
    1042:	f8 e0       	ldi	r31, 0x08	; 8
    1044:	0c 94 b4 0a 	jmp	0x1568	; 0x1568 <__prologue_saves__>
    1048:	3c 01       	movw	r6, r24
    104a:	2b 01       	movw	r4, r22
    104c:	5a 01       	movw	r10, r20
    104e:	fc 01       	movw	r30, r24
    1050:	17 82       	std	Z+7, r1	; 0x07
    1052:	16 82       	std	Z+6, r1	; 0x06
    1054:	83 81       	ldd	r24, Z+3	; 0x03
    1056:	81 fd       	sbrc	r24, 1
    1058:	03 c0       	rjmp	.+6      	; 0x1060 <vfprintf+0x24>
    105a:	6f ef       	ldi	r22, 0xFF	; 255
    105c:	7f ef       	ldi	r23, 0xFF	; 255
    105e:	c6 c1       	rjmp	.+908    	; 0x13ec <vfprintf+0x3b0>
    1060:	9a e0       	ldi	r25, 0x0A	; 10
    1062:	89 2e       	mov	r8, r25
    1064:	1e 01       	movw	r2, r28
    1066:	08 94       	sec
    1068:	21 1c       	adc	r2, r1
    106a:	31 1c       	adc	r3, r1
    106c:	f3 01       	movw	r30, r6
    106e:	23 81       	ldd	r18, Z+3	; 0x03
    1070:	f2 01       	movw	r30, r4
    1072:	23 fd       	sbrc	r18, 3
    1074:	85 91       	lpm	r24, Z+
    1076:	23 ff       	sbrs	r18, 3
    1078:	81 91       	ld	r24, Z+
    107a:	2f 01       	movw	r4, r30
    107c:	88 23       	and	r24, r24
    107e:	09 f4       	brne	.+2      	; 0x1082 <vfprintf+0x46>
    1080:	b2 c1       	rjmp	.+868    	; 0x13e6 <vfprintf+0x3aa>
    1082:	85 32       	cpi	r24, 0x25	; 37
    1084:	39 f4       	brne	.+14     	; 0x1094 <vfprintf+0x58>
    1086:	23 fd       	sbrc	r18, 3
    1088:	85 91       	lpm	r24, Z+
    108a:	23 ff       	sbrs	r18, 3
    108c:	81 91       	ld	r24, Z+
    108e:	2f 01       	movw	r4, r30
    1090:	85 32       	cpi	r24, 0x25	; 37
    1092:	29 f4       	brne	.+10     	; 0x109e <vfprintf+0x62>
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	b3 01       	movw	r22, r6
    1098:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    109c:	e7 cf       	rjmp	.-50     	; 0x106c <vfprintf+0x30>
    109e:	98 2f       	mov	r25, r24
    10a0:	ff 24       	eor	r15, r15
    10a2:	ee 24       	eor	r14, r14
    10a4:	99 24       	eor	r9, r9
    10a6:	ff e1       	ldi	r31, 0x1F	; 31
    10a8:	ff 15       	cp	r31, r15
    10aa:	d0 f0       	brcs	.+52     	; 0x10e0 <vfprintf+0xa4>
    10ac:	9b 32       	cpi	r25, 0x2B	; 43
    10ae:	69 f0       	breq	.+26     	; 0x10ca <vfprintf+0x8e>
    10b0:	9c 32       	cpi	r25, 0x2C	; 44
    10b2:	28 f4       	brcc	.+10     	; 0x10be <vfprintf+0x82>
    10b4:	90 32       	cpi	r25, 0x20	; 32
    10b6:	59 f0       	breq	.+22     	; 0x10ce <vfprintf+0x92>
    10b8:	93 32       	cpi	r25, 0x23	; 35
    10ba:	91 f4       	brne	.+36     	; 0x10e0 <vfprintf+0xa4>
    10bc:	0e c0       	rjmp	.+28     	; 0x10da <vfprintf+0x9e>
    10be:	9d 32       	cpi	r25, 0x2D	; 45
    10c0:	49 f0       	breq	.+18     	; 0x10d4 <vfprintf+0x98>
    10c2:	90 33       	cpi	r25, 0x30	; 48
    10c4:	69 f4       	brne	.+26     	; 0x10e0 <vfprintf+0xa4>
    10c6:	41 e0       	ldi	r20, 0x01	; 1
    10c8:	24 c0       	rjmp	.+72     	; 0x1112 <vfprintf+0xd6>
    10ca:	52 e0       	ldi	r21, 0x02	; 2
    10cc:	f5 2a       	or	r15, r21
    10ce:	84 e0       	ldi	r24, 0x04	; 4
    10d0:	f8 2a       	or	r15, r24
    10d2:	28 c0       	rjmp	.+80     	; 0x1124 <vfprintf+0xe8>
    10d4:	98 e0       	ldi	r25, 0x08	; 8
    10d6:	f9 2a       	or	r15, r25
    10d8:	25 c0       	rjmp	.+74     	; 0x1124 <vfprintf+0xe8>
    10da:	e0 e1       	ldi	r30, 0x10	; 16
    10dc:	fe 2a       	or	r15, r30
    10de:	22 c0       	rjmp	.+68     	; 0x1124 <vfprintf+0xe8>
    10e0:	f7 fc       	sbrc	r15, 7
    10e2:	29 c0       	rjmp	.+82     	; 0x1136 <vfprintf+0xfa>
    10e4:	89 2f       	mov	r24, r25
    10e6:	80 53       	subi	r24, 0x30	; 48
    10e8:	8a 30       	cpi	r24, 0x0A	; 10
    10ea:	70 f4       	brcc	.+28     	; 0x1108 <vfprintf+0xcc>
    10ec:	f6 fe       	sbrs	r15, 6
    10ee:	05 c0       	rjmp	.+10     	; 0x10fa <vfprintf+0xbe>
    10f0:	98 9c       	mul	r9, r8
    10f2:	90 2c       	mov	r9, r0
    10f4:	11 24       	eor	r1, r1
    10f6:	98 0e       	add	r9, r24
    10f8:	15 c0       	rjmp	.+42     	; 0x1124 <vfprintf+0xe8>
    10fa:	e8 9c       	mul	r14, r8
    10fc:	e0 2c       	mov	r14, r0
    10fe:	11 24       	eor	r1, r1
    1100:	e8 0e       	add	r14, r24
    1102:	f0 e2       	ldi	r31, 0x20	; 32
    1104:	ff 2a       	or	r15, r31
    1106:	0e c0       	rjmp	.+28     	; 0x1124 <vfprintf+0xe8>
    1108:	9e 32       	cpi	r25, 0x2E	; 46
    110a:	29 f4       	brne	.+10     	; 0x1116 <vfprintf+0xda>
    110c:	f6 fc       	sbrc	r15, 6
    110e:	6b c1       	rjmp	.+726    	; 0x13e6 <vfprintf+0x3aa>
    1110:	40 e4       	ldi	r20, 0x40	; 64
    1112:	f4 2a       	or	r15, r20
    1114:	07 c0       	rjmp	.+14     	; 0x1124 <vfprintf+0xe8>
    1116:	9c 36       	cpi	r25, 0x6C	; 108
    1118:	19 f4       	brne	.+6      	; 0x1120 <vfprintf+0xe4>
    111a:	50 e8       	ldi	r21, 0x80	; 128
    111c:	f5 2a       	or	r15, r21
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <vfprintf+0xe8>
    1120:	98 36       	cpi	r25, 0x68	; 104
    1122:	49 f4       	brne	.+18     	; 0x1136 <vfprintf+0xfa>
    1124:	f2 01       	movw	r30, r4
    1126:	23 fd       	sbrc	r18, 3
    1128:	95 91       	lpm	r25, Z+
    112a:	23 ff       	sbrs	r18, 3
    112c:	91 91       	ld	r25, Z+
    112e:	2f 01       	movw	r4, r30
    1130:	99 23       	and	r25, r25
    1132:	09 f0       	breq	.+2      	; 0x1136 <vfprintf+0xfa>
    1134:	b8 cf       	rjmp	.-144    	; 0x10a6 <vfprintf+0x6a>
    1136:	89 2f       	mov	r24, r25
    1138:	85 54       	subi	r24, 0x45	; 69
    113a:	83 30       	cpi	r24, 0x03	; 3
    113c:	18 f0       	brcs	.+6      	; 0x1144 <vfprintf+0x108>
    113e:	80 52       	subi	r24, 0x20	; 32
    1140:	83 30       	cpi	r24, 0x03	; 3
    1142:	38 f4       	brcc	.+14     	; 0x1152 <vfprintf+0x116>
    1144:	44 e0       	ldi	r20, 0x04	; 4
    1146:	50 e0       	ldi	r21, 0x00	; 0
    1148:	a4 0e       	add	r10, r20
    114a:	b5 1e       	adc	r11, r21
    114c:	5f e3       	ldi	r21, 0x3F	; 63
    114e:	59 83       	std	Y+1, r21	; 0x01
    1150:	0f c0       	rjmp	.+30     	; 0x1170 <vfprintf+0x134>
    1152:	93 36       	cpi	r25, 0x63	; 99
    1154:	31 f0       	breq	.+12     	; 0x1162 <vfprintf+0x126>
    1156:	93 37       	cpi	r25, 0x73	; 115
    1158:	79 f0       	breq	.+30     	; 0x1178 <vfprintf+0x13c>
    115a:	93 35       	cpi	r25, 0x53	; 83
    115c:	09 f0       	breq	.+2      	; 0x1160 <vfprintf+0x124>
    115e:	56 c0       	rjmp	.+172    	; 0x120c <vfprintf+0x1d0>
    1160:	20 c0       	rjmp	.+64     	; 0x11a2 <vfprintf+0x166>
    1162:	f5 01       	movw	r30, r10
    1164:	80 81       	ld	r24, Z
    1166:	89 83       	std	Y+1, r24	; 0x01
    1168:	42 e0       	ldi	r20, 0x02	; 2
    116a:	50 e0       	ldi	r21, 0x00	; 0
    116c:	a4 0e       	add	r10, r20
    116e:	b5 1e       	adc	r11, r21
    1170:	61 01       	movw	r12, r2
    1172:	01 e0       	ldi	r16, 0x01	; 1
    1174:	10 e0       	ldi	r17, 0x00	; 0
    1176:	12 c0       	rjmp	.+36     	; 0x119c <vfprintf+0x160>
    1178:	f5 01       	movw	r30, r10
    117a:	c0 80       	ld	r12, Z
    117c:	d1 80       	ldd	r13, Z+1	; 0x01
    117e:	f6 fc       	sbrc	r15, 6
    1180:	03 c0       	rjmp	.+6      	; 0x1188 <vfprintf+0x14c>
    1182:	6f ef       	ldi	r22, 0xFF	; 255
    1184:	7f ef       	ldi	r23, 0xFF	; 255
    1186:	02 c0       	rjmp	.+4      	; 0x118c <vfprintf+0x150>
    1188:	69 2d       	mov	r22, r9
    118a:	70 e0       	ldi	r23, 0x00	; 0
    118c:	42 e0       	ldi	r20, 0x02	; 2
    118e:	50 e0       	ldi	r21, 0x00	; 0
    1190:	a4 0e       	add	r10, r20
    1192:	b5 1e       	adc	r11, r21
    1194:	c6 01       	movw	r24, r12
    1196:	0e 94 1f 0a 	call	0x143e	; 0x143e <strnlen>
    119a:	8c 01       	movw	r16, r24
    119c:	5f e7       	ldi	r21, 0x7F	; 127
    119e:	f5 22       	and	r15, r21
    11a0:	14 c0       	rjmp	.+40     	; 0x11ca <vfprintf+0x18e>
    11a2:	f5 01       	movw	r30, r10
    11a4:	c0 80       	ld	r12, Z
    11a6:	d1 80       	ldd	r13, Z+1	; 0x01
    11a8:	f6 fc       	sbrc	r15, 6
    11aa:	03 c0       	rjmp	.+6      	; 0x11b2 <vfprintf+0x176>
    11ac:	6f ef       	ldi	r22, 0xFF	; 255
    11ae:	7f ef       	ldi	r23, 0xFF	; 255
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <vfprintf+0x17a>
    11b2:	69 2d       	mov	r22, r9
    11b4:	70 e0       	ldi	r23, 0x00	; 0
    11b6:	42 e0       	ldi	r20, 0x02	; 2
    11b8:	50 e0       	ldi	r21, 0x00	; 0
    11ba:	a4 0e       	add	r10, r20
    11bc:	b5 1e       	adc	r11, r21
    11be:	c6 01       	movw	r24, r12
    11c0:	0e 94 14 0a 	call	0x1428	; 0x1428 <strnlen_P>
    11c4:	8c 01       	movw	r16, r24
    11c6:	50 e8       	ldi	r21, 0x80	; 128
    11c8:	f5 2a       	or	r15, r21
    11ca:	f3 fe       	sbrs	r15, 3
    11cc:	07 c0       	rjmp	.+14     	; 0x11dc <vfprintf+0x1a0>
    11ce:	1a c0       	rjmp	.+52     	; 0x1204 <vfprintf+0x1c8>
    11d0:	80 e2       	ldi	r24, 0x20	; 32
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	b3 01       	movw	r22, r6
    11d6:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    11da:	ea 94       	dec	r14
    11dc:	8e 2d       	mov	r24, r14
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	08 17       	cp	r16, r24
    11e2:	19 07       	cpc	r17, r25
    11e4:	a8 f3       	brcs	.-22     	; 0x11d0 <vfprintf+0x194>
    11e6:	0e c0       	rjmp	.+28     	; 0x1204 <vfprintf+0x1c8>
    11e8:	f6 01       	movw	r30, r12
    11ea:	f7 fc       	sbrc	r15, 7
    11ec:	85 91       	lpm	r24, Z+
    11ee:	f7 fe       	sbrs	r15, 7
    11f0:	81 91       	ld	r24, Z+
    11f2:	6f 01       	movw	r12, r30
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	b3 01       	movw	r22, r6
    11f8:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    11fc:	e1 10       	cpse	r14, r1
    11fe:	ea 94       	dec	r14
    1200:	01 50       	subi	r16, 0x01	; 1
    1202:	10 40       	sbci	r17, 0x00	; 0
    1204:	01 15       	cp	r16, r1
    1206:	11 05       	cpc	r17, r1
    1208:	79 f7       	brne	.-34     	; 0x11e8 <vfprintf+0x1ac>
    120a:	ea c0       	rjmp	.+468    	; 0x13e0 <vfprintf+0x3a4>
    120c:	94 36       	cpi	r25, 0x64	; 100
    120e:	11 f0       	breq	.+4      	; 0x1214 <vfprintf+0x1d8>
    1210:	99 36       	cpi	r25, 0x69	; 105
    1212:	69 f5       	brne	.+90     	; 0x126e <vfprintf+0x232>
    1214:	f7 fe       	sbrs	r15, 7
    1216:	08 c0       	rjmp	.+16     	; 0x1228 <vfprintf+0x1ec>
    1218:	f5 01       	movw	r30, r10
    121a:	20 81       	ld	r18, Z
    121c:	31 81       	ldd	r19, Z+1	; 0x01
    121e:	42 81       	ldd	r20, Z+2	; 0x02
    1220:	53 81       	ldd	r21, Z+3	; 0x03
    1222:	84 e0       	ldi	r24, 0x04	; 4
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	0a c0       	rjmp	.+20     	; 0x123c <vfprintf+0x200>
    1228:	f5 01       	movw	r30, r10
    122a:	80 81       	ld	r24, Z
    122c:	91 81       	ldd	r25, Z+1	; 0x01
    122e:	9c 01       	movw	r18, r24
    1230:	44 27       	eor	r20, r20
    1232:	37 fd       	sbrc	r19, 7
    1234:	40 95       	com	r20
    1236:	54 2f       	mov	r21, r20
    1238:	82 e0       	ldi	r24, 0x02	; 2
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	a8 0e       	add	r10, r24
    123e:	b9 1e       	adc	r11, r25
    1240:	9f e6       	ldi	r25, 0x6F	; 111
    1242:	f9 22       	and	r15, r25
    1244:	57 ff       	sbrs	r21, 7
    1246:	09 c0       	rjmp	.+18     	; 0x125a <vfprintf+0x21e>
    1248:	50 95       	com	r21
    124a:	40 95       	com	r20
    124c:	30 95       	com	r19
    124e:	21 95       	neg	r18
    1250:	3f 4f       	sbci	r19, 0xFF	; 255
    1252:	4f 4f       	sbci	r20, 0xFF	; 255
    1254:	5f 4f       	sbci	r21, 0xFF	; 255
    1256:	e0 e8       	ldi	r30, 0x80	; 128
    1258:	fe 2a       	or	r15, r30
    125a:	ca 01       	movw	r24, r20
    125c:	b9 01       	movw	r22, r18
    125e:	a1 01       	movw	r20, r2
    1260:	2a e0       	ldi	r18, 0x0A	; 10
    1262:	30 e0       	ldi	r19, 0x00	; 0
    1264:	0e 94 56 0a 	call	0x14ac	; 0x14ac <__ultoa_invert>
    1268:	d8 2e       	mov	r13, r24
    126a:	d2 18       	sub	r13, r2
    126c:	40 c0       	rjmp	.+128    	; 0x12ee <vfprintf+0x2b2>
    126e:	95 37       	cpi	r25, 0x75	; 117
    1270:	29 f4       	brne	.+10     	; 0x127c <vfprintf+0x240>
    1272:	1f 2d       	mov	r17, r15
    1274:	1f 7e       	andi	r17, 0xEF	; 239
    1276:	2a e0       	ldi	r18, 0x0A	; 10
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	1d c0       	rjmp	.+58     	; 0x12b6 <vfprintf+0x27a>
    127c:	1f 2d       	mov	r17, r15
    127e:	19 7f       	andi	r17, 0xF9	; 249
    1280:	9f 36       	cpi	r25, 0x6F	; 111
    1282:	61 f0       	breq	.+24     	; 0x129c <vfprintf+0x260>
    1284:	90 37       	cpi	r25, 0x70	; 112
    1286:	20 f4       	brcc	.+8      	; 0x1290 <vfprintf+0x254>
    1288:	98 35       	cpi	r25, 0x58	; 88
    128a:	09 f0       	breq	.+2      	; 0x128e <vfprintf+0x252>
    128c:	ac c0       	rjmp	.+344    	; 0x13e6 <vfprintf+0x3aa>
    128e:	0f c0       	rjmp	.+30     	; 0x12ae <vfprintf+0x272>
    1290:	90 37       	cpi	r25, 0x70	; 112
    1292:	39 f0       	breq	.+14     	; 0x12a2 <vfprintf+0x266>
    1294:	98 37       	cpi	r25, 0x78	; 120
    1296:	09 f0       	breq	.+2      	; 0x129a <vfprintf+0x25e>
    1298:	a6 c0       	rjmp	.+332    	; 0x13e6 <vfprintf+0x3aa>
    129a:	04 c0       	rjmp	.+8      	; 0x12a4 <vfprintf+0x268>
    129c:	28 e0       	ldi	r18, 0x08	; 8
    129e:	30 e0       	ldi	r19, 0x00	; 0
    12a0:	0a c0       	rjmp	.+20     	; 0x12b6 <vfprintf+0x27a>
    12a2:	10 61       	ori	r17, 0x10	; 16
    12a4:	14 fd       	sbrc	r17, 4
    12a6:	14 60       	ori	r17, 0x04	; 4
    12a8:	20 e1       	ldi	r18, 0x10	; 16
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	04 c0       	rjmp	.+8      	; 0x12b6 <vfprintf+0x27a>
    12ae:	14 fd       	sbrc	r17, 4
    12b0:	16 60       	ori	r17, 0x06	; 6
    12b2:	20 e1       	ldi	r18, 0x10	; 16
    12b4:	32 e0       	ldi	r19, 0x02	; 2
    12b6:	17 ff       	sbrs	r17, 7
    12b8:	08 c0       	rjmp	.+16     	; 0x12ca <vfprintf+0x28e>
    12ba:	f5 01       	movw	r30, r10
    12bc:	60 81       	ld	r22, Z
    12be:	71 81       	ldd	r23, Z+1	; 0x01
    12c0:	82 81       	ldd	r24, Z+2	; 0x02
    12c2:	93 81       	ldd	r25, Z+3	; 0x03
    12c4:	44 e0       	ldi	r20, 0x04	; 4
    12c6:	50 e0       	ldi	r21, 0x00	; 0
    12c8:	08 c0       	rjmp	.+16     	; 0x12da <vfprintf+0x29e>
    12ca:	f5 01       	movw	r30, r10
    12cc:	80 81       	ld	r24, Z
    12ce:	91 81       	ldd	r25, Z+1	; 0x01
    12d0:	bc 01       	movw	r22, r24
    12d2:	80 e0       	ldi	r24, 0x00	; 0
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	42 e0       	ldi	r20, 0x02	; 2
    12d8:	50 e0       	ldi	r21, 0x00	; 0
    12da:	a4 0e       	add	r10, r20
    12dc:	b5 1e       	adc	r11, r21
    12de:	a1 01       	movw	r20, r2
    12e0:	0e 94 56 0a 	call	0x14ac	; 0x14ac <__ultoa_invert>
    12e4:	d8 2e       	mov	r13, r24
    12e6:	d2 18       	sub	r13, r2
    12e8:	8f e7       	ldi	r24, 0x7F	; 127
    12ea:	f8 2e       	mov	r15, r24
    12ec:	f1 22       	and	r15, r17
    12ee:	f6 fe       	sbrs	r15, 6
    12f0:	0b c0       	rjmp	.+22     	; 0x1308 <vfprintf+0x2cc>
    12f2:	5e ef       	ldi	r21, 0xFE	; 254
    12f4:	f5 22       	and	r15, r21
    12f6:	d9 14       	cp	r13, r9
    12f8:	38 f4       	brcc	.+14     	; 0x1308 <vfprintf+0x2cc>
    12fa:	f4 fe       	sbrs	r15, 4
    12fc:	07 c0       	rjmp	.+14     	; 0x130c <vfprintf+0x2d0>
    12fe:	f2 fc       	sbrc	r15, 2
    1300:	05 c0       	rjmp	.+10     	; 0x130c <vfprintf+0x2d0>
    1302:	8f ee       	ldi	r24, 0xEF	; 239
    1304:	f8 22       	and	r15, r24
    1306:	02 c0       	rjmp	.+4      	; 0x130c <vfprintf+0x2d0>
    1308:	1d 2d       	mov	r17, r13
    130a:	01 c0       	rjmp	.+2      	; 0x130e <vfprintf+0x2d2>
    130c:	19 2d       	mov	r17, r9
    130e:	f4 fe       	sbrs	r15, 4
    1310:	0d c0       	rjmp	.+26     	; 0x132c <vfprintf+0x2f0>
    1312:	fe 01       	movw	r30, r28
    1314:	ed 0d       	add	r30, r13
    1316:	f1 1d       	adc	r31, r1
    1318:	80 81       	ld	r24, Z
    131a:	80 33       	cpi	r24, 0x30	; 48
    131c:	19 f4       	brne	.+6      	; 0x1324 <vfprintf+0x2e8>
    131e:	99 ee       	ldi	r25, 0xE9	; 233
    1320:	f9 22       	and	r15, r25
    1322:	08 c0       	rjmp	.+16     	; 0x1334 <vfprintf+0x2f8>
    1324:	1f 5f       	subi	r17, 0xFF	; 255
    1326:	f2 fe       	sbrs	r15, 2
    1328:	05 c0       	rjmp	.+10     	; 0x1334 <vfprintf+0x2f8>
    132a:	03 c0       	rjmp	.+6      	; 0x1332 <vfprintf+0x2f6>
    132c:	8f 2d       	mov	r24, r15
    132e:	86 78       	andi	r24, 0x86	; 134
    1330:	09 f0       	breq	.+2      	; 0x1334 <vfprintf+0x2f8>
    1332:	1f 5f       	subi	r17, 0xFF	; 255
    1334:	0f 2d       	mov	r16, r15
    1336:	f3 fc       	sbrc	r15, 3
    1338:	14 c0       	rjmp	.+40     	; 0x1362 <vfprintf+0x326>
    133a:	f0 fe       	sbrs	r15, 0
    133c:	0f c0       	rjmp	.+30     	; 0x135c <vfprintf+0x320>
    133e:	1e 15       	cp	r17, r14
    1340:	10 f0       	brcs	.+4      	; 0x1346 <vfprintf+0x30a>
    1342:	9d 2c       	mov	r9, r13
    1344:	0b c0       	rjmp	.+22     	; 0x135c <vfprintf+0x320>
    1346:	9d 2c       	mov	r9, r13
    1348:	9e 0c       	add	r9, r14
    134a:	91 1a       	sub	r9, r17
    134c:	1e 2d       	mov	r17, r14
    134e:	06 c0       	rjmp	.+12     	; 0x135c <vfprintf+0x320>
    1350:	80 e2       	ldi	r24, 0x20	; 32
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	b3 01       	movw	r22, r6
    1356:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    135a:	1f 5f       	subi	r17, 0xFF	; 255
    135c:	1e 15       	cp	r17, r14
    135e:	c0 f3       	brcs	.-16     	; 0x1350 <vfprintf+0x314>
    1360:	04 c0       	rjmp	.+8      	; 0x136a <vfprintf+0x32e>
    1362:	1e 15       	cp	r17, r14
    1364:	10 f4       	brcc	.+4      	; 0x136a <vfprintf+0x32e>
    1366:	e1 1a       	sub	r14, r17
    1368:	01 c0       	rjmp	.+2      	; 0x136c <vfprintf+0x330>
    136a:	ee 24       	eor	r14, r14
    136c:	04 ff       	sbrs	r16, 4
    136e:	0f c0       	rjmp	.+30     	; 0x138e <vfprintf+0x352>
    1370:	80 e3       	ldi	r24, 0x30	; 48
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	b3 01       	movw	r22, r6
    1376:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    137a:	02 ff       	sbrs	r16, 2
    137c:	1d c0       	rjmp	.+58     	; 0x13b8 <vfprintf+0x37c>
    137e:	01 fd       	sbrc	r16, 1
    1380:	03 c0       	rjmp	.+6      	; 0x1388 <vfprintf+0x34c>
    1382:	88 e7       	ldi	r24, 0x78	; 120
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	0e c0       	rjmp	.+28     	; 0x13a4 <vfprintf+0x368>
    1388:	88 e5       	ldi	r24, 0x58	; 88
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	0b c0       	rjmp	.+22     	; 0x13a4 <vfprintf+0x368>
    138e:	80 2f       	mov	r24, r16
    1390:	86 78       	andi	r24, 0x86	; 134
    1392:	91 f0       	breq	.+36     	; 0x13b8 <vfprintf+0x37c>
    1394:	01 ff       	sbrs	r16, 1
    1396:	02 c0       	rjmp	.+4      	; 0x139c <vfprintf+0x360>
    1398:	8b e2       	ldi	r24, 0x2B	; 43
    139a:	01 c0       	rjmp	.+2      	; 0x139e <vfprintf+0x362>
    139c:	80 e2       	ldi	r24, 0x20	; 32
    139e:	f7 fc       	sbrc	r15, 7
    13a0:	8d e2       	ldi	r24, 0x2D	; 45
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	b3 01       	movw	r22, r6
    13a6:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13aa:	06 c0       	rjmp	.+12     	; 0x13b8 <vfprintf+0x37c>
    13ac:	80 e3       	ldi	r24, 0x30	; 48
    13ae:	90 e0       	ldi	r25, 0x00	; 0
    13b0:	b3 01       	movw	r22, r6
    13b2:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13b6:	9a 94       	dec	r9
    13b8:	d9 14       	cp	r13, r9
    13ba:	c0 f3       	brcs	.-16     	; 0x13ac <vfprintf+0x370>
    13bc:	da 94       	dec	r13
    13be:	f1 01       	movw	r30, r2
    13c0:	ed 0d       	add	r30, r13
    13c2:	f1 1d       	adc	r31, r1
    13c4:	80 81       	ld	r24, Z
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	b3 01       	movw	r22, r6
    13ca:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13ce:	dd 20       	and	r13, r13
    13d0:	a9 f7       	brne	.-22     	; 0x13bc <vfprintf+0x380>
    13d2:	06 c0       	rjmp	.+12     	; 0x13e0 <vfprintf+0x3a4>
    13d4:	80 e2       	ldi	r24, 0x20	; 32
    13d6:	90 e0       	ldi	r25, 0x00	; 0
    13d8:	b3 01       	movw	r22, r6
    13da:	0e 94 2a 0a 	call	0x1454	; 0x1454 <fputc>
    13de:	ea 94       	dec	r14
    13e0:	ee 20       	and	r14, r14
    13e2:	c1 f7       	brne	.-16     	; 0x13d4 <vfprintf+0x398>
    13e4:	43 ce       	rjmp	.-890    	; 0x106c <vfprintf+0x30>
    13e6:	f3 01       	movw	r30, r6
    13e8:	66 81       	ldd	r22, Z+6	; 0x06
    13ea:	77 81       	ldd	r23, Z+7	; 0x07
    13ec:	cb 01       	movw	r24, r22
    13ee:	2b 96       	adiw	r28, 0x0b	; 11
    13f0:	e2 e1       	ldi	r30, 0x12	; 18
    13f2:	0c 94 d0 0a 	jmp	0x15a0	; 0x15a0 <__epilogue_restores__>

000013f6 <__eerd_byte_m328p>:
    13f6:	f9 99       	sbic	0x1f, 1	; 31
    13f8:	fe cf       	rjmp	.-4      	; 0x13f6 <__eerd_byte_m328p>
    13fa:	92 bd       	out	0x22, r25	; 34
    13fc:	81 bd       	out	0x21, r24	; 33
    13fe:	f8 9a       	sbi	0x1f, 0	; 31
    1400:	99 27       	eor	r25, r25
    1402:	80 b5       	in	r24, 0x20	; 32
    1404:	08 95       	ret

00001406 <__eewr_byte_m328p>:
    1406:	26 2f       	mov	r18, r22

00001408 <__eewr_r18_m328p>:
    1408:	f9 99       	sbic	0x1f, 1	; 31
    140a:	fe cf       	rjmp	.-4      	; 0x1408 <__eewr_r18_m328p>
    140c:	1f ba       	out	0x1f, r1	; 31
    140e:	92 bd       	out	0x22, r25	; 34
    1410:	81 bd       	out	0x21, r24	; 33
    1412:	20 bd       	out	0x20, r18	; 32
    1414:	0f b6       	in	r0, 0x3f	; 63
    1416:	f8 94       	cli
    1418:	fa 9a       	sbi	0x1f, 2	; 31
    141a:	f9 9a       	sbi	0x1f, 1	; 31
    141c:	0f be       	out	0x3f, r0	; 63
    141e:	01 96       	adiw	r24, 0x01	; 1
    1420:	08 95       	ret

00001422 <__ctype_isfalse>:
    1422:	99 27       	eor	r25, r25
    1424:	88 27       	eor	r24, r24

00001426 <__ctype_istrue>:
    1426:	08 95       	ret

00001428 <strnlen_P>:
    1428:	fc 01       	movw	r30, r24
    142a:	05 90       	lpm	r0, Z+
    142c:	61 50       	subi	r22, 0x01	; 1
    142e:	70 40       	sbci	r23, 0x00	; 0
    1430:	01 10       	cpse	r0, r1
    1432:	d8 f7       	brcc	.-10     	; 0x142a <strnlen_P+0x2>
    1434:	80 95       	com	r24
    1436:	90 95       	com	r25
    1438:	8e 0f       	add	r24, r30
    143a:	9f 1f       	adc	r25, r31
    143c:	08 95       	ret

0000143e <strnlen>:
    143e:	fc 01       	movw	r30, r24
    1440:	61 50       	subi	r22, 0x01	; 1
    1442:	70 40       	sbci	r23, 0x00	; 0
    1444:	01 90       	ld	r0, Z+
    1446:	01 10       	cpse	r0, r1
    1448:	d8 f7       	brcc	.-10     	; 0x1440 <strnlen+0x2>
    144a:	80 95       	com	r24
    144c:	90 95       	com	r25
    144e:	8e 0f       	add	r24, r30
    1450:	9f 1f       	adc	r25, r31
    1452:	08 95       	ret

00001454 <fputc>:
    1454:	0f 93       	push	r16
    1456:	1f 93       	push	r17
    1458:	cf 93       	push	r28
    145a:	df 93       	push	r29
    145c:	8c 01       	movw	r16, r24
    145e:	eb 01       	movw	r28, r22
    1460:	8b 81       	ldd	r24, Y+3	; 0x03
    1462:	81 ff       	sbrs	r24, 1
    1464:	1b c0       	rjmp	.+54     	; 0x149c <fputc+0x48>
    1466:	82 ff       	sbrs	r24, 2
    1468:	0d c0       	rjmp	.+26     	; 0x1484 <fputc+0x30>
    146a:	2e 81       	ldd	r18, Y+6	; 0x06
    146c:	3f 81       	ldd	r19, Y+7	; 0x07
    146e:	8c 81       	ldd	r24, Y+4	; 0x04
    1470:	9d 81       	ldd	r25, Y+5	; 0x05
    1472:	28 17       	cp	r18, r24
    1474:	39 07       	cpc	r19, r25
    1476:	64 f4       	brge	.+24     	; 0x1490 <fputc+0x3c>
    1478:	e8 81       	ld	r30, Y
    147a:	f9 81       	ldd	r31, Y+1	; 0x01
    147c:	01 93       	st	Z+, r16
    147e:	f9 83       	std	Y+1, r31	; 0x01
    1480:	e8 83       	st	Y, r30
    1482:	06 c0       	rjmp	.+12     	; 0x1490 <fputc+0x3c>
    1484:	e8 85       	ldd	r30, Y+8	; 0x08
    1486:	f9 85       	ldd	r31, Y+9	; 0x09
    1488:	80 2f       	mov	r24, r16
    148a:	09 95       	icall
    148c:	89 2b       	or	r24, r25
    148e:	31 f4       	brne	.+12     	; 0x149c <fputc+0x48>
    1490:	8e 81       	ldd	r24, Y+6	; 0x06
    1492:	9f 81       	ldd	r25, Y+7	; 0x07
    1494:	01 96       	adiw	r24, 0x01	; 1
    1496:	9f 83       	std	Y+7, r25	; 0x07
    1498:	8e 83       	std	Y+6, r24	; 0x06
    149a:	02 c0       	rjmp	.+4      	; 0x14a0 <fputc+0x4c>
    149c:	0f ef       	ldi	r16, 0xFF	; 255
    149e:	1f ef       	ldi	r17, 0xFF	; 255
    14a0:	c8 01       	movw	r24, r16
    14a2:	df 91       	pop	r29
    14a4:	cf 91       	pop	r28
    14a6:	1f 91       	pop	r17
    14a8:	0f 91       	pop	r16
    14aa:	08 95       	ret

000014ac <__ultoa_invert>:
    14ac:	fa 01       	movw	r30, r20
    14ae:	aa 27       	eor	r26, r26
    14b0:	28 30       	cpi	r18, 0x08	; 8
    14b2:	51 f1       	breq	.+84     	; 0x1508 <__ultoa_invert+0x5c>
    14b4:	20 31       	cpi	r18, 0x10	; 16
    14b6:	81 f1       	breq	.+96     	; 0x1518 <__ultoa_invert+0x6c>
    14b8:	e8 94       	clt
    14ba:	6f 93       	push	r22
    14bc:	6e 7f       	andi	r22, 0xFE	; 254
    14be:	6e 5f       	subi	r22, 0xFE	; 254
    14c0:	7f 4f       	sbci	r23, 0xFF	; 255
    14c2:	8f 4f       	sbci	r24, 0xFF	; 255
    14c4:	9f 4f       	sbci	r25, 0xFF	; 255
    14c6:	af 4f       	sbci	r26, 0xFF	; 255
    14c8:	b1 e0       	ldi	r27, 0x01	; 1
    14ca:	3e d0       	rcall	.+124    	; 0x1548 <__ultoa_invert+0x9c>
    14cc:	b4 e0       	ldi	r27, 0x04	; 4
    14ce:	3c d0       	rcall	.+120    	; 0x1548 <__ultoa_invert+0x9c>
    14d0:	67 0f       	add	r22, r23
    14d2:	78 1f       	adc	r23, r24
    14d4:	89 1f       	adc	r24, r25
    14d6:	9a 1f       	adc	r25, r26
    14d8:	a1 1d       	adc	r26, r1
    14da:	68 0f       	add	r22, r24
    14dc:	79 1f       	adc	r23, r25
    14de:	8a 1f       	adc	r24, r26
    14e0:	91 1d       	adc	r25, r1
    14e2:	a1 1d       	adc	r26, r1
    14e4:	6a 0f       	add	r22, r26
    14e6:	71 1d       	adc	r23, r1
    14e8:	81 1d       	adc	r24, r1
    14ea:	91 1d       	adc	r25, r1
    14ec:	a1 1d       	adc	r26, r1
    14ee:	20 d0       	rcall	.+64     	; 0x1530 <__ultoa_invert+0x84>
    14f0:	09 f4       	brne	.+2      	; 0x14f4 <__ultoa_invert+0x48>
    14f2:	68 94       	set
    14f4:	3f 91       	pop	r19
    14f6:	2a e0       	ldi	r18, 0x0A	; 10
    14f8:	26 9f       	mul	r18, r22
    14fa:	11 24       	eor	r1, r1
    14fc:	30 19       	sub	r19, r0
    14fe:	30 5d       	subi	r19, 0xD0	; 208
    1500:	31 93       	st	Z+, r19
    1502:	de f6       	brtc	.-74     	; 0x14ba <__ultoa_invert+0xe>
    1504:	cf 01       	movw	r24, r30
    1506:	08 95       	ret
    1508:	46 2f       	mov	r20, r22
    150a:	47 70       	andi	r20, 0x07	; 7
    150c:	40 5d       	subi	r20, 0xD0	; 208
    150e:	41 93       	st	Z+, r20
    1510:	b3 e0       	ldi	r27, 0x03	; 3
    1512:	0f d0       	rcall	.+30     	; 0x1532 <__ultoa_invert+0x86>
    1514:	c9 f7       	brne	.-14     	; 0x1508 <__ultoa_invert+0x5c>
    1516:	f6 cf       	rjmp	.-20     	; 0x1504 <__ultoa_invert+0x58>
    1518:	46 2f       	mov	r20, r22
    151a:	4f 70       	andi	r20, 0x0F	; 15
    151c:	40 5d       	subi	r20, 0xD0	; 208
    151e:	4a 33       	cpi	r20, 0x3A	; 58
    1520:	18 f0       	brcs	.+6      	; 0x1528 <__ultoa_invert+0x7c>
    1522:	49 5d       	subi	r20, 0xD9	; 217
    1524:	31 fd       	sbrc	r19, 1
    1526:	40 52       	subi	r20, 0x20	; 32
    1528:	41 93       	st	Z+, r20
    152a:	02 d0       	rcall	.+4      	; 0x1530 <__ultoa_invert+0x84>
    152c:	a9 f7       	brne	.-22     	; 0x1518 <__ultoa_invert+0x6c>
    152e:	ea cf       	rjmp	.-44     	; 0x1504 <__ultoa_invert+0x58>
    1530:	b4 e0       	ldi	r27, 0x04	; 4
    1532:	a6 95       	lsr	r26
    1534:	97 95       	ror	r25
    1536:	87 95       	ror	r24
    1538:	77 95       	ror	r23
    153a:	67 95       	ror	r22
    153c:	ba 95       	dec	r27
    153e:	c9 f7       	brne	.-14     	; 0x1532 <__ultoa_invert+0x86>
    1540:	00 97       	sbiw	r24, 0x00	; 0
    1542:	61 05       	cpc	r22, r1
    1544:	71 05       	cpc	r23, r1
    1546:	08 95       	ret
    1548:	9b 01       	movw	r18, r22
    154a:	ac 01       	movw	r20, r24
    154c:	0a 2e       	mov	r0, r26
    154e:	06 94       	lsr	r0
    1550:	57 95       	ror	r21
    1552:	47 95       	ror	r20
    1554:	37 95       	ror	r19
    1556:	27 95       	ror	r18
    1558:	ba 95       	dec	r27
    155a:	c9 f7       	brne	.-14     	; 0x154e <__ultoa_invert+0xa2>
    155c:	62 0f       	add	r22, r18
    155e:	73 1f       	adc	r23, r19
    1560:	84 1f       	adc	r24, r20
    1562:	95 1f       	adc	r25, r21
    1564:	a0 1d       	adc	r26, r0
    1566:	08 95       	ret

00001568 <__prologue_saves__>:
    1568:	2f 92       	push	r2
    156a:	3f 92       	push	r3
    156c:	4f 92       	push	r4
    156e:	5f 92       	push	r5
    1570:	6f 92       	push	r6
    1572:	7f 92       	push	r7
    1574:	8f 92       	push	r8
    1576:	9f 92       	push	r9
    1578:	af 92       	push	r10
    157a:	bf 92       	push	r11
    157c:	cf 92       	push	r12
    157e:	df 92       	push	r13
    1580:	ef 92       	push	r14
    1582:	ff 92       	push	r15
    1584:	0f 93       	push	r16
    1586:	1f 93       	push	r17
    1588:	cf 93       	push	r28
    158a:	df 93       	push	r29
    158c:	cd b7       	in	r28, 0x3d	; 61
    158e:	de b7       	in	r29, 0x3e	; 62
    1590:	ca 1b       	sub	r28, r26
    1592:	db 0b       	sbc	r29, r27
    1594:	0f b6       	in	r0, 0x3f	; 63
    1596:	f8 94       	cli
    1598:	de bf       	out	0x3e, r29	; 62
    159a:	0f be       	out	0x3f, r0	; 63
    159c:	cd bf       	out	0x3d, r28	; 61
    159e:	09 94       	ijmp

000015a0 <__epilogue_restores__>:
    15a0:	2a 88       	ldd	r2, Y+18	; 0x12
    15a2:	39 88       	ldd	r3, Y+17	; 0x11
    15a4:	48 88       	ldd	r4, Y+16	; 0x10
    15a6:	5f 84       	ldd	r5, Y+15	; 0x0f
    15a8:	6e 84       	ldd	r6, Y+14	; 0x0e
    15aa:	7d 84       	ldd	r7, Y+13	; 0x0d
    15ac:	8c 84       	ldd	r8, Y+12	; 0x0c
    15ae:	9b 84       	ldd	r9, Y+11	; 0x0b
    15b0:	aa 84       	ldd	r10, Y+10	; 0x0a
    15b2:	b9 84       	ldd	r11, Y+9	; 0x09
    15b4:	c8 84       	ldd	r12, Y+8	; 0x08
    15b6:	df 80       	ldd	r13, Y+7	; 0x07
    15b8:	ee 80       	ldd	r14, Y+6	; 0x06
    15ba:	fd 80       	ldd	r15, Y+5	; 0x05
    15bc:	0c 81       	ldd	r16, Y+4	; 0x04
    15be:	1b 81       	ldd	r17, Y+3	; 0x03
    15c0:	aa 81       	ldd	r26, Y+2	; 0x02
    15c2:	b9 81       	ldd	r27, Y+1	; 0x01
    15c4:	ce 0f       	add	r28, r30
    15c6:	d1 1d       	adc	r29, r1
    15c8:	0f b6       	in	r0, 0x3f	; 63
    15ca:	f8 94       	cli
    15cc:	de bf       	out	0x3e, r29	; 62
    15ce:	0f be       	out	0x3f, r0	; 63
    15d0:	cd bf       	out	0x3d, r28	; 61
    15d2:	ed 01       	movw	r28, r26
    15d4:	08 95       	ret

000015d6 <_exit>:
    15d6:	f8 94       	cli

000015d8 <__stop_program>:
    15d8:	ff cf       	rjmp	.-2      	; 0x15d8 <__stop_program>
