Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan 31 22:04:38 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file cryptoprocessor_wrapper_timing_summary_routed.rpt -pb cryptoprocessor_wrapper_timing_summary_routed.pb -rpx cryptoprocessor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cryptoprocessor_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                27968        0.030        0.000                      0                27968        3.750        0.000                       0                 18714  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.155        0.000                      0                27968        0.030        0.000                      0                27968        3.750        0.000                       0                 18714  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.040ns  (logic 1.045ns (17.302%)  route 4.995ns (82.698%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.824     6.754    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X100Y35        LUT3 (Prop_lut3_I2_O)        0.117     6.871 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_20__1/O
                         net (fo=1, routed)           0.615     7.486    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_4
    SLICE_X102Y33        LUT6 (Prop_lut6_I5_O)        0.348     7.834 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_3__3/O
                         net (fo=3, routed)           1.134     8.968    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[31]
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.705    12.884    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     9.123    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 1.031ns (17.131%)  route 4.987ns (82.869%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.874     6.804    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X99Y33         LUT3 (Prop_lut3_I2_O)        0.119     6.923 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_34__1/O
                         net (fo=1, routed)           0.448     7.371    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_18
    SLICE_X103Y33        LUT6 (Prop_lut6_I5_O)        0.332     7.703 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_17__3/O
                         net (fo=3, routed)           1.243     8.946    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[17]
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.705    12.884    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     9.123    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.024ns (17.042%)  route 4.985ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.953     6.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X100Y34        LUT3 (Prop_lut3_I2_O)        0.116     6.999 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_24__1/O
                         net (fo=1, routed)           0.614     7.613    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_8
    SLICE_X102Y31        LUT6 (Prop_lut6_I5_O)        0.328     7.941 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_7__3/O
                         net (fo=3, routed)           0.995     8.937    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[27]
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.705    12.884    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722     9.123    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 1.024ns (16.867%)  route 5.047ns (83.133%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.762ns = ( 12.762 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.049     5.433    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X75Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.557 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__6/O
                         net (fo=140, routed)         0.918     6.475    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X76Y18         LUT3 (Prop_lut3_I2_O)        0.118     6.593 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_29__2/O
                         net (fo=1, routed)           1.309     7.902    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_7
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.326     8.228 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_12__1/O
                         net (fo=3, routed)           0.771     8.999    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[22]
    DSP48_X2Y4           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.583    12.762    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X2Y4           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.115    12.877    
                         clock uncertainty           -0.154    12.723    
    DSP48_X2Y4           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536     9.187    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.024ns (17.074%)  route 4.973ns (82.926%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         1.010     6.940    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X99Y32         LUT3 (Prop_lut3_I2_O)        0.118     7.058 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_32__1/O
                         net (fo=1, routed)           0.463     7.521    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_16
    SLICE_X103Y31        LUT6 (Prop_lut6_I5_O)        0.326     7.847 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_15__3/O
                         net (fo=3, routed)           1.079     8.925    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[19]
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.705    12.884    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     9.123    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 1.024ns (17.454%)  route 4.843ns (82.546%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.049     5.433    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X75Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.557 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__6/O
                         net (fo=140, routed)         0.918     6.475    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X76Y18         LUT3 (Prop_lut3_I2_O)        0.118     6.593 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_29__2/O
                         net (fo=1, routed)           1.309     7.902    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_7
    SLICE_X39Y17         LUT5 (Prop_lut5_I4_O)        0.326     8.228 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_12__1/O
                         net (fo=3, routed)           0.567     8.795    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[22]
    DSP48_X2Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.576    12.755    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X2Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y7           DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722     8.994    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.024ns (17.111%)  route 4.960ns (82.889%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.891ns = ( 12.891 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.049     5.433    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X75Y23         LUT2 (Prop_lut2_I0_O)        0.124     5.557 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__6/O
                         net (fo=140, routed)         1.446     7.003    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X90Y18         LUT3 (Prop_lut3_I2_O)        0.116     7.119 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[10].TW_ROM/genblk3[2].genblk1[0].MUL_reg[6]_i_32__2/O
                         net (fo=1, routed)           0.709     7.829    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I4_O)        0.328     8.157 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]_i_15__1/O
                         net (fo=3, routed)           0.756     8.912    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_399[36]
    DSP48_X3Y2           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.712    12.891    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X3Y2           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/CLK
                         clock pessimism              0.115    13.006    
                         clock uncertainty           -0.154    12.852    
    DSP48_X3Y2           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     9.130    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.024ns (17.151%)  route 4.946ns (82.849%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.800     6.730    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X99Y40         LUT3 (Prop_lut3_I2_O)        0.118     6.848 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[2].genblk1[0].MUL_reg[6]_i_21__1/O
                         net (fo=1, routed)           0.450     7.298    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_4
    SLICE_X101Y43        LUT6 (Prop_lut6_I5_O)        0.326     7.624 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]_i_4__3/O
                         net (fo=3, routed)           1.274     8.898    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[47]
    DSP48_X4Y8           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.703    12.882    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y8           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/CLK
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.722     9.121    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.024ns (17.172%)  route 4.939ns (82.828%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.802     6.732    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X99Y36         LUT3 (Prop_lut3_I2_O)        0.118     6.850 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[2].genblk1[0].MUL_reg[6]_i_31__1/O
                         net (fo=1, routed)           0.459     7.309    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]_14
    SLICE_X105Y36        LUT6 (Prop_lut6_I5_O)        0.326     7.635 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]_i_14__3/O
                         net (fo=3, routed)           1.256     8.891    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[37]
    DSP48_X4Y8           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.703    12.882    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y8           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]/CLK
                         clock pessimism              0.115    12.997    
                         clock uncertainty           -0.154    12.843    
    DSP48_X4Y8           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     9.121    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[2].MUL_reg[8]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.024ns (17.195%)  route 4.931ns (82.805%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.634     2.928    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/clk
    SLICE_X53Y63         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.456     3.384 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/intt_reg_reg/Q
                         net (fo=2689, routed)        2.422     5.806    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/brom_out_reg_0
    SLICE_X100Y38        LUT2 (Prop_lut2_I0_O)        0.124     5.930 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]_i_42__7/O
                         net (fo=141, routed)         0.902     6.832    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[0].genblk1[2].MUL_reg[2]
    SLICE_X100Y33        LUT3 (Prop_lut3_I2_O)        0.116     6.948 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk2[9].TW_ROM/genblk3[1].genblk1[0].MUL_reg[3]_i_28__1/O
                         net (fo=1, routed)           0.467     7.415    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]_12
    SLICE_X102Y31        LUT6 (Prop_lut6_I5_O)        0.328     7.743 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[3]_i_11__3/O
                         net (fo=3, routed)           1.141     8.883    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/BTF_IN[2]_35[23]
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       1.705    12.884    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    DSP48_X4Y7           DSP48E1                                      r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]/CLK
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.154    12.845    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722     9.123    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[9].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[2].MUL_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  0.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_0_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.586     0.922    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/clk
    SLICE_X61Y49         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][55]/Q
                         net (fo=1, routed)           0.200     1.262    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg_n_0_[0][55]
    SLICE_X61Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.307 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/stage_out_0_reg[55]_i_1__10/O
                         net (fo=1, routed)           0.000     1.307    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/STEP5[0]_428[55]
    SLICE_X61Y52         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_0_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.849     1.215    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk
    SLICE_X61Y52         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_0_reg_reg[55]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y52         FDRE (Hold_fdre_C_D)         0.092     1.277    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_0_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/res_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/b_l_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.338%)  route 0.214ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.614     0.950    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk
    SLICE_X96Y48         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/res_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y48         FDRE (Prop_fdre_C_Q)         0.164     1.114 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/INTMUL/res_reg[13]/Q
                         net (fo=1, routed)           0.214     1.328    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/t2_reg[31]_0[13]
    SLICE_X101Y50        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/b_l_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.879     1.245    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/clk
    SLICE_X101Y50        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/b_l_reg_reg[13]/C
                         clock pessimism             -0.030     1.215    
    SLICE_X101Y50        FDRE (Hold_fdre_C_D)         0.070     1.285    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/BTF_UNIFIED/MODMUL/MODRED_64/b_l_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.914%)  route 0.144ns (43.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.691     1.027    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/clk
    SLICE_X101Y101       FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y101       FDRE (Prop_fdre_C_Q)         0.141     1.168 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg[0][7]/Q
                         net (fo=1, routed)           0.144     1.312    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/shift_array_reg_n_0_[0][7]
    SLICE_X101Y99        LUT3 (Prop_lut3_I0_O)        0.049     1.361 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_0/BUFFER_DIV2/stage_out_0_reg[7]_i_1__5/O
                         net (fo=1, routed)           0.000     1.361    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/STEP5[0]_267[7]
    SLICE_X101Y99        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.879     1.245    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/clk
    SLICE_X101Y99        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_0_reg_reg[7]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X101Y99        FDRE (Hold_fdre_C_D)         0.107     1.317    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.348ns (78.912%)  route 0.093ns (21.088%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.559     0.895    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X51Y49         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[51]/Q
                         net (fo=2, routed)           0.092     1.128    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg_n_0_[51]
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.173 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__11_i_1__9/O
                         net (fo=1, routed)           0.000     1.173    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__11_i_1__9_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.282 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__11/CO[3]
                         net (fo=1, routed)           0.001     1.282    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__11_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.335 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__12/O[0]
                         net (fo=1, routed)           0.000     1.335    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c0[52]
    SLICE_X50Y50         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.821     1.187    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X50Y50         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[52]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.291    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[10].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.392ns (78.125%)  route 0.110ns (21.875%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.578     0.914    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X57Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[36]/Q
                         net (fo=2, routed)           0.109     1.164    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg_n_0_[36]
    SLICE_X56Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.209 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__8_i_4__3/O
                         net (fo=1, routed)           0.000     1.209    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__8_i_4__3_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.361 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__8/CO[3]
                         net (fo=1, routed)           0.001     1.361    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__8_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.415 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__9/O[0]
                         net (fo=1, routed)           0.000     1.415    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c0[40]
    SLICE_X56Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.934     1.300    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X56Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[40]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.105     1.370    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[4].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.344ns (64.522%)  route 0.189ns (35.478%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.584     0.920    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X85Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg[1]/Q
                         net (fo=2, routed)           0.188     1.249    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_reg_n_0_[1]
    SLICE_X86Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.399 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry/CO[3]
                         net (fo=1, routed)           0.001     1.400    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry_n_0
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.453 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/ab_pq_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.453    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c0[4]
    SLICE_X86Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.940     1.306    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/clk
    SLICE_X86Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[4]/C
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.134     1.405    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[5].NTT_MDC_STAGE/BTF_UNIFIED/MOD_SUB/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/stage_out_1_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.093%)  route 0.218ns (53.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.553     0.889    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk
    SLICE_X49Y89         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][48]/Q
                         net (fo=1, routed)           0.218     1.247    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg_n_0_[0][48]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.292 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/stage_out_1_reg[48]_i_1__2/O
                         net (fo=1, routed)           0.000     1.292    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/STEP5[1]_179[48]
    SLICE_X51Y92         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/stage_out_1_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.819     1.185    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/clk
    SLICE_X51Y92         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/stage_out_1_reg_reg[48]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.092     1.242    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/stage_out_1_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.550%)  route 0.189ns (45.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.557     0.893    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X45Y50         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/Q
                         net (fo=6, routed)           0.189     1.210    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[3]
    SLICE_X44Y49         LUT5 (Prop_lut5_I3_O)        0.099     1.309 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.309    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__0_n_0
    SLICE_X44Y49         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.830     1.196    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X44Y49         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_1_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.192ns (43.985%)  route 0.245ns (56.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.580     0.916    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk
    SLICE_X63Y51         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][40]/Q
                         net (fo=1, routed)           0.245     1.301    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg_n_0_[0][40]
    SLICE_X69Y48         LUT3 (Prop_lut3_I0_O)        0.051     1.352 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/stage_out_1_reg[40]_i_1__5/O
                         net (fo=1, routed)           0.000     1.352    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/STEP5[1]_429[40]
    SLICE_X69Y48         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_1_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.855     1.221    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/clk
    SLICE_X69Y48         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_1_reg_reg[40]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X69Y48         FDRE (Hold_fdre_C_D)         0.107     1.298    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[11].NTT_MDC_STAGE/stage_out_1_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.386%)  route 0.144ns (43.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.691     1.027    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/clk
    SLICE_X99Y100        FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/MODDIV_1/BUFFER_DIV2/shift_array_reg[0][0]/Q
                         net (fo=1, routed)           0.144     1.312    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/Q[0]
    SLICE_X99Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.357 r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/cryptoprocessor176_LUT5_64/O
                         net (fo=1, routed)           0.000     1.357    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/STEP5[1]_29[0]
    SLICE_X99Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cryptoprocessor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18714, routed)       0.879     1.245    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/clk
    SLICE_X99Y99         FDRE                                         r  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_1_reg_reg[0]/C
                         clock pessimism             -0.035     1.210    
    SLICE_X99Y99         FDRE (Hold_fdre_C_D)         0.092     1.302    cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[6].NTT_MDC_STAGE/stage_out_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cryptoprocessor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y11  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y11  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y12  cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/DUT_NTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[2].NTT_MDC_STAGE/xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y57  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y54  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y54  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y54  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y54  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y55  cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK



