<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Aug 22 00:05:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_int]
            94 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134  (from clk_int +)
   Destination:    FD1S3DX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108  (to clk_int +)

   Delay:                   4.987ns  (31.9% logic, 68.1% route), 4 logic levels.

 Constraint Details:

      4.987ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.120ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 (from clk_int)
Route         9   e 1.139                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[0]
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_I_0_191_2_lut_3_lut
Route         4   e 0.937                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/N_118_LI
LUT4        ---     0.408              C to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_4_lut_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n5823
LUT4        ---     0.408              C to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_4_lut_adj_105
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS[1]
                  --------
                    4.987  (31.9% logic, 68.1% route), 4 logic levels.


Error:  The following path violates requirements by 0.096ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136  (from clk_int +)
   Destination:    FD1S3DX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108  (to clk_int +)

   Delay:                   4.963ns  (32.1% logic, 67.9% route), 4 logic levels.

 Constraint Details:

      4.963ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108 violates
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.096ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE1_REG_Z108

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT1_REG_Z136 (from clk_int)
Route         8   e 1.115                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[1]
LUT4        ---     0.408              B to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_I_0_191_2_lut_3_lut
Route         4   e 0.937                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/N_118_LI
LUT4        ---     0.408              C to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_4_lut_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n5823
LUT4        ---     0.408              C to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_4_lut_adj_105
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS[1]
                  --------
                    4.963  (32.1% logic, 67.9% route), 4 logic levels.


Passed:  The following path meets requirements by 0.019ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134  (from clk_int +)
   Destination:    FD1S3BX    D              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE0_REG_Z106  (to clk_int +)

   Delay:                   4.848ns  (32.8% logic, 67.2% route), 4 logic levels.

 Constraint Details:

      4.848ns data_path \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE0_REG_Z106 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.019ns

 Path Details: \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 to \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE0_REG_Z106

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT0_REG_Z134 (from clk_int)
Route         9   e 1.139                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/CTRL_CNT[0]
LUT4        ---     0.408              A to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS_I_MB_1_0__I_17_2_lut_rep_106
Route         2   e 0.798                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n6575
LUT4        ---     0.408              B to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i1_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/n11
LUT4        ---     0.408              C to Z              \deser_inst/ddrx4_inst/Inst5_rx_sync/i4630_4_lut
Route         1   e 0.660                                  \deser_inst/ddrx4_inst/Inst5_rx_sync/STATE_NS[0]
                  --------
                    4.848  (32.8% logic, 67.2% route), 4 logic levels.

Warning: 5.120 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets FT601_CLK_c]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.915ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ft601_comp/tx_active_24  (from FT601_CLK_c +)
   Destination:    FD1S3AX    D              \ft601_comp/tx_active_24  (to FT601_CLK_c +)

   Delay:                   3.952ns  (29.9% logic, 70.1% route), 3 logic levels.

 Constraint Details:

      3.952ns data_path \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 0.915ns

 Path Details: \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ft601_comp/tx_active_24 (from FT601_CLK_c)
Route         2   e 0.838                                  \ft601_comp/tx_active
LUT4        ---     0.408              C to Z              \ft601_comp/i1_2_lut_3_lut
Route        18   e 1.271                                  tx_active_N_832
LUT4        ---     0.408              D to Z              \ft601_comp/tx_active_I_80_3_lut_4_lut
Route         1   e 0.660                                  \ft601_comp/tx_active_N_831
                  --------
                    3.952  (29.9% logic, 70.1% route), 3 logic levels.


Passed:  The following path meets requirements by 2.594ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ft601_comp/tx_active_24  (from FT601_CLK_c +)
   Destination:    FD1S3AX    D              \ft601_comp/tx_active_24  (to FT601_CLK_c +)

   Delay:                   2.273ns  (34.1% logic, 65.9% route), 2 logic levels.

 Constraint Details:

      2.273ns data_path \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24 meets
      5.000ns delay constraint less
      0.133ns L_S requirement (totaling 4.867ns) by 2.594ns

 Path Details: \ft601_comp/tx_active_24 to \ft601_comp/tx_active_24

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              \ft601_comp/tx_active_24 (from FT601_CLK_c)
Route         2   e 0.838                                  \ft601_comp/tx_active
LUT4        ---     0.408              C to Z              \ft601_comp/tx_active_I_80_3_lut_4_lut
Route         1   e 0.660                                  \ft601_comp/tx_active_N_831
                  --------
                    2.273  (34.1% logic, 65.9% route), 2 logic levels.

Report: 4.085 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sclk]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_int]                 |     5.000 ns|     5.120 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets FT601_CLK_c]             |     5.000 ns|     4.085 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sclk]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\deser_inst/ddrx4_inst/Inst5_rx_sync/N_1|        |        |
18_LI                                   |       4|       2|     99.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/STA|        |        |
TE_NS[1]                                |       1|       2|     99.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/n58|        |        |
23                                      |       1|       2|     99.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/CTR|        |        |
L_CNT[0]                                |       9|       1|     50.00%
                                        |        |        |
\deser_inst/ddrx4_inst/Inst5_rx_sync/CTR|        |        |
L_CNT[1]                                |       8|       1|     50.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2  Score: 216

Constraints cover  96 paths, 49 nets, and 169 connections (6.2% coverage)


Peak memory: 229134336 bytes, TRCE: 950272 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
