<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407_RCC: include/RCC_private.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407_RCC
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_r_c_c__private_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">RCC_private.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_r_c_c__private_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***********************************************************************************************/</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                                                                                             */</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*  Author     : Omar Mekkawy                                                                  */</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*  Date       : 4 SEP 2020                                                                    */</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*  Version    : V01                                                                           */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*  Target H/W : STM32F103                                                                     */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*                                                                                             */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/***********************************************************************************************/</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#ifndef RCC_PRIVATE_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#define RCC_PRIVATE_H</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ad73179fc9dd2c5a631410a284c1713df">   14</a></span>&#160;<span class="preprocessor">#define RCC_Base_Address 0x40023800</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a3465fac46f8d87fc7e243765777af052">   17</a></span>&#160;<span class="preprocessor">#define RCC_CR          *((u32*)(RCC_Base_Address + 0x00))      </span><span class="comment">// RCC clock control register, Address offset: 0x00</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a838793cbec63d7be4f2ec76c8f605de0">   18</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR     *((u32*)(RCC_Base_Address + 0x04))      </span><span class="comment">// RCC PLL configuration register, Address offset: 0x04</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a8f7780f390ef4cbb05efa06554ba0998">   19</a></span>&#160;<span class="preprocessor">#define RCC_CFGR        *((u32*)(RCC_Base_Address + 0x08))      </span><span class="comment">// RCC clock configuration register, Address offset: 0x08</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a10536e1ad45c689f571d5de3d7b3de55">   20</a></span>&#160;<span class="preprocessor">#define RCC_CIR         *((u32*)(RCC_Base_Address + 0x0C))      </span><span class="comment">// RCC clock interrupt register, Address offset: 0x0C</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a0bc67cc30c669987522dc73d26b960a8">   21</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR    *((u32*)(RCC_Base_Address + 0x10))      </span><span class="comment">// RCC AHB1 peripheral reset register, Address offset: 0x10</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ad04629713149ad47d52316341118bcea">   22</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR    *((u32*)(RCC_Base_Address + 0x14))      </span><span class="comment">// RCC AHB2 peripheral reset register, Address offset: 0x14</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ac3bf377d674c00770c5a4826dcc55df3">   23</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR    *((u32*)(RCC_Base_Address + 0x18))      </span><span class="comment">// RCC AHB3 peripheral reset register, Address offset: 0x18</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a758db6d69dc2816cd403e5361ab124f2">   24</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR    *((u32*)(RCC_Base_Address + 0x20))      </span><span class="comment">// RCC APB1 peripheral reset register, Address offset: 0x20</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#aec8fff978fdbc3903c85e1bb5b4fa698">   25</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR    *((u32*)(RCC_Base_Address + 0x24))      </span><span class="comment">// RCC APB2 peripheral reset register, Address offset: 0x24</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a305184464592fe039a4e47e9d88bdcc4">   26</a></span>&#160;<span class="preprocessor">#define RCC_AHB1ENR     *((u32*)(RCC_Base_Address + 0x30))      </span><span class="comment">// RCC AHB1 peripheral clock enable register, Address offset: 0x30</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a5fcc4a3f4dee7483eccb6f58712f718b">   27</a></span>&#160;<span class="preprocessor">#define RCC_AHB2ENR     *((u32*)(RCC_Base_Address + 0x34))      </span><span class="comment">// RCC AHB2 peripheral clock enable register, Address offset: 0x34</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ada267a9e207dd882e7e8a40b7a2e8a15">   28</a></span>&#160;<span class="preprocessor">#define RCC_AHB3ENR     *((u32*)(RCC_Base_Address + 0x38))      </span><span class="comment">// RCC AHB3 peripheral clock enable register, Address offset: 0x38</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ad4baa1f26b04719fe3d4e2f02d7dde40">   29</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR     *((u32*)(RCC_Base_Address + 0x40))      </span><span class="comment">// RCC APB1 peripheral clock enable register, Address offset: 0x40</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a6d4cd87f49d551c356fed82cbbddc5a4">   30</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR     *((u32*)(RCC_Base_Address + 0x44))      </span><span class="comment">// RCC APB2 peripheral clock enable register, Address offset: 0x44</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a840cfbe16cf7de99465d760b34bd9911">   31</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR   *((u32*)(RCC_Base_Address + 0x50))      </span><span class="comment">// RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a1f2725fc6dd9cb9c3985626851903927">   32</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR   *((u32*)(RCC_Base_Address + 0x54))      </span><span class="comment">// RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a018a587dbe5e569005994622a1c655ae">   33</a></span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR   *((u32*)(RCC_Base_Address + 0x58))      </span><span class="comment">// RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a3cdab24cef8523735eb7f941909a017f">   34</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR   *((u32*)(RCC_Base_Address + 0x60))      </span><span class="comment">// RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#abb0c59ce7225797ae00ffbc428b7e402">   35</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR   *((u32*)(RCC_Base_Address + 0x64))      </span><span class="comment">// RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#abd13837c4c33c5df3bdff96f8886d438">   36</a></span>&#160;<span class="preprocessor">#define RCC_BDCR        *((u32*)(RCC_Base_Address + 0x70))      </span><span class="comment">// RCC Backup domain control register, Address offset: 0x70</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a6e483b8da7b5a5da25e9a745bb19f6ec">   37</a></span>&#160;<span class="preprocessor">#define RCC_CSR         *((u32*)(RCC_Base_Address + 0x74))      </span><span class="comment">// RCC clock control &amp; status register, Address offset: 0x74</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#ab5c150c406167e050b43b8dc06ef6aa5">   38</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR       *((u32*)(RCC_Base_Address + 0x80))      </span><span class="comment">// RCC spread spectrum clock generation register, Address offset: 0x80</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="_r_c_c__private_8h.html#a7b0d74f7af3e5b94aceee5240ae580bf">   39</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR  *((u32*)(RCC_Base_Address + 0x84))      </span><span class="comment">// RCC PLLI2S configuration register, Address offset: 0x84</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="_r_c_c__private_8h.html">RCC_private.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
