

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_NEURON_LEAK_LOOP'
================================================================
* Date:           Mon Oct 28 16:02:33 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.988 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LEAK_LOOP  |        2|        2|         2|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |beta_index_3_fu_82_p2                 |         +|   0|  0|  10|           2|           1|
    |membrane_leak_accumulator_1_fu_96_p2  |         +|   0|  0|  23|          16|          16|
    |ashr_ln153_fu_76_p2                   |      ashr|   0|  0|  35|          16|          16|
    |icmp_ln152_fu_66_p2                   |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|  80|          37|          37|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_beta_index_2    |   9|          2|    2|          4|
    |beta_index_fu_36                 |   9|          2|    2|          4|
    |membrane_leak_accumulator_fu_32  |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   22|         44|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ashr_ln153_reg_128               |  16|   0|   16|          0|
    |beta_index_fu_36                 |   2|   0|    2|          0|
    |membrane_leak_accumulator_fu_32  |  16|   0|   16|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  37|   0|   37|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_NEURON_LEAK_LOOP|  return value|
|NEURONS_MEMBRANE_load                 |   in|   16|     ap_none|                  NEURONS_MEMBRANE_load|        scalar|
|membrane_leak_accumulator_out         |  out|   16|      ap_vld|          membrane_leak_accumulator_out|       pointer|
|membrane_leak_accumulator_out_ap_vld  |  out|    1|      ap_vld|          membrane_leak_accumulator_out|       pointer|
+--------------------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator = alloca i32 1"   --->   Operation 5 'alloca' 'membrane_leak_accumulator' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%beta_index = alloca i32 1"   --->   Operation 6 'alloca' 'beta_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %NEURONS_MEMBRANE_load"   --->   Operation 7 'read' 'NEURONS_MEMBRANE_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 1, i2 %beta_index"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %membrane_leak_accumulator"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%beta_index_2 = load i2 %beta_index" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 11 'load' 'beta_index_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.56ns)   --->   "%icmp_ln152 = icmp_eq  i2 %beta_index_2, i2 3" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 13 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %for.inc.i.split, void %_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 15 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i2 %beta_index_2" [src/RNI.cpp:153->src/RNI.cpp:59]   --->   Operation 16 'zext' 'zext_ln153' <Predicate = (!icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.98ns)   --->   "%ashr_ln153 = ashr i16 %NEURONS_MEMBRANE_load_read, i16 %zext_ln153" [src/RNI.cpp:153->src/RNI.cpp:59]   --->   Operation 17 'ashr' 'ashr_ln153' <Predicate = (!icmp_ln152)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.56ns)   --->   "%beta_index_3 = add i2 %beta_index_2, i2 1" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 18 'add' 'beta_index_3' <Predicate = (!icmp_ln152)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln152 = store i2 %beta_index_3, i2 %beta_index" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 19 'store' 'store_ln152' <Predicate = (!icmp_ln152)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load_1 = load i16 %membrane_leak_accumulator"   --->   Operation 25 'load' 'membrane_leak_accumulator_load_1' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %membrane_leak_accumulator_out, i16 %membrane_leak_accumulator_load_1"   --->   Operation 26 'write' 'write_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.66>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load = load i16 %membrane_leak_accumulator" [src/RNI.cpp:153->src/RNI.cpp:59]   --->   Operation 20 'load' 'membrane_leak_accumulator_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 21 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.07ns)   --->   "%membrane_leak_accumulator_1 = add i16 %ashr_ln153, i16 %membrane_leak_accumulator_load" [src/RNI.cpp:153->src/RNI.cpp:59]   --->   Operation 22 'add' 'membrane_leak_accumulator_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln152 = store i16 %membrane_leak_accumulator_1, i16 %membrane_leak_accumulator" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 23 'store' 'store_ln152' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc.i" [src/RNI.cpp:152->src/RNI.cpp:59]   --->   Operation 24 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_MEMBRANE_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ membrane_leak_accumulator_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
membrane_leak_accumulator        (alloca           ) [ 011]
beta_index                       (alloca           ) [ 010]
NEURONS_MEMBRANE_load_read       (read             ) [ 000]
store_ln0                        (store            ) [ 000]
store_ln0                        (store            ) [ 000]
br_ln0                           (br               ) [ 000]
beta_index_2                     (load             ) [ 000]
specpipeline_ln0                 (specpipeline     ) [ 000]
icmp_ln152                       (icmp             ) [ 010]
speclooptripcount_ln0            (speclooptripcount) [ 000]
br_ln152                         (br               ) [ 000]
zext_ln153                       (zext             ) [ 000]
ashr_ln153                       (ashr             ) [ 011]
beta_index_3                     (add              ) [ 000]
store_ln152                      (store            ) [ 000]
membrane_leak_accumulator_load   (load             ) [ 000]
specloopname_ln152               (specloopname     ) [ 000]
membrane_leak_accumulator_1      (add              ) [ 000]
store_ln152                      (store            ) [ 000]
br_ln152                         (br               ) [ 000]
membrane_leak_accumulator_load_1 (load             ) [ 000]
write_ln0                        (write            ) [ 000]
ret_ln0                          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_MEMBRANE_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="membrane_leak_accumulator_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="membrane_leak_accumulator_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="membrane_leak_accumulator_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="membrane_leak_accumulator/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="beta_index_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_index/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="NEURONS_MEMBRANE_load_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="NEURONS_MEMBRANE_load_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln0_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="store_ln0_store_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="0"/>
<pin id="55" dir="0" index="1" bw="2" slack="0"/>
<pin id="56" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln0_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="beta_index_2_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="2" slack="0"/>
<pin id="65" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_index_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln152_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln153_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ashr_ln153_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="2" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln153/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="beta_index_3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="beta_index_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln152_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="membrane_leak_accumulator_load_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="1"/>
<pin id="95" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="membrane_leak_accumulator_load/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="membrane_leak_accumulator_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="1"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="membrane_leak_accumulator_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln152_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="1"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln152/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="membrane_leak_accumulator_load_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="membrane_leak_accumulator_load_1/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="membrane_leak_accumulator_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="membrane_leak_accumulator "/>
</bind>
</comp>

<comp id="118" class="1005" name="beta_index_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="beta_index "/>
</bind>
</comp>

<comp id="128" class="1005" name="ashr_ln153_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln153 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="75"><net_src comp="63" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="40" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="72" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="63" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="106" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="32" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="110" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="36" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="131"><net_src comp="76" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="96" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: membrane_leak_accumulator_out | {1 }
 - Input state : 
	Port: input_layer_Pipeline_NEURON_LEAK_LOOP : NEURONS_MEMBRANE_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		beta_index_2 : 1
		icmp_ln152 : 2
		br_ln152 : 3
		zext_ln153 : 2
		ashr_ln153 : 3
		beta_index_3 : 2
		store_ln152 : 3
		membrane_leak_accumulator_load_1 : 1
		write_ln0 : 2
	State 2
		membrane_leak_accumulator_1 : 1
		store_ln152 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|   ashr   |            ashr_ln153_fu_76           |    0    |    35   |
|----------|---------------------------------------|---------|---------|
|    add   |           beta_index_3_fu_82          |    0    |    10   |
|          |   membrane_leak_accumulator_1_fu_96   |    0    |    23   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln152_fu_66           |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|   read   | NEURONS_MEMBRANE_load_read_read_fu_40 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |         write_ln0_write_fu_46         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |            zext_ln153_fu_72           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    78   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        ashr_ln153_reg_128       |   16   |
|        beta_index_reg_118       |    2   |
|membrane_leak_accumulator_reg_110|   16   |
+---------------------------------+--------+
|              Total              |   34   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   78   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   34   |    -   |
+-----------+--------+--------+
|   Total   |   34   |   78   |
+-----------+--------+--------+
