C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/axis_dwidth_converter_v1_1_19
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work axis_dwidth_converter_v1_1_19 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/axis_dwidth_converter_v1_1_19/.cxl.verilog.axis_dwidth_converter_v1_1_19.axis_dwidth_converter_v1_1_19.nt64.cmf
