// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __predict_ensemble_dGJ_H__
#define __predict_ensemble_dGJ_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct predict_ensemble_dGJ_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 195;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(predict_ensemble_dGJ_ram) {
        ram[0] = "0b00111101001011000010100010110011";
        ram[1] = "0b10111001000010100110100101111011";
        ram[2] = "0b00111101010111100000111001110011";
        ram[3] = "0b00111000111010101110000110001011";
        ram[4] = "0b00111101100001000010011101000010";
        ram[5] = "0b00111110111100111011100011000011";
        ram[6] = "0b00111101100100001111111000000100";
        ram[7] = "0b00111000010010010101001110011100";
        ram[8] = "0b10111001001101111000000000110100";
        ram[9] = "0b00111000111101010101110111100110";
        ram[10] = "0b00111111011110101111110010001011";
        ram[11] = "0b00111111011010100011010100101111";
        ram[12] = "0b00111110100010111110101111100001";
        ram[13] = "0b00111110001011101110101001100100";
        ram[14] = "0b00111000101100000010100100101000";
        ram[15] = "0b00111000010010010101001110011100";
        ram[16] = "0b10111000111000100111111000001111";
        ram[17] = "0b00111110100110010100111011100100";
        ram[18] = "0b00111111011100010101000010101001";
        ram[19] = "0b00111110111011000001111010011011";
        ram[20] = "0b10111001000110010001011110010100";
        ram[21] = "0b00111101100010111001111101010110";
        ram[22] = "0b00111000100111010100100101010010";
        ram[23] = "0b00111110100111111010010100101011";
        ram[24] = "0b00111000001111001011111001100010";
        ram[25] = "0b00111000001001111100010110101100";
        ram[26] = "0b00111110010000100000001010010111";
        ram[27] = "0b00111110010010111010001100000001";
        ram[28] = "0b10111000000110110011000001110011";
        ram[29] = "0b00111110011110011101010110100010";
        ram[30] = "0b00111101101111110101101101100000";
        ram[31] = "0b10110111001110001000110010100100";
        ram[32] = "0b00111110011110001100000001001000";
        ram[33] = "0b00111110011101101011001101111000";
        ram[34] = "0b00111000001010111111011101101010";
        ram[35] = "0b10111000000010100110100101111011";
        ram[36] = "0b00111101100111111001110111110101";
        ram[37] = "0b00111110010000010101011000011001";
        ram[38] = "0b00110111001110001000110010100100";
        ram[39] = "0b00110111011010101110000110001011";
        ram[40] = "0b10110110000001100011011110111101";
        ram[41] = "0b00111000000000100000010111111111";
        ram[42] = "0b00111111010100001011000101000110";
        ram[43] = "0b10110110110010010101001110011100";
        ram[44] = "0b00110110111010101110000110001011";
        ram[45] = "0b00111110101001101000110101110110";
        ram[46] = "0b00111111010001100110111110110101";
        ram[47] = "0b00111110101000011100100010101000";
        ram[48] = "0b00111110101011000110001100101000";
        ram[49] = "0b00111111000101110001001011110101";
        ram[50] = "0b10111000011001101010111111001101";
        ram[51] = "0b00111110101010110010011000011000";
        ram[52] = "0b10110111111110111010100010000010";
        ram[53] = "0b00110111100111110110001000110000";
        ram[54] = "0b00111110001101101100010000111111";
        ram[55] = "0b00110111110010010101001110011100";
        ram[56] = "0b10110110010010010101001110011100";
        ram[57] = "0b00111110100011100011001011000010";
        ram[58] = "0b00111111010000110000100101000010";
        ram[59] = "0b00110111011110111010100010000010";
        ram[60] = "0b00111111011001000011011000010001";
        ram[61] = "0b00111110010101001100011011100111";
        ram[62] = "0b10111000010000001111000000100000";
        ram[63] = "0b00111110111110001010001111010111";
        ram[64] = "0b00110110010010010101001110011100";
        ram[65] = "0b00111110100000101001000101110101";
        ram[66] = "0b00110111011110111010100010000010";
        ram[67] = "0b10110111001110001000110010100100";
        ram[68] = "0b00111110011001101100101000000100";
        ram[69] = "0b00111111000100001011100100110100";
        ram[70] = "0b10110110100001100011011110111101";
        ram[71] = "0b00111110111100110111101011100101";
        ram[72] = "0b00111110100001011010000010011101";
        ram[73] = "0b10110111000001100011011110111101";
        ram[74] = "0b00111110110001000100111011010111";
        ram[75] = "0b00111111001110111010001011110000";
        ram[76] = "0b00110110010010010101001110011100";
        ram[77] = "0b10000000000000000000000000000000";
        ram[78] = "0b00110111100101101111111010110101";
        ram[79] = "0b10110111100001100011011110111101";
        ram[80] = "0b00111111010111000001000010100101";
        ram[81] = "0b00110111000001100011011110111101";
        ram[82] = "0b00110101100001100011011110111101";
        ram[83] = "0b10000000000000000000000000000000";
        ram[84] = "0b00110101100001100011011110111101";
        ram[85] = "0b00111111010111011100100101100000";
        ram[86] = "0b00111111010100111011000111100010";
        ram[87] = "0b00111111001001110001010111101000";
        ram[88] = "0b00110111011010101110000110001011";
        ram[89] = "0b00111110111001010100100001100111";
        ram[90] = "0b10110111010110100001101010010011";
        ram[91] = "0b00111111001011010001011101000000";
        ram[92] = "0b00111110000000110110000100010011";
        ram[93] = "0b00110110000001100011011110111101";
        ram[94] = "0b10110111000001100011011110111101";
        ram[95] = "0b00111101101111010101110000110001";
        ram[96] = "0b00111101110110100101111101000010";
        ram[97] = "0b10110111101001111100010110101100";
        ram[98] = "0b00110110010010010101001110011100";
        ram[99] = "0b00110111011010101110000110001011";
        ram[100] = "0b00111111010001011010000000010111";
        ram[101] = "0b10110111101110001000110010100100";
        ram[102] = "0b00111111010001110100010111010000";
        ram[103] = "0b00111111010000001100010111101011";
        ram[104] = "0b00110110101001111100010110101100";
        ram[105] = "0b00111110101010001111000111110101";
        ram[106] = "0b00111110111101011001110000000110";
        ram[107] = "0b00111111001111000111010010000110";
        ram[108] = "0b10110110111010101110000110001011";
        ram[109] = "0b00110110111010101110000110001011";
        ram[110] = "0b00111111001000110000110010101010";
        ram[111] = "0b10110111001110001000110010100100";
        ram[112] = "0b00000000000000000000000000000000";
        ram[113] = "0b00111101110010001011000010001110";
        ram[114] = "0b00110110111010101110000110001011";
        ram[115] = "0b00111111000110110100101100011111";
        ram[116] = "0b00110110100001100011011110111101";
        ram[117] = "0b00110110101001111100010110101100";
        ram[118] = "0b00111111010110001011000000101001";
        ram[119] = "0b00111111001011001011011111000011";
        ram[120] = "0b00111110001110101011100110110010";
        ram[121] = "0b00111111001001101110101110110011";
        ram[122] = "0b10110111001001111100010110101100";
        ram[123] = "0b00111110111110110111111011010100";
        ram[124] = "0b10110110101001111100010110101100";
        ram[125] = "0b00110110010010010101001110011100";
        ram[126] = "0b10110110000001100011011110111101";
        ram[127] = "0b00111111010011110000001110011111";
        ram[128] = "0b00110111000001100011011110111101";
        ram[129] = "0b00111110110101111000000000010011";
        ram[130] = "0b00111111001010000001111000010101";
        ram[131] = "0b00111111001001000110000111101001";
        ram[132] = "0b00110110010010010101001110011100";
        ram[133] = "0b10000000000000000000000000000000";
        ram[134] = "0b10110110101001111100010110101100";
        ram[135] = "0b00110101100001100011011110111101";
        ram[136] = "0b10000000000000000000000000000000";
        ram[137] = "0b00111110110000100010110110010101";
        ram[138] = "0b00110110010010010101001110011100";
        ram[139] = "0b00110110000001100011011110111101";
        ram[140] = "0b00111110000001101010100011111100";
        ram[141] = "0b10110110010010010101001110011100";
        ram[142] = "0b00111111001000001110000001000100";
        ram[143] = "0b00111111000011100010111101011010";
        ram[144] = "0b00111111001000010000111001100111";
        ram[145] = "0b00111110110101100011000001000100";
        ram[146] = "0b00111111000101101011011011110010";
        ram[147] = "0b10110110000001100011011110111101";
        ram[148] = "0b00111111010001011000011001100110";
        ram[149] = "0b00111110111011100011111010101111";
        ram[150] = "0b00111110101110110110011111000011";
        ram[151] = "0b00110110010010010101001110011100";
        ram[152] = "0b00111111000011001001011101000010";
        ram[153] = "0b00111110111001110011101001011000";
        ram[154] = "0b10110110000001100011011110111101";
        ram[155] = "0b00111110101100100011100111100111";
        ram[156] = "0b00111110100111110001001000011011";
        ram[157] = "0b10110101100001100011011110111101";
        ram[158] = "0b00111110111101111101000010001101";
        ram[159] = "0b00110101100001100011011110111101";
        ram[160] = "0b10110101100001100011011110111101";
        ram[161] = "0b10110101100001100011011110111101";
        ram[162] = "0b00111111010100001110000101100001";
        ram[163] = "0b00110101100001100011011110111101";
        ram[164] = "0b00000000000000000000000000000000";
        ram[165] = "0b10000000000000000000000000000000";
        ram[166] = "0b00110101100001100011011110111101";
        ram[167] = "0b10000000000000000000000000000000";
        ram[168] = "0b00111111000111111001001100110110";
        ram[169] = "0b00000000000000000000000000000000";
        ram[170] = "0b10000000000000000000000000000000";
        ram[171] = "0b00111110111011101111100001001000";
        ram[172] = "0b00111110110100110000001101011100";
        ram[173] = "0b00000000000000000000000000000000";
        ram[174] = "0b10000000000000000000000000000000";
        ram[175] = "0b10000000000000000000000000000000";
        ram[176] = "0b00110101100001100011011110111101";
        for (unsigned i = 177; i < 195 ; i = i + 1) {
            ram[i] = "0b00000000000000000000000000000000";
        }


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(predict_ensemble_dGJ) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 195;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


predict_ensemble_dGJ_ram* meminst;


SC_CTOR(predict_ensemble_dGJ) {
meminst = new predict_ensemble_dGJ_ram("predict_ensemble_dGJ_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~predict_ensemble_dGJ() {
    delete meminst;
}


};//endmodule
#endif
