# Reading pref.tcl
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:43:21 on Mar 26,2021
# vlog -reportprogress 300 main.v tb_lab.v 
# -- Compiling module main
# -- Compiling module tb_lab
# 
# Top level modules:
# 	tb_lab
# End time: 17:43:23 on Mar 26,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim work.tb_lab 
# Start time: 17:43:23 on Mar 26,2021
# Loading work.tb_lab
# Loading work.main
# Loading work.pc
# Loading work.adder
# Loading work.rom
# Loading work.control
# Loading work.mux2in1
# Loading work.regFile
# Loading work.signExtend
# Loading work.aluControl
# Loading work.alu
# Loading work.ram
# Loading work.nextPC
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (30) for port 'i_addr'. The port definition is at: D:/Github/Third-course/MIPS/lab3/rom.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab/main/instrmem File: main.v Line: 39
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'i_addr'. The port definition is at: D:/Github/Third-course/MIPS/lab3/ram.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab/main/datamem File: main.v Line: 156
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (30) for port 'i_dat0'. The port definition is at: D:/Github/Third-course/MIPS/lab3/mux2in1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab/main/muxpcsrc File: main.v Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (30) for port 'i_dat1'. The port definition is at: D:/Github/Third-course/MIPS/lab3/mux2in1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab/main/muxpcsrc File: main.v Line: 197
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (30) for port 'o_dat'. The port definition is at: D:/Github/Third-course/MIPS/lab3/mux2in1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_lab/main/muxpcsrc File: main.v Line: 197
# ** Note: $finish    : tb_lab.v(24)
#    Time: 220 ns  Iteration: 0  Instance: /tb_lab
# 1
# Break in Module tb_lab at tb_lab.v line 24
# 0 ps
# 231 ns
# End time: 17:43:42 on Mar 26,2021, Elapsed time: 0:00:19
# Errors: 0, Warnings: 5
