#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd05fc04160 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
P_0x7fd05fc042d0 .param/l "PRD" 0 2 10, +C4<00000000000000000000000000000010>;
v0x7fd05fb20050_0 .net "BWDA", 0 0, v0x7fd05fc04b00_0;  1 drivers
v0x7fd05fb20110_0 .net "BWDB", 0 0, v0x7fd05fb1f700_0;  1 drivers
v0x7fd05fb201a0_0 .net "Done", 0 0, v0x7fd05fb1f7b0_0;  1 drivers
v0x7fd05fb20250_0 .net "DutyCycleA", 1 0, v0x7fd05fb1f860_0;  1 drivers
v0x7fd05fb20300_0 .net "DutyCycleB", 1 0, v0x7fd05fb1f8f0_0;  1 drivers
v0x7fd05fb203d0_0 .var "Enable", 0 0;
v0x7fd05fb20480_0 .net "FWDA", 0 0, v0x7fd05fb1fa60_0;  1 drivers
v0x7fd05fb20530_0 .net "FWDB", 0 0, v0x7fd05fb1fb00_0;  1 drivers
v0x7fd05fb205e0_0 .var "Inductance", 0 0;
v0x7fd05fb20710_0 .var "MicrophoneDirection", 0 0;
v0x7fd05fb207a0_0 .var "Pause", 0 0;
v0x7fd05fb20830_0 .var "clk", 0 0;
S_0x7fd05fc04400 .scope module, "UUT" "DC_Defence" 2 6, 3 1 0, S_0x7fd05fc04160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "Pause";
    .port_info 3 /INPUT 1 "Inductance";
    .port_info 4 /INPUT 1 "MicrophoneDirection";
    .port_info 5 /OUTPUT 2 "DutyCycleA";
    .port_info 6 /OUTPUT 2 "DutyCycleB";
    .port_info 7 /OUTPUT 1 "FWDA";
    .port_info 8 /OUTPUT 1 "FWDB";
    .port_info 9 /OUTPUT 1 "BWDA";
    .port_info 10 /OUTPUT 1 "BWDB";
    .port_info 11 /OUTPUT 1 "Done";
P_0x7fd05fc04570 .param/l "IDLE" 0 3 6, C4<000>;
P_0x7fd05fc045b0 .param/l "INDUCTANCE" 0 3 11, C4<101>;
P_0x7fd05fc045f0 .param/l "INDUCTANCE_PAUSE" 0 3 12, C4<110>;
P_0x7fd05fc04630 .param/l "LEFT_PAUSE" 0 3 10, C4<100>;
P_0x7fd05fc04670 .param/l "RIGHT_PAUSE" 0 3 9, C4<011>;
P_0x7fd05fc046b0 .param/l "TURN_LEFT" 0 3 8, C4<010>;
P_0x7fd05fc046f0 .param/l "TURN_RIGHT" 0 3 7, C4<001>;
v0x7fd05fc04b00_0 .var "BWDA", 0 0;
v0x7fd05fb1f700_0 .var "BWDB", 0 0;
v0x7fd05fb1f7b0_0 .var "Done", 0 0;
v0x7fd05fb1f860_0 .var "DutyCycleA", 1 0;
v0x7fd05fb1f8f0_0 .var "DutyCycleB", 1 0;
v0x7fd05fb1f9c0_0 .net "Enable", 0 0, v0x7fd05fb203d0_0;  1 drivers
v0x7fd05fb1fa60_0 .var "FWDA", 0 0;
v0x7fd05fb1fb00_0 .var "FWDB", 0 0;
v0x7fd05fb1fba0_0 .net "Inductance", 0 0, v0x7fd05fb205e0_0;  1 drivers
v0x7fd05fb1fcb0_0 .net "MicrophoneDirection", 0 0, v0x7fd05fb20710_0;  1 drivers
v0x7fd05fb1fd40_0 .net "Pause", 0 0, v0x7fd05fb207a0_0;  1 drivers
v0x7fd05fb1fde0_0 .var "STATE", 2 0;
v0x7fd05fb1fe90_0 .net "clk", 0 0, v0x7fd05fb20830_0;  1 drivers
E_0x7fd05fc04ab0 .event posedge, v0x7fd05fb1fe90_0;
    .scope S_0x7fd05fc04400;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x7fd05fc04400;
T_1 ;
    %wait E_0x7fd05fc04ab0;
    %load/vec4 v0x7fd05fb1fde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x7fd05fb1f9c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %load/vec4 v0x7fd05fb1fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.13, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.14, 9;
T_1.13 ; End of true expr.
    %load/vec4 v0x7fd05fb1fcb0_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.15, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.16, 10;
T_1.15 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.16, 10;
 ; End of false expr.
    %blend;
T_1.16;
    %jmp/0 T_1.14, 9;
 ; End of false expr.
    %blend;
T_1.14;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %load/vec4 v0x7fd05fb1fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.19, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.20, 9;
T_1.19 ; End of true expr.
    %load/vec4 v0x7fd05fb1fcb0_0;
    %flag_set/vec4 10;
    %jmp/0 T_1.21, 10;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.22, 10;
T_1.21 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.22, 10;
 ; End of false expr.
    %blend;
T_1.22;
    %jmp/0 T_1.20, 9;
 ; End of false expr.
    %blend;
T_1.20;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.23, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.24, 8;
T_1.23 ; End of true expr.
    %load/vec4 v0x7fd05fb1fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.25, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.26, 9;
T_1.25 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.26, 9;
 ; End of false expr.
    %blend;
T_1.26;
    %jmp/0 T_1.24, 8;
 ; End of false expr.
    %blend;
T_1.24;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.27, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.28, 8;
T_1.27 ; End of true expr.
    %load/vec4 v0x7fd05fb1fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.29, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.30, 9;
T_1.29 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.30, 9;
 ; End of false expr.
    %blend;
T_1.30;
    %jmp/0 T_1.28, 8;
 ; End of false expr.
    %blend;
T_1.28;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.31, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_1.32, 8;
T_1.31 ; End of true expr.
    %load/vec4 v0x7fd05fb1fba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.33, 9;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.34, 9;
T_1.33 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.34, 9;
 ; End of false expr.
    %blend;
T_1.34;
    %jmp/0 T_1.32, 8;
 ; End of false expr.
    %blend;
T_1.32;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x7fd05fb1fd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.35, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_1.36, 8;
T_1.35 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_1.36, 8;
 ; End of false expr.
    %blend;
T_1.36;
    %store/vec4 v0x7fd05fb1fde0_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v0x7fd05fb1fde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %jmp T_1.44;
T_1.37 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.38 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.39 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.40 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.41 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.42 ;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.43 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1f700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fc04b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x7fd05fb1fb00_0, 0, 1;
    %store/vec4 v0x7fd05fb1fa60_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %store/vec4 v0x7fd05fb1f8f0_0, 0, 2;
    %store/vec4 v0x7fd05fb1f860_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb1f7b0_0, 0, 1;
    %jmp T_1.44;
T_1.44 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd05fc04160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb203d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb207a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb205e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb20710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb20830_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fd05fc04160;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7fd05fb20830_0;
    %inv;
    %store/vec4 v0x7fd05fb20830_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd05fc04160;
T_4 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fd05fc04160 {0 0 0};
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb203d0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb203d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb20710_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb207a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb207a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb20710_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb205e0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd05fb207a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb207a0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd05fb205e0_0, 0, 1;
    %delay 6, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MainProject/DriveTrain/DirectionControl/DC_Defence_TB.v";
    "./MainProject/DriveTrain/DirectionControl/DC_Defence.v";
