Warning (10268): Verilog HDL information at frogger.v(196): always construct contains both blocking and non-blocking assignments File: C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v Line: 196
