{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718211849031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718211849032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 14:04:08 2024 " "Processing started: Wed Jun 12 14:04:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718211849032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211849032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morse -c morse " "Command: quartus_map --read_settings_files=on --write_settings_files=off morse -c morse" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211849032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718211849221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718211849221 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 morse2hex.v(38) " "Verilog HDL Expression warning at morse2hex.v(38): truncated literal to match 7 bits" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1718211853445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file morse2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse2hex " "Found entity 1: morse2hex" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image.v 1 1 " "Found 1 design units, including 1 entities, in source file image.v" { { "Info" "ISGN_ENTITY_NAME" "1 image " "Found entity 1: image" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen.v 1 1 " "Found 1 design units, including 1 entities, in source file screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen " "Found entity 1: screen" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2display.V 1 1 " "Found 1 design units, including 1 entities, in source file bin2display.V" { { "Info" "ISGN_ENTITY_NAME" "1 bin2display " "Found entity 1: bin2display" {  } { { "bin2display.V" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/bin2display.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.v 1 1 " "Found 1 design units, including 1 entities, in source file timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 timing " "Found entity 1: timing" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiving.v 1 1 " "Found 1 design units, including 1 entities, in source file receiving.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiving " "Found entity 1: receiving" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse.v 1 1 " "Found 1 design units, including 1 entities, in source file morse.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse " "Found entity 1: morse" {  } { { "morse.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211853460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area1 screen.v(644) " "Verilog HDL Implicit Net warning at screen.v(644): created implicit net for \"printable_area1\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 644 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area2 screen.v(659) " "Verilog HDL Implicit Net warning at screen.v(659): created implicit net for \"printable_area2\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 659 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area3 screen.v(674) " "Verilog HDL Implicit Net warning at screen.v(674): created implicit net for \"printable_area3\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 674 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area4 screen.v(689) " "Verilog HDL Implicit Net warning at screen.v(689): created implicit net for \"printable_area4\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 689 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area5 screen.v(704) " "Verilog HDL Implicit Net warning at screen.v(704): created implicit net for \"printable_area5\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 704 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area6 screen.v(719) " "Verilog HDL Implicit Net warning at screen.v(719): created implicit net for \"printable_area6\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 719 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area7 screen.v(734) " "Verilog HDL Implicit Net warning at screen.v(734): created implicit net for \"printable_area7\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 734 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area8 screen.v(749) " "Verilog HDL Implicit Net warning at screen.v(749): created implicit net for \"printable_area8\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 749 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area9 screen.v(764) " "Verilog HDL Implicit Net warning at screen.v(764): created implicit net for \"printable_area9\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 764 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area10 screen.v(779) " "Verilog HDL Implicit Net warning at screen.v(779): created implicit net for \"printable_area10\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 779 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area11 screen.v(794) " "Verilog HDL Implicit Net warning at screen.v(794): created implicit net for \"printable_area11\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 794 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area12 screen.v(809) " "Verilog HDL Implicit Net warning at screen.v(809): created implicit net for \"printable_area12\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 809 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area13 screen.v(824) " "Verilog HDL Implicit Net warning at screen.v(824): created implicit net for \"printable_area13\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 824 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area14 screen.v(839) " "Verilog HDL Implicit Net warning at screen.v(839): created implicit net for \"printable_area14\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 839 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area15 screen.v(854) " "Verilog HDL Implicit Net warning at screen.v(854): created implicit net for \"printable_area15\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 854 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area16 screen.v(869) " "Verilog HDL Implicit Net warning at screen.v(869): created implicit net for \"printable_area16\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 869 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area17 screen.v(884) " "Verilog HDL Implicit Net warning at screen.v(884): created implicit net for \"printable_area17\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 884 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area18 screen.v(899) " "Verilog HDL Implicit Net warning at screen.v(899): created implicit net for \"printable_area18\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 899 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area19 screen.v(914) " "Verilog HDL Implicit Net warning at screen.v(914): created implicit net for \"printable_area19\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 914 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area20 screen.v(929) " "Verilog HDL Implicit Net warning at screen.v(929): created implicit net for \"printable_area20\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 929 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area21 screen.v(944) " "Verilog HDL Implicit Net warning at screen.v(944): created implicit net for \"printable_area21\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 944 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area22 screen.v(959) " "Verilog HDL Implicit Net warning at screen.v(959): created implicit net for \"printable_area22\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 959 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area23 screen.v(974) " "Verilog HDL Implicit Net warning at screen.v(974): created implicit net for \"printable_area23\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 974 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area24 screen.v(989) " "Verilog HDL Implicit Net warning at screen.v(989): created implicit net for \"printable_area24\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 989 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area25 screen.v(1004) " "Verilog HDL Implicit Net warning at screen.v(1004): created implicit net for \"printable_area25\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1004 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area26 screen.v(1019) " "Verilog HDL Implicit Net warning at screen.v(1019): created implicit net for \"printable_area26\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1019 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area27 screen.v(1034) " "Verilog HDL Implicit Net warning at screen.v(1034): created implicit net for \"printable_area27\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1034 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area28 screen.v(1049) " "Verilog HDL Implicit Net warning at screen.v(1049): created implicit net for \"printable_area28\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1049 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area29 screen.v(1064) " "Verilog HDL Implicit Net warning at screen.v(1064): created implicit net for \"printable_area29\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1064 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "printable_area30 screen.v(1079) " "Verilog HDL Implicit Net warning at screen.v(1079): created implicit net for \"printable_area30\"" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1079 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morse " "Elaborating entity \"morse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718211853559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst_timer " "Elaborating entity \"timer\" for hierarchy \"timer:inst_timer\"" {  } { { "morse.v" "inst_timer" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse2hex morse2hex:inst_display " "Elaborating entity \"morse2hex\" for hierarchy \"morse2hex:inst_display\"" {  } { { "morse.v" "inst_display" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853574 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex_display2 morse2hex.v(8) " "Verilog HDL Always Construct warning at morse2hex.v(8): inferring latch(es) for variable \"hex_display2\", which holds its previous value in one or more paths through the always construct" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[0\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[0\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[1\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[1\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[2\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[2\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[3\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[3\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[4\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[4\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[5\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[5\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_display2\[6\] morse2hex.v(8) " "Inferred latch for \"hex_display2\[6\]\" at morse2hex.v(8)" {  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211853591 "|morse|morse2hex:inst_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:inst_timing " "Elaborating entity \"timing\" for hierarchy \"timing:inst_timing\"" {  } { { "morse.v" "inst_timing" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853594 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timing.v(26) " "Verilog HDL assignment warning at timing.v(26): truncated value with size 32 to match size of target (26)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853594 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timing.v(28) " "Verilog HDL assignment warning at timing.v(28): truncated value with size 32 to match size of target (4)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(77) " "Verilog HDL assignment warning at timing.v(77): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(78) " "Verilog HDL assignment warning at timing.v(78): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(79) " "Verilog HDL assignment warning at timing.v(79): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(85) " "Verilog HDL assignment warning at timing.v(85): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(86) " "Verilog HDL assignment warning at timing.v(86): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timing.v(87) " "Verilog HDL assignment warning at timing.v(87): truncated value with size 32 to match size of target (1)" {  } { { "timing.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/timing.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853595 "|morse|timing:inst_timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiving receiving:inst_receiving " "Elaborating entity \"receiving\" for hierarchy \"receiving:inst_receiving\"" {  } { { "morse.v" "inst_receiving" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(99) " "Verilog HDL assignment warning at receiving.v(99): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853601 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(112) " "Verilog HDL assignment warning at receiving.v(112): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(124) " "Verilog HDL assignment warning at receiving.v(124): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(136) " "Verilog HDL assignment warning at receiving.v(136): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(148) " "Verilog HDL assignment warning at receiving.v(148): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(161) " "Verilog HDL assignment warning at receiving.v(161): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(174) " "Verilog HDL assignment warning at receiving.v(174): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(187) " "Verilog HDL assignment warning at receiving.v(187): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(200) " "Verilog HDL assignment warning at receiving.v(200): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853602 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(213) " "Verilog HDL assignment warning at receiving.v(213): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(226) " "Verilog HDL assignment warning at receiving.v(226): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(239) " "Verilog HDL assignment warning at receiving.v(239): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(251) " "Verilog HDL assignment warning at receiving.v(251): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(264) " "Verilog HDL assignment warning at receiving.v(264): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(277) " "Verilog HDL assignment warning at receiving.v(277): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(290) " "Verilog HDL assignment warning at receiving.v(290): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(303) " "Verilog HDL assignment warning at receiving.v(303): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(316) " "Verilog HDL assignment warning at receiving.v(316): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(329) " "Verilog HDL assignment warning at receiving.v(329): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(342) " "Verilog HDL assignment warning at receiving.v(342): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853603 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(355) " "Verilog HDL assignment warning at receiving.v(355): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(368) " "Verilog HDL assignment warning at receiving.v(368): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(381) " "Verilog HDL assignment warning at receiving.v(381): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(394) " "Verilog HDL assignment warning at receiving.v(394): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(407) " "Verilog HDL assignment warning at receiving.v(407): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(420) " "Verilog HDL assignment warning at receiving.v(420): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(433) " "Verilog HDL assignment warning at receiving.v(433): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(446) " "Verilog HDL assignment warning at receiving.v(446): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(459) " "Verilog HDL assignment warning at receiving.v(459): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853604 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(472) " "Verilog HDL assignment warning at receiving.v(472): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(481) " "Verilog HDL assignment warning at receiving.v(481): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(490) " "Verilog HDL assignment warning at receiving.v(490): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(499) " "Verilog HDL assignment warning at receiving.v(499): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(508) " "Verilog HDL assignment warning at receiving.v(508): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(517) " "Verilog HDL assignment warning at receiving.v(517): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(526) " "Verilog HDL assignment warning at receiving.v(526): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(535) " "Verilog HDL assignment warning at receiving.v(535): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(544) " "Verilog HDL assignment warning at receiving.v(544): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(553) " "Verilog HDL assignment warning at receiving.v(553): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(562) " "Verilog HDL assignment warning at receiving.v(562): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(571) " "Verilog HDL assignment warning at receiving.v(571): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(580) " "Verilog HDL assignment warning at receiving.v(580): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(589) " "Verilog HDL assignment warning at receiving.v(589): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(598) " "Verilog HDL assignment warning at receiving.v(598): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853605 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(607) " "Verilog HDL assignment warning at receiving.v(607): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(616) " "Verilog HDL assignment warning at receiving.v(616): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(625) " "Verilog HDL assignment warning at receiving.v(625): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(634) " "Verilog HDL assignment warning at receiving.v(634): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(643) " "Verilog HDL assignment warning at receiving.v(643): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(652) " "Verilog HDL assignment warning at receiving.v(652): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(661) " "Verilog HDL assignment warning at receiving.v(661): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(670) " "Verilog HDL assignment warning at receiving.v(670): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(679) " "Verilog HDL assignment warning at receiving.v(679): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(688) " "Verilog HDL assignment warning at receiving.v(688): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(697) " "Verilog HDL assignment warning at receiving.v(697): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(706) " "Verilog HDL assignment warning at receiving.v(706): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(715) " "Verilog HDL assignment warning at receiving.v(715): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(724) " "Verilog HDL assignment warning at receiving.v(724): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(733) " "Verilog HDL assignment warning at receiving.v(733): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853606 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(742) " "Verilog HDL assignment warning at receiving.v(742): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853607 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(751) " "Verilog HDL assignment warning at receiving.v(751): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853607 "|morse|receiving:inst_receiving"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 receiving.v(760) " "Verilog HDL assignment warning at receiving.v(760): truncated value with size 32 to match size of target (7)" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853607 "|morse|receiving:inst_receiving"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_inst " "Elaborating entity \"vga\" for hierarchy \"vga:vga_inst\"" {  } { { "morse.v" "vga_inst" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(41) " "Verilog HDL assignment warning at vga.v(41): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(45) " "Verilog HDL assignment warning at vga.v(45): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(54) " "Verilog HDL assignment warning at vga.v(54): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(55) " "Verilog HDL assignment warning at vga.v(55): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(56) " "Verilog HDL assignment warning at vga.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(59) " "Verilog HDL assignment warning at vga.v(59): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga.v(60) " "Verilog HDL assignment warning at vga.v(60): truncated value with size 32 to match size of target (11)" {  } { { "vga.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/vga.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211853623 "|morse|vga:vga_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen screen:screen_inst " "Elaborating entity \"screen\" for hierarchy \"screen:screen_inst\"" {  } { { "morse.v" "screen_inst" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211853627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(1090) " "Verilog HDL assignment warning at screen.v(1090): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211854288 "|morse|screen:screen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(1091) " "Verilog HDL assignment warning at screen.v(1091): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1091 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211854288 "|morse|screen:screen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 screen.v(1092) " "Verilog HDL assignment warning at screen.v(1092): truncated value with size 32 to match size of target (8)" {  } { { "screen.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211854289 "|morse|screen:screen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image screen:screen_inst\|image:inst_area1 " "Elaborating entity \"image\" for hierarchy \"screen:screen_inst\|image:inst_area1\"" {  } { { "screen.v" "inst_area1" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/screen.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211857409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 image.v(21) " "Verilog HDL assignment warning at image.v(21): truncated value with size 32 to match size of target (11)" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211857410 "|morse|screen:screen_inst|image:inst_area1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image.v(26) " "Verilog HDL assignment warning at image.v(26): truncated value with size 32 to match size of target (8)" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211857410 "|morse|screen:screen_inst|image:inst_area1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image.v(27) " "Verilog HDL assignment warning at image.v(27): truncated value with size 32 to match size of target (8)" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211857410 "|morse|screen:screen_inst|image:inst_area1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 image.v(28) " "Verilog HDL assignment warning at image.v(28): truncated value with size 32 to match size of target (8)" {  } { { "image.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/image.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718211857410 "|morse|screen:screen_inst|image:inst_area1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[9\] " "Net \"data_out\[9\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[9\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[8\] " "Net \"data_out\[8\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[8\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[7\] " "Net \"data_out\[7\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[7\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858215 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1718211858215 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[9\] " "Net \"data_out\[9\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[9\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[8\] " "Net \"data_out\[8\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[8\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[7\] " "Net \"data_out\[7\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[7\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858216 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1718211858216 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[9\] " "Net \"data_out\[9\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[9\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[8\] " "Net \"data_out\[8\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[8\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[7\] " "Net \"data_out\[7\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[7\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1718211858217 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[9\] " "Net \"data_out\[9\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[9\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[8\] " "Net \"data_out\[8\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[8\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_out\[7\] " "Net \"data_out\[7\]\" is missing source, defaulting to GND" {  } { { "morse.v" "data_out\[7\]" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718211858217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1718211858217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i884 " "Found entity 1: altsyncram_i884" {  } { { "db/altsyncram_i884.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/altsyncram_i884.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f7i " "Found entity 1: cntr_f7i" {  } { { "db/cntr_f7i.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cntr_f7i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211859674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211859674 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211860025 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718211860140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.12.14:04:21 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl " "2024.06.12.14:04:21 Progress: Loading sldabeb58d4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211861700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211862707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211862765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863608 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863611 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211863611 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718211864248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldabeb58d4/alt_sld_fab.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864634 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/db/ip/sldabeb58d4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718211864699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211864699 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "morse2hex:inst_display\|Ram0 " "RAM logic \"morse2hex:inst_display\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "morse2hex.v" "Ram0" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1718211872219 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718211872219 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718211875755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[0\] " "Latch morse2hex:inst_display\|hex_display2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[5\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[5\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[1\] " "Latch morse2hex:inst_display\|hex_display2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[5\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[5\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[2\] " "Latch morse2hex:inst_display\|hex_display2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[5\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[5\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[3\] " "Latch morse2hex:inst_display\|hex_display2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[3\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[4\] " "Latch morse2hex:inst_display\|hex_display2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[5\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[5\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[5\] " "Latch morse2hex:inst_display\|hex_display2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[5\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[5\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "morse2hex:inst_display\|hex_display2\[6\] " "Latch morse2hex:inst_display\|hex_display2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA receiving:inst_receiving\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal receiving:inst_receiving\|state\[0\]" {  } { { "receiving.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/receiving.v" 78 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1718211876503 ""}  } { { "morse2hex.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse2hex.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1718211876503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "morse.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718211877949 "|morse|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "morse.v" "" { Text "/home/ec2022/ra260551/Downloads/MC613/Projeto Morse/morse.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718211877949 "|morse|VGA_BLANK_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718211877949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211878147 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718211879438 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 43 45 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 43 of its 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718211880659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718211880760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718211880760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11619 " "Implemented 11619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718211881226 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718211881226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11545 " "Implemented 11545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718211881226 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718211881226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718211881226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1688 " "Peak virtual memory: 1688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718211881242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 14:04:41 2024 " "Processing ended: Wed Jun 12 14:04:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718211881242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718211881242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718211881242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718211881242 ""}
