/* Generated by Yosys 0.18+10 (git sha1 38b76d034, gcc 11.2.1 -fPIC -Os) */

module primitive_example_design_1(clk, in, rst, Q, mux1_sel, mux2_sel, P, G, ram_addr, ram_we, buft_out, obuft_oe, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en
, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en);
  input G;
  input P;
  output Q;
  output buft_out;
  input clk;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  input ibuf14_en;
  input ibuf15_en;
  input ibuf16_en;
  input ibuf1_en;
  input ibuf2_en;
  input ibuf3_en;
  input ibuf4_en;
  input ibuf5_en;
  input ibuf6_en;
  input ibuf7_en;
  input ibuf8_en;
  input ibuf9_en;
  input [2:0] in;
  input mux1_sel;
  input mux2_sel;
  input obuft_oe;
  input [5:0] ram_addr;
  input ram_we;
  input rst;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _04_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _06_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  wire _08_;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] _09_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:429.28-429.34" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6554.14-6554.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _11_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6556.14-6556.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _12_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6555.14-6555.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _13_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6557.14-6557.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _14_;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.13-6.14" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire G;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.11-6.12" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire P;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.12-10.13" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire Q;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:21.10-21.19" *)
  wire Q_buff_in;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:19.18-19.25" *)
  wire acc_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.14-10.22" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire buft_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:14.21-14.32" *)
  wire clk_buf_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:18.10-18.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 D" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:48.15-48.66|/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:79.11-79.12" *)
  wire \ff_inst1.D ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:48.15-48.66|/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:80.16-80.17" *)
  wire \ff_inst1.Q ;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.21-17.27" *)
  wire g_ibuf;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:16.24-16.38" *)
  wire i_buf_mux1_sel;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:16.39-16.53" *)
  wire i_buf_mux2_sel;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:12.16-12.25" *)
  wire [2:0] i_buf_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.11-5.19" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.101-5.110" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.111-5.120" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.121-5.130" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.131-5.140" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire ibuf13_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.141-5.150" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.151-5.160" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.161-5.170" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.20-5.28" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.29-5.37" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.38-5.46" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire ibuf3_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.47-5.55" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.56-5.64" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.65-5.73" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.74-5.82" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.83-5.91" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.92-5.100" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:23.16-23.29" *)
  wire ibuf_obuft_oe;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:2.17-2.19" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] in;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:15.10-15.17" *)
  wire lut_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.11-4.19" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire mux1_sel;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:20.10-20.18" *)
  wire mux2_out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.20-4.28" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire mux2_sel;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:9.11-9.19" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.10-17.13" *)
  wire out;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:17.14-17.20" *)
  wire p_ibuf;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:7.17-7.25" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* hdlname = "ram_inst addr" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:60.27-60.116|/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:94.27-94.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst q" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:60.27-60.116|/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:96.28-96.29" *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \ram_inst.q ;
  (* hdlname = "ram_inst we" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:60.27-60.116|/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:95.8-95.10" *)
  wire \ram_inst.we ;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:8.11-8.17" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire ram_we;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:16.10-16.23" *)
  wire rst_i_buf_out;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) _15_ (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, \ff_inst1.D , acc_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) _16_ (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _17_ (
    .C(clk),
    .D(_08_),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) _18_ (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) _19_ (
    .Y(_08_),
    .A({ \ff_inst1.D , rst })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:58.17-58.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:25.11-25.63" *)
  I_BUF clk_buf_inst (
    .EN(ibuf0_en),
    .I(clk),
    .O(clk_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:54.11-54.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:44.12-44.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:27.11-27.64" *)
  I_BUF ibuf_inst1 (
    .EN(ibuf1_en),
    .I(in[0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:36.11-36.77" *)
  I_BUF ibuf_inst10 (
    .EN(ibuf10_en),
    .I(ram_addr[0]),
    .O(\ram_inst.addr [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:37.11-37.77" *)
  I_BUF ibuf_inst11 (
    .EN(ibuf11_en),
    .I(ram_addr[1]),
    .O(\ram_inst.addr [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:38.11-38.77" *)
  I_BUF ibuf_inst12 (
    .EN(ibuf12_en),
    .I(ram_addr[2]),
    .O(\ram_inst.addr [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:39.11-39.77" *)
  I_BUF ibuf_inst13 (
    .EN(ibuf13_en),
    .I(ram_addr[3]),
    .O(\ram_inst.addr [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:40.11-40.77" *)
  I_BUF ibuf_inst14 (
    .EN(ibuf14_en),
    .I(ram_addr[4]),
    .O(\ram_inst.addr [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:41.11-41.77" *)
  I_BUF ibuf_inst15 (
    .EN(ibuf15_en),
    .I(ram_addr[5]),
    .O(\ram_inst.addr [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:42.11-42.70" *)
  I_BUF ibuf_inst16 (
    .EN(ibuf16_en),
    .I(obuft_oe),
    .O(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:28.11-28.64" *)
  I_BUF ibuf_inst2 (
    .EN(ibuf2_en),
    .I(in[1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:29.11-29.64" *)
  I_BUF ibuf_inst3 (
    .EN(ibuf3_en),
    .I(in[2]),
    .O(i_buf_out[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:30.11-30.63" *)
  I_BUF ibuf_inst4 (
    .EN(ibuf4_en),
    .I(rst),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:31.11-31.69" *)
  I_BUF ibuf_inst5 (
    .EN(ibuf5_en),
    .I(mux1_sel),
    .O(i_buf_mux1_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:32.11-32.69" *)
  I_BUF ibuf_inst6 (
    .EN(ibuf6_en),
    .I(mux2_sel),
    .O(i_buf_mux2_sel)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:33.11-33.54" *)
  I_BUF ibuf_inst7 (
    .EN(ibuf7_en),
    .I(P),
    .O(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:34.11-34.54" *)
  I_BUF ibuf_inst8 (
    .EN(ibuf8_en),
    .I(G),
    .O(g_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:35.11-35.65" *)
  I_BUF ibuf_inst9 (
    .EN(ibuf9_en),
    .I(ram_we),
    .O(\ram_inst.we )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:52.11-52.42" *)
  O_BUF o_buff_inst (
    .I(\ram_inst.q [0]),
    .O(Q)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/eda/behzad/Compiler_Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_1/results_dir/.././rtl/primitive_example_design_1.v:50.12-50.65" *)
  O_BUFT obuft_inst (
    .I(\ff_inst1.Q ),
    .O(buft_out),
    .T(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:391.4-402.3|/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new.v:6650.3-6685.3" *)
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h092405005005b68280501)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 6'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 6'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(clk),
    .CLK_A2(1'hx),
    .CLK_B1(clk),
    .CLK_B2(1'hx),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ _11_[17], _09_[8], _11_[15:8], \ram_inst.q  }),
    .RDATA_A2({ _12_[17:1], _10_ }),
    .RDATA_B1(_13_),
    .RDATA_B2(_14_),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'hxxxxx),
    .WDATA_A2(18'hxxxxx),
    .WDATA_B1({ 17'bxxxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(18'hxxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx)
  );
  assign _12_[0] = _10_;
  assign { _11_[16], _11_[7:0] } = { _09_[8], \ram_inst.q  };
  assign _09_[7:0] = \ram_inst.q ;
endmodule
