
build/kernel.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <CORE0_READY>:
    8000:	00000000 	.word	0x00000000

00008004 <CORE1_READY>:
    8004:	00000000 	.word	0x00000000

00008008 <CORE2_READY>:
    8008:	00000000 	.word	0x00000000

0000800c <CORE3_READY>:
    800c:	00000000 	.word	0x00000000

00008010 <_start>:
    8010:	e59f21cc 	ldr	r2, [pc, #460]	; 81e4 <halt+0x8>
    8014:	e59f31cc 	ldr	r3, [pc, #460]	; 81e8 <halt+0xc>
    8018:	e59f41cc 	ldr	r4, [pc, #460]	; 81ec <halt+0x10>
    801c:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    8020:	e2155003 	ands	r5, r5, #3
    8024:	e3550000 	cmp	r5, #0
    8028:	0a000014 	beq	8080 <set_stacks>
    802c:	e59f21bc 	ldr	r2, [pc, #444]	; 81f0 <halt+0x14>
    8030:	e59f31bc 	ldr	r3, [pc, #444]	; 81f4 <halt+0x18>
    8034:	e59f41b8 	ldr	r4, [pc, #440]	; 81f4 <halt+0x18>
    8038:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    803c:	e2155003 	ands	r5, r5, #3
    8040:	e3550001 	cmp	r5, #1
    8044:	0a00000d 	beq	8080 <set_stacks>
    8048:	e59f21a8 	ldr	r2, [pc, #424]	; 81f8 <halt+0x1c>
    804c:	e59f31a8 	ldr	r3, [pc, #424]	; 81fc <halt+0x20>
    8050:	e59f41a4 	ldr	r4, [pc, #420]	; 81fc <halt+0x20>
    8054:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    8058:	e2155003 	ands	r5, r5, #3
    805c:	e3550002 	cmp	r5, #2
    8060:	0a000006 	beq	8080 <set_stacks>
    8064:	e59f2194 	ldr	r2, [pc, #404]	; 8200 <halt+0x24>
    8068:	e59f3194 	ldr	r3, [pc, #404]	; 8204 <halt+0x28>
    806c:	e59f4190 	ldr	r4, [pc, #400]	; 8204 <halt+0x28>
    8070:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    8074:	e2155003 	ands	r5, r5, #3
    8078:	e3550003 	cmp	r5, #3
    807c:	0affffff 	beq	8080 <set_stacks>

00008080 <set_stacks>:
    8080:	e1a0d002 	mov	sp, r2
    8084:	e3a000d1 	mov	r0, #209	; 0xd1
    8088:	e121f000 	msr	CPSR_c, r0
    808c:	e1a0d003 	mov	sp, r3
    8090:	e3a000d2 	mov	r0, #210	; 0xd2
    8094:	e121f000 	msr	CPSR_c, r0
    8098:	e1a0d004 	mov	sp, r4
    809c:	e3a000d3 	mov	r0, #211	; 0xd3
    80a0:	e121f000 	msr	CPSR_c, r0
    80a4:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    80a8:	e2155003 	ands	r5, r5, #3
    80ac:	e3550000 	cmp	r5, #0
    80b0:	0a000001 	beq	80bc <.exit_park>
    80b4:	e3a0d902 	mov	sp, #32768	; 0x8000
    80b8:	ea00001e 	b	8138 <.park>

000080bc <.exit_park>:
    80bc:	e3a0d902 	mov	sp, #32768	; 0x8000
    80c0:	e59f0140 	ldr	r0, [pc, #320]	; 8208 <halt+0x2c>
    80c4:	e3a01000 	mov	r1, #0
    80c8:	e8b003fc 	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9}
    80cc:	e8a103fc 	stmia	r1!, {r2, r3, r4, r5, r6, r7, r8, r9}
    80d0:	e8b003fc 	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9}
    80d4:	e8a103fc 	stmia	r1!, {r2, r3, r4, r5, r6, r7, r8, r9}
    80d8:	e59f012c 	ldr	r0, [pc, #300]	; 820c <halt+0x30>
    80dc:	e59f112c 	ldr	r1, [pc, #300]	; 8210 <halt+0x34>
    80e0:	e3a02000 	mov	r2, #0

000080e4 <.clear_bss>:
    80e4:	e1500001 	cmp	r0, r1
    80e8:	aa000002 	bge	80f8 <.clear_bss_exit>
    80ec:	e5802000 	str	r2, [r0]
    80f0:	e2800004 	add	r0, r0, #4
    80f4:	eafffffa 	b	80e4 <.clear_bss>

000080f8 <.clear_bss_exit>:
    80f8:	e59f0114 	ldr	r0, [pc, #276]	; 8214 <halt+0x38>
    80fc:	e5901000 	ldr	r1, [r0]
    8100:	e3a03001 	mov	r3, #1
    8104:	e1510003 	cmp	r1, r3
    8108:	1afffffa 	bne	80f8 <.clear_bss_exit>

0000810c <.wait_core2_ack>:
    810c:	e59f0104 	ldr	r0, [pc, #260]	; 8218 <halt+0x3c>
    8110:	e5901000 	ldr	r1, [r0]
    8114:	e3a03001 	mov	r3, #1
    8118:	e1510003 	cmp	r1, r3
    811c:	1afffffa 	bne	810c <.wait_core2_ack>

00008120 <.wait_core3_ack>:
    8120:	e59f00f4 	ldr	r0, [pc, #244]	; 821c <halt+0x40>
    8124:	e5901000 	ldr	r1, [r0]
    8128:	e3a03001 	mov	r3, #1
    812c:	e1510003 	cmp	r1, r3
    8130:	1afffffa 	bne	8120 <.wait_core3_ack>
    8134:	eb000073 	bl	8308 <kmain>

00008138 <.park>:
    8138:	ee105fb0 	mrc	15, 0, r5, cr0, cr0, {5}
    813c:	e2155003 	ands	r5, r5, #3
    8140:	e3550001 	cmp	r5, #1
    8144:	0a000003 	beq	8158 <.core1_ack>
    8148:	e3550002 	cmp	r5, #2
    814c:	0a000004 	beq	8164 <.core2_ack>
    8150:	e3550003 	cmp	r5, #3
    8154:	0a000005 	beq	8170 <.core3_ack>

00008158 <.core1_ack>:
    8158:	e59f00b4 	ldr	r0, [pc, #180]	; 8214 <halt+0x38>
    815c:	e3a01001 	mov	r1, #1
    8160:	e5801000 	str	r1, [r0]

00008164 <.core2_ack>:
    8164:	e59f00ac 	ldr	r0, [pc, #172]	; 8218 <halt+0x3c>
    8168:	e3a01001 	mov	r1, #1
    816c:	e5801000 	str	r1, [r0]

00008170 <.core3_ack>:
    8170:	e59f00a4 	ldr	r0, [pc, #164]	; 821c <halt+0x40>
    8174:	e3a01001 	mov	r1, #1
    8178:	e5801000 	str	r1, [r0]

0000817c <_iv_table>:
    817c:	e59ff018 	ldr	pc, [pc, #24]	; 819c <reset_vector>
    8180:	e59ff018 	ldr	pc, [pc, #24]	; 81a0 <undefined_vector>
    8184:	e59ff018 	ldr	pc, [pc, #24]	; 81a4 <swi_vector>
    8188:	e59ff018 	ldr	pc, [pc, #24]	; 81a8 <prefetch_vector>
    818c:	e59ff018 	ldr	pc, [pc, #24]	; 81ac <data_vector>
    8190:	e59ff018 	ldr	pc, [pc, #24]	; 81b0 <unused_vector>
    8194:	e59ff018 	ldr	pc, [pc, #24]	; 81b4 <irq_vector>
    8198:	e59ff018 	ldr	pc, [pc, #24]	; 81b8 <fiq_vector>

0000819c <reset_vector>:
    819c:	000081bc 	.word	0x000081bc

000081a0 <undefined_vector>:
    81a0:	000081c0 	.word	0x000081c0

000081a4 <swi_vector>:
    81a4:	000081c4 	.word	0x000081c4

000081a8 <prefetch_vector>:
    81a8:	000081c8 	.word	0x000081c8

000081ac <data_vector>:
    81ac:	000081d8 	.word	0x000081d8

000081b0 <unused_vector>:
    81b0:	000081d0 	.word	0x000081d0

000081b4 <irq_vector>:
    81b4:	000081cc 	.word	0x000081cc

000081b8 <fiq_vector>:
    81b8:	000081d4 	.word	0x000081d4

000081bc <reset_asm_handler>:
    81bc:	eafffffe 	b	81bc <reset_asm_handler>

000081c0 <undefined_asm_handler>:
    81c0:	eafffffe 	b	81c0 <undefined_asm_handler>

000081c4 <swi_asm_handler>:
    81c4:	eafffffe 	b	81c4 <swi_asm_handler>

000081c8 <prefetch_asm_handler>:
    81c8:	eaffffff 	b	81cc <irq_asm_handler>

000081cc <irq_asm_handler>:
    81cc:	eafffffe 	b	81cc <irq_asm_handler>

000081d0 <unused_asm_handler>:
    81d0:	eafffffe 	b	81d0 <unused_asm_handler>

000081d4 <fiq_asm_handler>:
    81d4:	eafffffe 	b	81d4 <fiq_asm_handler>

000081d8 <data_asm_handler>:
    81d8:	eafffffe 	b	81d8 <data_asm_handler>

000081dc <halt>:
    81dc:	e320f002 	wfe
    81e0:	eafffffd 	b	81dc <halt>
    81e4:	00008540 	.word	0x00008540
    81e8:	00008940 	.word	0x00008940
    81ec:	00008740 	.word	0x00008740
    81f0:	00008b40 	.word	0x00008b40
    81f4:	00008f40 	.word	0x00008f40
    81f8:	00009140 	.word	0x00009140
    81fc:	00009540 	.word	0x00009540
    8200:	00009740 	.word	0x00009740
    8204:	00009b40 	.word	0x00009b40
    8208:	0000817c 	.word	0x0000817c
    820c:	00009000 	.word	0x00009000
    8210:	00009000 	.word	0x00009000
    8214:	00008004 	.word	0x00008004
    8218:	00008008 	.word	0x00008008
    821c:	0000800c 	.word	0x0000800c

00008220 <uart_init>:
    8220:	e3a03a01 	mov	r3, #4096	; 0x1000
    8224:	e3a01000 	mov	r1, #0
    8228:	e3433f20 	movt	r3, #16160	; 0x3f20
    822c:	e3431f20 	movt	r1, #16160	; 0x3f20
    8230:	e3a00000 	mov	r0, #0
    8234:	e3a02096 	mov	r2, #150	; 0x96
    8238:	e5830030 	str	r0, [r3, #48]	; 0x30
    823c:	e1a0c002 	mov	ip, r2
    8240:	e5810094 	str	r0, [r1, #148]	; 0x94

00008244 <__delay_61>:
    8244:	e25cc001 	subs	ip, ip, #1
    8248:	1afffffd 	bne	8244 <__delay_61>
    824c:	e3a0c903 	mov	ip, #49152	; 0xc000
    8250:	e581c098 	str	ip, [r1, #152]	; 0x98

00008254 <__delay_78>:
    8254:	e2522001 	subs	r2, r2, #1
    8258:	1afffffd 	bne	8254 <__delay_78>
    825c:	e5810098 	str	r0, [r1, #152]	; 0x98
    8260:	e30027ff 	movw	r2, #2047	; 0x7ff
    8264:	e5832044 	str	r2, [r3, #68]	; 0x44
    8268:	e3a02001 	mov	r2, #1
    826c:	e5832024 	str	r2, [r3, #36]	; 0x24
    8270:	e3a02028 	mov	r2, #40	; 0x28
    8274:	e5832028 	str	r2, [r3, #40]	; 0x28
    8278:	e3a02070 	mov	r2, #112	; 0x70
    827c:	e583202c 	str	r2, [r3, #44]	; 0x2c
    8280:	e30027f2 	movw	r2, #2034	; 0x7f2
    8284:	e5832038 	str	r2, [r3, #56]	; 0x38
    8288:	e3002301 	movw	r2, #769	; 0x301
    828c:	e5832030 	str	r2, [r3, #48]	; 0x30
    8290:	e12fff1e 	bx	lr

00008294 <uart_putc>:
    8294:	e3a01a01 	mov	r1, #4096	; 0x1000
    8298:	e3431f20 	movt	r1, #16160	; 0x3f20
    829c:	e5912018 	ldr	r2, [r1, #24]
    82a0:	e3a03a01 	mov	r3, #4096	; 0x1000
    82a4:	e3433f20 	movt	r3, #16160	; 0x3f20
    82a8:	e3120020 	tst	r2, #32
    82ac:	1afffffa 	bne	829c <uart_putc+0x8>
    82b0:	e5830000 	str	r0, [r3]
    82b4:	e12fff1e 	bx	lr

000082b8 <uart_getc>:
    82b8:	e3a01a01 	mov	r1, #4096	; 0x1000
    82bc:	e3431f20 	movt	r1, #16160	; 0x3f20
    82c0:	e5912018 	ldr	r2, [r1, #24]
    82c4:	e3a03a01 	mov	r3, #4096	; 0x1000
    82c8:	e3433f20 	movt	r3, #16160	; 0x3f20
    82cc:	e3120010 	tst	r2, #16
    82d0:	1afffffa 	bne	82c0 <uart_getc+0x8>
    82d4:	e5930000 	ldr	r0, [r3]
    82d8:	e6ef0070 	uxtb	r0, r0
    82dc:	e12fff1e 	bx	lr

000082e0 <uart_puts>:
    82e0:	e92d4010 	push	{r4, lr}
    82e4:	e1a04000 	mov	r4, r0
    82e8:	e5d00000 	ldrb	r0, [r0]
    82ec:	e3500000 	cmp	r0, #0
    82f0:	08bd8010 	popeq	{r4, pc}
    82f4:	ebffffe6 	bl	8294 <uart_putc>
    82f8:	e5f40001 	ldrb	r0, [r4, #1]!
    82fc:	e3500000 	cmp	r0, #0
    8300:	1afffffb 	bne	82f4 <uart_puts+0x14>
    8304:	e8bd8010 	pop	{r4, pc}

00008308 <kmain>:
    8308:	e92d4010 	push	{r4, lr}
    830c:	ebffffc3 	bl	8220 <uart_init>
    8310:	e59f0010 	ldr	r0, [pc, #16]	; 8328 <kmain+0x20>
    8314:	e08f0000 	add	r0, pc, r0
    8318:	ebfffff0 	bl	82e0 <uart_puts>
    831c:	ebffffe5 	bl	82b8 <uart_getc>
    8320:	ebffffdb 	bl	8294 <uart_putc>
    8324:	eafffffc 	b	831c <kmain+0x14>
    8328:	00000010 	.word	0x00000010

Disassembly of section .stack:

00008340 <__stack_core0_start__>:
	...

00008540 <__svc_stack_core0__>:
	...

00008740 <__irq_stack_core0__>:
	...
