<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7702pt" height="684pt"
 viewBox="0.00 0.00 7702.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 7698,-680 7698,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7674,-8 7674,-8 7680,-8 7686,-14 7686,-20 7686,-20 7686,-656 7686,-656 7686,-662 7680,-668 7674,-668 7674,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3847" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3847" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7666,-16 7666,-16 7672,-16 7678,-22 7678,-28 7678,-28 7678,-610 7678,-610 7678,-616 7672,-622 7666,-622 7666,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3847" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3847" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6793,-24C6793,-24 7658,-24 7658,-24 7664,-24 7670,-30 7670,-36 7670,-36 7670,-380 7670,-380 7670,-386 7664,-392 7658,-392 7658,-392 6793,-392 6793,-392 6787,-392 6781,-386 6781,-380 6781,-380 6781,-36 6781,-36 6781,-30 6787,-24 6793,-24"/>
<text text-anchor="middle" x="7225.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7225.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7316,-147C7316,-147 7650,-147 7650,-147 7656,-147 7662,-153 7662,-159 7662,-159 7662,-334 7662,-334 7662,-340 7656,-346 7650,-346 7650,-346 7316,-346 7316,-346 7310,-346 7304,-340 7304,-334 7304,-334 7304,-159 7304,-159 7304,-153 7310,-147 7316,-147"/>
<text text-anchor="middle" x="7483" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7483" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7324,-155C7324,-155 7467,-155 7467,-155 7473,-155 7479,-161 7479,-167 7479,-167 7479,-288 7479,-288 7479,-294 7473,-300 7467,-300 7467,-300 7324,-300 7324,-300 7318,-300 7312,-294 7312,-288 7312,-288 7312,-167 7312,-167 7312,-161 7318,-155 7324,-155"/>
<text text-anchor="middle" x="7395.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7395.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7332,-163C7332,-163 7459,-163 7459,-163 7465,-163 7471,-169 7471,-175 7471,-175 7471,-242 7471,-242 7471,-248 7465,-254 7459,-254 7459,-254 7332,-254 7332,-254 7326,-254 7320,-248 7320,-242 7320,-242 7320,-175 7320,-175 7320,-169 7326,-163 7332,-163"/>
<text text-anchor="middle" x="7395.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7395.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7499,-155C7499,-155 7642,-155 7642,-155 7648,-155 7654,-161 7654,-167 7654,-167 7654,-288 7654,-288 7654,-294 7648,-300 7642,-300 7642,-300 7499,-300 7499,-300 7493,-300 7487,-294 7487,-288 7487,-288 7487,-167 7487,-167 7487,-161 7493,-155 7499,-155"/>
<text text-anchor="middle" x="7570.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7570.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7507,-163C7507,-163 7634,-163 7634,-163 7640,-163 7646,-169 7646,-175 7646,-175 7646,-242 7646,-242 7646,-248 7640,-254 7634,-254 7634,-254 7507,-254 7507,-254 7501,-254 7495,-248 7495,-242 7495,-242 7495,-175 7495,-175 7495,-169 7501,-163 7507,-163"/>
<text text-anchor="middle" x="7570.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7570.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6995,-32C6995,-32 7157,-32 7157,-32 7163,-32 7169,-38 7169,-44 7169,-44 7169,-111 7169,-111 7169,-117 7163,-123 7157,-123 7157,-123 6995,-123 6995,-123 6989,-123 6983,-117 6983,-111 6983,-111 6983,-44 6983,-44 6983,-38 6989,-32 6995,-32"/>
<text text-anchor="middle" x="7076" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7076" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6801,-32C6801,-32 6963,-32 6963,-32 6969,-32 6975,-38 6975,-44 6975,-44 6975,-111 6975,-111 6975,-117 6969,-123 6963,-123 6963,-123 6801,-123 6801,-123 6795,-123 6789,-117 6789,-111 6789,-111 6789,-44 6789,-44 6789,-38 6795,-32 6801,-32"/>
<text text-anchor="middle" x="6882" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6882" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7197,-32C7197,-32 7359,-32 7359,-32 7365,-32 7371,-38 7371,-44 7371,-44 7371,-111 7371,-111 7371,-117 7365,-123 7359,-123 7359,-123 7197,-123 7197,-123 7191,-123 7185,-117 7185,-111 7185,-111 7185,-44 7185,-44 7185,-38 7191,-32 7197,-32"/>
<text text-anchor="middle" x="7278" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7278" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7395,-32C7395,-32 7557,-32 7557,-32 7563,-32 7569,-38 7569,-44 7569,-44 7569,-111 7569,-111 7569,-117 7563,-123 7557,-123 7557,-123 7395,-123 7395,-123 7389,-123 7383,-117 7383,-111 7383,-111 7383,-44 7383,-44 7383,-38 7389,-32 7395,-32"/>
<text text-anchor="middle" x="7476" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7476" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7007,-163C7007,-163 7284,-163 7284,-163 7290,-163 7296,-169 7296,-175 7296,-175 7296,-242 7296,-242 7296,-248 7290,-254 7284,-254 7284,-254 7007,-254 7007,-254 7001,-254 6995,-248 6995,-242 6995,-242 6995,-175 6995,-175 6995,-169 7001,-163 7007,-163"/>
<text text-anchor="middle" x="7145.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7145.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4999,-24C4999,-24 5864,-24 5864,-24 5870,-24 5876,-30 5876,-36 5876,-36 5876,-380 5876,-380 5876,-386 5870,-392 5864,-392 5864,-392 4999,-392 4999,-392 4993,-392 4987,-386 4987,-380 4987,-380 4987,-36 4987,-36 4987,-30 4993,-24 4999,-24"/>
<text text-anchor="middle" x="5431.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5431.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5522,-147C5522,-147 5856,-147 5856,-147 5862,-147 5868,-153 5868,-159 5868,-159 5868,-334 5868,-334 5868,-340 5862,-346 5856,-346 5856,-346 5522,-346 5522,-346 5516,-346 5510,-340 5510,-334 5510,-334 5510,-159 5510,-159 5510,-153 5516,-147 5522,-147"/>
<text text-anchor="middle" x="5689" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5689" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5530,-155C5530,-155 5673,-155 5673,-155 5679,-155 5685,-161 5685,-167 5685,-167 5685,-288 5685,-288 5685,-294 5679,-300 5673,-300 5673,-300 5530,-300 5530,-300 5524,-300 5518,-294 5518,-288 5518,-288 5518,-167 5518,-167 5518,-161 5524,-155 5530,-155"/>
<text text-anchor="middle" x="5601.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5601.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5538,-163C5538,-163 5665,-163 5665,-163 5671,-163 5677,-169 5677,-175 5677,-175 5677,-242 5677,-242 5677,-248 5671,-254 5665,-254 5665,-254 5538,-254 5538,-254 5532,-254 5526,-248 5526,-242 5526,-242 5526,-175 5526,-175 5526,-169 5532,-163 5538,-163"/>
<text text-anchor="middle" x="5601.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5601.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5705,-155C5705,-155 5848,-155 5848,-155 5854,-155 5860,-161 5860,-167 5860,-167 5860,-288 5860,-288 5860,-294 5854,-300 5848,-300 5848,-300 5705,-300 5705,-300 5699,-300 5693,-294 5693,-288 5693,-288 5693,-167 5693,-167 5693,-161 5699,-155 5705,-155"/>
<text text-anchor="middle" x="5776.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5776.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5713,-163C5713,-163 5840,-163 5840,-163 5846,-163 5852,-169 5852,-175 5852,-175 5852,-242 5852,-242 5852,-248 5846,-254 5840,-254 5840,-254 5713,-254 5713,-254 5707,-254 5701,-248 5701,-242 5701,-242 5701,-175 5701,-175 5701,-169 5707,-163 5713,-163"/>
<text text-anchor="middle" x="5776.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5776.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5201,-32C5201,-32 5363,-32 5363,-32 5369,-32 5375,-38 5375,-44 5375,-44 5375,-111 5375,-111 5375,-117 5369,-123 5363,-123 5363,-123 5201,-123 5201,-123 5195,-123 5189,-117 5189,-111 5189,-111 5189,-44 5189,-44 5189,-38 5195,-32 5201,-32"/>
<text text-anchor="middle" x="5282" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5282" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5007,-32C5007,-32 5169,-32 5169,-32 5175,-32 5181,-38 5181,-44 5181,-44 5181,-111 5181,-111 5181,-117 5175,-123 5169,-123 5169,-123 5007,-123 5007,-123 5001,-123 4995,-117 4995,-111 4995,-111 4995,-44 4995,-44 4995,-38 5001,-32 5007,-32"/>
<text text-anchor="middle" x="5088" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5088" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5403,-32C5403,-32 5565,-32 5565,-32 5571,-32 5577,-38 5577,-44 5577,-44 5577,-111 5577,-111 5577,-117 5571,-123 5565,-123 5565,-123 5403,-123 5403,-123 5397,-123 5391,-117 5391,-111 5391,-111 5391,-44 5391,-44 5391,-38 5397,-32 5403,-32"/>
<text text-anchor="middle" x="5484" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5484" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5601,-32C5601,-32 5763,-32 5763,-32 5769,-32 5775,-38 5775,-44 5775,-44 5775,-111 5775,-111 5775,-117 5769,-123 5763,-123 5763,-123 5601,-123 5601,-123 5595,-123 5589,-117 5589,-111 5589,-111 5589,-44 5589,-44 5589,-38 5595,-32 5601,-32"/>
<text text-anchor="middle" x="5682" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5682" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5213,-163C5213,-163 5490,-163 5490,-163 5496,-163 5502,-169 5502,-175 5502,-175 5502,-242 5502,-242 5502,-248 5496,-254 5490,-254 5490,-254 5213,-254 5213,-254 5207,-254 5201,-248 5201,-242 5201,-242 5201,-175 5201,-175 5201,-169 5207,-163 5213,-163"/>
<text text-anchor="middle" x="5351.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5351.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5896,-24C5896,-24 6761,-24 6761,-24 6767,-24 6773,-30 6773,-36 6773,-36 6773,-380 6773,-380 6773,-386 6767,-392 6761,-392 6761,-392 5896,-392 5896,-392 5890,-392 5884,-386 5884,-380 5884,-380 5884,-36 5884,-36 5884,-30 5890,-24 5896,-24"/>
<text text-anchor="middle" x="6328.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6328.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6419,-147C6419,-147 6753,-147 6753,-147 6759,-147 6765,-153 6765,-159 6765,-159 6765,-334 6765,-334 6765,-340 6759,-346 6753,-346 6753,-346 6419,-346 6419,-346 6413,-346 6407,-340 6407,-334 6407,-334 6407,-159 6407,-159 6407,-153 6413,-147 6419,-147"/>
<text text-anchor="middle" x="6586" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6586" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6427,-155C6427,-155 6570,-155 6570,-155 6576,-155 6582,-161 6582,-167 6582,-167 6582,-288 6582,-288 6582,-294 6576,-300 6570,-300 6570,-300 6427,-300 6427,-300 6421,-300 6415,-294 6415,-288 6415,-288 6415,-167 6415,-167 6415,-161 6421,-155 6427,-155"/>
<text text-anchor="middle" x="6498.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6498.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6435,-163C6435,-163 6562,-163 6562,-163 6568,-163 6574,-169 6574,-175 6574,-175 6574,-242 6574,-242 6574,-248 6568,-254 6562,-254 6562,-254 6435,-254 6435,-254 6429,-254 6423,-248 6423,-242 6423,-242 6423,-175 6423,-175 6423,-169 6429,-163 6435,-163"/>
<text text-anchor="middle" x="6498.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6498.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6602,-155C6602,-155 6745,-155 6745,-155 6751,-155 6757,-161 6757,-167 6757,-167 6757,-288 6757,-288 6757,-294 6751,-300 6745,-300 6745,-300 6602,-300 6602,-300 6596,-300 6590,-294 6590,-288 6590,-288 6590,-167 6590,-167 6590,-161 6596,-155 6602,-155"/>
<text text-anchor="middle" x="6673.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6673.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6610,-163C6610,-163 6737,-163 6737,-163 6743,-163 6749,-169 6749,-175 6749,-175 6749,-242 6749,-242 6749,-248 6743,-254 6737,-254 6737,-254 6610,-254 6610,-254 6604,-254 6598,-248 6598,-242 6598,-242 6598,-175 6598,-175 6598,-169 6604,-163 6610,-163"/>
<text text-anchor="middle" x="6673.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6673.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6098,-32C6098,-32 6260,-32 6260,-32 6266,-32 6272,-38 6272,-44 6272,-44 6272,-111 6272,-111 6272,-117 6266,-123 6260,-123 6260,-123 6098,-123 6098,-123 6092,-123 6086,-117 6086,-111 6086,-111 6086,-44 6086,-44 6086,-38 6092,-32 6098,-32"/>
<text text-anchor="middle" x="6179" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6179" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5904,-32C5904,-32 6066,-32 6066,-32 6072,-32 6078,-38 6078,-44 6078,-44 6078,-111 6078,-111 6078,-117 6072,-123 6066,-123 6066,-123 5904,-123 5904,-123 5898,-123 5892,-117 5892,-111 5892,-111 5892,-44 5892,-44 5892,-38 5898,-32 5904,-32"/>
<text text-anchor="middle" x="5985" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5985" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6300,-32C6300,-32 6462,-32 6462,-32 6468,-32 6474,-38 6474,-44 6474,-44 6474,-111 6474,-111 6474,-117 6468,-123 6462,-123 6462,-123 6300,-123 6300,-123 6294,-123 6288,-117 6288,-111 6288,-111 6288,-44 6288,-44 6288,-38 6294,-32 6300,-32"/>
<text text-anchor="middle" x="6381" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6381" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6498,-32C6498,-32 6660,-32 6660,-32 6666,-32 6672,-38 6672,-44 6672,-44 6672,-111 6672,-111 6672,-117 6666,-123 6660,-123 6660,-123 6498,-123 6498,-123 6492,-123 6486,-117 6486,-111 6486,-111 6486,-44 6486,-44 6486,-38 6492,-32 6498,-32"/>
<text text-anchor="middle" x="6579" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6579" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6110,-163C6110,-163 6387,-163 6387,-163 6393,-163 6399,-169 6399,-175 6399,-175 6399,-242 6399,-242 6399,-248 6393,-254 6387,-254 6387,-254 6110,-254 6110,-254 6104,-254 6098,-248 6098,-242 6098,-242 6098,-175 6098,-175 6098,-169 6104,-163 6110,-163"/>
<text text-anchor="middle" x="6248.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6248.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M136,-24C136,-24 1001,-24 1001,-24 1007,-24 1013,-30 1013,-36 1013,-36 1013,-380 1013,-380 1013,-386 1007,-392 1001,-392 1001,-392 136,-392 136,-392 130,-392 124,-386 124,-380 124,-380 124,-36 124,-36 124,-30 130,-24 136,-24"/>
<text text-anchor="middle" x="568.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="568.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M659,-147C659,-147 993,-147 993,-147 999,-147 1005,-153 1005,-159 1005,-159 1005,-334 1005,-334 1005,-340 999,-346 993,-346 993,-346 659,-346 659,-346 653,-346 647,-340 647,-334 647,-334 647,-159 647,-159 647,-153 653,-147 659,-147"/>
<text text-anchor="middle" x="826" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="826" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M667,-155C667,-155 810,-155 810,-155 816,-155 822,-161 822,-167 822,-167 822,-288 822,-288 822,-294 816,-300 810,-300 810,-300 667,-300 667,-300 661,-300 655,-294 655,-288 655,-288 655,-167 655,-167 655,-161 661,-155 667,-155"/>
<text text-anchor="middle" x="738.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="738.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M675,-163C675,-163 802,-163 802,-163 808,-163 814,-169 814,-175 814,-175 814,-242 814,-242 814,-248 808,-254 802,-254 802,-254 675,-254 675,-254 669,-254 663,-248 663,-242 663,-242 663,-175 663,-175 663,-169 669,-163 675,-163"/>
<text text-anchor="middle" x="738.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="738.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M842,-155C842,-155 985,-155 985,-155 991,-155 997,-161 997,-167 997,-167 997,-288 997,-288 997,-294 991,-300 985,-300 985,-300 842,-300 842,-300 836,-300 830,-294 830,-288 830,-288 830,-167 830,-167 830,-161 836,-155 842,-155"/>
<text text-anchor="middle" x="913.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="913.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M850,-163C850,-163 977,-163 977,-163 983,-163 989,-169 989,-175 989,-175 989,-242 989,-242 989,-248 983,-254 977,-254 977,-254 850,-254 850,-254 844,-254 838,-248 838,-242 838,-242 838,-175 838,-175 838,-169 844,-163 850,-163"/>
<text text-anchor="middle" x="913.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="913.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M392,-32C392,-32 554,-32 554,-32 560,-32 566,-38 566,-44 566,-44 566,-111 566,-111 566,-117 560,-123 554,-123 554,-123 392,-123 392,-123 386,-123 380,-117 380,-111 380,-111 380,-44 380,-44 380,-38 386,-32 392,-32"/>
<text text-anchor="middle" x="473" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="473" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M172,-32C172,-32 334,-32 334,-32 340,-32 346,-38 346,-44 346,-44 346,-111 346,-111 346,-117 340,-123 334,-123 334,-123 172,-123 172,-123 166,-123 160,-117 160,-111 160,-111 160,-44 160,-44 160,-38 166,-32 172,-32"/>
<text text-anchor="middle" x="253" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="253" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M637,-32C637,-32 799,-32 799,-32 805,-32 811,-38 811,-44 811,-44 811,-111 811,-111 811,-117 805,-123 799,-123 799,-123 637,-123 637,-123 631,-123 625,-117 625,-111 625,-111 625,-44 625,-44 625,-38 631,-32 637,-32"/>
<text text-anchor="middle" x="718" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="718" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M831,-32C831,-32 993,-32 993,-32 999,-32 1005,-38 1005,-44 1005,-44 1005,-111 1005,-111 1005,-117 999,-123 993,-123 993,-123 831,-123 831,-123 825,-123 819,-117 819,-111 819,-111 819,-44 819,-44 819,-38 825,-32 831,-32"/>
<text text-anchor="middle" x="912" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="912" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M350,-163C350,-163 627,-163 627,-163 633,-163 639,-169 639,-175 639,-175 639,-242 639,-242 639,-248 633,-254 627,-254 627,-254 350,-254 350,-254 344,-254 338,-248 338,-242 338,-242 338,-175 338,-175 338,-169 344,-163 350,-163"/>
<text text-anchor="middle" x="488.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="488.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1033,-24C1033,-24 1898,-24 1898,-24 1904,-24 1910,-30 1910,-36 1910,-36 1910,-380 1910,-380 1910,-386 1904,-392 1898,-392 1898,-392 1033,-392 1033,-392 1027,-392 1021,-386 1021,-380 1021,-380 1021,-36 1021,-36 1021,-30 1027,-24 1033,-24"/>
<text text-anchor="middle" x="1465.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1465.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1556,-147C1556,-147 1890,-147 1890,-147 1896,-147 1902,-153 1902,-159 1902,-159 1902,-334 1902,-334 1902,-340 1896,-346 1890,-346 1890,-346 1556,-346 1556,-346 1550,-346 1544,-340 1544,-334 1544,-334 1544,-159 1544,-159 1544,-153 1550,-147 1556,-147"/>
<text text-anchor="middle" x="1723" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1723" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1564,-155C1564,-155 1707,-155 1707,-155 1713,-155 1719,-161 1719,-167 1719,-167 1719,-288 1719,-288 1719,-294 1713,-300 1707,-300 1707,-300 1564,-300 1564,-300 1558,-300 1552,-294 1552,-288 1552,-288 1552,-167 1552,-167 1552,-161 1558,-155 1564,-155"/>
<text text-anchor="middle" x="1635.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1635.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1572,-163C1572,-163 1699,-163 1699,-163 1705,-163 1711,-169 1711,-175 1711,-175 1711,-242 1711,-242 1711,-248 1705,-254 1699,-254 1699,-254 1572,-254 1572,-254 1566,-254 1560,-248 1560,-242 1560,-242 1560,-175 1560,-175 1560,-169 1566,-163 1572,-163"/>
<text text-anchor="middle" x="1635.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1635.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1739,-155C1739,-155 1882,-155 1882,-155 1888,-155 1894,-161 1894,-167 1894,-167 1894,-288 1894,-288 1894,-294 1888,-300 1882,-300 1882,-300 1739,-300 1739,-300 1733,-300 1727,-294 1727,-288 1727,-288 1727,-167 1727,-167 1727,-161 1733,-155 1739,-155"/>
<text text-anchor="middle" x="1810.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1810.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1747,-163C1747,-163 1874,-163 1874,-163 1880,-163 1886,-169 1886,-175 1886,-175 1886,-242 1886,-242 1886,-248 1880,-254 1874,-254 1874,-254 1747,-254 1747,-254 1741,-254 1735,-248 1735,-242 1735,-242 1735,-175 1735,-175 1735,-169 1741,-163 1747,-163"/>
<text text-anchor="middle" x="1810.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1810.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1289,-32C1289,-32 1451,-32 1451,-32 1457,-32 1463,-38 1463,-44 1463,-44 1463,-111 1463,-111 1463,-117 1457,-123 1451,-123 1451,-123 1289,-123 1289,-123 1283,-123 1277,-117 1277,-111 1277,-111 1277,-44 1277,-44 1277,-38 1283,-32 1289,-32"/>
<text text-anchor="middle" x="1370" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1370" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1069,-32C1069,-32 1231,-32 1231,-32 1237,-32 1243,-38 1243,-44 1243,-44 1243,-111 1243,-111 1243,-117 1237,-123 1231,-123 1231,-123 1069,-123 1069,-123 1063,-123 1057,-117 1057,-111 1057,-111 1057,-44 1057,-44 1057,-38 1063,-32 1069,-32"/>
<text text-anchor="middle" x="1150" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1150" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1534,-32C1534,-32 1696,-32 1696,-32 1702,-32 1708,-38 1708,-44 1708,-44 1708,-111 1708,-111 1708,-117 1702,-123 1696,-123 1696,-123 1534,-123 1534,-123 1528,-123 1522,-117 1522,-111 1522,-111 1522,-44 1522,-44 1522,-38 1528,-32 1534,-32"/>
<text text-anchor="middle" x="1615" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1615" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1728,-32C1728,-32 1890,-32 1890,-32 1896,-32 1902,-38 1902,-44 1902,-44 1902,-111 1902,-111 1902,-117 1896,-123 1890,-123 1890,-123 1728,-123 1728,-123 1722,-123 1716,-117 1716,-111 1716,-111 1716,-44 1716,-44 1716,-38 1722,-32 1728,-32"/>
<text text-anchor="middle" x="1809" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1809" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1247,-163C1247,-163 1524,-163 1524,-163 1530,-163 1536,-169 1536,-175 1536,-175 1536,-242 1536,-242 1536,-248 1530,-254 1524,-254 1524,-254 1247,-254 1247,-254 1241,-254 1235,-248 1235,-242 1235,-242 1235,-175 1235,-175 1235,-169 1241,-163 1247,-163"/>
<text text-anchor="middle" x="1385.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1385.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1930,-24C1930,-24 2795,-24 2795,-24 2801,-24 2807,-30 2807,-36 2807,-36 2807,-380 2807,-380 2807,-386 2801,-392 2795,-392 2795,-392 1930,-392 1930,-392 1924,-392 1918,-386 1918,-380 1918,-380 1918,-36 1918,-36 1918,-30 1924,-24 1930,-24"/>
<text text-anchor="middle" x="2362.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2362.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2453,-147C2453,-147 2787,-147 2787,-147 2793,-147 2799,-153 2799,-159 2799,-159 2799,-334 2799,-334 2799,-340 2793,-346 2787,-346 2787,-346 2453,-346 2453,-346 2447,-346 2441,-340 2441,-334 2441,-334 2441,-159 2441,-159 2441,-153 2447,-147 2453,-147"/>
<text text-anchor="middle" x="2620" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2620" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2461,-155C2461,-155 2604,-155 2604,-155 2610,-155 2616,-161 2616,-167 2616,-167 2616,-288 2616,-288 2616,-294 2610,-300 2604,-300 2604,-300 2461,-300 2461,-300 2455,-300 2449,-294 2449,-288 2449,-288 2449,-167 2449,-167 2449,-161 2455,-155 2461,-155"/>
<text text-anchor="middle" x="2532.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2532.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2469,-163C2469,-163 2596,-163 2596,-163 2602,-163 2608,-169 2608,-175 2608,-175 2608,-242 2608,-242 2608,-248 2602,-254 2596,-254 2596,-254 2469,-254 2469,-254 2463,-254 2457,-248 2457,-242 2457,-242 2457,-175 2457,-175 2457,-169 2463,-163 2469,-163"/>
<text text-anchor="middle" x="2532.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2532.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2636,-155C2636,-155 2779,-155 2779,-155 2785,-155 2791,-161 2791,-167 2791,-167 2791,-288 2791,-288 2791,-294 2785,-300 2779,-300 2779,-300 2636,-300 2636,-300 2630,-300 2624,-294 2624,-288 2624,-288 2624,-167 2624,-167 2624,-161 2630,-155 2636,-155"/>
<text text-anchor="middle" x="2707.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2707.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2644,-163C2644,-163 2771,-163 2771,-163 2777,-163 2783,-169 2783,-175 2783,-175 2783,-242 2783,-242 2783,-248 2777,-254 2771,-254 2771,-254 2644,-254 2644,-254 2638,-254 2632,-248 2632,-242 2632,-242 2632,-175 2632,-175 2632,-169 2638,-163 2644,-163"/>
<text text-anchor="middle" x="2707.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2707.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2186,-32C2186,-32 2348,-32 2348,-32 2354,-32 2360,-38 2360,-44 2360,-44 2360,-111 2360,-111 2360,-117 2354,-123 2348,-123 2348,-123 2186,-123 2186,-123 2180,-123 2174,-117 2174,-111 2174,-111 2174,-44 2174,-44 2174,-38 2180,-32 2186,-32"/>
<text text-anchor="middle" x="2267" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2267" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1966,-32C1966,-32 2128,-32 2128,-32 2134,-32 2140,-38 2140,-44 2140,-44 2140,-111 2140,-111 2140,-117 2134,-123 2128,-123 2128,-123 1966,-123 1966,-123 1960,-123 1954,-117 1954,-111 1954,-111 1954,-44 1954,-44 1954,-38 1960,-32 1966,-32"/>
<text text-anchor="middle" x="2047" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2047" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2431,-32C2431,-32 2593,-32 2593,-32 2599,-32 2605,-38 2605,-44 2605,-44 2605,-111 2605,-111 2605,-117 2599,-123 2593,-123 2593,-123 2431,-123 2431,-123 2425,-123 2419,-117 2419,-111 2419,-111 2419,-44 2419,-44 2419,-38 2425,-32 2431,-32"/>
<text text-anchor="middle" x="2512" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2512" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2625,-32C2625,-32 2787,-32 2787,-32 2793,-32 2799,-38 2799,-44 2799,-44 2799,-111 2799,-111 2799,-117 2793,-123 2787,-123 2787,-123 2625,-123 2625,-123 2619,-123 2613,-117 2613,-111 2613,-111 2613,-44 2613,-44 2613,-38 2619,-32 2625,-32"/>
<text text-anchor="middle" x="2706" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2706" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2144,-163C2144,-163 2421,-163 2421,-163 2427,-163 2433,-169 2433,-175 2433,-175 2433,-242 2433,-242 2433,-248 2427,-254 2421,-254 2421,-254 2144,-254 2144,-254 2138,-254 2132,-248 2132,-242 2132,-242 2132,-175 2132,-175 2132,-169 2138,-163 2144,-163"/>
<text text-anchor="middle" x="2282.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2282.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4102,-24C4102,-24 4967,-24 4967,-24 4973,-24 4979,-30 4979,-36 4979,-36 4979,-380 4979,-380 4979,-386 4973,-392 4967,-392 4967,-392 4102,-392 4102,-392 4096,-392 4090,-386 4090,-380 4090,-380 4090,-36 4090,-36 4090,-30 4096,-24 4102,-24"/>
<text text-anchor="middle" x="4534.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4534.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4625,-147C4625,-147 4959,-147 4959,-147 4965,-147 4971,-153 4971,-159 4971,-159 4971,-334 4971,-334 4971,-340 4965,-346 4959,-346 4959,-346 4625,-346 4625,-346 4619,-346 4613,-340 4613,-334 4613,-334 4613,-159 4613,-159 4613,-153 4619,-147 4625,-147"/>
<text text-anchor="middle" x="4792" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4792" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4633,-155C4633,-155 4776,-155 4776,-155 4782,-155 4788,-161 4788,-167 4788,-167 4788,-288 4788,-288 4788,-294 4782,-300 4776,-300 4776,-300 4633,-300 4633,-300 4627,-300 4621,-294 4621,-288 4621,-288 4621,-167 4621,-167 4621,-161 4627,-155 4633,-155"/>
<text text-anchor="middle" x="4704.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4704.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4641,-163C4641,-163 4768,-163 4768,-163 4774,-163 4780,-169 4780,-175 4780,-175 4780,-242 4780,-242 4780,-248 4774,-254 4768,-254 4768,-254 4641,-254 4641,-254 4635,-254 4629,-248 4629,-242 4629,-242 4629,-175 4629,-175 4629,-169 4635,-163 4641,-163"/>
<text text-anchor="middle" x="4704.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4704.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4808,-155C4808,-155 4951,-155 4951,-155 4957,-155 4963,-161 4963,-167 4963,-167 4963,-288 4963,-288 4963,-294 4957,-300 4951,-300 4951,-300 4808,-300 4808,-300 4802,-300 4796,-294 4796,-288 4796,-288 4796,-167 4796,-167 4796,-161 4802,-155 4808,-155"/>
<text text-anchor="middle" x="4879.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4879.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4816,-163C4816,-163 4943,-163 4943,-163 4949,-163 4955,-169 4955,-175 4955,-175 4955,-242 4955,-242 4955,-248 4949,-254 4943,-254 4943,-254 4816,-254 4816,-254 4810,-254 4804,-248 4804,-242 4804,-242 4804,-175 4804,-175 4804,-169 4810,-163 4816,-163"/>
<text text-anchor="middle" x="4879.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4879.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4304,-32C4304,-32 4466,-32 4466,-32 4472,-32 4478,-38 4478,-44 4478,-44 4478,-111 4478,-111 4478,-117 4472,-123 4466,-123 4466,-123 4304,-123 4304,-123 4298,-123 4292,-117 4292,-111 4292,-111 4292,-44 4292,-44 4292,-38 4298,-32 4304,-32"/>
<text text-anchor="middle" x="4385" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4385" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4110,-32C4110,-32 4272,-32 4272,-32 4278,-32 4284,-38 4284,-44 4284,-44 4284,-111 4284,-111 4284,-117 4278,-123 4272,-123 4272,-123 4110,-123 4110,-123 4104,-123 4098,-117 4098,-111 4098,-111 4098,-44 4098,-44 4098,-38 4104,-32 4110,-32"/>
<text text-anchor="middle" x="4191" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4191" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4506,-32C4506,-32 4668,-32 4668,-32 4674,-32 4680,-38 4680,-44 4680,-44 4680,-111 4680,-111 4680,-117 4674,-123 4668,-123 4668,-123 4506,-123 4506,-123 4500,-123 4494,-117 4494,-111 4494,-111 4494,-44 4494,-44 4494,-38 4500,-32 4506,-32"/>
<text text-anchor="middle" x="4587" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4587" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4704,-32C4704,-32 4866,-32 4866,-32 4872,-32 4878,-38 4878,-44 4878,-44 4878,-111 4878,-111 4878,-117 4872,-123 4866,-123 4866,-123 4704,-123 4704,-123 4698,-123 4692,-117 4692,-111 4692,-111 4692,-44 4692,-44 4692,-38 4698,-32 4704,-32"/>
<text text-anchor="middle" x="4785" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4785" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4316,-163C4316,-163 4593,-163 4593,-163 4599,-163 4605,-169 4605,-175 4605,-175 4605,-242 4605,-242 4605,-248 4599,-254 4593,-254 4593,-254 4316,-254 4316,-254 4310,-254 4304,-248 4304,-242 4304,-242 4304,-175 4304,-175 4304,-169 4310,-163 4316,-163"/>
<text text-anchor="middle" x="4454.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4454.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2827,-24C2827,-24 3692,-24 3692,-24 3698,-24 3704,-30 3704,-36 3704,-36 3704,-380 3704,-380 3704,-386 3698,-392 3692,-392 3692,-392 2827,-392 2827,-392 2821,-392 2815,-386 2815,-380 2815,-380 2815,-36 2815,-36 2815,-30 2821,-24 2827,-24"/>
<text text-anchor="middle" x="3259.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3259.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3350,-147C3350,-147 3684,-147 3684,-147 3690,-147 3696,-153 3696,-159 3696,-159 3696,-334 3696,-334 3696,-340 3690,-346 3684,-346 3684,-346 3350,-346 3350,-346 3344,-346 3338,-340 3338,-334 3338,-334 3338,-159 3338,-159 3338,-153 3344,-147 3350,-147"/>
<text text-anchor="middle" x="3517" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3517" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3358,-155C3358,-155 3501,-155 3501,-155 3507,-155 3513,-161 3513,-167 3513,-167 3513,-288 3513,-288 3513,-294 3507,-300 3501,-300 3501,-300 3358,-300 3358,-300 3352,-300 3346,-294 3346,-288 3346,-288 3346,-167 3346,-167 3346,-161 3352,-155 3358,-155"/>
<text text-anchor="middle" x="3429.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3429.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3366,-163C3366,-163 3493,-163 3493,-163 3499,-163 3505,-169 3505,-175 3505,-175 3505,-242 3505,-242 3505,-248 3499,-254 3493,-254 3493,-254 3366,-254 3366,-254 3360,-254 3354,-248 3354,-242 3354,-242 3354,-175 3354,-175 3354,-169 3360,-163 3366,-163"/>
<text text-anchor="middle" x="3429.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3429.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3533,-155C3533,-155 3676,-155 3676,-155 3682,-155 3688,-161 3688,-167 3688,-167 3688,-288 3688,-288 3688,-294 3682,-300 3676,-300 3676,-300 3533,-300 3533,-300 3527,-300 3521,-294 3521,-288 3521,-288 3521,-167 3521,-167 3521,-161 3527,-155 3533,-155"/>
<text text-anchor="middle" x="3604.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3604.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3541,-163C3541,-163 3668,-163 3668,-163 3674,-163 3680,-169 3680,-175 3680,-175 3680,-242 3680,-242 3680,-248 3674,-254 3668,-254 3668,-254 3541,-254 3541,-254 3535,-254 3529,-248 3529,-242 3529,-242 3529,-175 3529,-175 3529,-169 3535,-163 3541,-163"/>
<text text-anchor="middle" x="3604.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3604.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3083,-32C3083,-32 3245,-32 3245,-32 3251,-32 3257,-38 3257,-44 3257,-44 3257,-111 3257,-111 3257,-117 3251,-123 3245,-123 3245,-123 3083,-123 3083,-123 3077,-123 3071,-117 3071,-111 3071,-111 3071,-44 3071,-44 3071,-38 3077,-32 3083,-32"/>
<text text-anchor="middle" x="3164" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3164" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2863,-32C2863,-32 3025,-32 3025,-32 3031,-32 3037,-38 3037,-44 3037,-44 3037,-111 3037,-111 3037,-117 3031,-123 3025,-123 3025,-123 2863,-123 2863,-123 2857,-123 2851,-117 2851,-111 2851,-111 2851,-44 2851,-44 2851,-38 2857,-32 2863,-32"/>
<text text-anchor="middle" x="2944" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2944" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3328,-32C3328,-32 3490,-32 3490,-32 3496,-32 3502,-38 3502,-44 3502,-44 3502,-111 3502,-111 3502,-117 3496,-123 3490,-123 3490,-123 3328,-123 3328,-123 3322,-123 3316,-117 3316,-111 3316,-111 3316,-44 3316,-44 3316,-38 3322,-32 3328,-32"/>
<text text-anchor="middle" x="3409" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3409" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3522,-32C3522,-32 3684,-32 3684,-32 3690,-32 3696,-38 3696,-44 3696,-44 3696,-111 3696,-111 3696,-117 3690,-123 3684,-123 3684,-123 3522,-123 3522,-123 3516,-123 3510,-117 3510,-111 3510,-111 3510,-44 3510,-44 3510,-38 3516,-32 3522,-32"/>
<text text-anchor="middle" x="3603" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3603" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3041,-163C3041,-163 3318,-163 3318,-163 3324,-163 3330,-169 3330,-175 3330,-175 3330,-242 3330,-242 3330,-248 3324,-254 3318,-254 3318,-254 3041,-254 3041,-254 3035,-254 3029,-248 3029,-242 3029,-242 3029,-175 3029,-175 3029,-169 3035,-163 3041,-163"/>
<text text-anchor="middle" x="3179.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3179.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3527,-400C3527,-400 3763,-400 3763,-400 3769,-400 3775,-406 3775,-412 3775,-412 3775,-479 3775,-479 3775,-485 3769,-491 3763,-491 3763,-491 3527,-491 3527,-491 3521,-491 3515,-485 3515,-479 3515,-479 3515,-412 3515,-412 3515,-406 3521,-400 3527,-400"/>
<text text-anchor="middle" x="3645" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3645" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3741,-32C3741,-32 3903,-32 3903,-32 3909,-32 3915,-38 3915,-44 3915,-44 3915,-111 3915,-111 3915,-117 3909,-123 3903,-123 3903,-123 3741,-123 3741,-123 3735,-123 3729,-117 3729,-111 3729,-111 3729,-44 3729,-44 3729,-38 3735,-32 3741,-32"/>
<text text-anchor="middle" x="3822" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3822" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3834,-163C3834,-163 4070,-163 4070,-163 4076,-163 4082,-169 4082,-175 4082,-175 4082,-242 4082,-242 4082,-248 4076,-254 4070,-254 4070,-254 3834,-254 3834,-254 3828,-254 3822,-248 3822,-242 3822,-242 3822,-175 3822,-175 3822,-169 3828,-163 3834,-163"/>
<text text-anchor="middle" x="3952" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="3952" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3734,-163C3734,-163 3802,-163 3802,-163 3808,-163 3814,-169 3814,-175 3814,-175 3814,-242 3814,-242 3814,-248 3808,-254 3802,-254 3802,-254 3734,-254 3734,-254 3728,-254 3722,-248 3722,-242 3722,-242 3722,-175 3722,-175 3722,-169 3728,-163 3734,-163"/>
<text text-anchor="middle" x="3768" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="3768" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 104,-163 104,-163 110,-163 116,-169 116,-175 116,-175 116,-242 116,-242 116,-248 110,-254 104,-254 104,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="70" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="70" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3679.5,-539.5C3679.5,-539.5 3746.5,-539.5 3746.5,-539.5 3752.5,-539.5 3758.5,-545.5 3758.5,-551.5 3758.5,-551.5 3758.5,-563.5 3758.5,-563.5 3758.5,-569.5 3752.5,-575.5 3746.5,-575.5 3746.5,-575.5 3679.5,-575.5 3679.5,-575.5 3673.5,-575.5 3667.5,-569.5 3667.5,-563.5 3667.5,-563.5 3667.5,-551.5 3667.5,-551.5 3667.5,-545.5 3673.5,-539.5 3679.5,-539.5"/>
<text text-anchor="middle" x="3713" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3671,-408.5C3671,-408.5 3755,-408.5 3755,-408.5 3761,-408.5 3767,-414.5 3767,-420.5 3767,-420.5 3767,-432.5 3767,-432.5 3767,-438.5 3761,-444.5 3755,-444.5 3755,-444.5 3671,-444.5 3671,-444.5 3665,-444.5 3659,-438.5 3659,-432.5 3659,-432.5 3659,-420.5 3659,-420.5 3659,-414.5 3665,-408.5 3671,-408.5"/>
<text text-anchor="middle" x="3713" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3713,-539.37C3713,-517.78 3713,-480.41 3713,-454.85"/>
<polygon fill="black" stroke="black" points="3716.5,-454.7 3713,-444.7 3709.5,-454.7 3716.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6911,-171.5C6911,-171.5 6973,-171.5 6973,-171.5 6979,-171.5 6985,-177.5 6985,-183.5 6985,-183.5 6985,-195.5 6985,-195.5 6985,-201.5 6979,-207.5 6973,-207.5 6973,-207.5 6911,-207.5 6911,-207.5 6905,-207.5 6899,-201.5 6899,-195.5 6899,-195.5 6899,-183.5 6899,-183.5 6899,-177.5 6905,-171.5 6911,-171.5"/>
<text text-anchor="middle" x="6942" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7101.5,-40.5C7101.5,-40.5 7148.5,-40.5 7148.5,-40.5 7154.5,-40.5 7160.5,-46.5 7160.5,-52.5 7160.5,-52.5 7160.5,-64.5 7160.5,-64.5 7160.5,-70.5 7154.5,-76.5 7148.5,-76.5 7148.5,-76.5 7101.5,-76.5 7101.5,-76.5 7095.5,-76.5 7089.5,-70.5 7089.5,-64.5 7089.5,-64.5 7089.5,-52.5 7089.5,-52.5 7089.5,-46.5 7095.5,-40.5 7101.5,-40.5"/>
<text text-anchor="middle" x="7125" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6958.32,-171.48C6967.26,-163.04 6978.96,-153.32 6991,-147 7027.28,-127.97 7046.39,-146.43 7080,-123 7093.56,-113.55 7104.43,-98.63 7112.09,-85.63"/>
<polygon fill="black" stroke="black" points="7115.31,-87.05 7117.1,-76.61 7109.19,-83.66 7115.31,-87.05"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6801.5,-171.5C6801.5,-171.5 6868.5,-171.5 6868.5,-171.5 6874.5,-171.5 6880.5,-177.5 6880.5,-183.5 6880.5,-183.5 6880.5,-195.5 6880.5,-195.5 6880.5,-201.5 6874.5,-207.5 6868.5,-207.5 6868.5,-207.5 6801.5,-207.5 6801.5,-207.5 6795.5,-207.5 6789.5,-201.5 6789.5,-195.5 6789.5,-195.5 6789.5,-183.5 6789.5,-183.5 6789.5,-177.5 6795.5,-171.5 6801.5,-171.5"/>
<text text-anchor="middle" x="6835" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6907.5,-40.5C6907.5,-40.5 6954.5,-40.5 6954.5,-40.5 6960.5,-40.5 6966.5,-46.5 6966.5,-52.5 6966.5,-52.5 6966.5,-64.5 6966.5,-64.5 6966.5,-70.5 6960.5,-76.5 6954.5,-76.5 6954.5,-76.5 6907.5,-76.5 6907.5,-76.5 6901.5,-76.5 6895.5,-70.5 6895.5,-64.5 6895.5,-64.5 6895.5,-52.5 6895.5,-52.5 6895.5,-46.5 6901.5,-40.5 6907.5,-40.5"/>
<text text-anchor="middle" x="6931" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M6848.64,-171.42C6859.03,-158.3 6873.62,-139.66 6886,-123 6895.18,-110.64 6905.11,-96.7 6913.29,-85.04"/>
<polygon fill="black" stroke="black" points="6916.31,-86.83 6919.17,-76.63 6910.58,-82.82 6916.31,-86.83"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7340,-171.5C7340,-171.5 7370,-171.5 7370,-171.5 7376,-171.5 7382,-177.5 7382,-183.5 7382,-183.5 7382,-195.5 7382,-195.5 7382,-201.5 7376,-207.5 7370,-207.5 7370,-207.5 7340,-207.5 7340,-207.5 7334,-207.5 7328,-201.5 7328,-195.5 7328,-195.5 7328,-183.5 7328,-183.5 7328,-177.5 7334,-171.5 7340,-171.5"/>
<text text-anchor="middle" x="7355" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7303.5,-40.5C7303.5,-40.5 7350.5,-40.5 7350.5,-40.5 7356.5,-40.5 7362.5,-46.5 7362.5,-52.5 7362.5,-52.5 7362.5,-64.5 7362.5,-64.5 7362.5,-70.5 7356.5,-76.5 7350.5,-76.5 7350.5,-76.5 7303.5,-76.5 7303.5,-76.5 7297.5,-76.5 7291.5,-70.5 7291.5,-64.5 7291.5,-64.5 7291.5,-52.5 7291.5,-52.5 7291.5,-46.5 7297.5,-40.5 7303.5,-40.5"/>
<text text-anchor="middle" x="7327" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7351.28,-171.37C7346.57,-149.68 7338.41,-112.08 7332.86,-86.51"/>
<polygon fill="black" stroke="black" points="7336.28,-85.73 7330.73,-76.7 7329.43,-87.22 7336.28,-85.73"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7515,-171.5C7515,-171.5 7545,-171.5 7545,-171.5 7551,-171.5 7557,-177.5 7557,-183.5 7557,-183.5 7557,-195.5 7557,-195.5 7557,-201.5 7551,-207.5 7545,-207.5 7545,-207.5 7515,-207.5 7515,-207.5 7509,-207.5 7503,-201.5 7503,-195.5 7503,-195.5 7503,-183.5 7503,-183.5 7503,-177.5 7509,-171.5 7515,-171.5"/>
<text text-anchor="middle" x="7530" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7501.5,-40.5C7501.5,-40.5 7548.5,-40.5 7548.5,-40.5 7554.5,-40.5 7560.5,-46.5 7560.5,-52.5 7560.5,-52.5 7560.5,-64.5 7560.5,-64.5 7560.5,-70.5 7554.5,-76.5 7548.5,-76.5 7548.5,-76.5 7501.5,-76.5 7501.5,-76.5 7495.5,-76.5 7489.5,-70.5 7489.5,-64.5 7489.5,-64.5 7489.5,-52.5 7489.5,-52.5 7489.5,-46.5 7495.5,-40.5 7501.5,-40.5"/>
<text text-anchor="middle" x="7525" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M7529.34,-171.37C7528.5,-149.78 7527.05,-112.41 7526.06,-86.85"/>
<polygon fill="black" stroke="black" points="7529.55,-86.56 7525.67,-76.7 7522.56,-86.83 7529.55,-86.56"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7003,-40.5C7003,-40.5 7059,-40.5 7059,-40.5 7065,-40.5 7071,-46.5 7071,-52.5 7071,-52.5 7071,-64.5 7071,-64.5 7071,-70.5 7065,-76.5 7059,-76.5 7059,-76.5 7003,-76.5 7003,-76.5 6997,-76.5 6991,-70.5 6991,-64.5 6991,-64.5 6991,-52.5 6991,-52.5 6991,-46.5 6997,-40.5 7003,-40.5"/>
<text text-anchor="middle" x="7031" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6809,-40.5C6809,-40.5 6865,-40.5 6865,-40.5 6871,-40.5 6877,-46.5 6877,-52.5 6877,-52.5 6877,-64.5 6877,-64.5 6877,-70.5 6871,-76.5 6865,-76.5 6865,-76.5 6809,-76.5 6809,-76.5 6803,-76.5 6797,-70.5 6797,-64.5 6797,-64.5 6797,-52.5 6797,-52.5 6797,-46.5 6803,-40.5 6809,-40.5"/>
<text text-anchor="middle" x="6837" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7205,-40.5C7205,-40.5 7261,-40.5 7261,-40.5 7267,-40.5 7273,-46.5 7273,-52.5 7273,-52.5 7273,-64.5 7273,-64.5 7273,-70.5 7267,-76.5 7261,-76.5 7261,-76.5 7205,-76.5 7205,-76.5 7199,-76.5 7193,-70.5 7193,-64.5 7193,-64.5 7193,-52.5 7193,-52.5 7193,-46.5 7199,-40.5 7205,-40.5"/>
<text text-anchor="middle" x="7233" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7403,-40.5C7403,-40.5 7459,-40.5 7459,-40.5 7465,-40.5 7471,-46.5 7471,-52.5 7471,-52.5 7471,-64.5 7471,-64.5 7471,-70.5 7465,-76.5 7459,-76.5 7459,-76.5 7403,-76.5 7403,-76.5 7397,-76.5 7391,-70.5 7391,-64.5 7391,-64.5 7391,-52.5 7391,-52.5 7391,-46.5 7397,-40.5 7403,-40.5"/>
<text text-anchor="middle" x="7431" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7204.5,-171.5C7204.5,-171.5 7275.5,-171.5 7275.5,-171.5 7281.5,-171.5 7287.5,-177.5 7287.5,-183.5 7287.5,-183.5 7287.5,-195.5 7287.5,-195.5 7287.5,-201.5 7281.5,-207.5 7275.5,-207.5 7275.5,-207.5 7204.5,-207.5 7204.5,-207.5 7198.5,-207.5 7192.5,-201.5 7192.5,-195.5 7192.5,-195.5 7192.5,-183.5 7192.5,-183.5 7192.5,-177.5 7198.5,-171.5 7204.5,-171.5"/>
<text text-anchor="middle" x="7240" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7087.5,-171.5C7087.5,-171.5 7162.5,-171.5 7162.5,-171.5 7168.5,-171.5 7174.5,-177.5 7174.5,-183.5 7174.5,-183.5 7174.5,-195.5 7174.5,-195.5 7174.5,-201.5 7168.5,-207.5 7162.5,-207.5 7162.5,-207.5 7087.5,-207.5 7087.5,-207.5 7081.5,-207.5 7075.5,-201.5 7075.5,-195.5 7075.5,-195.5 7075.5,-183.5 7075.5,-183.5 7075.5,-177.5 7081.5,-171.5 7087.5,-171.5"/>
<text text-anchor="middle" x="7125" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7015,-171.5C7015,-171.5 7045,-171.5 7045,-171.5 7051,-171.5 7057,-177.5 7057,-183.5 7057,-183.5 7057,-195.5 7057,-195.5 7057,-201.5 7051,-207.5 7045,-207.5 7045,-207.5 7015,-207.5 7015,-207.5 7009,-207.5 7003,-201.5 7003,-195.5 7003,-195.5 7003,-183.5 7003,-183.5 7003,-177.5 7009,-171.5 7015,-171.5"/>
<text text-anchor="middle" x="7030" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5117,-171.5C5117,-171.5 5179,-171.5 5179,-171.5 5185,-171.5 5191,-177.5 5191,-183.5 5191,-183.5 5191,-195.5 5191,-195.5 5191,-201.5 5185,-207.5 5179,-207.5 5179,-207.5 5117,-207.5 5117,-207.5 5111,-207.5 5105,-201.5 5105,-195.5 5105,-195.5 5105,-183.5 5105,-183.5 5105,-177.5 5111,-171.5 5117,-171.5"/>
<text text-anchor="middle" x="5148" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5307.5,-40.5C5307.5,-40.5 5354.5,-40.5 5354.5,-40.5 5360.5,-40.5 5366.5,-46.5 5366.5,-52.5 5366.5,-52.5 5366.5,-64.5 5366.5,-64.5 5366.5,-70.5 5360.5,-76.5 5354.5,-76.5 5354.5,-76.5 5307.5,-76.5 5307.5,-76.5 5301.5,-76.5 5295.5,-70.5 5295.5,-64.5 5295.5,-64.5 5295.5,-52.5 5295.5,-52.5 5295.5,-46.5 5301.5,-40.5 5307.5,-40.5"/>
<text text-anchor="middle" x="5331" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5164.32,-171.48C5173.26,-163.04 5184.96,-153.32 5197,-147 5233.28,-127.97 5252.39,-146.43 5286,-123 5299.56,-113.55 5310.43,-98.63 5318.09,-85.63"/>
<polygon fill="black" stroke="black" points="5321.31,-87.05 5323.1,-76.61 5315.19,-83.66 5321.31,-87.05"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5007.5,-171.5C5007.5,-171.5 5074.5,-171.5 5074.5,-171.5 5080.5,-171.5 5086.5,-177.5 5086.5,-183.5 5086.5,-183.5 5086.5,-195.5 5086.5,-195.5 5086.5,-201.5 5080.5,-207.5 5074.5,-207.5 5074.5,-207.5 5007.5,-207.5 5007.5,-207.5 5001.5,-207.5 4995.5,-201.5 4995.5,-195.5 4995.5,-195.5 4995.5,-183.5 4995.5,-183.5 4995.5,-177.5 5001.5,-171.5 5007.5,-171.5"/>
<text text-anchor="middle" x="5041" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5113.5,-40.5C5113.5,-40.5 5160.5,-40.5 5160.5,-40.5 5166.5,-40.5 5172.5,-46.5 5172.5,-52.5 5172.5,-52.5 5172.5,-64.5 5172.5,-64.5 5172.5,-70.5 5166.5,-76.5 5160.5,-76.5 5160.5,-76.5 5113.5,-76.5 5113.5,-76.5 5107.5,-76.5 5101.5,-70.5 5101.5,-64.5 5101.5,-64.5 5101.5,-52.5 5101.5,-52.5 5101.5,-46.5 5107.5,-40.5 5113.5,-40.5"/>
<text text-anchor="middle" x="5137" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5054.64,-171.42C5065.03,-158.3 5079.62,-139.66 5092,-123 5101.18,-110.64 5111.11,-96.7 5119.29,-85.04"/>
<polygon fill="black" stroke="black" points="5122.31,-86.83 5125.17,-76.63 5116.58,-82.82 5122.31,-86.83"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5546,-171.5C5546,-171.5 5576,-171.5 5576,-171.5 5582,-171.5 5588,-177.5 5588,-183.5 5588,-183.5 5588,-195.5 5588,-195.5 5588,-201.5 5582,-207.5 5576,-207.5 5576,-207.5 5546,-207.5 5546,-207.5 5540,-207.5 5534,-201.5 5534,-195.5 5534,-195.5 5534,-183.5 5534,-183.5 5534,-177.5 5540,-171.5 5546,-171.5"/>
<text text-anchor="middle" x="5561" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5509.5,-40.5C5509.5,-40.5 5556.5,-40.5 5556.5,-40.5 5562.5,-40.5 5568.5,-46.5 5568.5,-52.5 5568.5,-52.5 5568.5,-64.5 5568.5,-64.5 5568.5,-70.5 5562.5,-76.5 5556.5,-76.5 5556.5,-76.5 5509.5,-76.5 5509.5,-76.5 5503.5,-76.5 5497.5,-70.5 5497.5,-64.5 5497.5,-64.5 5497.5,-52.5 5497.5,-52.5 5497.5,-46.5 5503.5,-40.5 5509.5,-40.5"/>
<text text-anchor="middle" x="5533" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5557.28,-171.37C5552.57,-149.68 5544.41,-112.08 5538.86,-86.51"/>
<polygon fill="black" stroke="black" points="5542.28,-85.73 5536.73,-76.7 5535.43,-87.22 5542.28,-85.73"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5721,-171.5C5721,-171.5 5751,-171.5 5751,-171.5 5757,-171.5 5763,-177.5 5763,-183.5 5763,-183.5 5763,-195.5 5763,-195.5 5763,-201.5 5757,-207.5 5751,-207.5 5751,-207.5 5721,-207.5 5721,-207.5 5715,-207.5 5709,-201.5 5709,-195.5 5709,-195.5 5709,-183.5 5709,-183.5 5709,-177.5 5715,-171.5 5721,-171.5"/>
<text text-anchor="middle" x="5736" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5707.5,-40.5C5707.5,-40.5 5754.5,-40.5 5754.5,-40.5 5760.5,-40.5 5766.5,-46.5 5766.5,-52.5 5766.5,-52.5 5766.5,-64.5 5766.5,-64.5 5766.5,-70.5 5760.5,-76.5 5754.5,-76.5 5754.5,-76.5 5707.5,-76.5 5707.5,-76.5 5701.5,-76.5 5695.5,-70.5 5695.5,-64.5 5695.5,-64.5 5695.5,-52.5 5695.5,-52.5 5695.5,-46.5 5701.5,-40.5 5707.5,-40.5"/>
<text text-anchor="middle" x="5731" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M5735.34,-171.37C5734.5,-149.78 5733.05,-112.41 5732.06,-86.85"/>
<polygon fill="black" stroke="black" points="5735.55,-86.56 5731.67,-76.7 5728.56,-86.83 5735.55,-86.56"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5209,-40.5C5209,-40.5 5265,-40.5 5265,-40.5 5271,-40.5 5277,-46.5 5277,-52.5 5277,-52.5 5277,-64.5 5277,-64.5 5277,-70.5 5271,-76.5 5265,-76.5 5265,-76.5 5209,-76.5 5209,-76.5 5203,-76.5 5197,-70.5 5197,-64.5 5197,-64.5 5197,-52.5 5197,-52.5 5197,-46.5 5203,-40.5 5209,-40.5"/>
<text text-anchor="middle" x="5237" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5015,-40.5C5015,-40.5 5071,-40.5 5071,-40.5 5077,-40.5 5083,-46.5 5083,-52.5 5083,-52.5 5083,-64.5 5083,-64.5 5083,-70.5 5077,-76.5 5071,-76.5 5071,-76.5 5015,-76.5 5015,-76.5 5009,-76.5 5003,-70.5 5003,-64.5 5003,-64.5 5003,-52.5 5003,-52.5 5003,-46.5 5009,-40.5 5015,-40.5"/>
<text text-anchor="middle" x="5043" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5411,-40.5C5411,-40.5 5467,-40.5 5467,-40.5 5473,-40.5 5479,-46.5 5479,-52.5 5479,-52.5 5479,-64.5 5479,-64.5 5479,-70.5 5473,-76.5 5467,-76.5 5467,-76.5 5411,-76.5 5411,-76.5 5405,-76.5 5399,-70.5 5399,-64.5 5399,-64.5 5399,-52.5 5399,-52.5 5399,-46.5 5405,-40.5 5411,-40.5"/>
<text text-anchor="middle" x="5439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5609,-40.5C5609,-40.5 5665,-40.5 5665,-40.5 5671,-40.5 5677,-46.5 5677,-52.5 5677,-52.5 5677,-64.5 5677,-64.5 5677,-70.5 5671,-76.5 5665,-76.5 5665,-76.5 5609,-76.5 5609,-76.5 5603,-76.5 5597,-70.5 5597,-64.5 5597,-64.5 5597,-52.5 5597,-52.5 5597,-46.5 5603,-40.5 5609,-40.5"/>
<text text-anchor="middle" x="5637" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5410.5,-171.5C5410.5,-171.5 5481.5,-171.5 5481.5,-171.5 5487.5,-171.5 5493.5,-177.5 5493.5,-183.5 5493.5,-183.5 5493.5,-195.5 5493.5,-195.5 5493.5,-201.5 5487.5,-207.5 5481.5,-207.5 5481.5,-207.5 5410.5,-207.5 5410.5,-207.5 5404.5,-207.5 5398.5,-201.5 5398.5,-195.5 5398.5,-195.5 5398.5,-183.5 5398.5,-183.5 5398.5,-177.5 5404.5,-171.5 5410.5,-171.5"/>
<text text-anchor="middle" x="5446" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5293.5,-171.5C5293.5,-171.5 5368.5,-171.5 5368.5,-171.5 5374.5,-171.5 5380.5,-177.5 5380.5,-183.5 5380.5,-183.5 5380.5,-195.5 5380.5,-195.5 5380.5,-201.5 5374.5,-207.5 5368.5,-207.5 5368.5,-207.5 5293.5,-207.5 5293.5,-207.5 5287.5,-207.5 5281.5,-201.5 5281.5,-195.5 5281.5,-195.5 5281.5,-183.5 5281.5,-183.5 5281.5,-177.5 5287.5,-171.5 5293.5,-171.5"/>
<text text-anchor="middle" x="5331" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5221,-171.5C5221,-171.5 5251,-171.5 5251,-171.5 5257,-171.5 5263,-177.5 5263,-183.5 5263,-183.5 5263,-195.5 5263,-195.5 5263,-201.5 5257,-207.5 5251,-207.5 5251,-207.5 5221,-207.5 5221,-207.5 5215,-207.5 5209,-201.5 5209,-195.5 5209,-195.5 5209,-183.5 5209,-183.5 5209,-177.5 5215,-171.5 5221,-171.5"/>
<text text-anchor="middle" x="5236" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6014,-171.5C6014,-171.5 6076,-171.5 6076,-171.5 6082,-171.5 6088,-177.5 6088,-183.5 6088,-183.5 6088,-195.5 6088,-195.5 6088,-201.5 6082,-207.5 6076,-207.5 6076,-207.5 6014,-207.5 6014,-207.5 6008,-207.5 6002,-201.5 6002,-195.5 6002,-195.5 6002,-183.5 6002,-183.5 6002,-177.5 6008,-171.5 6014,-171.5"/>
<text text-anchor="middle" x="6045" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6204.5,-40.5C6204.5,-40.5 6251.5,-40.5 6251.5,-40.5 6257.5,-40.5 6263.5,-46.5 6263.5,-52.5 6263.5,-52.5 6263.5,-64.5 6263.5,-64.5 6263.5,-70.5 6257.5,-76.5 6251.5,-76.5 6251.5,-76.5 6204.5,-76.5 6204.5,-76.5 6198.5,-76.5 6192.5,-70.5 6192.5,-64.5 6192.5,-64.5 6192.5,-52.5 6192.5,-52.5 6192.5,-46.5 6198.5,-40.5 6204.5,-40.5"/>
<text text-anchor="middle" x="6228" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M6061.32,-171.48C6070.26,-163.04 6081.96,-153.32 6094,-147 6130.28,-127.97 6149.39,-146.43 6183,-123 6196.56,-113.55 6207.43,-98.63 6215.09,-85.63"/>
<polygon fill="black" stroke="black" points="6218.31,-87.05 6220.1,-76.61 6212.19,-83.66 6218.31,-87.05"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5904.5,-171.5C5904.5,-171.5 5971.5,-171.5 5971.5,-171.5 5977.5,-171.5 5983.5,-177.5 5983.5,-183.5 5983.5,-183.5 5983.5,-195.5 5983.5,-195.5 5983.5,-201.5 5977.5,-207.5 5971.5,-207.5 5971.5,-207.5 5904.5,-207.5 5904.5,-207.5 5898.5,-207.5 5892.5,-201.5 5892.5,-195.5 5892.5,-195.5 5892.5,-183.5 5892.5,-183.5 5892.5,-177.5 5898.5,-171.5 5904.5,-171.5"/>
<text text-anchor="middle" x="5938" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6010.5,-40.5C6010.5,-40.5 6057.5,-40.5 6057.5,-40.5 6063.5,-40.5 6069.5,-46.5 6069.5,-52.5 6069.5,-52.5 6069.5,-64.5 6069.5,-64.5 6069.5,-70.5 6063.5,-76.5 6057.5,-76.5 6057.5,-76.5 6010.5,-76.5 6010.5,-76.5 6004.5,-76.5 5998.5,-70.5 5998.5,-64.5 5998.5,-64.5 5998.5,-52.5 5998.5,-52.5 5998.5,-46.5 6004.5,-40.5 6010.5,-40.5"/>
<text text-anchor="middle" x="6034" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M5951.64,-171.42C5962.03,-158.3 5976.62,-139.66 5989,-123 5998.18,-110.64 6008.11,-96.7 6016.29,-85.04"/>
<polygon fill="black" stroke="black" points="6019.31,-86.83 6022.17,-76.63 6013.58,-82.82 6019.31,-86.83"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6443,-171.5C6443,-171.5 6473,-171.5 6473,-171.5 6479,-171.5 6485,-177.5 6485,-183.5 6485,-183.5 6485,-195.5 6485,-195.5 6485,-201.5 6479,-207.5 6473,-207.5 6473,-207.5 6443,-207.5 6443,-207.5 6437,-207.5 6431,-201.5 6431,-195.5 6431,-195.5 6431,-183.5 6431,-183.5 6431,-177.5 6437,-171.5 6443,-171.5"/>
<text text-anchor="middle" x="6458" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6406.5,-40.5C6406.5,-40.5 6453.5,-40.5 6453.5,-40.5 6459.5,-40.5 6465.5,-46.5 6465.5,-52.5 6465.5,-52.5 6465.5,-64.5 6465.5,-64.5 6465.5,-70.5 6459.5,-76.5 6453.5,-76.5 6453.5,-76.5 6406.5,-76.5 6406.5,-76.5 6400.5,-76.5 6394.5,-70.5 6394.5,-64.5 6394.5,-64.5 6394.5,-52.5 6394.5,-52.5 6394.5,-46.5 6400.5,-40.5 6406.5,-40.5"/>
<text text-anchor="middle" x="6430" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6454.28,-171.37C6449.57,-149.68 6441.41,-112.08 6435.86,-86.51"/>
<polygon fill="black" stroke="black" points="6439.28,-85.73 6433.73,-76.7 6432.43,-87.22 6439.28,-85.73"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6618,-171.5C6618,-171.5 6648,-171.5 6648,-171.5 6654,-171.5 6660,-177.5 6660,-183.5 6660,-183.5 6660,-195.5 6660,-195.5 6660,-201.5 6654,-207.5 6648,-207.5 6648,-207.5 6618,-207.5 6618,-207.5 6612,-207.5 6606,-201.5 6606,-195.5 6606,-195.5 6606,-183.5 6606,-183.5 6606,-177.5 6612,-171.5 6618,-171.5"/>
<text text-anchor="middle" x="6633" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6604.5,-40.5C6604.5,-40.5 6651.5,-40.5 6651.5,-40.5 6657.5,-40.5 6663.5,-46.5 6663.5,-52.5 6663.5,-52.5 6663.5,-64.5 6663.5,-64.5 6663.5,-70.5 6657.5,-76.5 6651.5,-76.5 6651.5,-76.5 6604.5,-76.5 6604.5,-76.5 6598.5,-76.5 6592.5,-70.5 6592.5,-64.5 6592.5,-64.5 6592.5,-52.5 6592.5,-52.5 6592.5,-46.5 6598.5,-40.5 6604.5,-40.5"/>
<text text-anchor="middle" x="6628" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M6632.34,-171.37C6631.5,-149.78 6630.05,-112.41 6629.06,-86.85"/>
<polygon fill="black" stroke="black" points="6632.55,-86.56 6628.67,-76.7 6625.56,-86.83 6632.55,-86.56"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6106,-40.5C6106,-40.5 6162,-40.5 6162,-40.5 6168,-40.5 6174,-46.5 6174,-52.5 6174,-52.5 6174,-64.5 6174,-64.5 6174,-70.5 6168,-76.5 6162,-76.5 6162,-76.5 6106,-76.5 6106,-76.5 6100,-76.5 6094,-70.5 6094,-64.5 6094,-64.5 6094,-52.5 6094,-52.5 6094,-46.5 6100,-40.5 6106,-40.5"/>
<text text-anchor="middle" x="6134" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5912,-40.5C5912,-40.5 5968,-40.5 5968,-40.5 5974,-40.5 5980,-46.5 5980,-52.5 5980,-52.5 5980,-64.5 5980,-64.5 5980,-70.5 5974,-76.5 5968,-76.5 5968,-76.5 5912,-76.5 5912,-76.5 5906,-76.5 5900,-70.5 5900,-64.5 5900,-64.5 5900,-52.5 5900,-52.5 5900,-46.5 5906,-40.5 5912,-40.5"/>
<text text-anchor="middle" x="5940" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6308,-40.5C6308,-40.5 6364,-40.5 6364,-40.5 6370,-40.5 6376,-46.5 6376,-52.5 6376,-52.5 6376,-64.5 6376,-64.5 6376,-70.5 6370,-76.5 6364,-76.5 6364,-76.5 6308,-76.5 6308,-76.5 6302,-76.5 6296,-70.5 6296,-64.5 6296,-64.5 6296,-52.5 6296,-52.5 6296,-46.5 6302,-40.5 6308,-40.5"/>
<text text-anchor="middle" x="6336" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6506,-40.5C6506,-40.5 6562,-40.5 6562,-40.5 6568,-40.5 6574,-46.5 6574,-52.5 6574,-52.5 6574,-64.5 6574,-64.5 6574,-70.5 6568,-76.5 6562,-76.5 6562,-76.5 6506,-76.5 6506,-76.5 6500,-76.5 6494,-70.5 6494,-64.5 6494,-64.5 6494,-52.5 6494,-52.5 6494,-46.5 6500,-40.5 6506,-40.5"/>
<text text-anchor="middle" x="6534" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6307.5,-171.5C6307.5,-171.5 6378.5,-171.5 6378.5,-171.5 6384.5,-171.5 6390.5,-177.5 6390.5,-183.5 6390.5,-183.5 6390.5,-195.5 6390.5,-195.5 6390.5,-201.5 6384.5,-207.5 6378.5,-207.5 6378.5,-207.5 6307.5,-207.5 6307.5,-207.5 6301.5,-207.5 6295.5,-201.5 6295.5,-195.5 6295.5,-195.5 6295.5,-183.5 6295.5,-183.5 6295.5,-177.5 6301.5,-171.5 6307.5,-171.5"/>
<text text-anchor="middle" x="6343" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6190.5,-171.5C6190.5,-171.5 6265.5,-171.5 6265.5,-171.5 6271.5,-171.5 6277.5,-177.5 6277.5,-183.5 6277.5,-183.5 6277.5,-195.5 6277.5,-195.5 6277.5,-201.5 6271.5,-207.5 6265.5,-207.5 6265.5,-207.5 6190.5,-207.5 6190.5,-207.5 6184.5,-207.5 6178.5,-201.5 6178.5,-195.5 6178.5,-195.5 6178.5,-183.5 6178.5,-183.5 6178.5,-177.5 6184.5,-171.5 6190.5,-171.5"/>
<text text-anchor="middle" x="6228" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6118,-171.5C6118,-171.5 6148,-171.5 6148,-171.5 6154,-171.5 6160,-177.5 6160,-183.5 6160,-183.5 6160,-195.5 6160,-195.5 6160,-201.5 6154,-207.5 6148,-207.5 6148,-207.5 6118,-207.5 6118,-207.5 6112,-207.5 6106,-201.5 6106,-195.5 6106,-195.5 6106,-183.5 6106,-183.5 6106,-177.5 6112,-171.5 6118,-171.5"/>
<text text-anchor="middle" x="6133" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M254,-171.5C254,-171.5 316,-171.5 316,-171.5 322,-171.5 328,-177.5 328,-183.5 328,-183.5 328,-195.5 328,-195.5 328,-201.5 322,-207.5 316,-207.5 316,-207.5 254,-207.5 254,-207.5 248,-207.5 242,-201.5 242,-195.5 242,-195.5 242,-183.5 242,-183.5 242,-177.5 248,-171.5 254,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M400.5,-40.5C400.5,-40.5 447.5,-40.5 447.5,-40.5 453.5,-40.5 459.5,-46.5 459.5,-52.5 459.5,-52.5 459.5,-64.5 459.5,-64.5 459.5,-70.5 453.5,-76.5 447.5,-76.5 447.5,-76.5 400.5,-76.5 400.5,-76.5 394.5,-76.5 388.5,-70.5 388.5,-64.5 388.5,-64.5 388.5,-52.5 388.5,-52.5 388.5,-46.5 394.5,-40.5 400.5,-40.5"/>
<text text-anchor="middle" x="424" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M303.46,-171.37C327.66,-148.91 370.25,-109.38 397.78,-83.83"/>
<polygon fill="black" stroke="black" points="400.52,-86.07 405.47,-76.7 395.75,-80.94 400.52,-86.07"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M144.5,-171.5C144.5,-171.5 211.5,-171.5 211.5,-171.5 217.5,-171.5 223.5,-177.5 223.5,-183.5 223.5,-183.5 223.5,-195.5 223.5,-195.5 223.5,-201.5 217.5,-207.5 211.5,-207.5 211.5,-207.5 144.5,-207.5 144.5,-207.5 138.5,-207.5 132.5,-201.5 132.5,-195.5 132.5,-195.5 132.5,-183.5 132.5,-183.5 132.5,-177.5 138.5,-171.5 144.5,-171.5"/>
<text text-anchor="middle" x="178" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M180.5,-40.5C180.5,-40.5 227.5,-40.5 227.5,-40.5 233.5,-40.5 239.5,-46.5 239.5,-52.5 239.5,-52.5 239.5,-64.5 239.5,-64.5 239.5,-70.5 233.5,-76.5 227.5,-76.5 227.5,-76.5 180.5,-76.5 180.5,-76.5 174.5,-76.5 168.5,-70.5 168.5,-64.5 168.5,-64.5 168.5,-52.5 168.5,-52.5 168.5,-46.5 174.5,-40.5 180.5,-40.5"/>
<text text-anchor="middle" x="204" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M181.45,-171.37C185.82,-149.68 193.4,-112.08 198.56,-86.51"/>
<polygon fill="black" stroke="black" points="201.99,-87.2 200.53,-76.7 195.13,-85.81 201.99,-87.2"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M683,-171.5C683,-171.5 713,-171.5 713,-171.5 719,-171.5 725,-177.5 725,-183.5 725,-183.5 725,-195.5 725,-195.5 725,-201.5 719,-207.5 713,-207.5 713,-207.5 683,-207.5 683,-207.5 677,-207.5 671,-201.5 671,-195.5 671,-195.5 671,-183.5 671,-183.5 671,-177.5 677,-171.5 683,-171.5"/>
<text text-anchor="middle" x="698" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M645.5,-40.5C645.5,-40.5 692.5,-40.5 692.5,-40.5 698.5,-40.5 704.5,-46.5 704.5,-52.5 704.5,-52.5 704.5,-64.5 704.5,-64.5 704.5,-70.5 698.5,-76.5 692.5,-76.5 692.5,-76.5 645.5,-76.5 645.5,-76.5 639.5,-76.5 633.5,-70.5 633.5,-64.5 633.5,-64.5 633.5,-52.5 633.5,-52.5 633.5,-46.5 639.5,-40.5 645.5,-40.5"/>
<text text-anchor="middle" x="669" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M694.15,-171.37C689.27,-149.68 680.82,-112.08 675.07,-86.51"/>
<polygon fill="black" stroke="black" points="678.48,-85.69 672.87,-76.7 671.65,-87.23 678.48,-85.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M858,-171.5C858,-171.5 888,-171.5 888,-171.5 894,-171.5 900,-177.5 900,-183.5 900,-183.5 900,-195.5 900,-195.5 900,-201.5 894,-207.5 888,-207.5 888,-207.5 858,-207.5 858,-207.5 852,-207.5 846,-201.5 846,-195.5 846,-195.5 846,-183.5 846,-183.5 846,-177.5 852,-171.5 858,-171.5"/>
<text text-anchor="middle" x="873" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M839.5,-40.5C839.5,-40.5 886.5,-40.5 886.5,-40.5 892.5,-40.5 898.5,-46.5 898.5,-52.5 898.5,-52.5 898.5,-64.5 898.5,-64.5 898.5,-70.5 892.5,-76.5 886.5,-76.5 886.5,-76.5 839.5,-76.5 839.5,-76.5 833.5,-76.5 827.5,-70.5 827.5,-64.5 827.5,-64.5 827.5,-52.5 827.5,-52.5 827.5,-46.5 833.5,-40.5 839.5,-40.5"/>
<text text-anchor="middle" x="863" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M871.67,-171.37C870,-149.78 867.1,-112.41 865.12,-86.85"/>
<polygon fill="black" stroke="black" points="868.6,-86.4 864.33,-76.7 861.62,-86.94 868.6,-86.4"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M490,-40.5C490,-40.5 546,-40.5 546,-40.5 552,-40.5 558,-46.5 558,-52.5 558,-52.5 558,-64.5 558,-64.5 558,-70.5 552,-76.5 546,-76.5 546,-76.5 490,-76.5 490,-76.5 484,-76.5 478,-70.5 478,-64.5 478,-64.5 478,-52.5 478,-52.5 478,-46.5 484,-40.5 490,-40.5"/>
<text text-anchor="middle" x="518" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M270,-40.5C270,-40.5 326,-40.5 326,-40.5 332,-40.5 338,-46.5 338,-52.5 338,-52.5 338,-64.5 338,-64.5 338,-70.5 332,-76.5 326,-76.5 326,-76.5 270,-76.5 270,-76.5 264,-76.5 258,-70.5 258,-64.5 258,-64.5 258,-52.5 258,-52.5 258,-46.5 264,-40.5 270,-40.5"/>
<text text-anchor="middle" x="298" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M735,-40.5C735,-40.5 791,-40.5 791,-40.5 797,-40.5 803,-46.5 803,-52.5 803,-52.5 803,-64.5 803,-64.5 803,-70.5 797,-76.5 791,-76.5 791,-76.5 735,-76.5 735,-76.5 729,-76.5 723,-70.5 723,-64.5 723,-64.5 723,-52.5 723,-52.5 723,-46.5 729,-40.5 735,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M929,-40.5C929,-40.5 985,-40.5 985,-40.5 991,-40.5 997,-46.5 997,-52.5 997,-52.5 997,-64.5 997,-64.5 997,-70.5 991,-76.5 985,-76.5 985,-76.5 929,-76.5 929,-76.5 923,-76.5 917,-70.5 917,-64.5 917,-64.5 917,-52.5 917,-52.5 917,-46.5 923,-40.5 929,-40.5"/>
<text text-anchor="middle" x="957" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M547.5,-171.5C547.5,-171.5 618.5,-171.5 618.5,-171.5 624.5,-171.5 630.5,-177.5 630.5,-183.5 630.5,-183.5 630.5,-195.5 630.5,-195.5 630.5,-201.5 624.5,-207.5 618.5,-207.5 618.5,-207.5 547.5,-207.5 547.5,-207.5 541.5,-207.5 535.5,-201.5 535.5,-195.5 535.5,-195.5 535.5,-183.5 535.5,-183.5 535.5,-177.5 541.5,-171.5 547.5,-171.5"/>
<text text-anchor="middle" x="583" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M430.5,-171.5C430.5,-171.5 505.5,-171.5 505.5,-171.5 511.5,-171.5 517.5,-177.5 517.5,-183.5 517.5,-183.5 517.5,-195.5 517.5,-195.5 517.5,-201.5 511.5,-207.5 505.5,-207.5 505.5,-207.5 430.5,-207.5 430.5,-207.5 424.5,-207.5 418.5,-201.5 418.5,-195.5 418.5,-195.5 418.5,-183.5 418.5,-183.5 418.5,-177.5 424.5,-171.5 430.5,-171.5"/>
<text text-anchor="middle" x="468" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M358,-171.5C358,-171.5 388,-171.5 388,-171.5 394,-171.5 400,-177.5 400,-183.5 400,-183.5 400,-195.5 400,-195.5 400,-201.5 394,-207.5 388,-207.5 388,-207.5 358,-207.5 358,-207.5 352,-207.5 346,-201.5 346,-195.5 346,-195.5 346,-183.5 346,-183.5 346,-177.5 352,-171.5 358,-171.5"/>
<text text-anchor="middle" x="373" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1151,-171.5C1151,-171.5 1213,-171.5 1213,-171.5 1219,-171.5 1225,-177.5 1225,-183.5 1225,-183.5 1225,-195.5 1225,-195.5 1225,-201.5 1219,-207.5 1213,-207.5 1213,-207.5 1151,-207.5 1151,-207.5 1145,-207.5 1139,-201.5 1139,-195.5 1139,-195.5 1139,-183.5 1139,-183.5 1139,-177.5 1145,-171.5 1151,-171.5"/>
<text text-anchor="middle" x="1182" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1297.5,-40.5C1297.5,-40.5 1344.5,-40.5 1344.5,-40.5 1350.5,-40.5 1356.5,-46.5 1356.5,-52.5 1356.5,-52.5 1356.5,-64.5 1356.5,-64.5 1356.5,-70.5 1350.5,-76.5 1344.5,-76.5 1344.5,-76.5 1297.5,-76.5 1297.5,-76.5 1291.5,-76.5 1285.5,-70.5 1285.5,-64.5 1285.5,-64.5 1285.5,-52.5 1285.5,-52.5 1285.5,-46.5 1291.5,-40.5 1297.5,-40.5"/>
<text text-anchor="middle" x="1321" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1200.46,-171.37C1224.66,-148.91 1267.25,-109.38 1294.78,-83.83"/>
<polygon fill="black" stroke="black" points="1297.52,-86.07 1302.47,-76.7 1292.75,-80.94 1297.52,-86.07"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1041.5,-171.5C1041.5,-171.5 1108.5,-171.5 1108.5,-171.5 1114.5,-171.5 1120.5,-177.5 1120.5,-183.5 1120.5,-183.5 1120.5,-195.5 1120.5,-195.5 1120.5,-201.5 1114.5,-207.5 1108.5,-207.5 1108.5,-207.5 1041.5,-207.5 1041.5,-207.5 1035.5,-207.5 1029.5,-201.5 1029.5,-195.5 1029.5,-195.5 1029.5,-183.5 1029.5,-183.5 1029.5,-177.5 1035.5,-171.5 1041.5,-171.5"/>
<text text-anchor="middle" x="1075" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1077.5,-40.5C1077.5,-40.5 1124.5,-40.5 1124.5,-40.5 1130.5,-40.5 1136.5,-46.5 1136.5,-52.5 1136.5,-52.5 1136.5,-64.5 1136.5,-64.5 1136.5,-70.5 1130.5,-76.5 1124.5,-76.5 1124.5,-76.5 1077.5,-76.5 1077.5,-76.5 1071.5,-76.5 1065.5,-70.5 1065.5,-64.5 1065.5,-64.5 1065.5,-52.5 1065.5,-52.5 1065.5,-46.5 1071.5,-40.5 1077.5,-40.5"/>
<text text-anchor="middle" x="1101" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1078.45,-171.37C1082.82,-149.68 1090.4,-112.08 1095.56,-86.51"/>
<polygon fill="black" stroke="black" points="1098.99,-87.2 1097.53,-76.7 1092.13,-85.81 1098.99,-87.2"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1580,-171.5C1580,-171.5 1610,-171.5 1610,-171.5 1616,-171.5 1622,-177.5 1622,-183.5 1622,-183.5 1622,-195.5 1622,-195.5 1622,-201.5 1616,-207.5 1610,-207.5 1610,-207.5 1580,-207.5 1580,-207.5 1574,-207.5 1568,-201.5 1568,-195.5 1568,-195.5 1568,-183.5 1568,-183.5 1568,-177.5 1574,-171.5 1580,-171.5"/>
<text text-anchor="middle" x="1595" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1542.5,-40.5C1542.5,-40.5 1589.5,-40.5 1589.5,-40.5 1595.5,-40.5 1601.5,-46.5 1601.5,-52.5 1601.5,-52.5 1601.5,-64.5 1601.5,-64.5 1601.5,-70.5 1595.5,-76.5 1589.5,-76.5 1589.5,-76.5 1542.5,-76.5 1542.5,-76.5 1536.5,-76.5 1530.5,-70.5 1530.5,-64.5 1530.5,-64.5 1530.5,-52.5 1530.5,-52.5 1530.5,-46.5 1536.5,-40.5 1542.5,-40.5"/>
<text text-anchor="middle" x="1566" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1591.15,-171.37C1586.27,-149.68 1577.82,-112.08 1572.07,-86.51"/>
<polygon fill="black" stroke="black" points="1575.48,-85.69 1569.87,-76.7 1568.65,-87.23 1575.48,-85.69"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1755,-171.5C1755,-171.5 1785,-171.5 1785,-171.5 1791,-171.5 1797,-177.5 1797,-183.5 1797,-183.5 1797,-195.5 1797,-195.5 1797,-201.5 1791,-207.5 1785,-207.5 1785,-207.5 1755,-207.5 1755,-207.5 1749,-207.5 1743,-201.5 1743,-195.5 1743,-195.5 1743,-183.5 1743,-183.5 1743,-177.5 1749,-171.5 1755,-171.5"/>
<text text-anchor="middle" x="1770" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1736.5,-40.5C1736.5,-40.5 1783.5,-40.5 1783.5,-40.5 1789.5,-40.5 1795.5,-46.5 1795.5,-52.5 1795.5,-52.5 1795.5,-64.5 1795.5,-64.5 1795.5,-70.5 1789.5,-76.5 1783.5,-76.5 1783.5,-76.5 1736.5,-76.5 1736.5,-76.5 1730.5,-76.5 1724.5,-70.5 1724.5,-64.5 1724.5,-64.5 1724.5,-52.5 1724.5,-52.5 1724.5,-46.5 1730.5,-40.5 1736.5,-40.5"/>
<text text-anchor="middle" x="1760" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1768.67,-171.37C1767,-149.78 1764.1,-112.41 1762.12,-86.85"/>
<polygon fill="black" stroke="black" points="1765.6,-86.4 1761.33,-76.7 1758.62,-86.94 1765.6,-86.4"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1387,-40.5C1387,-40.5 1443,-40.5 1443,-40.5 1449,-40.5 1455,-46.5 1455,-52.5 1455,-52.5 1455,-64.5 1455,-64.5 1455,-70.5 1449,-76.5 1443,-76.5 1443,-76.5 1387,-76.5 1387,-76.5 1381,-76.5 1375,-70.5 1375,-64.5 1375,-64.5 1375,-52.5 1375,-52.5 1375,-46.5 1381,-40.5 1387,-40.5"/>
<text text-anchor="middle" x="1415" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1167,-40.5C1167,-40.5 1223,-40.5 1223,-40.5 1229,-40.5 1235,-46.5 1235,-52.5 1235,-52.5 1235,-64.5 1235,-64.5 1235,-70.5 1229,-76.5 1223,-76.5 1223,-76.5 1167,-76.5 1167,-76.5 1161,-76.5 1155,-70.5 1155,-64.5 1155,-64.5 1155,-52.5 1155,-52.5 1155,-46.5 1161,-40.5 1167,-40.5"/>
<text text-anchor="middle" x="1195" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1632,-40.5C1632,-40.5 1688,-40.5 1688,-40.5 1694,-40.5 1700,-46.5 1700,-52.5 1700,-52.5 1700,-64.5 1700,-64.5 1700,-70.5 1694,-76.5 1688,-76.5 1688,-76.5 1632,-76.5 1632,-76.5 1626,-76.5 1620,-70.5 1620,-64.5 1620,-64.5 1620,-52.5 1620,-52.5 1620,-46.5 1626,-40.5 1632,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1826,-40.5C1826,-40.5 1882,-40.5 1882,-40.5 1888,-40.5 1894,-46.5 1894,-52.5 1894,-52.5 1894,-64.5 1894,-64.5 1894,-70.5 1888,-76.5 1882,-76.5 1882,-76.5 1826,-76.5 1826,-76.5 1820,-76.5 1814,-70.5 1814,-64.5 1814,-64.5 1814,-52.5 1814,-52.5 1814,-46.5 1820,-40.5 1826,-40.5"/>
<text text-anchor="middle" x="1854" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1444.5,-171.5C1444.5,-171.5 1515.5,-171.5 1515.5,-171.5 1521.5,-171.5 1527.5,-177.5 1527.5,-183.5 1527.5,-183.5 1527.5,-195.5 1527.5,-195.5 1527.5,-201.5 1521.5,-207.5 1515.5,-207.5 1515.5,-207.5 1444.5,-207.5 1444.5,-207.5 1438.5,-207.5 1432.5,-201.5 1432.5,-195.5 1432.5,-195.5 1432.5,-183.5 1432.5,-183.5 1432.5,-177.5 1438.5,-171.5 1444.5,-171.5"/>
<text text-anchor="middle" x="1480" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1327.5,-171.5C1327.5,-171.5 1402.5,-171.5 1402.5,-171.5 1408.5,-171.5 1414.5,-177.5 1414.5,-183.5 1414.5,-183.5 1414.5,-195.5 1414.5,-195.5 1414.5,-201.5 1408.5,-207.5 1402.5,-207.5 1402.5,-207.5 1327.5,-207.5 1327.5,-207.5 1321.5,-207.5 1315.5,-201.5 1315.5,-195.5 1315.5,-195.5 1315.5,-183.5 1315.5,-183.5 1315.5,-177.5 1321.5,-171.5 1327.5,-171.5"/>
<text text-anchor="middle" x="1365" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1255,-171.5C1255,-171.5 1285,-171.5 1285,-171.5 1291,-171.5 1297,-177.5 1297,-183.5 1297,-183.5 1297,-195.5 1297,-195.5 1297,-201.5 1291,-207.5 1285,-207.5 1285,-207.5 1255,-207.5 1255,-207.5 1249,-207.5 1243,-201.5 1243,-195.5 1243,-195.5 1243,-183.5 1243,-183.5 1243,-177.5 1249,-171.5 1255,-171.5"/>
<text text-anchor="middle" x="1270" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2048,-171.5C2048,-171.5 2110,-171.5 2110,-171.5 2116,-171.5 2122,-177.5 2122,-183.5 2122,-183.5 2122,-195.5 2122,-195.5 2122,-201.5 2116,-207.5 2110,-207.5 2110,-207.5 2048,-207.5 2048,-207.5 2042,-207.5 2036,-201.5 2036,-195.5 2036,-195.5 2036,-183.5 2036,-183.5 2036,-177.5 2042,-171.5 2048,-171.5"/>
<text text-anchor="middle" x="2079" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2194.5,-40.5C2194.5,-40.5 2241.5,-40.5 2241.5,-40.5 2247.5,-40.5 2253.5,-46.5 2253.5,-52.5 2253.5,-52.5 2253.5,-64.5 2253.5,-64.5 2253.5,-70.5 2247.5,-76.5 2241.5,-76.5 2241.5,-76.5 2194.5,-76.5 2194.5,-76.5 2188.5,-76.5 2182.5,-70.5 2182.5,-64.5 2182.5,-64.5 2182.5,-52.5 2182.5,-52.5 2182.5,-46.5 2188.5,-40.5 2194.5,-40.5"/>
<text text-anchor="middle" x="2218" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2097.46,-171.37C2121.66,-148.91 2164.25,-109.38 2191.78,-83.83"/>
<polygon fill="black" stroke="black" points="2194.52,-86.07 2199.47,-76.7 2189.75,-80.94 2194.52,-86.07"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1938.5,-171.5C1938.5,-171.5 2005.5,-171.5 2005.5,-171.5 2011.5,-171.5 2017.5,-177.5 2017.5,-183.5 2017.5,-183.5 2017.5,-195.5 2017.5,-195.5 2017.5,-201.5 2011.5,-207.5 2005.5,-207.5 2005.5,-207.5 1938.5,-207.5 1938.5,-207.5 1932.5,-207.5 1926.5,-201.5 1926.5,-195.5 1926.5,-195.5 1926.5,-183.5 1926.5,-183.5 1926.5,-177.5 1932.5,-171.5 1938.5,-171.5"/>
<text text-anchor="middle" x="1972" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1974.5,-40.5C1974.5,-40.5 2021.5,-40.5 2021.5,-40.5 2027.5,-40.5 2033.5,-46.5 2033.5,-52.5 2033.5,-52.5 2033.5,-64.5 2033.5,-64.5 2033.5,-70.5 2027.5,-76.5 2021.5,-76.5 2021.5,-76.5 1974.5,-76.5 1974.5,-76.5 1968.5,-76.5 1962.5,-70.5 1962.5,-64.5 1962.5,-64.5 1962.5,-52.5 1962.5,-52.5 1962.5,-46.5 1968.5,-40.5 1974.5,-40.5"/>
<text text-anchor="middle" x="1998" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1975.45,-171.37C1979.82,-149.68 1987.4,-112.08 1992.56,-86.51"/>
<polygon fill="black" stroke="black" points="1995.99,-87.2 1994.53,-76.7 1989.13,-85.81 1995.99,-87.2"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2477,-171.5C2477,-171.5 2507,-171.5 2507,-171.5 2513,-171.5 2519,-177.5 2519,-183.5 2519,-183.5 2519,-195.5 2519,-195.5 2519,-201.5 2513,-207.5 2507,-207.5 2507,-207.5 2477,-207.5 2477,-207.5 2471,-207.5 2465,-201.5 2465,-195.5 2465,-195.5 2465,-183.5 2465,-183.5 2465,-177.5 2471,-171.5 2477,-171.5"/>
<text text-anchor="middle" x="2492" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2439.5,-40.5C2439.5,-40.5 2486.5,-40.5 2486.5,-40.5 2492.5,-40.5 2498.5,-46.5 2498.5,-52.5 2498.5,-52.5 2498.5,-64.5 2498.5,-64.5 2498.5,-70.5 2492.5,-76.5 2486.5,-76.5 2486.5,-76.5 2439.5,-76.5 2439.5,-76.5 2433.5,-76.5 2427.5,-70.5 2427.5,-64.5 2427.5,-64.5 2427.5,-52.5 2427.5,-52.5 2427.5,-46.5 2433.5,-40.5 2439.5,-40.5"/>
<text text-anchor="middle" x="2463" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2488.15,-171.37C2483.27,-149.68 2474.82,-112.08 2469.07,-86.51"/>
<polygon fill="black" stroke="black" points="2472.48,-85.69 2466.87,-76.7 2465.65,-87.23 2472.48,-85.69"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2652,-171.5C2652,-171.5 2682,-171.5 2682,-171.5 2688,-171.5 2694,-177.5 2694,-183.5 2694,-183.5 2694,-195.5 2694,-195.5 2694,-201.5 2688,-207.5 2682,-207.5 2682,-207.5 2652,-207.5 2652,-207.5 2646,-207.5 2640,-201.5 2640,-195.5 2640,-195.5 2640,-183.5 2640,-183.5 2640,-177.5 2646,-171.5 2652,-171.5"/>
<text text-anchor="middle" x="2667" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2633.5,-40.5C2633.5,-40.5 2680.5,-40.5 2680.5,-40.5 2686.5,-40.5 2692.5,-46.5 2692.5,-52.5 2692.5,-52.5 2692.5,-64.5 2692.5,-64.5 2692.5,-70.5 2686.5,-76.5 2680.5,-76.5 2680.5,-76.5 2633.5,-76.5 2633.5,-76.5 2627.5,-76.5 2621.5,-70.5 2621.5,-64.5 2621.5,-64.5 2621.5,-52.5 2621.5,-52.5 2621.5,-46.5 2627.5,-40.5 2633.5,-40.5"/>
<text text-anchor="middle" x="2657" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2665.67,-171.37C2664,-149.78 2661.1,-112.41 2659.12,-86.85"/>
<polygon fill="black" stroke="black" points="2662.6,-86.4 2658.33,-76.7 2655.62,-86.94 2662.6,-86.4"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2284,-40.5C2284,-40.5 2340,-40.5 2340,-40.5 2346,-40.5 2352,-46.5 2352,-52.5 2352,-52.5 2352,-64.5 2352,-64.5 2352,-70.5 2346,-76.5 2340,-76.5 2340,-76.5 2284,-76.5 2284,-76.5 2278,-76.5 2272,-70.5 2272,-64.5 2272,-64.5 2272,-52.5 2272,-52.5 2272,-46.5 2278,-40.5 2284,-40.5"/>
<text text-anchor="middle" x="2312" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2064,-40.5C2064,-40.5 2120,-40.5 2120,-40.5 2126,-40.5 2132,-46.5 2132,-52.5 2132,-52.5 2132,-64.5 2132,-64.5 2132,-70.5 2126,-76.5 2120,-76.5 2120,-76.5 2064,-76.5 2064,-76.5 2058,-76.5 2052,-70.5 2052,-64.5 2052,-64.5 2052,-52.5 2052,-52.5 2052,-46.5 2058,-40.5 2064,-40.5"/>
<text text-anchor="middle" x="2092" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2529,-40.5C2529,-40.5 2585,-40.5 2585,-40.5 2591,-40.5 2597,-46.5 2597,-52.5 2597,-52.5 2597,-64.5 2597,-64.5 2597,-70.5 2591,-76.5 2585,-76.5 2585,-76.5 2529,-76.5 2529,-76.5 2523,-76.5 2517,-70.5 2517,-64.5 2517,-64.5 2517,-52.5 2517,-52.5 2517,-46.5 2523,-40.5 2529,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2723,-40.5C2723,-40.5 2779,-40.5 2779,-40.5 2785,-40.5 2791,-46.5 2791,-52.5 2791,-52.5 2791,-64.5 2791,-64.5 2791,-70.5 2785,-76.5 2779,-76.5 2779,-76.5 2723,-76.5 2723,-76.5 2717,-76.5 2711,-70.5 2711,-64.5 2711,-64.5 2711,-52.5 2711,-52.5 2711,-46.5 2717,-40.5 2723,-40.5"/>
<text text-anchor="middle" x="2751" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2341.5,-171.5C2341.5,-171.5 2412.5,-171.5 2412.5,-171.5 2418.5,-171.5 2424.5,-177.5 2424.5,-183.5 2424.5,-183.5 2424.5,-195.5 2424.5,-195.5 2424.5,-201.5 2418.5,-207.5 2412.5,-207.5 2412.5,-207.5 2341.5,-207.5 2341.5,-207.5 2335.5,-207.5 2329.5,-201.5 2329.5,-195.5 2329.5,-195.5 2329.5,-183.5 2329.5,-183.5 2329.5,-177.5 2335.5,-171.5 2341.5,-171.5"/>
<text text-anchor="middle" x="2377" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2224.5,-171.5C2224.5,-171.5 2299.5,-171.5 2299.5,-171.5 2305.5,-171.5 2311.5,-177.5 2311.5,-183.5 2311.5,-183.5 2311.5,-195.5 2311.5,-195.5 2311.5,-201.5 2305.5,-207.5 2299.5,-207.5 2299.5,-207.5 2224.5,-207.5 2224.5,-207.5 2218.5,-207.5 2212.5,-201.5 2212.5,-195.5 2212.5,-195.5 2212.5,-183.5 2212.5,-183.5 2212.5,-177.5 2218.5,-171.5 2224.5,-171.5"/>
<text text-anchor="middle" x="2262" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2152,-171.5C2152,-171.5 2182,-171.5 2182,-171.5 2188,-171.5 2194,-177.5 2194,-183.5 2194,-183.5 2194,-195.5 2194,-195.5 2194,-201.5 2188,-207.5 2182,-207.5 2182,-207.5 2152,-207.5 2152,-207.5 2146,-207.5 2140,-201.5 2140,-195.5 2140,-195.5 2140,-183.5 2140,-183.5 2140,-177.5 2146,-171.5 2152,-171.5"/>
<text text-anchor="middle" x="2167" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4220,-171.5C4220,-171.5 4282,-171.5 4282,-171.5 4288,-171.5 4294,-177.5 4294,-183.5 4294,-183.5 4294,-195.5 4294,-195.5 4294,-201.5 4288,-207.5 4282,-207.5 4282,-207.5 4220,-207.5 4220,-207.5 4214,-207.5 4208,-201.5 4208,-195.5 4208,-195.5 4208,-183.5 4208,-183.5 4208,-177.5 4214,-171.5 4220,-171.5"/>
<text text-anchor="middle" x="4251" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4410.5,-40.5C4410.5,-40.5 4457.5,-40.5 4457.5,-40.5 4463.5,-40.5 4469.5,-46.5 4469.5,-52.5 4469.5,-52.5 4469.5,-64.5 4469.5,-64.5 4469.5,-70.5 4463.5,-76.5 4457.5,-76.5 4457.5,-76.5 4410.5,-76.5 4410.5,-76.5 4404.5,-76.5 4398.5,-70.5 4398.5,-64.5 4398.5,-64.5 4398.5,-52.5 4398.5,-52.5 4398.5,-46.5 4404.5,-40.5 4410.5,-40.5"/>
<text text-anchor="middle" x="4434" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4267.32,-171.48C4276.26,-163.04 4287.96,-153.32 4300,-147 4336.28,-127.97 4355.39,-146.43 4389,-123 4402.56,-113.55 4413.43,-98.63 4421.09,-85.63"/>
<polygon fill="black" stroke="black" points="4424.31,-87.05 4426.1,-76.61 4418.19,-83.66 4424.31,-87.05"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4110.5,-171.5C4110.5,-171.5 4177.5,-171.5 4177.5,-171.5 4183.5,-171.5 4189.5,-177.5 4189.5,-183.5 4189.5,-183.5 4189.5,-195.5 4189.5,-195.5 4189.5,-201.5 4183.5,-207.5 4177.5,-207.5 4177.5,-207.5 4110.5,-207.5 4110.5,-207.5 4104.5,-207.5 4098.5,-201.5 4098.5,-195.5 4098.5,-195.5 4098.5,-183.5 4098.5,-183.5 4098.5,-177.5 4104.5,-171.5 4110.5,-171.5"/>
<text text-anchor="middle" x="4144" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4216.5,-40.5C4216.5,-40.5 4263.5,-40.5 4263.5,-40.5 4269.5,-40.5 4275.5,-46.5 4275.5,-52.5 4275.5,-52.5 4275.5,-64.5 4275.5,-64.5 4275.5,-70.5 4269.5,-76.5 4263.5,-76.5 4263.5,-76.5 4216.5,-76.5 4216.5,-76.5 4210.5,-76.5 4204.5,-70.5 4204.5,-64.5 4204.5,-64.5 4204.5,-52.5 4204.5,-52.5 4204.5,-46.5 4210.5,-40.5 4216.5,-40.5"/>
<text text-anchor="middle" x="4240" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4157.64,-171.42C4168.03,-158.3 4182.62,-139.66 4195,-123 4204.18,-110.64 4214.11,-96.7 4222.29,-85.04"/>
<polygon fill="black" stroke="black" points="4225.31,-86.83 4228.17,-76.63 4219.58,-82.82 4225.31,-86.83"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4649,-171.5C4649,-171.5 4679,-171.5 4679,-171.5 4685,-171.5 4691,-177.5 4691,-183.5 4691,-183.5 4691,-195.5 4691,-195.5 4691,-201.5 4685,-207.5 4679,-207.5 4679,-207.5 4649,-207.5 4649,-207.5 4643,-207.5 4637,-201.5 4637,-195.5 4637,-195.5 4637,-183.5 4637,-183.5 4637,-177.5 4643,-171.5 4649,-171.5"/>
<text text-anchor="middle" x="4664" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4612.5,-40.5C4612.5,-40.5 4659.5,-40.5 4659.5,-40.5 4665.5,-40.5 4671.5,-46.5 4671.5,-52.5 4671.5,-52.5 4671.5,-64.5 4671.5,-64.5 4671.5,-70.5 4665.5,-76.5 4659.5,-76.5 4659.5,-76.5 4612.5,-76.5 4612.5,-76.5 4606.5,-76.5 4600.5,-70.5 4600.5,-64.5 4600.5,-64.5 4600.5,-52.5 4600.5,-52.5 4600.5,-46.5 4606.5,-40.5 4612.5,-40.5"/>
<text text-anchor="middle" x="4636" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4660.28,-171.37C4655.57,-149.68 4647.41,-112.08 4641.86,-86.51"/>
<polygon fill="black" stroke="black" points="4645.28,-85.73 4639.73,-76.7 4638.43,-87.22 4645.28,-85.73"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4824,-171.5C4824,-171.5 4854,-171.5 4854,-171.5 4860,-171.5 4866,-177.5 4866,-183.5 4866,-183.5 4866,-195.5 4866,-195.5 4866,-201.5 4860,-207.5 4854,-207.5 4854,-207.5 4824,-207.5 4824,-207.5 4818,-207.5 4812,-201.5 4812,-195.5 4812,-195.5 4812,-183.5 4812,-183.5 4812,-177.5 4818,-171.5 4824,-171.5"/>
<text text-anchor="middle" x="4839" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4810.5,-40.5C4810.5,-40.5 4857.5,-40.5 4857.5,-40.5 4863.5,-40.5 4869.5,-46.5 4869.5,-52.5 4869.5,-52.5 4869.5,-64.5 4869.5,-64.5 4869.5,-70.5 4863.5,-76.5 4857.5,-76.5 4857.5,-76.5 4810.5,-76.5 4810.5,-76.5 4804.5,-76.5 4798.5,-70.5 4798.5,-64.5 4798.5,-64.5 4798.5,-52.5 4798.5,-52.5 4798.5,-46.5 4804.5,-40.5 4810.5,-40.5"/>
<text text-anchor="middle" x="4834" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M4838.34,-171.37C4837.5,-149.78 4836.05,-112.41 4835.06,-86.85"/>
<polygon fill="black" stroke="black" points="4838.55,-86.56 4834.67,-76.7 4831.56,-86.83 4838.55,-86.56"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4312,-40.5C4312,-40.5 4368,-40.5 4368,-40.5 4374,-40.5 4380,-46.5 4380,-52.5 4380,-52.5 4380,-64.5 4380,-64.5 4380,-70.5 4374,-76.5 4368,-76.5 4368,-76.5 4312,-76.5 4312,-76.5 4306,-76.5 4300,-70.5 4300,-64.5 4300,-64.5 4300,-52.5 4300,-52.5 4300,-46.5 4306,-40.5 4312,-40.5"/>
<text text-anchor="middle" x="4340" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4118,-40.5C4118,-40.5 4174,-40.5 4174,-40.5 4180,-40.5 4186,-46.5 4186,-52.5 4186,-52.5 4186,-64.5 4186,-64.5 4186,-70.5 4180,-76.5 4174,-76.5 4174,-76.5 4118,-76.5 4118,-76.5 4112,-76.5 4106,-70.5 4106,-64.5 4106,-64.5 4106,-52.5 4106,-52.5 4106,-46.5 4112,-40.5 4118,-40.5"/>
<text text-anchor="middle" x="4146" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4514,-40.5C4514,-40.5 4570,-40.5 4570,-40.5 4576,-40.5 4582,-46.5 4582,-52.5 4582,-52.5 4582,-64.5 4582,-64.5 4582,-70.5 4576,-76.5 4570,-76.5 4570,-76.5 4514,-76.5 4514,-76.5 4508,-76.5 4502,-70.5 4502,-64.5 4502,-64.5 4502,-52.5 4502,-52.5 4502,-46.5 4508,-40.5 4514,-40.5"/>
<text text-anchor="middle" x="4542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4712,-40.5C4712,-40.5 4768,-40.5 4768,-40.5 4774,-40.5 4780,-46.5 4780,-52.5 4780,-52.5 4780,-64.5 4780,-64.5 4780,-70.5 4774,-76.5 4768,-76.5 4768,-76.5 4712,-76.5 4712,-76.5 4706,-76.5 4700,-70.5 4700,-64.5 4700,-64.5 4700,-52.5 4700,-52.5 4700,-46.5 4706,-40.5 4712,-40.5"/>
<text text-anchor="middle" x="4740" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4513.5,-171.5C4513.5,-171.5 4584.5,-171.5 4584.5,-171.5 4590.5,-171.5 4596.5,-177.5 4596.5,-183.5 4596.5,-183.5 4596.5,-195.5 4596.5,-195.5 4596.5,-201.5 4590.5,-207.5 4584.5,-207.5 4584.5,-207.5 4513.5,-207.5 4513.5,-207.5 4507.5,-207.5 4501.5,-201.5 4501.5,-195.5 4501.5,-195.5 4501.5,-183.5 4501.5,-183.5 4501.5,-177.5 4507.5,-171.5 4513.5,-171.5"/>
<text text-anchor="middle" x="4549" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4396.5,-171.5C4396.5,-171.5 4471.5,-171.5 4471.5,-171.5 4477.5,-171.5 4483.5,-177.5 4483.5,-183.5 4483.5,-183.5 4483.5,-195.5 4483.5,-195.5 4483.5,-201.5 4477.5,-207.5 4471.5,-207.5 4471.5,-207.5 4396.5,-207.5 4396.5,-207.5 4390.5,-207.5 4384.5,-201.5 4384.5,-195.5 4384.5,-195.5 4384.5,-183.5 4384.5,-183.5 4384.5,-177.5 4390.5,-171.5 4396.5,-171.5"/>
<text text-anchor="middle" x="4434" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4324,-171.5C4324,-171.5 4354,-171.5 4354,-171.5 4360,-171.5 4366,-177.5 4366,-183.5 4366,-183.5 4366,-195.5 4366,-195.5 4366,-201.5 4360,-207.5 4354,-207.5 4354,-207.5 4324,-207.5 4324,-207.5 4318,-207.5 4312,-201.5 4312,-195.5 4312,-195.5 4312,-183.5 4312,-183.5 4312,-177.5 4318,-171.5 4324,-171.5"/>
<text text-anchor="middle" x="4339" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2945,-171.5C2945,-171.5 3007,-171.5 3007,-171.5 3013,-171.5 3019,-177.5 3019,-183.5 3019,-183.5 3019,-195.5 3019,-195.5 3019,-201.5 3013,-207.5 3007,-207.5 3007,-207.5 2945,-207.5 2945,-207.5 2939,-207.5 2933,-201.5 2933,-195.5 2933,-195.5 2933,-183.5 2933,-183.5 2933,-177.5 2939,-171.5 2945,-171.5"/>
<text text-anchor="middle" x="2976" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3091.5,-40.5C3091.5,-40.5 3138.5,-40.5 3138.5,-40.5 3144.5,-40.5 3150.5,-46.5 3150.5,-52.5 3150.5,-52.5 3150.5,-64.5 3150.5,-64.5 3150.5,-70.5 3144.5,-76.5 3138.5,-76.5 3138.5,-76.5 3091.5,-76.5 3091.5,-76.5 3085.5,-76.5 3079.5,-70.5 3079.5,-64.5 3079.5,-64.5 3079.5,-52.5 3079.5,-52.5 3079.5,-46.5 3085.5,-40.5 3091.5,-40.5"/>
<text text-anchor="middle" x="3115" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2994.46,-171.37C3018.66,-148.91 3061.25,-109.38 3088.78,-83.83"/>
<polygon fill="black" stroke="black" points="3091.52,-86.07 3096.47,-76.7 3086.75,-80.94 3091.52,-86.07"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2835.5,-171.5C2835.5,-171.5 2902.5,-171.5 2902.5,-171.5 2908.5,-171.5 2914.5,-177.5 2914.5,-183.5 2914.5,-183.5 2914.5,-195.5 2914.5,-195.5 2914.5,-201.5 2908.5,-207.5 2902.5,-207.5 2902.5,-207.5 2835.5,-207.5 2835.5,-207.5 2829.5,-207.5 2823.5,-201.5 2823.5,-195.5 2823.5,-195.5 2823.5,-183.5 2823.5,-183.5 2823.5,-177.5 2829.5,-171.5 2835.5,-171.5"/>
<text text-anchor="middle" x="2869" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2871.5,-40.5C2871.5,-40.5 2918.5,-40.5 2918.5,-40.5 2924.5,-40.5 2930.5,-46.5 2930.5,-52.5 2930.5,-52.5 2930.5,-64.5 2930.5,-64.5 2930.5,-70.5 2924.5,-76.5 2918.5,-76.5 2918.5,-76.5 2871.5,-76.5 2871.5,-76.5 2865.5,-76.5 2859.5,-70.5 2859.5,-64.5 2859.5,-64.5 2859.5,-52.5 2859.5,-52.5 2859.5,-46.5 2865.5,-40.5 2871.5,-40.5"/>
<text text-anchor="middle" x="2895" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2872.45,-171.37C2876.82,-149.68 2884.4,-112.08 2889.56,-86.51"/>
<polygon fill="black" stroke="black" points="2892.99,-87.2 2891.53,-76.7 2886.13,-85.81 2892.99,-87.2"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3374,-171.5C3374,-171.5 3404,-171.5 3404,-171.5 3410,-171.5 3416,-177.5 3416,-183.5 3416,-183.5 3416,-195.5 3416,-195.5 3416,-201.5 3410,-207.5 3404,-207.5 3404,-207.5 3374,-207.5 3374,-207.5 3368,-207.5 3362,-201.5 3362,-195.5 3362,-195.5 3362,-183.5 3362,-183.5 3362,-177.5 3368,-171.5 3374,-171.5"/>
<text text-anchor="middle" x="3389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3336.5,-40.5C3336.5,-40.5 3383.5,-40.5 3383.5,-40.5 3389.5,-40.5 3395.5,-46.5 3395.5,-52.5 3395.5,-52.5 3395.5,-64.5 3395.5,-64.5 3395.5,-70.5 3389.5,-76.5 3383.5,-76.5 3383.5,-76.5 3336.5,-76.5 3336.5,-76.5 3330.5,-76.5 3324.5,-70.5 3324.5,-64.5 3324.5,-64.5 3324.5,-52.5 3324.5,-52.5 3324.5,-46.5 3330.5,-40.5 3336.5,-40.5"/>
<text text-anchor="middle" x="3360" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3385.15,-171.37C3380.27,-149.68 3371.82,-112.08 3366.07,-86.51"/>
<polygon fill="black" stroke="black" points="3369.48,-85.69 3363.87,-76.7 3362.65,-87.23 3369.48,-85.69"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3549,-171.5C3549,-171.5 3579,-171.5 3579,-171.5 3585,-171.5 3591,-177.5 3591,-183.5 3591,-183.5 3591,-195.5 3591,-195.5 3591,-201.5 3585,-207.5 3579,-207.5 3579,-207.5 3549,-207.5 3549,-207.5 3543,-207.5 3537,-201.5 3537,-195.5 3537,-195.5 3537,-183.5 3537,-183.5 3537,-177.5 3543,-171.5 3549,-171.5"/>
<text text-anchor="middle" x="3564" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3530.5,-40.5C3530.5,-40.5 3577.5,-40.5 3577.5,-40.5 3583.5,-40.5 3589.5,-46.5 3589.5,-52.5 3589.5,-52.5 3589.5,-64.5 3589.5,-64.5 3589.5,-70.5 3583.5,-76.5 3577.5,-76.5 3577.5,-76.5 3530.5,-76.5 3530.5,-76.5 3524.5,-76.5 3518.5,-70.5 3518.5,-64.5 3518.5,-64.5 3518.5,-52.5 3518.5,-52.5 3518.5,-46.5 3524.5,-40.5 3530.5,-40.5"/>
<text text-anchor="middle" x="3554" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3562.67,-171.37C3561,-149.78 3558.1,-112.41 3556.12,-86.85"/>
<polygon fill="black" stroke="black" points="3559.6,-86.4 3555.33,-76.7 3552.62,-86.94 3559.6,-86.4"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3181,-40.5C3181,-40.5 3237,-40.5 3237,-40.5 3243,-40.5 3249,-46.5 3249,-52.5 3249,-52.5 3249,-64.5 3249,-64.5 3249,-70.5 3243,-76.5 3237,-76.5 3237,-76.5 3181,-76.5 3181,-76.5 3175,-76.5 3169,-70.5 3169,-64.5 3169,-64.5 3169,-52.5 3169,-52.5 3169,-46.5 3175,-40.5 3181,-40.5"/>
<text text-anchor="middle" x="3209" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2961,-40.5C2961,-40.5 3017,-40.5 3017,-40.5 3023,-40.5 3029,-46.5 3029,-52.5 3029,-52.5 3029,-64.5 3029,-64.5 3029,-70.5 3023,-76.5 3017,-76.5 3017,-76.5 2961,-76.5 2961,-76.5 2955,-76.5 2949,-70.5 2949,-64.5 2949,-64.5 2949,-52.5 2949,-52.5 2949,-46.5 2955,-40.5 2961,-40.5"/>
<text text-anchor="middle" x="2989" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3426,-40.5C3426,-40.5 3482,-40.5 3482,-40.5 3488,-40.5 3494,-46.5 3494,-52.5 3494,-52.5 3494,-64.5 3494,-64.5 3494,-70.5 3488,-76.5 3482,-76.5 3482,-76.5 3426,-76.5 3426,-76.5 3420,-76.5 3414,-70.5 3414,-64.5 3414,-64.5 3414,-52.5 3414,-52.5 3414,-46.5 3420,-40.5 3426,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3620,-40.5C3620,-40.5 3676,-40.5 3676,-40.5 3682,-40.5 3688,-46.5 3688,-52.5 3688,-52.5 3688,-64.5 3688,-64.5 3688,-70.5 3682,-76.5 3676,-76.5 3676,-76.5 3620,-76.5 3620,-76.5 3614,-76.5 3608,-70.5 3608,-64.5 3608,-64.5 3608,-52.5 3608,-52.5 3608,-46.5 3614,-40.5 3620,-40.5"/>
<text text-anchor="middle" x="3648" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3238.5,-171.5C3238.5,-171.5 3309.5,-171.5 3309.5,-171.5 3315.5,-171.5 3321.5,-177.5 3321.5,-183.5 3321.5,-183.5 3321.5,-195.5 3321.5,-195.5 3321.5,-201.5 3315.5,-207.5 3309.5,-207.5 3309.5,-207.5 3238.5,-207.5 3238.5,-207.5 3232.5,-207.5 3226.5,-201.5 3226.5,-195.5 3226.5,-195.5 3226.5,-183.5 3226.5,-183.5 3226.5,-177.5 3232.5,-171.5 3238.5,-171.5"/>
<text text-anchor="middle" x="3274" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3121.5,-171.5C3121.5,-171.5 3196.5,-171.5 3196.5,-171.5 3202.5,-171.5 3208.5,-177.5 3208.5,-183.5 3208.5,-183.5 3208.5,-195.5 3208.5,-195.5 3208.5,-201.5 3202.5,-207.5 3196.5,-207.5 3196.5,-207.5 3121.5,-207.5 3121.5,-207.5 3115.5,-207.5 3109.5,-201.5 3109.5,-195.5 3109.5,-195.5 3109.5,-183.5 3109.5,-183.5 3109.5,-177.5 3115.5,-171.5 3121.5,-171.5"/>
<text text-anchor="middle" x="3159" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3049,-171.5C3049,-171.5 3079,-171.5 3079,-171.5 3085,-171.5 3091,-177.5 3091,-183.5 3091,-183.5 3091,-195.5 3091,-195.5 3091,-201.5 3085,-207.5 3079,-207.5 3079,-207.5 3049,-207.5 3049,-207.5 3043,-207.5 3037,-201.5 3037,-195.5 3037,-195.5 3037,-183.5 3037,-183.5 3037,-177.5 3043,-171.5 3049,-171.5"/>
<text text-anchor="middle" x="3064" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3777.31,-425.41C4248.36,-424.66 7148.86,-418.97 7184,-392 7242.18,-347.34 7243.41,-247.7 7241.34,-207.65"/>
<polygon fill="black" stroke="black" points="3777.28,-421.91 3767.28,-425.42 3777.29,-428.91 3777.28,-421.91"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3777.56,-425.26C4081.61,-423.98 5357.58,-417.15 5390,-392 5447.95,-347.04 5449.31,-247.58 5447.31,-207.61"/>
<polygon fill="black" stroke="black" points="3777.14,-421.76 3767.15,-425.3 3777.17,-428.76 3777.14,-421.76"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3777.19,-425.19C4172.56,-423.2 6261.36,-411.75 6287,-392 6345.1,-347.24 6346.38,-247.66 6344.33,-207.64"/>
<polygon fill="black" stroke="black" points="3777.05,-421.69 3767.07,-425.24 3777.09,-428.69 3777.05,-421.69"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3667.95,-404.89C3662.02,-402.88 3655.93,-401.16 3650,-400 3629.62,-396 676.07,-403.84 659,-392 596.79,-348.85 585.44,-247.89 583.42,-207.57"/>
<polygon fill="black" stroke="black" points="3667.15,-408.33 3677.75,-408.49 3669.57,-401.75 3667.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3667.95,-404.9C3662.02,-402.89 3655.93,-401.17 3650,-400 3635.73,-397.19 1567.94,-400.29 1556,-392 1493.81,-348.82 1482.45,-247.87 1480.42,-207.56"/>
<polygon fill="black" stroke="black" points="3667.15,-408.33 3677.75,-408.5 3669.57,-401.76 3667.15,-408.33"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3667.72,-404.84C3661.86,-402.86 3655.86,-401.16 3650,-400 3633.69,-396.77 2466.64,-401.5 2453,-392 2390.87,-348.73 2379.48,-247.83 2377.43,-207.55"/>
<polygon fill="black" stroke="black" points="3666.82,-408.23 3677.41,-408.39 3669.22,-401.66 3666.82,-408.23"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3777.32,-424.78C3959.07,-422.48 4465.17,-414.11 4493,-392 4550.43,-346.38 4552.09,-247.3 4550.24,-207.52"/>
<polygon fill="black" stroke="black" points="3777.06,-421.28 3767.1,-424.91 3777.15,-428.28 3777.06,-421.28"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M3667.48,-404.87C3661.69,-402.91 3655.77,-401.2 3650,-400 3633.68,-396.6 3363.59,-401.67 3350,-392 3288.46,-348.22 3276.72,-248.07 3274.5,-207.77"/>
<polygon fill="black" stroke="black" points="3666.46,-408.23 3677.05,-408.38 3668.87,-401.66 3666.46,-408.23"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3749,-40.5C3749,-40.5 3805,-40.5 3805,-40.5 3811,-40.5 3817,-46.5 3817,-52.5 3817,-52.5 3817,-64.5 3817,-64.5 3817,-70.5 3811,-76.5 3805,-76.5 3805,-76.5 3749,-76.5 3749,-76.5 3743,-76.5 3737,-70.5 3737,-64.5 3737,-64.5 3737,-52.5 3737,-52.5 3737,-46.5 3743,-40.5 3749,-40.5"/>
<text text-anchor="middle" x="3777" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M3708.48,-398.15C3701.16,-347.29 3690.14,-235.29 3718,-147 3726.6,-119.74 3746.63,-93.21 3760.96,-76.65"/>
<polygon fill="black" stroke="black" points="3705.06,-398.96 3710.02,-408.33 3711.98,-397.92 3705.06,-398.96"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3535,-408.5C3535,-408.5 3629,-408.5 3629,-408.5 3635,-408.5 3641,-414.5 3641,-420.5 3641,-420.5 3641,-432.5 3641,-432.5 3641,-438.5 3635,-444.5 3629,-444.5 3629,-444.5 3535,-444.5 3535,-444.5 3529,-444.5 3523,-438.5 3523,-432.5 3523,-432.5 3523,-420.5 3523,-420.5 3523,-414.5 3529,-408.5 3535,-408.5"/>
<text text-anchor="middle" x="3582" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3620.16,-408.48C3629.72,-404.98 3640.08,-401.81 3650,-400 3673.34,-395.74 7047.03,-406.25 7066,-392 7120.39,-351.15 7126.84,-262.78 7126.33,-217.88"/>
<polygon fill="black" stroke="black" points="7129.83,-217.63 7126.09,-207.71 7122.83,-217.79 7129.83,-217.63"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M3620.16,-408.48C3629.72,-404.98 3640.08,-401.81 3650,-400 3661.44,-397.91 6990.18,-399.58 6999,-392 7048.95,-349.04 7042.65,-262.01 7035.49,-217.72"/>
<polygon fill="black" stroke="black" points="7038.91,-216.93 7033.74,-207.69 7032.01,-218.14 7038.91,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3620.52,-408.37C3629.98,-404.92 3640.2,-401.8 3650,-400 3672.16,-395.93 5254,-405.55 5272,-392 5326.34,-351.08 5332.81,-262.75 5332.32,-217.87"/>
<polygon fill="black" stroke="black" points="5335.82,-217.62 5332.08,-207.7 5328.82,-217.78 5335.82,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M3620.52,-408.37C3629.98,-404.92 3640.2,-401.8 3650,-400 3671.24,-396.09 5188.64,-406.1 5205,-392 5254.9,-348.97 5248.62,-261.98 5241.48,-217.71"/>
<polygon fill="black" stroke="black" points="5244.9,-216.92 5239.73,-207.68 5238,-218.13 5244.9,-216.92"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3620.16,-408.49C3629.72,-404.99 3640.08,-401.82 3650,-400 3667.21,-396.85 6155.02,-402.51 6169,-392 6223.38,-351.13 6229.83,-262.77 6229.33,-217.88"/>
<polygon fill="black" stroke="black" points="6232.83,-217.62 6229.09,-207.71 6225.83,-217.79 6232.83,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M3620.16,-408.49C3629.72,-404.99 3640.08,-401.82 3650,-400 3666.75,-396.93 6089.09,-403.11 6102,-392 6151.94,-349.02 6145.64,-262 6138.49,-217.72"/>
<polygon fill="black" stroke="black" points="6141.9,-216.93 6136.73,-207.68 6135.01,-218.14 6141.9,-216.93"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3522.99,-425.33C3101.02,-424.07 558.01,-415.5 527,-392 472.78,-350.92 466.26,-262.66 466.7,-217.83"/>
<polygon fill="black" stroke="black" points="470.21,-217.76 466.93,-207.68 463.21,-217.6 470.21,-217.76"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M3522.78,-425.39C3090.83,-424.51 440.95,-418.06 410,-392 359.36,-349.35 362.8,-262.18 368.45,-217.79"/>
<polygon fill="black" stroke="black" points="371.94,-218.12 369.86,-207.73 365.01,-217.15 371.94,-218.12"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3522.75,-425.54C3180.19,-425.67 1466.93,-424.68 1424,-392 1369.88,-350.79 1363.31,-262.59 1363.73,-217.8"/>
<polygon fill="black" stroke="black" points="1367.23,-217.74 1363.95,-207.66 1360.23,-217.58 1367.23,-217.74"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="black" d="M3522.97,-425.66C3169.83,-426.47 1350.57,-428.84 1307,-392 1256.44,-349.25 1259.85,-262.13 1265.47,-217.77"/>
<polygon fill="black" stroke="black" points="1268.96,-218.11 1266.88,-207.72 1262.02,-217.14 1268.96,-218.11"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3522.91,-425.85C3280.02,-427.05 2369.09,-429.04 2321,-392 2267.11,-350.5 2260.43,-262.43 2260.78,-217.74"/>
<polygon fill="black" stroke="black" points="2264.28,-217.69 2260.98,-207.62 2257.28,-217.54 2264.28,-217.69"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="black" d="M3522.68,-425.07C3261.94,-423.06 2229.44,-413.72 2204,-392 2153.65,-349.01 2156.96,-261.99 2162.52,-217.71"/>
<polygon fill="black" stroke="black" points="2166,-218.07 2163.91,-207.68 2159.07,-217.11 2166,-218.07"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3620.53,-408.41C3629.99,-404.96 3640.21,-401.83 3650,-400 3669.8,-396.3 4358.95,-404.16 4375,-392 4429.21,-350.91 4435.74,-262.66 4435.29,-217.83"/>
<polygon fill="black" stroke="black" points="4438.79,-217.6 4435.07,-207.68 4431.79,-217.75 4438.79,-217.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="black" d="M3620.53,-408.42C3629.99,-404.97 3640.21,-401.84 3650,-400 3667.97,-396.63 4294.2,-403.99 4308,-392 4357.74,-348.8 4351.54,-261.88 4344.45,-217.67"/>
<polygon fill="black" stroke="black" points="4347.87,-216.9 4342.7,-207.65 4340.97,-218.1 4347.87,-216.9"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M3522.69,-423.65C3425.55,-420.09 3240.96,-410.91 3218,-392 3165.62,-348.87 3158.22,-261.92 3158.08,-217.68"/>
<polygon fill="black" stroke="black" points="3161.58,-217.69 3158.17,-207.66 3154.58,-217.63 3161.58,-217.69"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="black" d="M3522.95,-425.37C3401.37,-424.53 3131.82,-419.54 3101,-392 3051.63,-347.88 3054.5,-261.38 3059.74,-217.46"/>
<polygon fill="black" stroke="black" points="3063.21,-217.89 3061.05,-207.52 3056.27,-216.97 3063.21,-217.89"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node128" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M3744,-171.5C3744,-171.5 3774,-171.5 3774,-171.5 3780,-171.5 3786,-177.5 3786,-183.5 3786,-183.5 3786,-195.5 3786,-195.5 3786,-201.5 3780,-207.5 3774,-207.5 3774,-207.5 3744,-207.5 3744,-207.5 3738,-207.5 3732,-201.5 3732,-195.5 3732,-195.5 3732,-183.5 3732,-183.5 3732,-177.5 3738,-171.5 3744,-171.5"/>
<text text-anchor="middle" x="3759" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="black" d="M3624.88,-408.47C3633.15,-405.46 3641.8,-402.49 3650,-400 3664.85,-395.49 3672.36,-402.27 3684,-392 3735.87,-346.25 3751.95,-261.16 3756.87,-217.65"/>
<polygon fill="black" stroke="black" points="3760.37,-217.84 3757.89,-207.53 3753.4,-217.13 3760.37,-217.84"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node129" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M66,-171.5C66,-171.5 96,-171.5 96,-171.5 102,-171.5 108,-177.5 108,-183.5 108,-183.5 108,-195.5 108,-195.5 108,-201.5 102,-207.5 96,-207.5 96,-207.5 66,-207.5 66,-207.5 60,-207.5 54,-201.5 54,-195.5 54,-195.5 54,-183.5 54,-183.5 54,-177.5 60,-171.5 66,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="black" d="M3522.9,-425.44C3069.06,-424.91 154.07,-420.38 120,-392 69.04,-349.54 71.57,-262.29 76.74,-217.83"/>
<polygon fill="black" stroke="black" points="80.24,-218.13 78.05,-207.76 73.29,-217.23 80.24,-218.13"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3847.5,-40.5C3847.5,-40.5 3894.5,-40.5 3894.5,-40.5 3900.5,-40.5 3906.5,-46.5 3906.5,-52.5 3906.5,-52.5 3906.5,-64.5 3906.5,-64.5 3906.5,-70.5 3900.5,-76.5 3894.5,-76.5 3894.5,-76.5 3847.5,-76.5 3847.5,-76.5 3841.5,-76.5 3835.5,-70.5 3835.5,-64.5 3835.5,-64.5 3835.5,-52.5 3835.5,-52.5 3835.5,-46.5 3841.5,-40.5 3847.5,-40.5"/>
<text text-anchor="middle" x="3871" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3978,-171.5C3978,-171.5 4062,-171.5 4062,-171.5 4068,-171.5 4074,-177.5 4074,-183.5 4074,-183.5 4074,-195.5 4074,-195.5 4074,-201.5 4068,-207.5 4062,-207.5 4062,-207.5 3978,-207.5 3978,-207.5 3972,-207.5 3966,-201.5 3966,-195.5 3966,-195.5 3966,-183.5 3966,-183.5 3966,-177.5 3972,-171.5 3978,-171.5"/>
<text text-anchor="middle" x="4020" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge61" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.51C4059.84,-158.11 4072.88,-150.84 4086,-147 4163.13,-124.42 6906.51,-157.7 6979,-123 6999.05,-113.4 7013.97,-91.92 7022.57,-76.6"/>
<polygon fill="black" stroke="black" points="4046.67,-162.77 4040.53,-171.4 4050.71,-168.48 4046.67,-162.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge62" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.51C4059.84,-158.12 4072.88,-150.85 4086,-147 4224.08,-106.5 6534.76,-150.53 6676,-123 6722.3,-113.98 6772.37,-92.14 6804.16,-76.6"/>
<polygon fill="black" stroke="black" points="4046.67,-162.77 4040.53,-171.41 4050.72,-168.49 4046.67,-162.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.5C4059.84,-158.11 4072.88,-150.84 4086,-147 4168.3,-122.93 7094.38,-157.24 7173,-123 7194.69,-113.55 7212.23,-92.04 7222.62,-76.67"/>
<polygon fill="black" stroke="black" points="4046.67,-162.76 4040.53,-171.4 4050.71,-168.48 4046.67,-162.76"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.5C4059.84,-158.1 4072.88,-150.83 4086,-147 4173.7,-121.37 7291.87,-160.89 7375,-123 7395.86,-113.49 7412.1,-91.99 7421.59,-76.64"/>
<polygon fill="black" stroke="black" points="4046.67,-162.76 4040.53,-171.39 4050.71,-168.47 4046.67,-162.76"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M4048.89,-165.6C4059.87,-158.22 4072.91,-150.93 4086,-147 4202.98,-111.89 5075.19,-176.48 5185,-123 5204.98,-113.27 5219.92,-91.82 5228.54,-76.54"/>
<polygon fill="black" stroke="black" points="4046.71,-162.86 4040.55,-171.49 4050.74,-168.58 4046.71,-162.86"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4049.16,-165.49C4060.09,-158.17 4073.02,-150.95 4086,-147 4255.29,-95.42 4708.66,-158.66 4882,-123 4928.06,-113.52 4977.97,-91.9 5009.82,-76.53"/>
<polygon fill="black" stroke="black" points="4047.03,-162.71 4040.86,-171.32 4051.06,-168.44 4047.03,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.88,-165.58C4059.86,-158.19 4072.9,-150.91 4086,-147 4223.69,-105.92 5247.57,-181.09 5379,-123 5400.64,-113.44 5418.19,-91.95 5428.59,-76.62"/>
<polygon fill="black" stroke="black" points="4046.7,-162.84 4040.55,-171.46 4050.74,-168.55 4046.7,-162.84"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.87,-165.56C4059.86,-158.17 4072.9,-150.89 4086,-147 4165.63,-123.35 5505.57,-157.78 5581,-123 5601.82,-113.4 5618.06,-91.92 5627.57,-76.6"/>
<polygon fill="black" stroke="black" points="4046.69,-162.82 4040.54,-171.45 4050.73,-168.54 4046.69,-162.82"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M4048.87,-165.53C4059.85,-158.14 4072.89,-150.87 4086,-147 4192.37,-115.64 5982.06,-171.07 6082,-123 6102.03,-113.36 6116.96,-91.89 6125.56,-76.59"/>
<polygon fill="black" stroke="black" points="4046.68,-162.79 4040.54,-171.42 4050.72,-168.51 4046.68,-162.79"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4048.87,-165.55C4059.85,-158.16 4072.89,-150.88 4086,-147 4266.4,-93.61 5594.43,-159.44 5779,-123 5825.28,-113.86 5875.35,-92.05 5907.15,-76.55"/>
<polygon fill="black" stroke="black" points="4046.69,-162.81 4040.54,-171.44 4050.73,-168.52 4046.69,-162.81"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.53C4059.85,-158.13 4072.89,-150.86 4086,-147 4202.73,-112.66 6164.52,-171.76 6276,-123 6297.68,-113.52 6315.22,-92.01 6325.61,-76.66"/>
<polygon fill="black" stroke="black" points="4046.68,-162.78 4040.53,-171.42 4050.72,-168.5 4046.68,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4048.86,-165.52C4059.84,-158.12 4072.88,-150.85 4086,-147 4213.51,-109.55 6357.15,-178.29 6478,-123 6498.85,-113.46 6515.09,-91.97 6524.59,-76.63"/>
<polygon fill="black" stroke="black" points="4046.67,-162.78 4040.53,-171.41 4050.72,-168.49 4046.67,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M3992.29,-165.29C3981.89,-157.97 3969.53,-150.81 3957,-147 3779.66,-93.14 799.13,-174.19 621,-123 589.3,-113.89 557.74,-92.07 538.08,-76.56"/>
<polygon fill="black" stroke="black" points="3990.41,-168.26 4000.53,-171.4 3994.59,-162.63 3990.41,-168.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3992.29,-165.29C3981.89,-157.97 3969.53,-150.8 3957,-147 3861.81,-118.12 469.61,-156.64 376,-123 350.36,-113.79 327.01,-92.22 312.67,-76.78"/>
<polygon fill="black" stroke="black" points="3990.42,-168.25 4000.53,-171.4 3994.59,-162.63 3990.42,-168.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.29,-165.29C3981.89,-157.97 3969.53,-150.81 3957,-147 3873.49,-121.62 893.74,-160.66 815,-123 794.95,-113.41 780.02,-91.93 771.43,-76.61"/>
<polygon fill="black" stroke="black" points="3990.41,-168.26 4000.53,-171.41 3994.58,-162.64 3990.41,-168.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.29,-165.3C3981.88,-157.98 3969.53,-150.81 3957,-147 3802.65,-100.03 1207.31,-170.11 1053,-123 1022.99,-113.84 993.69,-92.03 975.5,-76.53"/>
<polygon fill="black" stroke="black" points="3990.41,-168.26 4000.53,-171.41 3994.58,-162.64 3990.41,-168.26"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M3992.28,-165.31C3981.88,-157.99 3969.53,-150.82 3957,-147 3827.39,-107.45 1648.19,-160.6 1518,-123 1486.31,-113.85 1454.75,-92.04 1435.08,-76.54"/>
<polygon fill="black" stroke="black" points="3990.41,-168.27 4000.53,-171.42 3994.58,-162.65 3990.41,-168.27"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3992.29,-165.3C3981.88,-157.98 3969.53,-150.82 3957,-147 3814.36,-103.54 1413.27,-173.59 1273,-123 1247.38,-113.76 1224.02,-92.2 1209.68,-76.77"/>
<polygon fill="black" stroke="black" points="3990.41,-168.27 4000.53,-171.41 3994.58,-162.65 3990.41,-168.27"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.28,-165.31C3981.88,-158 3969.53,-150.83 3957,-147 3837.72,-110.55 1824.44,-176.99 1712,-123 1691.96,-113.38 1677.04,-91.9 1668.43,-76.59"/>
<polygon fill="black" stroke="black" points="3990.41,-168.28 4000.52,-171.42 3994.58,-162.66 3990.41,-168.28"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.28,-165.32C3981.88,-158.01 3969.52,-150.84 3957,-147 3743.76,-81.69 2163.18,-188.52 1950,-123 1920.01,-113.78 1890.7,-91.99 1872.51,-76.51"/>
<polygon fill="black" stroke="black" points="3990.4,-168.29 4000.52,-171.43 3994.57,-162.67 3990.4,-168.29"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="black" d="M3992.27,-165.35C3981.87,-158.03 3969.52,-150.86 3957,-147 3793.25,-96.52 2579.49,-171.02 2415,-123 2383.54,-113.82 2352.18,-92.25 2332.47,-76.79"/>
<polygon fill="black" stroke="black" points="3990.4,-168.31 4000.52,-171.45 3994.56,-162.69 3990.4,-168.31"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3992.28,-165.33C3981.87,-158.02 3969.52,-150.84 3957,-147 3862.09,-117.85 2263.32,-156.89 2170,-123 2144.4,-113.7 2121.03,-92.16 2106.69,-76.74"/>
<polygon fill="black" stroke="black" points="3990.4,-168.3 4000.52,-171.44 3994.57,-162.68 3990.4,-168.3"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.27,-165.36C3981.86,-158.05 3969.51,-150.87 3957,-147 3885.45,-124.85 2676.4,-155.66 2609,-123 2589,-113.31 2574.06,-91.85 2565.45,-76.56"/>
<polygon fill="black" stroke="black" points="3990.39,-168.33 4000.51,-171.47 3994.56,-162.7 3990.39,-168.33"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3992.26,-165.39C3981.85,-158.08 3969.5,-150.9 3957,-147 3839.22,-110.3 2964.74,-159.81 2847,-123 2817.25,-113.7 2788.11,-92.15 2769.88,-76.74"/>
<polygon fill="black" stroke="black" points="3990.38,-168.36 4000.5,-171.49 3994.55,-162.73 3990.38,-168.36"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="black" d="M4049.89,-165.78C4060.73,-158.63 4073.41,-151.45 4086,-147 4171.24,-116.87 4208.72,-166.46 4288,-123 4307.24,-112.45 4322.15,-91.62 4330.98,-76.69"/>
<polygon fill="black" stroke="black" points="4047.89,-162.9 4041.63,-171.45 4051.85,-168.67 4047.89,-162.9"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4044.01,-163.92C4068.95,-138.39 4107.32,-99.1 4129.2,-76.7"/>
<polygon fill="black" stroke="black" points="4041.22,-161.77 4036.73,-171.37 4046.22,-166.66 4041.22,-161.77"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4049.49,-165.54C4060.37,-158.3 4073.19,-151.12 4086,-147 4169.93,-120.03 4402.13,-160.32 4482,-123 4503.3,-113.05 4520.8,-91.87 4531.3,-76.71"/>
<polygon fill="black" stroke="black" points="4047.42,-162.71 4041.21,-171.3 4051.42,-168.46 4047.42,-162.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M4049.18,-165.56C4060.12,-158.25 4073.04,-151.02 4086,-147 4213.03,-107.61 4563.9,-180.14 4684,-123 4704.57,-113.21 4720.76,-92 4730.33,-76.78"/>
<polygon fill="black" stroke="black" points="4047.06,-162.78 4040.88,-171.39 4051.08,-168.51 4047.06,-162.78"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="black" d="M3991.98,-165.33C3981.62,-158.09 3969.38,-150.96 3957,-147 3820.4,-103.27 3449.24,-164.68 3312,-123 3280.64,-113.48 3249.25,-91.98 3229.52,-76.64"/>
<polygon fill="black" stroke="black" points="3990.07,-168.27 4000.2,-171.37 3994.22,-162.63 3990.07,-168.27"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3992,-165.26C3981.65,-158.01 3969.4,-150.9 3957,-147 3862.63,-117.32 3159.75,-157.4 3067,-123 3041.46,-113.53 3018.08,-92.02 3003.72,-76.66"/>
<polygon fill="black" stroke="black" points="3990.09,-168.19 4000.22,-171.31 3994.24,-162.56 3990.09,-168.19"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3991.94,-165.44C3981.58,-158.21 3969.34,-151.06 3957,-147 3861.66,-115.64 3595.53,-168.36 3506,-123 3486.3,-113.02 3471.39,-91.85 3462.7,-76.69"/>
<polygon fill="black" stroke="black" points="3990.03,-168.38 4000.17,-171.47 3994.17,-162.73 3990.03,-168.38"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3991.33,-165.44C3981.07,-158.36 3969.05,-151.3 3957,-147 3859.37,-112.16 3820.63,-163.02 3725,-123 3700.22,-112.63 3677.22,-91.54 3662.93,-76.51"/>
<polygon fill="black" stroke="black" points="3989.35,-168.33 3999.51,-171.34 3993.45,-162.65 3989.35,-168.33"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3842,-171.5C3842,-171.5 3936,-171.5 3936,-171.5 3942,-171.5 3948,-177.5 3948,-183.5 3948,-183.5 3948,-195.5 3948,-195.5 3948,-201.5 3942,-207.5 3936,-207.5 3936,-207.5 3842,-207.5 3842,-207.5 3836,-207.5 3830,-201.5 3830,-195.5 3830,-195.5 3830,-183.5 3830,-183.5 3830,-177.5 3836,-171.5 3842,-171.5"/>
<text text-anchor="middle" x="3889" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M3886.61,-171.37C3883.6,-149.78 3878.38,-112.41 3874.82,-86.85"/>
<polygon fill="black" stroke="black" points="3878.25,-86.12 3873.4,-76.7 3871.32,-87.09 3878.25,-86.12"/>
</g>
</g>
</svg>
