ARM macroassembler      Page:1 
    1 00000000          ; 
    2 00000000          ; Copyright (c) Microsoft Corporation.  All rights reserved. 
    3 00000000          ; 
    4 00000000          ; 
    5 00000000          ; Use of this sample source code is subject to the terms of the Microsoft 
    6 00000000          ; license agreement under which you licensed this sample source code. If 
    7 00000000          ; you did not accept the terms of the license agreement, you are not 
    8 00000000          ; authorized to use this sample source code. For the terms of the license, 
    9 00000000          ; please see the license agreement between you and Microsoft or, if applicable, 
   10 00000000          ; see the LICENSE.RTF on your install media or the root of your tools installation. 
   11 00000000          ; THE SAMPLE SOURCE CODE IS PROVIDED "AS IS", WITH NO WARRANTIES. 
   12 00000000          ; 
   13 00000000            
   16 00000000              OPT     1       ; reenable listing 
   17 00000000              OPT     128     ; disable listing of macro expansions 
   18 00000000              INCLUDE armmacros.s 
    1 00000000          ; 
    2 00000000          ; Copyright (c) Microsoft Corporation.  All rights reserved. 
    3 00000000          ; 
    4 00000000          ; 
    5 00000000          ; Use of this sample source code is subject to the terms of the Microsoft 
    6 00000000          ; license agreement under which you licensed this sample source code. If 
    7 00000000          ; you did not accept the terms of the license agreement, you are not 
    8 00000000          ; authorized to use this sample source code. For the terms of the license, 
    9 00000000          ; please see the license agreement between you and Microsoft or, if applicable, 
   10 00000000          ; see the LICENSE.RTF on your install media or the root of your tools installation. 
   11 00000000          ; THE SAMPLE SOURCE CODE IS PROVIDED "AS IS", WITH NO WARRANTIES. 
   12 00000000          ; 
   13 00000000            
   14 00000000          ;/*********************************************************************** 
   15 00000000          ;  Copyright (c) ARM Limited 1998.  All rights reserved. 
   16 00000000          ; 
   17 00000000          ; NOTE: The CALL and CALLEQ macros shouldn't be used in OS startup code 
   18 00000000          ;       before the MMU is enabled since in the Thumbing case it relies 
   19 00000000          ;       on an absolute address which will be virtual in the case of the 
   20 00000000          ;       OS code and if the MMU isn't enabled, all branches should be 
   21 00000000          ;       relative (or a computed physical address). 
   22 00000000          ; 
   23 00000000          ;***********************************************************************/ 
   24 00000000            
   25 00000000            IF Interworking :LOR: Thumbing 
   26 00000000            
   27 00000000              MACRO 
   28 00000000              CALL $Fn 
   29 00000000              ldr     r12, =$Fn 
   30 00000000              mov     lr, pc 
   31 00000000              bx      r12 
   32 00000000              MEND 
   33 00000000            
   34 00000000              MACRO 
   35 00000000              CALLEQ $Fn 
   36 00000000              ldreq   r12, =$Fn 
   37 00000000              moveq   lr, pc 
   38 00000000              bxeq    r12 
   39 00000000              MEND 
   40 00000000            
   41 00000000              MACRO 
   42 00000000              RETURN 
   43 00000000              bx      lr 
   44 00000000              MEND 
   45 00000000            
   46 00000000              MACRO 
   47 00000000              RETURN_EQ 
   48 00000000              bxeq    lr 
   49 00000000              MEND 
   50 00000000            
   51 00000000              MACRO 
   52 00000000              RETURN_NE 
   53 00000000              bxne    lr 
   54 00000000              MEND 
   55 00000000            
   56 00000000            ELSE 
   83 00000000            ENDIF 
   84 00000000            
   85 00000000              END  
   19 00000000              INCLUDE xscalecsp.inc 
    1 00000000          ; 
    2 00000000          ; Copyright (c) Microsoft Corporation.  All rights reserved. 
    3 00000000          ; 
    4 00000000          ; 
    5 00000000          ; Use of this sample source code is subject to the terms of the Microsoft 
    6 00000000          ; license agreement under which you licensed this sample source code. If 
    7 00000000          ; you did not accept the terms of the license agreement, you are not 
    8 00000000          ; authorized to use this sample source code. For the terms of the license, 
    9 00000000          ; please see the license agreement between you and Microsoft or, if applicable, 
   10 00000000          ; see the LICENSE.RTF on your install media or the root of your tools installation. 
   11 00000000          ; THE SAMPLE SOURCE CODE IS PROVIDED "AS IS", WITH NO WARRANTIES. 
   12 00000000          ; 
   13 00000000          ; Copyright (c) 1998, 1999 ARM Limited 
   14 00000000          ; All Rights Reserved 
   15 00000000          ; 
   16 00000000            
   17 00000000          ; uncached start of dram 
   18 00000000          SDRAM_BASE_U_VIRTUAL    EQU     0xA0000000 
   19 00000000            
   20 00000000              END 
   20 00000000            
   21 00000000              TEXTAREA 
   22 00000000            
   23 00000000              LEAF_ENTRY      XScaleDrainWriteBuffer 
   24 00000000          ;++ 
   25 00000000          ; Routine Description: 
   26 00000000          ;    Stall the CPU until write operations in progress have completed. 
   27 00000000          ; 
   28 00000000          ; Syntax: 
   29 00000000          ;       void XScaleDrainWriteBuffer 
   30 00000000          ; 
   31 00000000          ; Arguments: 
   32 00000000          ;       -- none -- 
   33 00000000          ; 
   34 00000000          ; Return Value: 
   35 00000000          ;       -- none -- 
   36 00000000          ;-- 
   37 00000000              ; 
   38 00000000              ; Deal with Sighting #22271: Drain write buffer may be ignored if no outstanding memory requests 
   39 00000000              ;  exist within the core. 
   40 00000000              ; 
   41 00000000              ;  I will deal with this by doing an arbitrary read from c=b=0 space (i.e. uncached, nonbuffered), 
   42 00000000              ;   forcing the drain. 
   43 00000000              ; 
   44 00000000 e3a0220a     ldr r2, =SDRAM_BASE_U_VIRTUAL 
   45 00000004 ee070f9a     mcr     p15, 0, r0, c7, c10, 4  ; drain the write buffer 
   46 00000008 e5921000     ldr r1, [r2]                     
   47 0000000c            
   48 0000000c              RETURN 
   49 00000010            
   50 00000010              END 
Assembly terminated, errors: 0, warnings: 0 
