<html><body><samp><pre>
<!@TC:1506623725>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN-20J06I78429

# Thu Sep 28 11:35:25 2017

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1506623726> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1506623726> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\main_clock.v" (library work)
@I::"\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\modulator.v" (library work)
@I::"\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\smartgen\pll_core\pll_core.v" (library work)
@I::"\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\data_source.v" (library work)
@I::"\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\component\work\top\top.v" (library work)
Verilog syntax check successful!
File \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\data_source.v changed - recompiling
File \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\main_clock.v changed - recompiling
File \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\modulator.v changed - recompiling
File \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\smartgen\pll_core\pll_core.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:2:7:2:11:@N:CG364:@XP_MSG">igloo.v(2)</a><!@TM:1506623726> | Synthesizing module AND2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\data_source.v:19:7:19:18:@N:CG364:@XP_MSG">data_source.v(19)</a><!@TM:1506623726> | Synthesizing module data_source in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:1283:7:1283:10:@N:CG364:@XP_MSG">igloo.v(1283)</a><!@TM:1506623726> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\main_clock.v:20:7:20:17:@N:CG364:@XP_MSG">main_clock.v(20)</a><!@TM:1506623726> | Synthesizing module main_clock in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\main_clock.v:43:25:43:34:@N:CG179:@XP_MSG">main_clock.v(43)</a><!@TM:1506623726> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\hdl\modulator.v:20:7:20:16:@N:CG364:@XP_MSG">modulator.v(20)</a><!@TM:1506623726> | Synthesizing module modulator in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:1464:7:1464:10:@N:CG364:@XP_MSG">igloo.v(1464)</a><!@TM:1506623726> | Synthesizing module OR2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:2447:7:2447:10:@N:CG364:@XP_MSG">igloo.v(2447)</a><!@TM:1506623726> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:276:7:276:13:@N:CG364:@XP_MSG">igloo.v(276)</a><!@TM:1506623726> | Synthesizing module PLLINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:1163:7:1163:10:@N:CG364:@XP_MSG">igloo.v(1163)</a><!@TM:1506623726> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\proasic\igloo.v:1864:7:1864:10:@N:CG364:@XP_MSG">igloo.v(1864)</a><!@TM:1506623726> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\smartgen\pll_core\pll_core.v:5:7:5:15:@N:CG364:@XP_MSG">pll_core.v(5)</a><!@TM:1506623726> | Synthesizing module pll_core in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\component\work\top\top.v:9:7:9:10:@N:CG364:@XP_MSG">top.v(9)</a><!@TM:1506623726> | Synthesizing module top in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 28 11:35:26 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1506623726> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 28 11:35:26 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 28 11:35:26 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1506623728> | Running in 64-bit mode 
File \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 28 11:35:28 2017

###########################################################]
Pre-mapping Report

# Thu Sep 28 11:35:30 2017

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1506623731> | No constraint file specified. 
@L: \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top_scck.rpt 
Printing clock  summary report in "\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1506623731> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1506623731> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                   Requested     Requested     Clock        Clock                   Clock
Clock                                   Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     48   
pll_core|GLA_inferred_clock             1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     9    
==============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\data_source.v:27:0:27:6:@W:MT530:@XP_MSG">data_source.v(27)</a><!@TM:1506623731> | Found inferred clock main_clock|clock_out_inferred_clock which controls 48 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\main_clock.v:26:0:26:6:@W:MT530:@XP_MSG">main_clock.v(26)</a><!@TM:1506623731> | Found inferred clock pll_core|GLA_inferred_clock which controls 9 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1506623731> | Writing default property annotation file \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 24MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 28 11:35:31 2017

###########################################################]
Map & Optimize Report

# Thu Sep 28 11:35:33 2017

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1920R, Built Nov 17 2016 09:40:34</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1506623736> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1506623736> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\data_source.v:27:0:27:6:@N:MO231:@XP_MSG">data_source.v(27)</a><!@TM:1506623736> | Found counter in view:work.data_source(verilog) instance counter[15:0] 
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\main_clock.v:42:23:42:33:@N:MF238:@XP_MSG">main_clock.v(42)</a><!@TM:1506623736> | Found 8-bit incrementor, 'un5_counter_1[7:0]'
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\modulator.v:27:0:27:6:@N:MO231:@XP_MSG">modulator.v(27)</a><!@TM:1506623736> | Found counter in view:work.modulator(verilog) instance clock_counter[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\modulator.v:27:0:27:6:@N:MO231:@XP_MSG">modulator.v(27)</a><!@TM:1506623736> | Found counter in view:work.modulator(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 110MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 110MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 110MB peak: 111MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name        Fanout, notes                 
----------------------------------------------------------------
modulator_0.output_signal / Q     27                            
reset_pad / Y                     57 : 57 asynchronous set/reset
================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1506623736> | Promoting Net signal_into_switch_net_0 on CLKINT  main_clock_0.clock_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1506623736> | Promoting Net reset_c on CLKINT  I_18  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)

Replicating Sequential Instance modulator_0.output_signal, fanout 27 segments 2

Added 0 Buffers
Added 1 Cells via replication
	Added 1 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 instances converted, 58 sequential instances remain driven by gated/generated clocks

========================================================================================================= Gated/Generated Clocks ==========================================================================================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:main_clock_0.clock_out@|E:modulator_0.output_signal@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       main_clock_0.clock_out     DFN1C0                 49         modulator_0.output_signal     No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:pll_core_0.Core@|E:main_clock_0.counter[7]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       pll_core_0.Core            PLL                    9          main_clock_0.counter[7]       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)

Writing Analyst data base \\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)

Writing EDIF Netlist and constraint files
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1506623736> | Found inferred clock pll_core|GLA_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_core_0.GLA"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1506623736> | Found inferred clock main_clock|clock_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:main_clock_0.clock_out"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Sep 28 11:35:36 2017
#


Top view:               top
Library name:           IGLOO_V2
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 3.70, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        igloo
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1506623736> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1506623736> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 956.111

                                        Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                          Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock     1.0 MHz       22.8 MHz      1000.000      43.889        956.111     inferred     Inferred_clkgroup_0
pll_core|GLA_inferred_clock             1.0 MHz       68.2 MHz      1000.000      14.667        985.333     inferred     Inferred_clkgroup_1
============================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                    |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
main_clock|clock_out_inferred_clock  main_clock|clock_out_inferred_clock  |  1000.000    956.111  |  No paths    -      |  No paths    -      |  No paths    -    
pll_core|GLA_inferred_clock          pll_core|GLA_inferred_clock          |  1000.000    985.333  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: main_clock|clock_out_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                 Starting                                                                          Arrival            
Instance                         Reference                               Type         Pin     Net                  Time        Slack  
                                 Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------
data_source_0.counter[0]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[0]       1.771       956.111
data_source_0.counter[1]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[1]       1.771       957.351
data_source_0.counter[2]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[2]       1.771       959.164
data_source_0.counter[3]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[3]       1.771       961.311
modulator_0.clock_counter[0]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[0]     1.771       961.469
modulator_0.clock_counter[1]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[1]     1.771       962.646
data_source_0.counter[4]         main_clock|clock_out_inferred_clock     DFN1P0       Q       counter_i_0[4]       1.771       963.457
modulator_0.clock_counter[2]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[2]     1.771       964.538
modulator_0.clock_counter[3]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[3]     1.771       966.702
modulator_0.clock_counter[4]     main_clock|clock_out_inferred_clock     DFN1E1C0     Q       clock_counter[4]     1.771       967.959
======================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                  Starting                                                                           Required            
Instance                          Reference                               Type         Pin     Net                   Time         Slack  
                                  Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------
data_source_0.counter[15]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n15           998.705      956.111
data_source_0.counter[14]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n14           998.705      958.437
data_source_0.counter[13]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n13           998.705      960.918
modulator_0.clock_counter[15]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n15     998.705      961.469
data_source_0.counter[12]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n12           998.705      963.399
modulator_0.clock_counter[14]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n14     998.705      963.766
data_source_0.counter[11]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n11           998.705      965.880
modulator_0.clock_counter[13]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n13     998.705      965.929
modulator_0.clock_counter[12]     main_clock|clock_out_inferred_clock     DFN1E1C0     D       clock_counter_n12     998.705      968.092
data_source_0.counter[10]         main_clock|clock_out_inferred_clock     DFN1C0       D       counter_n10           998.705      968.360
=========================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top.srr:srsf\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top.srs:fp:25837:30382:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      42.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     956.111

    Number of logic level(s):                14
    Starting point:                          data_source_0.counter[0] / Q
    Ending point:                            data_source_0.counter[15] / D
    The start point is clocked by            main_clock|clock_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            main_clock|clock_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
data_source_0.counter[0]               DFN1P0     Q        Out     1.771     1.771       -         
counter_i_0[0]                         Net        -        -       2.844     -           4         
data_source_0.counter_RNIVPDJ[1]       OR2        B        In      -         4.615       -         
data_source_0.counter_RNIVPDJ[1]       OR2        Y        Out     1.554     6.168       -         
N_31                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNIGO4T[2]       OR2        A        In      -         7.096       -         
data_source_0.counter_RNIGO4T[2]       OR2        Y        Out     1.219     8.315       -         
N_32                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI2OR61[3]      OR2        A        In      -         9.242       -         
data_source_0.counter_RNI2OR61[3]      OR2        Y        Out     1.219     10.462      -         
N_33                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNILOIG1[4]      OR2        A        In      -         11.389      -         
data_source_0.counter_RNILOIG1[4]      OR2        Y        Out     1.219     12.608      -         
N_34                                   Net        -        -       2.844     -           4         
data_source_0.counter_RNI9Q9Q1[5]      OR2A       B        In      -         15.452      -         
data_source_0.counter_RNI9Q9Q1[5]      OR2A       Y        Out     1.554     17.006      -         
N_35                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNIUS042[6]      OR2        A        In      -         17.933      -         
data_source_0.counter_RNIUS042[6]      OR2        Y        Out     1.219     19.153      -         
N_36                                   Net        -        -       1.938     -           3         
data_source_0.counter_RNIB5FN2[7]      OR3A       C        In      -         21.090      -         
data_source_0.counter_RNIB5FN2[7]      OR3A       Y        Out     1.804     22.894      -         
N_38                                   Net        -        -       1.938     -           3         
data_source_0.counter_RNI3B613[9]      OR2A       B        In      -         24.832      -         
data_source_0.counter_RNI3B613[9]      OR2A       Y        Out     1.554     26.386      -         
N_39                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI3DP13[10]     OR2A       B        In      -         27.313      -         
data_source_0.counter_RNI3DP13[10]     OR2A       Y        Out     1.554     28.867      -         
N_40                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI4GC23[11]     OR2A       B        In      -         29.794      -         
data_source_0.counter_RNI4GC23[11]     OR2A       Y        Out     1.554     31.347      -         
N_41                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI6KV23[12]     OR2A       B        In      -         32.275      -         
data_source_0.counter_RNI6KV23[12]     OR2A       Y        Out     1.554     33.828      -         
N_42                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNI9PI33[13]     OR2A       B        In      -         34.755      -         
data_source_0.counter_RNI9PI33[13]     OR2A       Y        Out     1.554     36.309      -         
N_43                                   Net        -        -       0.927     -           2         
data_source_0.counter_RNO_0[15]        OR2A       B        In      -         37.236      -         
data_source_0.counter_RNO_0[15]        OR2A       Y        Out     1.554     38.790      -         
N_44                                   Net        -        -       0.773     -           1         
data_source_0.counter_RNO[15]          XA1A       B        In      -         39.562      -         
data_source_0.counter_RNO[15]          XA1A       Y        Out     2.259     41.822      -         
counter_n15                            Net        -        -       0.773     -           1         
data_source_0.counter[15]              DFN1C0     D        In      -         42.594      -         
===================================================================================================
Total path delay (propagation time + setup) of 43.889 is 24.435(55.7%) logic and 19.454(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: pll_core|GLA_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                            Starting                                                           Arrival            
Instance                    Reference                       Type       Pin     Net             Time        Slack  
                            Clock                                                                                 
------------------------------------------------------------------------------------------------------------------
main_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[1]      1.771       985.333
main_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[2]      1.771       985.479
main_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[0]      1.771       985.676
main_clock_0.counter[4]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[4]      1.771       986.243
main_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[3]      1.771       987.329
main_clock_0.counter[5]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[5]      1.771       987.601
main_clock_0.counter[6]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[6]      1.771       989.856
main_clock_0.counter[7]     pll_core|GLA_inferred_clock     DFN1C0     Q       counter[7]      1.771       990.324
main_clock_0.clock_out      pll_core|GLA_inferred_clock     DFN1C0     Q       clock_out_i     1.771       994.061
==================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                             Required            
Instance                    Reference                       Type       Pin     Net               Time         Slack  
                            Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------
main_clock_0.counter[4]     pll_core|GLA_inferred_clock     DFN1C0     D       I_12              998.705      985.333
main_clock_0.counter[5]     pll_core|GLA_inferred_clock     DFN1C0     D       I_14              998.705      985.726
main_clock_0.counter[6]     pll_core|GLA_inferred_clock     DFN1C0     D       I_17              998.705      985.726
main_clock_0.counter[7]     pll_core|GLA_inferred_clock     DFN1C0     D       I_20              998.705      985.726
main_clock_0.clock_out      pll_core|GLA_inferred_clock     DFN1C0     D       clock_out_RNO     998.705      985.909
main_clock_0.counter[0]     pll_core|GLA_inferred_clock     DFN1C0     D       counter_3[0]      998.622      986.699
main_clock_0.counter[2]     pll_core|GLA_inferred_clock     DFN1C0     D       I_7               998.705      989.635
main_clock_0.counter[3]     pll_core|GLA_inferred_clock     DFN1C0     D       I_9               998.705      989.685
main_clock_0.counter[1]     pll_core|GLA_inferred_clock     DFN1C0     D       I_5               998.705      990.837
=====================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top.srr:srsf\\vmware-host\Shared Folders\Desktop\FreeRider\ofdm_backscatter\synthesis\top.srs:fp:35454:36630:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            1.295
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         998.705

    - Propagation time:                      13.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 985.333

    Number of logic level(s):                3
    Starting point:                          main_clock_0.counter[1] / Q
    Ending point:                            main_clock_0.counter[4] / D
    The start point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_core|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
main_clock_0.counter[1]             DFN1C0     Q        Out     1.771     1.771       -         
counter[1]                          Net        -        -       3.074     -           5         
main_clock_0.un5_counter_1.I_10     AND3       B        In      -         4.845       -         
main_clock_0.un5_counter_1.I_10     AND3       Y        Out     1.458     6.302       -         
DWACT_FINC_E[0]                     Net        -        -       2.844     -           4         
main_clock_0.un5_counter_1.I_11     NOR2B      B        In      -         9.146       -         
main_clock_0.un5_counter_1.I_11     NOR2B      Y        Out     1.508     10.654      -         
N_5                                 Net        -        -       0.773     -           1         
main_clock_0.un5_counter_1.I_12     XOR2       A        In      -         11.426      -         
main_clock_0.un5_counter_1.I_12     XOR2       Y        Out     1.174     12.600      -         
I_12                                Net        -        -       0.773     -           1         
main_clock_0.counter[4]             DFN1C0     D        In      -         13.372      -         
================================================================================================
Total path delay (propagation time + setup) of 14.667 is 7.204(49.1%) logic and 7.463(50.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 111MB)

--------------------------------------------------------------------------------
Target Part: AGLN250V2_VQFP100_STD
<a name=cellReport21></a>Report for cell top.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2     5      1.0        5.0
              AND3     6      1.0        6.0
               AO1     4      1.0        4.0
              AO1B     2      1.0        2.0
              AO1C     2      1.0        2.0
              AOI1     1      1.0        1.0
             AOI1B     1      1.0        1.0
              AX1C     4      1.0        4.0
            CLKINT     2      0.0        0.0
               GND     5      0.0        0.0
               INV     3      1.0        3.0
              NOR2     4      1.0        4.0
             NOR2A     5      1.0        5.0
             NOR2B    32      1.0       32.0
              NOR3     1      1.0        1.0
             NOR3A     6      1.0        6.0
             NOR3B     2      1.0        2.0
             NOR3C     5      1.0        5.0
               OA1     1      1.0        1.0
              OA1B     1      1.0        1.0
               OR2    11      1.0       11.0
              OR2A    11      1.0       11.0
              OR2B     1      1.0        1.0
               OR3     4      1.0        4.0
              OR3A     1      1.0        1.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC     5      0.0        0.0
               XA1    16      1.0       16.0
              XA1A     6      1.0        6.0
              XA1C     1      1.0        1.0
              XAI1     6      1.0        6.0
              XOR2     9      1.0        9.0


            DFN1C0    24      1.0       24.0
          DFN1E1C0    23      1.0       23.0
          DFN1E1P0     4      1.0        4.0
            DFN1P0     7      1.0        7.0
                   -----          ----------
             TOTAL   223               209.0


  IO Cell usage:
              cell count
             INBUF     3
            OUTBUF     2
                   -----
             TOTAL     5


Core Cells         : 209 of 6144 (3%)
IO Cells           : 5

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 111MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Sep 28 11:35:36 2017

###########################################################]

</pre></samp></body></html>
