$date
	Tue Jul 14 15:19:11 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 16 ! rd1_data [15:0] $end
$var reg 1 " clock $end
$var reg 2 # rd1 [1:0] $end
$var reg 1 $ reset $end
$var reg 2 % wr1 [1:0] $end
$var reg 16 & wr1_data [15:0] $end
$var reg 1 ' wr1_enable $end
$scope module regfile_impl $end
$var wire 1 ( clock $end
$var wire 2 ) rd1 [1:0] $end
$var wire 16 * rd1_data [15:0] $end
$var wire 1 + reset $end
$var wire 2 , wr1 [1:0] $end
$var wire 16 - wr1_data [15:0] $end
$var wire 1 . wr1_enable $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b0 -
b0 ,
0+
bx *
b0 )
0(
0'
b0 &
b0 %
0$
b0 #
0"
bx !
$end
#5
b0 !
b0 *
1$
1+
#10
1"
1(
#20
0"
0(
#25
0$
0+
#30
1"
1(
#40
0"
0(
#45
1'
1.
b10000 &
b10000 -
#50
b10000 !
b10000 *
1"
1(
#60
0"
0(
#65
b1 %
b1 ,
b100000 &
b100000 -
#70
1"
1(
#80
0"
0(
#85
b10 %
b10 ,
b1010101111001101 &
b1010101111001101 -
#90
1"
1(
#100
0"
0(
#105
b1 #
b1 )
b100000 !
b100000 *
0'
0.
#110
1"
1(
#120
0"
0(
#125
b10 #
b10 )
b1010101111001101 !
b1010101111001101 *
#130
1"
1(
#135
