<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter_005.vhd"
   type="VHDL"
   library="avalon_st_adapter_005" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sdram_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_limiter" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_cpu_data_master_translator" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_irq_clock_crosser.sv"
   type="SYSTEM_VERILOG"
   library="irq_synchronizer" />
 <file
   path="simulation/submodules/DE0_nano_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/DE0_nano_system_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/DE0_nano_system_xbee_uart.v"
   type="VERILOG"
   library="xbee_uart" />
 <file
   path="simulation/submodules/DE0_nano_system_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="simulation/submodules/DE0_nano_system_sysid_qsys.v"
   type="VERILOG"
   library="sysid_qsys" />
 <file
   path="simulation/submodules/DE0_nano_system_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/DE0_nano_system_pio_switch.v"
   type="VERILOG"
   library="pio_switch" />
 <file
   path="simulation/submodules/DE0_nano_system_pio_leds.v"
   type="VERILOG"
   library="pio_leds" />
 <file
   path="simulation/submodules/DE0_nano_system_pio_key.v"
   type="VERILOG"
   library="pio_key" />
 <file
   path="simulation/submodules/DE0_nano_system_onchip_mem.hex"
   type="HEX"
   library="onchip_mem" />
 <file
   path="simulation/submodules/DE0_nano_system_onchip_mem.v"
   type="VERILOG"
   library="onchip_mem" />
 <file
   path="simulation/submodules/DE0_nano_system_nios2_cpu.v"
   type="VERILOG"
   library="nios2_cpu" />
 <file
   path="simulation/submodules/DE0_nano_system_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/DE0_nano_system_i2c_scl.v"
   type="VERILOG"
   library="i2c_scl" />
 <file
   path="simulation/submodules/DE0_nano_system_i2c_EXT_sda.v"
   type="VERILOG"
   library="i2c_EXT_sda" />
 <file
   path="simulation/submodules/DE0_nano_system_g_sensor_int.v"
   type="VERILOG"
   library="g_sensor_int" />
 <file
   path="simulation/submodules/DE0_nano_system_ext_sensor_int.v"
   type="VERILOG"
   library="ext_sensor_int" />
 <file
   path="simulation/submodules/DE0_nano_system_epcs.v"
   type="VERILOG"
   library="epcs" />
 <file
   path="simulation/submodules/DE0_nano_system_epcs_boot_rom.hex"
   type="HEX"
   library="epcs" />
 <file
   path="simulation/submodules/altera_avalon_mm_clock_crossing_bridge.v"
   type="VERILOG"
   library="clock_crossing_bridge_IO" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="clock_crossing_bridge_IO" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="clock_crossing_bridge_IO" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="clock_crossing_bridge_IO" />
 <file
   path="simulation/submodules/DE0_nano_system_altpll_sys.vho"
   type="VHDL"
   library="altpll_sys" />
 <file
   path="simulation/submodules/DE0_nano_system_adc_spi_int.v"
   type="VERILOG"
   library="adc_spi_int" />
 <file path="simulation/DE0_nano_system.vhd" type="VHDL" />
 <file path="simulation/de0_nano_system_rst_controller.vhd" type="VHDL" />
 <file path="simulation/de0_nano_system_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="DE0_nano_system" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="DE0_nano_system.epcs"
   modelPath="DE0_nano_system.epcs" />
 <modelMap
   controllerPath="DE0_nano_system.onchip_mem"
   modelPath="DE0_nano_system.onchip_mem" />
</simPackage>
