
*** Running vivado
    with args -log design_1_trig_arbiter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_trig_arbiter_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_trig_arbiter_0_0.tcl -notrace
Command: synth_design -top design_1_trig_arbiter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 451.656 ; gain = 103.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_trig_arbiter_0_0' [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/synth/design_1_trig_arbiter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'trig_arbiter' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'trig_arbiter' (1#1) [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_trig_arbiter_0_0' (2#1) [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/synth/design_1_trig_arbiter_0_0.v:57]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[4]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 501.520 ; gain = 152.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 501.520 ; gain = 152.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 501.520 ; gain = 152.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 807.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 807.688 ; gain = 459.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 807.688 ; gain = 459.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 807.688 ; gain = 459.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 807.688 ; gain = 459.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trig_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[23]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[22]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[21]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[20]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[19]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[18]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[17]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[16]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[15]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[14]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[13]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[12]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[11]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[10]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[9]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[8]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[7]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[6]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[5]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[4]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[23]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[22]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[21]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[20]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[19]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[18]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[17]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[16]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[15]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[14]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[13]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[12]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[11]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[10]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[9]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[8]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[7]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[6]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[5]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/msg_reg[0] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 1st driver pin 'inst/pattern_matcher0_inferred/pattern_matcher07_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher07_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 1st driver pin 'inst/pattern_matcher0_inferred__0/pattern_matcher04_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher04_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 1st driver pin 'inst/pattern_matcher0_inferred__1/pattern_matcher01_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher01_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 1st driver pin 'inst/pattern_matcher0_inferred__2/pattern_matcher0' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher0 is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:35]
INFO: [Synth 8-3332] Sequential element (inst/msg_reg[0]) is unused and will be removed from module design_1_trig_arbiter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 807.688 ; gain = 459.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 826.957 ; gain = 478.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 827.051 ; gain = 478.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:59 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT4 |     5|
|3     |FDRE |     6|
|4     |FDSE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    18|
|2     |  inst   |trig_arbiter |    18|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 846.168 ; gain = 191.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 846.168 ; gain = 497.637
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 80 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:04 . Memory (MB): peak = 848.777 ; gain = 513.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/design_1_trig_arbiter_0_0_synth_1/design_1_trig_arbiter_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/design_1_trig_arbiter_0_0_synth_1/design_1_trig_arbiter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_trig_arbiter_0_0_utilization_synth.rpt -pb design_1_trig_arbiter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 848.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 11:12:27 2018...

*** Running vivado
    with args -log design_1_trig_arbiter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_trig_arbiter_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_trig_arbiter_0_0.tcl -notrace
Command: synth_design -top design_1_trig_arbiter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 452.184 ; gain = 103.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_trig_arbiter_0_0' [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/synth/design_1_trig_arbiter_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'trig_arbiter' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'trig_arbiter' (1#1) [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_trig_arbiter_0_0' (2#1) [c:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.srcs/sources_1/bd/design_1/ip/design_1_trig_arbiter_0_0/synth/design_1_trig_arbiter_0_0.v:57]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port comparators[4]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[23]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[22]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[21]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[20]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[19]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[18]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[17]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[16]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[15]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[14]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[13]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[12]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[11]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[10]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[9]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[8]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[7]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[6]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[5]
WARNING: [Synth 8-3331] design trig_arbiter has unconnected port trig_pattern[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 502.188 ; gain = 153.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 502.188 ; gain = 153.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 502.188 ; gain = 153.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 802.258 ; gain = 0.375
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 802.258 ; gain = 453.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 802.258 ; gain = 453.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 802.258 ; gain = 453.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 802.258 ; gain = 453.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module trig_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[23]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[22]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[21]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[20]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[19]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[18]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[17]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[16]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[15]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[14]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[13]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[12]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[11]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[10]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[9]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[8]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[7]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[6]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[5]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port comparators[4]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[23]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[22]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[21]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[20]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[19]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[18]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[17]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[16]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[15]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[14]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[13]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[12]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[11]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[10]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[9]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[8]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[7]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[6]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[5]
WARNING: [Synth 8-3331] design design_1_trig_arbiter_0_0 has unconnected port trig_pattern[4]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/msg_reg[0] )
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 1st driver pin 'inst/pattern_matcher0_inferred/pattern_matcher07_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher07_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher07_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 1st driver pin 'inst/pattern_matcher0_inferred__0/pattern_matcher04_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher04_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher04_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 1st driver pin 'inst/pattern_matcher0_inferred__1/pattern_matcher01_out' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher01_out with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher01_out is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 1st driver pin 'inst/pattern_matcher0_inferred__2/pattern_matcher0' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-3352] multi-driven net pattern_matcher0 with 2nd driver pin 'GND' [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
CRITICAL WARNING: [Synth 8-5559] multi-driven net pattern_matcher0 is connected to constant driver, other driver is ignored [C:/Users/HEP/Documents/universefactory/ip_repo/tdc_1.0/hdl/trig_arbiter.v:36]
INFO: [Synth 8-3332] Sequential element (inst/msg_reg[0]) is unused and will be removed from module design_1_trig_arbiter_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 802.258 ; gain = 453.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 826.645 ; gain = 477.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 826.676 ; gain = 477.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT4 |     4|
|3     |LUT5 |     7|
|4     |FDRE |     6|
|5     |FDSE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    25|
|2     |  inst   |trig_arbiter |    25|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 836.234 ; gain = 187.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 836.234 ; gain = 487.492
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 80 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 848.457 ; gain = 512.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/design_1_trig_arbiter_0_0_synth_1/design_1_trig_arbiter_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.tmp/tdc_v1_0_project/tdc_v1_0_project.runs/design_1_trig_arbiter_0_0_synth_1/design_1_trig_arbiter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_trig_arbiter_0_0_utilization_synth.rpt -pb design_1_trig_arbiter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 848.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 17:50:57 2018...
