# MIPS (Microprocessor without Interlocked Pipe Stages) implementation

By Viktoria Biliouri

Creation of MIPS (Microprocessor without Interlocked Pipe Stages) in Verilog language, using ModelSim.

The Full ModelSim Project is included in the folder.

The Synopsis.pdf file indicates the purpose and the details of the project.
