{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648908313347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648908313348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 10:05:13 2022 " "Processing started: Sat Apr 02 10:05:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648908313348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908313348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216-Project -c EECS3216-Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216-Project -c EECS3216-Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908313348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648908313680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648908313680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show_colours.sv 1 1 " "Found 1 design units, including 1 entities, in source file show_colours.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Show_Colours " "Found entity 1: Show_Colours" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontalcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontalcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontalCounter " "Found entity 1: horizontalCounter" {  } { { "horizontalCounter.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verticalcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file verticalcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 verticalCounter " "Found entity 1: verticalCounter" {  } { { "verticalCounter.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawlines.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawlines.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawLines " "Found entity 1: drawLines" {  } { { "drawLines.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/drawLines.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648908319485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908319485 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Show_Colours " "Elaborating entity \"Show_Colours\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648908319517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Show_Colours.sv(19) " "Verilog HDL assignment warning at Show_Colours.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648908319518 "|Show_Colours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:MHz25 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:MHz25\"" {  } { { "Show_Colours.sv" "MHz25" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648908319519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontalCounter horizontalCounter:VGAHoriz " "Elaborating entity \"horizontalCounter\" for hierarchy \"horizontalCounter:VGAHoriz\"" {  } { { "Show_Colours.sv" "VGAHoriz" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648908319520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 horizontalCounter.sv(6) " "Verilog HDL assignment warning at horizontalCounter.sv(6): truncated value with size 32 to match size of target (16)" {  } { { "horizontalCounter.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/horizontalCounter.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648908319520 "|Show_Colours|horizontalCounter:VGAHoriz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verticalCounter verticalCounter:VGAVert " "Elaborating entity \"verticalCounter\" for hierarchy \"verticalCounter:VGAVert\"" {  } { { "Show_Colours.sv" "VGAVert" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648908319526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 verticalCounter.sv(8) " "Verilog HDL assignment warning at verticalCounter.sv(8): truncated value with size 32 to match size of target (16)" {  } { { "verticalCounter.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/verticalCounter.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648908319527 "|Show_Colours|verticalCounter:VGAVert"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawLines drawLines:DL " "Elaborating entity \"drawLines\" for hierarchy \"drawLines:DL\"" {  } { { "Show_Colours.sv" "DL" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648908319532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648908319949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648908320339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648908320339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[3\]\[4\] " "No output dependent on input pin \"colourLocation\[3\]\[4\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[3\]\[0\] " "No output dependent on input pin \"colourLocation\[3\]\[0\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[2\]\[1\] " "No output dependent on input pin \"colourLocation\[2\]\[1\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[1\]\[2\] " "No output dependent on input pin \"colourLocation\[1\]\[2\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[0\]\[3\] " "No output dependent on input pin \"colourLocation\[0\]\[3\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[0\]\[2\] " "No output dependent on input pin \"colourLocation\[0\]\[2\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[0\]\[1\] " "No output dependent on input pin \"colourLocation\[0\]\[1\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "colourLocation\[0\]\[0\] " "No output dependent on input pin \"colourLocation\[0\]\[0\]\"" {  } { { "Show_Colours.sv" "" { Text "D:/Winter 2022/EECS3216 Z - Digital Systems Engineering/Project/EECS-3216-Project/Show_Colours.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648908320369 "|Show_Colours|colourLocation[0][0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648908320369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648908320369 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648908320369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648908320369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648908320369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648908320379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 10:05:20 2022 " "Processing ended: Sat Apr 02 10:05:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648908320379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648908320379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648908320379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648908320379 ""}
