

================================================================
== Vitis HLS Report for 'route_by_eth_protocol_512_s'
================================================================
* Date:           Tue Jul 19 06:01:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.824 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_arp_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_arp_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv6ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ethDataFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %etherTypeFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %m_axis_arp_internal, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:71]   --->   Operation 22 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rep_fsmState_V_load = load i1 %rep_fsmState_V"   --->   Operation 23 'load' 'rep_fsmState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %rep_fsmState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:83]   --->   Operation 24 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %etherTypeFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 25 'nbreadreq' 'tmp_1_i' <Predicate = (!rep_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp_1_i, void %route_by_eth_protocol<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:86]   --->   Operation 26 'br' 'br_ln86' <Predicate = (!rep_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ethDataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (!rep_fsmState_V_load & tmp_1_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %tmp_2_i, void %route_by_eth_protocol<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:86]   --->   Operation 28 'br' 'br_ln86' <Predicate = (!rep_fsmState_V_load & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.16ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %etherTypeFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'tmp' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln88 = store i16 %tmp, i16 %rep_etherType_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:88]   --->   Operation 30 'store' 'store_ln88' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.16ns)   --->   "%ethDataFifo_read_1 = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ethDataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'ethDataFifo_read_1' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ethDataFifo_read_1, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'bitselect' 'tmp_last_V' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.65ns)   --->   "%switch_ln90 = switch i16 %tmp, void %._crit_edge4.i, i16 2054, void, i16 2048, void, i16 34525, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:90]   --->   Operation 33 'switch' 'switch_ln90' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 0.65>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %tmp_last_V, void, void %route_by_eth_protocol<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:102]   --->   Operation 34 'br' 'br_ln102' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln104 = store i1 1, i1 %rep_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:104]   --->   Operation 35 'store' 'store_ln104' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & !tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln105 = br void %route_by_eth_protocol<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:105]   --->   Operation 36 'br' 'br_ln105' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & !tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ethDataFifo, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 37 'nbreadreq' 'tmp_i' <Predicate = (rep_fsmState_V_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp_i, void %route_by_eth_protocol<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:109]   --->   Operation 38 'br' 'br_ln109' <Predicate = (rep_fsmState_V_load)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%ethDataFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ethDataFifo" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'ethDataFifo_read' <Predicate = (rep_fsmState_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ethDataFifo_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'bitselect' 'tmp_last_V_1' <Predicate = (rep_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rep_etherType_V_load = load i16 %rep_etherType_V"   --->   Operation 41 'load' 'rep_etherType_V_load' <Predicate = (rep_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.65ns)   --->   "%switch_ln112 = switch i16 %rep_etherType_V_load, void %._crit_edge7.i, i16 2054, void, i16 2048, void, i16 34525, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:112]   --->   Operation 42 'switch' 'switch_ln112' <Predicate = (rep_fsmState_V_load & tmp_i)> <Delay = 0.65>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_last_V_1, void %route_by_eth_protocol<512>.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:125]   --->   Operation 43 'br' 'br_ln125' <Predicate = (rep_fsmState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln127 = store i1 0, i1 %rep_fsmState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:127]   --->   Operation 44 'store' 'store_ln127' <Predicate = (rep_fsmState_V_load & tmp_i & tmp_last_V_1)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln128 = br void %route_by_eth_protocol<512>.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:128]   --->   Operation 45 'br' 'br_ln128' <Predicate = (rep_fsmState_V_load & tmp_i & tmp_last_V_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipv6ShiftFifo, i1024 %ethDataFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 34525)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:101]   --->   Operation 47 'br' 'br_ln101' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 34525)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipv4ShiftFifo, i1024 %ethDataFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 2048)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln97 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:97]   --->   Operation 49 'br' 'br_ln97' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 2048)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_arp_internal, i1024 %ethDataFifo_read_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 2054)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln93 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:93]   --->   Operation 51 'br' 'br_ln93' <Predicate = (!rep_fsmState_V_load & tmp_1_i & tmp_2_i & tmp == 2054)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipv6ShiftFifo, i1024 %ethDataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 34525)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln123 = br void %._crit_edge7.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:123]   --->   Operation 53 'br' 'br_ln123' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 34525)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %ipv4ShiftFifo, i1024 %ethDataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 2048)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln119 = br void %._crit_edge7.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:119]   --->   Operation 55 'br' 'br_ln119' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 2048)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %m_axis_arp_internal, i1024 %ethDataFifo_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'write' 'write_ln174' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 2054)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln115 = br void %._crit_edge7.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/ip_handler/ip_handler.cpp:115]   --->   Operation 57 'br' 'br_ln115' <Predicate = (rep_fsmState_V_load & tmp_i & rep_etherType_V_load == 2054)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.82ns
The critical path consists of the following:
	fifo read on port 'etherTypeFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [40]  (1.17 ns)
	blocking operation 0.656 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write on port 'ipv4ShiftFifo' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [49]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
