m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/projetos/nsee/simucam_fpga/FPGA_Developments/Sync/tb2
Eavs_stimuli
Z0 w1566355060
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb3
Z5 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd
l0
L5
VF2D5VnoUhL94>P]NGE_We3
!s100 f<g5R`TCaPZGIADEJ^MfP0
Z7 OV;C;10.5b;63
32
Z8 !s110 1566964119
!i10b 1
Z9 !s108 1566964119.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/avs_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 11 avs_stimuli 0 22 F2D5VnoUhL94>P]NGE_We3
l45
L23
Vo=UU17KOA5:i^SASGS8Km1
!s100 cQLLi962UNJ4bQF4YzCP^0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Psync_avalon_mm_pkg
Z15 DPx4 work 21 sync_mm_registers_pkg 0 22 _;5<cYZWl?Tkg@G=ZEDe<1
Z16 DPx4 work 15 sync_common_pkg 0 22 Fi:[hET`[KFACi4R_kL7_2
R1
R2
R3
Z17 w1566963454
R4
Z18 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
Z19 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd
l0
L52
VDTXg9U@BQQ^jFI4AOmF>o1
!s100 YH`mN60RBj]cOk=mXQz0A0
R7
32
Z20 !s110 1566964117
!i10b 1
Z21 !s108 1566964117.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
Z23 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Bbody
Z24 DPx4 work 18 sync_avalon_mm_pkg 0 22 DTXg9U@BQQ^jFI4AOmF>o1
R15
R16
R1
R2
R3
l0
L117
VI23HH4]6bSKPZQOPU^JoL1
!s100 EQ<MLZE:HJlO8lPNW[8MG2
R7
32
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Esync_avalon_mm_read
Z25 w1566964071
R15
R16
R24
R1
R2
R3
R4
Z26 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
Z27 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd
l0
L53
V1ZDNZc8h>1CcWRYbT7I153
!s100 3nk4:32?B?SznbXkQ6T2<2
R7
32
Z28 !s110 1566964118
!i10b 1
Z29 !s108 1566964118.000000
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
Z31 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_read.vhd|
!i113 1
R12
R13
Artl
R15
R16
R24
R1
R2
R3
Z32 DEx4 work 19 sync_avalon_mm_read 0 22 1ZDNZc8h>1CcWRYbT7I153
l72
L67
VZ5977J;5hA=njTSQ7T[;A0
!s100 @e^Sa5imVLCL]@7:<l?SG3
R7
32
R28
!i10b 1
R29
R30
R31
!i113 1
R12
R13
Esync_avalon_mm_write
Z33 w1566964095
R15
R16
R24
R1
R2
R3
R4
Z34 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
Z35 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd
l0
L54
VaaNVZ;G0mI@z:SN8J`G6C3
!s100 R3KHombgZ9kI6]VVf92<H3
R7
32
R28
!i10b 1
R29
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
Z37 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/avalon/sync_avalon_mm_write.vhd|
!i113 1
R12
R13
Artl
R15
R16
R24
R1
R2
R3
Z38 DEx4 work 20 sync_avalon_mm_write 0 22 aaNVZ;G0mI@z:SN8J`G6C3
l77
L70
VIoB0EfUEmHRMnh__AKb9P1
!s100 @dcYoNbOgghO^`]OacMIj1
R7
32
R28
!i10b 1
R29
R36
R37
!i113 1
R12
R13
Psync_common_pkg
R1
R2
R3
R0
R4
Z39 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
Z40 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd
l0
L50
VFi:[hET`[KFACi4R_kL7_2
!s100 ZlcL2CTcGkmGlcYF1AM3?0
R7
32
Z41 !s110 1566964116
!i10b 1
Z42 !s108 1566964116.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
Z44 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/common/sync_common_pkg.vhd|
!i113 1
R12
R13
Bbody
R16
R1
R2
R3
l0
L60
VX_O^:7;U=KfCKlh`DKFAh2
!s100 V?lFB5D=9E9aiDHTdPnA92
R7
32
R41
!i10b 1
R42
R43
R44
!i113 1
R12
R13
Esync_ent
Z45 w1566963608
Z46 DPx4 work 12 sync_int_pkg 0 22 ^AEX25>^]A;Fj<>F68@m31
Z47 DPx4 work 14 sync_outen_pkg 0 22 RS2j:YaW:Rz711MC4D9G`1
Z48 DPx4 work 12 sync_gen_pkg 0 22 802<E`Fl;W=;WnZ>eE:KD3
R16
R24
R15
R1
R2
R3
R4
Z49 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
Z50 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd
l0
L56
VO?VCQ1PN8UEDZ3FNZVb6o1
!s100 `29bkmmRbHXEkCbFL;L_H0
R7
32
R8
!i10b 1
R9
Z51 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
Z52 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/sync_topfile.vhd|
!i113 1
R12
R13
Artl
Z53 DEx4 work 8 sync_int 0 22 E;=VaTnzkRdF1Eo>l4?di3
Z54 DEx4 work 10 sync_outen 0 22 NJNhSe577`f]3j>>2?kf<1
Z55 DEx4 work 8 sync_gen 0 22 =H2]NGXZ13AF^VQ]GzfFX1
R38
R32
R46
R47
R48
R16
R24
R15
R1
R2
R3
Z56 DEx4 work 8 sync_ent 0 22 O?VCQ1PN8UEDZ3FNZVb6o1
l112
L84
VWfP9>hUcSdeUiGWg`dd>;3
!s100 CfL0z1cTI9k<E`?;PX4JD1
R7
32
R8
!i10b 1
R9
R51
R52
!i113 1
R12
R13
Esync_gen
R0
R16
R48
R1
R2
R3
R4
Z57 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
Z58 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd
l0
L53
V=H2]NGXZ13AF^VQ]GzfFX1
!s100 _8k>W_j<1`egI6E>gcbaj2
R7
32
R8
!i10b 1
R9
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
Z60 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen.vhd|
!i113 1
R12
R13
Artl
R16
R48
R1
R2
R3
R55
l100
L74
ViQ[`Az^:0R2DOf>>Cco>Y1
!s100 X6P6=HgE<=F@jTSlWOk;:2
R7
32
R8
!i10b 1
R9
R59
R60
!i113 1
R12
R13
Psync_gen_pkg
R16
R1
R2
R3
R0
R4
Z61 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
Z62 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd
l0
L51
V802<E`Fl;W=;WnZ>eE:KD3
!s100 OgSaVjTk1l1AdW1``nbKE3
R7
32
R20
!i10b 1
R21
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
Z64 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/gen/sync_gen_pkg.vhd|
!i113 1
R12
R13
Bbody
R48
R16
R1
R2
R3
l0
L110
VgDXU>9m<4Pf8;@>5^Elcb1
!s100 :ANA^ZeOU:9co@09NGFRK2
R7
32
R20
!i10b 1
R21
R63
R64
!i113 1
R12
R13
Esync_int
Z65 w1566355046
R48
R16
R46
R1
R2
R3
R4
Z66 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
Z67 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd
l0
L52
VE;=VaTnzkRdF1Eo>l4?di3
!s100 jS1YOJcliMH@o=2zf]_;I0
R7
32
R8
!i10b 1
R9
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
Z69 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int.vhd|
!i113 1
R12
R13
Artl
R48
R16
R46
R1
R2
R3
R53
l84
L71
V[gzWhOJQ_=Z>iEhz]7RKD0
!s100 m9FdYLjVK6efA@@NoS2Va2
R7
32
R8
!i10b 1
R9
R68
R69
!i113 1
R12
R13
Psync_int_pkg
R48
R16
R1
R2
R3
R0
R4
Z70 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
Z71 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd
l0
L51
V^AEX25>^]A;Fj<>F68@m31
!s100 aN>b01FK0>B2e?UH2o82L3
R7
32
R20
!i10b 1
R21
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
Z73 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/int/sync_int_pkg.vhd|
!i113 1
R12
R13
Bbody
R46
R48
R16
R1
R2
R3
l0
L111
VKiH4mb`PY0e7>`fY?DgUn2
!s100 K0TZ?NH3PlU>K9^;JZW963
R7
32
R20
!i10b 1
R21
R72
R73
!i113 1
R12
R13
Psync_mm_registers_pkg
R1
R2
R3
Z74 w1566964098
R4
Z75 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
Z76 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd
l0
L50
V_;5<cYZWl?Tkg@G=ZEDe<1
!s100 lR45[z]I8mL]mZbmN77Yj1
R7
32
R20
!i10b 1
R21
Z77 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
Z78 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/registers/sync_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R15
R1
R2
R3
l0
L252
VDRfIZUQ<DjXCekHKlZQX41
!s100 DL_l15iObED7T9eW74FmE2
R7
32
R20
!i10b 1
R21
R77
R78
!i113 1
R12
R13
Esync_outen
R0
R47
R1
R2
R3
R4
Z79 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
Z80 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd
l0
L52
VNJNhSe577`f]3j>>2?kf<1
!s100 Y4GCD:6ZFl`;mZmVZ8]HZ2
R7
32
R8
!i10b 1
R9
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
Z82 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen.vhd|
!i113 1
R12
R13
Artl
R47
R1
R2
R3
R54
l71
L66
ViDYOHkSzD_=z^kYLal5;m2
!s100 z`SdW>3N@J8ZcTa13OK]G2
R7
32
R8
!i10b 1
R9
R81
R82
!i113 1
R12
R13
Psync_outen_pkg
R1
R2
R3
R0
R4
Z83 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
Z84 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd
l0
L51
VRS2j:YaW:Rz711MC4D9G`1
!s100 HaM:2bK5PgY`ZiN^GR^;50
R7
32
R20
!i10b 1
R21
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
Z86 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/sync/outen/sync_outen_pkg.vhd|
!i113 1
R12
R13
Bbody
R47
R1
R2
R3
l0
L96
V;fL4o`2ALYe]EV1G:WKa50
!s100 QQO>oToL5BTXf9W^k3H@@1
R7
32
R20
!i10b 1
R21
R85
R86
!i113 1
R12
R13
Etb
Z87 w1566963673
Z88 DPx4 work 6 tb_pkg 0 22 MHHk>6^gTi:GTJXT=NLm?0
R1
R2
R3
R4
Z89 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd
Z90 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd
l0
L6
VYlZ:6iW7M4AhZPhn5_mV_3
!s100 UbW]VI7I21h@bMcDEmRd:1
R7
32
Z91 !s110 1566964120
!i10b 1
Z92 !s108 1566964120.000000
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd|
Z94 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb.vhd|
!i113 1
R12
R13
Artl
R46
R47
R48
R16
R24
R15
R56
R14
R88
R1
R2
R3
Z95 DEx4 work 2 tb 0 22 YlZ:6iW7M4AhZPhn5_mV_3
l40
L9
Z96 VN_=j]`nmO8PY;:R>;9fS`1
Z97 !s100 ^?PO9bmzG[EdlSXK:8Scg3
R7
32
R91
!i10b 1
R92
R93
R94
!i113 1
R12
R13
Ptb_pkg
R1
R2
R3
R0
R4
Z98 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
Z99 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd
l0
L49
VMHHk>6^gTi:GTJXT=NLm?0
!s100 W4zIZKNKWBm@bA=OT<l4I3
R7
32
R20
!i10b 1
R21
Z100 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
Z101 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/Sync/Development/tb/tb_pkg.vhd|
!i113 1
R12
R13
Bbody
R88
R1
R2
R3
l0
L108
V<X6F_NW:SelT1aGAK]8fk2
!s100 9k4fLZnZ0Szl_kYBCe]UB1
R7
32
R28
!i10b 1
R21
R100
R101
!i113 1
R12
R13
