<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>urjc.es</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ads_spi_mux</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>mux_SPI_o</spirit:name>
      <spirit:busType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mx_mosi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mx_miso</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_ss</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mx_ss</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mx_sck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_dry</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>mx_dry</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>a_SPI_i</spirit:name>
      <spirit:busType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_mosi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_miso</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_ss</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_ss</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_sck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_dry</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>a_dry</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>b_SPI_i</spirit:name>
      <spirit:busType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="urjc" spirit:library="user" spirit:name="spi_ads_dry_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_mosi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>b_mosi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_miso</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>b_miso</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_ss</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>b_ss</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_sck</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>b_sck</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ads_dry</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>b_dry</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ads_spi_mux_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c295ccc1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>ads_spi_mux_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c295ccc1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5132b5fe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a7b0c705</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>mx_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mx_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mx_miso</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mx_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>mx_dry</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_miso</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_dry</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_ss</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_sck</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_miso</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_mosi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_dry</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ads_spi_mux_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mux_spi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ads_spi_mux_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c08ae54f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ads_spi_mux_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mux_spi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ads_spi_mux_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/data/ads_spi_mux.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/data/ads_spi_mux.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/src/ads_spi_mux.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/src/ads_spi_mux.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ads_spi_mux_v1_0/src/ads_spi_mux_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ads_spi_mux_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/BeST_Vitis.png</spirit:name>
        <spirit:userFileType>image</spirit:userFileType>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ads_spi_mux_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ads_spi_mux_v1.0</xilinx:displayName>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-04-04T09:21:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c28bfa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f19d73d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a114afb_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c91c79_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38de5b4a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a05710e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3f4767_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a7cb4e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778f7979_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b666b13_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11103ae2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6968df79_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6ee98_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c70dddd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa9394d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c15211_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ff182c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6d1f8c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b06440b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8e5419_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24501393_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d070f35_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4551be85_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ad9b26_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41433c46_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b087ac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef8431a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55539410_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bcc214c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5bb12d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4587bcaa_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b212ca_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2586296c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fedf47f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d9f244_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b08f955_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2665e28f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a41465_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f45a94_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48de6b9c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335aab28_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adbd492_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572eca31_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6282f3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd97ddc_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495d591e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fae5c6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7555ed21_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cca01_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350894f0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2276bb7f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3d32d1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66eabb5a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a6df3e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1017f948_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44814917_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f54ce10_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba56dc5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f6ff4a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c75fb48_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7235d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1e847f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5ec6d6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4141a0a0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8e3f12_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eabd3e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1fc7e9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5365b733_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35909cf5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2732882c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caf9d43_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154744d7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8a6ed5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2672265d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0cdaf2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43375a78_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ea7605_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61822959_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1230713b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2092fcad_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a531532_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3901ecc1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c5f801_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4644f296_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f3354a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521778d9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adff72c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49312d76_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3efdd9c5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f18c4df_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794ebae8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@973a081_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1959ea55_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e168f1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4233e90c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5349a12c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d82ab4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d418249_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47915fd4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578c813e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a06009e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e1884b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2fe402_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ebd3716_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f196b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769f3446_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4eafe2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b6fccf_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ef42f1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a81e127_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3507f3a7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33dce9e7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685ba465_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d90476d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e3f325_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e05065_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6d9053_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b04fb07_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e79fbe4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d00927f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69774867_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@becdfe7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2274d05b_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0fbcd9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7b3fc9_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5c629d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51186fcd_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a81e8b1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc0f71c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d59c264_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6a0e3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47823bca_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaf2024_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@396435be_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38385f8_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597cc856_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeef81_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5c4b6_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9d4a2f7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfe1540_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1f08d1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa4919d_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3afea2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfa3c_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c42c3d5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca4c38a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fb15ce_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c9cc393_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba327e3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558e715a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531493a1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1363e1_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1162f759_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5245bc4e_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2749ef5_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218ba72f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f668993_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfb5735_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a02b539_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a98074f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7495d7_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167a5576_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e10e6a_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5ec0b2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa2e278_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b465ac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153dd8f4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1567c0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfc1795_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599bcab_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219e69ec_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd6785_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b97b963_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239e73ac_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b3d586_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a7110f_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b08aed_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1134a0c0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7325ab4_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a13a6c3_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8aa1b2_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b29ed0_ARCHIVE_LOCATION">c:/workspace/Vivado/ip_repo/ads_spi_mux_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="eb9b48e9"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e1e56ec5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1953e16d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ecb5e65f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
