Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 29 12:05:27 2020
| Host         : Laptop2n1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_SevenSegments_timing_summary_routed.rpt -pb Top_SevenSegments_timing_summary_routed.pb -rpx Top_SevenSegments_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_SevenSegments
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: SevSeg_inst/count_inst0/clock_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.048        0.000                      0                   33        0.268        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.048        0.000                      0                   33        0.268        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 3.911ns (56.230%)  route 3.044ns (43.770%))
  Logic Levels:           17  (CARRY4=15 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.288 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.288    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_6
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[29]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.934ns  (logic 3.890ns (56.097%)  route 3.044ns (43.903%))
  Logic Levels:           17  (CARRY4=15 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.267 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.267    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_4
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 3.816ns (55.623%)  route 3.044ns (44.376%))
  Logic Levels:           17  (CARRY4=15 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.193 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.193    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_5
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[30]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.193    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 3.800ns (55.520%)  route 3.044ns (44.480%))
  Logic Levels:           17  (CARRY4=15 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.954 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.954    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.177 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.177    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_7
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[28]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y96         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 3.797ns (55.500%)  route 3.044ns (44.500%))
  Logic Levels:           16  (CARRY4=14 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.174 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.174    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_6
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[25]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 3.776ns (55.363%)  route 3.044ns (44.637%))
  Logic Levels:           16  (CARRY4=14 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.153 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.153    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_4
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[27]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.702ns (54.874%)  route 3.044ns (45.126%))
  Logic Levels:           16  (CARRY4=14 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.079 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.079    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_5
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[26]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 3.686ns (54.766%)  route 3.044ns (45.234%))
  Logic Levels:           16  (CARRY4=14 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.840 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.840    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_0
    SLICE_X87Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.063 r  SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.063    SevSeg_inst/count_inst0/cycle_count_reg[24]_i_1_n_7
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y95         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[24]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y95         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 3.683ns (54.746%)  route 3.044ns (45.254%))
  Logic Levels:           15  (CARRY4=13 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.060 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.060    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_6
    SLICE_X87Y94         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y94         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[21]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 3.662ns (54.604%)  route 3.044ns (45.396%))
  Logic Levels:           15  (CARRY4=13 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.730     5.333    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.456     5.789 r  SevSeg_inst/count_inst0/cycle_count_reg[0]/Q
                         net (fo=3, routed)           0.550     6.339    SevSeg_inst/count_inst0/cycle_count_reg[0]
    SLICE_X86Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.919 r  SevSeg_inst/count_inst0/clock_div_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.919    SevSeg_inst/count_inst0/clock_div_reg_i_14_n_0
    SLICE_X86Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.033 r  SevSeg_inst/count_inst0/clock_div_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.033    SevSeg_inst/count_inst0/clock_div_reg_i_13_n_0
    SLICE_X86Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  SevSeg_inst/count_inst0/clock_div_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.147    SevSeg_inst/count_inst0/clock_div_reg_i_11_n_0
    SLICE_X86Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  SevSeg_inst/count_inst0/clock_div_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    SevSeg_inst/count_inst0/clock_div_reg_i_10_n_0
    SLICE_X86Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  SevSeg_inst/count_inst0/clock_div_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.375    SevSeg_inst/count_inst0/clock_div_reg_i_7_n_0
    SLICE_X86Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.489 r  SevSeg_inst/count_inst0/clock_div_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.489    SevSeg_inst/count_inst0/clock_div_reg_i_5_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.823 f  SevSeg_inst/count_inst0/clock_div_reg_i_6/O[1]
                         net (fo=1, routed)           0.979     8.801    SevSeg_inst/count_inst0/cycle_count2[26]
    SLICE_X88Y95         LUT6 (Prop_lut6_I2_O)        0.303     9.104 f  SevSeg_inst/count_inst0/clock_div_i_2/O
                         net (fo=34, routed)          1.039    10.143    SevSeg_inst/count_inst0/clock_div_i_2_n_0
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.267 r  SevSeg_inst/count_inst0/cycle_count[0]_i_2/O
                         net (fo=1, routed)           0.477    10.744    SevSeg_inst/count_inst0/cycle_count[0]_i_2_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.270 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.270    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.384 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.384    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.498 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.498    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.612 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.612    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.726 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.726    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_0
    SLICE_X87Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.039    SevSeg_inst/count_inst0/cycle_count_reg[20]_i_1_n_4
    SLICE_X87Y94         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612    15.035    SevSeg_inst/count_inst0/clk
    SLICE_X87Y94         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[23]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)        0.062    15.336    SevSeg_inst/count_inst0/cycle_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    SevSeg_inst/count_inst0/clk
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  SevSeg_inst/count_inst0/cycle_count_reg[18]/Q
                         net (fo=2, routed)           0.121     1.788    SevSeg_inst/count_inst0/cycle_count_reg[18]
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  SevSeg_inst/count_inst0/cycle_count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.833    SevSeg_inst/count_inst0/cycle_count[16]_i_3_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.899 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_5
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    SevSeg_inst/count_inst0/clk
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[18]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.105     1.631    SevSeg_inst/count_inst0/cycle_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  SevSeg_inst/count_inst0/cycle_count_reg[14]/Q
                         net (fo=2, routed)           0.121     1.787    SevSeg_inst/count_inst0/cycle_count_reg[14]
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  SevSeg_inst/count_inst0/cycle_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.832    SevSeg_inst/count_inst0/cycle_count[12]_i_3_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.898 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_5
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y92         FDCE (Hold_fdce_C_D)         0.105     1.630    SevSeg_inst/count_inst0/cycle_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  SevSeg_inst/count_inst0/cycle_count_reg[6]/Q
                         net (fo=2, routed)           0.121     1.787    SevSeg_inst/count_inst0/cycle_count_reg[6]
    SLICE_X87Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  SevSeg_inst/count_inst0/cycle_count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.832    SevSeg_inst/count_inst0/cycle_count[4]_i_3_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.898 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_5
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y90         FDCE (Hold_fdce_C_D)         0.105     1.630    SevSeg_inst/count_inst0/cycle_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/clock_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/clock_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.671%)  route 0.212ns (50.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X88Y91         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDCE (Prop_fdce_C_Q)         0.164     1.689 r  SevSeg_inst/count_inst0/clock_div_reg/Q
                         net (fo=17, routed)          0.212     1.901    SevSeg_inst/count_inst0/CLK
    SLICE_X88Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  SevSeg_inst/count_inst0/clock_div_i_1/O
                         net (fo=1, routed)           0.000     1.946    SevSeg_inst/count_inst0/clock_div_i_1_n_0
    SLICE_X88Y91         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X88Y91         FDCE                                         r  SevSeg_inst/count_inst0/clock_div_reg/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y91         FDCE (Hold_fdce_C_D)         0.120     1.645    SevSeg_inst/count_inst0/clock_div_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  SevSeg_inst/count_inst0/cycle_count_reg[14]/Q
                         net (fo=2, routed)           0.121     1.787    SevSeg_inst/count_inst0/cycle_count_reg[14]
    SLICE_X87Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  SevSeg_inst/count_inst0/cycle_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.832    SevSeg_inst/count_inst0/cycle_count[12]_i_3_n_0
    SLICE_X87Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.931 r  SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    SevSeg_inst/count_inst0/cycle_count_reg[12]_i_1_n_4
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X87Y92         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[15]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y92         FDCE (Hold_fdce_C_D)         0.105     1.630    SevSeg_inst/count_inst0/cycle_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    SevSeg_inst/count_inst0/clk
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  SevSeg_inst/count_inst0/cycle_count_reg[18]/Q
                         net (fo=2, routed)           0.121     1.788    SevSeg_inst/count_inst0/cycle_count_reg[18]
    SLICE_X87Y93         LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  SevSeg_inst/count_inst0/cycle_count[16]_i_3/O
                         net (fo=1, routed)           0.000     1.833    SevSeg_inst/count_inst0/cycle_count[16]_i_3_n_0
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.932 r  SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    SevSeg_inst/count_inst0/cycle_count_reg[16]_i_1_n_4
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    SevSeg_inst/count_inst0/clk
    SLICE_X87Y93         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[19]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y93         FDCE (Hold_fdce_C_D)         0.105     1.631    SevSeg_inst/count_inst0/cycle_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  SevSeg_inst/count_inst0/cycle_count_reg[6]/Q
                         net (fo=2, routed)           0.121     1.787    SevSeg_inst/count_inst0/cycle_count_reg[6]
    SLICE_X87Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  SevSeg_inst/count_inst0/cycle_count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.832    SevSeg_inst/count_inst0/cycle_count[4]_i_3_n_0
    SLICE_X87Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.931 r  SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    SevSeg_inst/count_inst0/cycle_count_reg[4]_i_1_n_4
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X87Y90         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y90         FDCE (Hold_fdce_C_D)         0.105     1.630    SevSeg_inst/count_inst0/cycle_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.607     1.526    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDCE (Prop_fdce_C_Q)         0.141     1.667 r  SevSeg_inst/count_inst0/cycle_count_reg[31]/Q
                         net (fo=2, routed)           0.169     1.836    SevSeg_inst/count_inst0/cycle_count_reg[31]
    SLICE_X87Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  SevSeg_inst/count_inst0/cycle_count[28]_i_2/O
                         net (fo=1, routed)           0.000     1.881    SevSeg_inst/count_inst0/cycle_count[28]_i_2_n_0
    SLICE_X87Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.944 r  SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    SevSeg_inst/count_inst0/cycle_count_reg[28]_i_1_n_4
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.879     2.044    SevSeg_inst/count_inst0/clk
    SLICE_X87Y96         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[31]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y96         FDCE (Hold_fdce_C_D)         0.105     1.631    SevSeg_inst/count_inst0/cycle_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  SevSeg_inst/count_inst0/cycle_count_reg[3]/Q
                         net (fo=2, routed)           0.169     1.834    SevSeg_inst/count_inst0/cycle_count_reg[3]
    SLICE_X87Y89         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  SevSeg_inst/count_inst0/cycle_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.879    SevSeg_inst/count_inst0/cycle_count[0]_i_3_n_0
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.942 r  SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    SevSeg_inst/count_inst0/cycle_count_reg[0]_i_1_n_4
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    SevSeg_inst/count_inst0/clk
    SLICE_X87Y89         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.105     1.629    SevSeg_inst/count_inst0/cycle_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SevSeg_inst/count_inst0/cycle_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevSeg_inst/count_inst0/cycle_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.606     1.525    SevSeg_inst/count_inst0/clk
    SLICE_X87Y91         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  SevSeg_inst/count_inst0/cycle_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.836    SevSeg_inst/count_inst0/cycle_count_reg[11]
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  SevSeg_inst/count_inst0/cycle_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.881    SevSeg_inst/count_inst0/cycle_count[8]_i_2_n_0
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.944 r  SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    SevSeg_inst/count_inst0/cycle_count_reg[8]_i_1_n_4
    SLICE_X87Y91         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    SevSeg_inst/count_inst0/clk
    SLICE_X87Y91         FDCE                                         r  SevSeg_inst/count_inst0/cycle_count_reg[11]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y91         FDCE (Hold_fdce_C_D)         0.105     1.630    SevSeg_inst/count_inst0/cycle_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    SevSeg_inst/count_inst0/clock_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y93    SevSeg_inst/count_inst0/cycle_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    SevSeg_inst/count_inst0/clock_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    SevSeg_inst/count_inst0/clock_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y89    SevSeg_inst/count_inst0/cycle_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    SevSeg_inst/count_inst0/cycle_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y92    SevSeg_inst/count_inst0/cycle_count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y93    SevSeg_inst/count_inst0/cycle_count_reg[16]/C



