/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [16:0] celloutsig_0_27z;
  wire [36:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_37z;
  wire [12:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_88z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = celloutsig_0_8z ? celloutsig_0_12z : celloutsig_0_19z;
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_5z : celloutsig_1_10z;
  assign celloutsig_0_15z = celloutsig_0_4z ? in_data[46] : celloutsig_0_12z;
  assign celloutsig_0_58z = ~(celloutsig_0_44z[2] & celloutsig_0_56z);
  assign celloutsig_1_18z = ~celloutsig_1_1z;
  assign celloutsig_0_11z = ~celloutsig_0_7z;
  assign celloutsig_1_0z = ~((in_data[147] | in_data[107]) & in_data[119]);
  assign celloutsig_1_8z = ~((in_data[182] | celloutsig_1_4z) & celloutsig_1_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_12z | celloutsig_0_10z[2]) & celloutsig_0_7z);
  assign celloutsig_0_30z = ~((celloutsig_0_22z | celloutsig_0_13z) & celloutsig_0_18z[4]);
  assign celloutsig_0_88z = celloutsig_0_58z ^ celloutsig_0_13z;
  assign celloutsig_0_19z = celloutsig_0_6z[9] ^ celloutsig_0_15z;
  assign celloutsig_0_6z = { in_data[55:47], celloutsig_0_1z, celloutsig_0_1z } + { in_data[58:50], celloutsig_0_5z, celloutsig_0_5z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  reg [6:0] _15_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 7'h00;
    else _15_ <= { celloutsig_0_28z[22:17], celloutsig_0_16z };
  assign out_data[6:0] = _15_;
  assign celloutsig_0_37z = { celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_30z } / { 1'h1, celloutsig_0_0z[4:3], celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_8z = { celloutsig_0_6z[10:9], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z } === { in_data[9:7], celloutsig_0_2z };
  assign celloutsig_1_3z = { in_data[169:159], celloutsig_1_0z, celloutsig_1_2z } === { in_data[162:153], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:2], celloutsig_0_1z, celloutsig_0_1z } > celloutsig_0_3z[9:4];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[167], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[50:47], celloutsig_0_0z } > { celloutsig_0_0z[3:0], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_2z[2], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z } > { in_data[60:58], celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_18z[4:2], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_1z } > { celloutsig_0_3z[8:7], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_22z = { celloutsig_0_3z[5:0], celloutsig_0_18z, celloutsig_0_5z } > { celloutsig_0_3z[10:3], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_19z, celloutsig_0_17z, _00_, celloutsig_0_13z } > celloutsig_0_24z[8:0];
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_6z[7:3] : { celloutsig_0_6z[4], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_10z[4] ? { in_data[36:32], celloutsig_0_7z } : celloutsig_0_0z;
  assign celloutsig_0_2z = in_data[74] ? { in_data[81:80], celloutsig_0_1z } : in_data[21:19];
  assign celloutsig_0_26z = celloutsig_0_25z ? celloutsig_0_6z[10:3] : { celloutsig_0_10z[1], celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_28z = celloutsig_0_4z ? { in_data[82:56], _00_, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_15z } : { celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[103:97] != { in_data[104:100], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { in_data[145:140], celloutsig_1_1z } != { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_6z[10:7], celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_10z[2:0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_3z = - { in_data[42:33], celloutsig_0_2z };
  assign celloutsig_0_24z = - { celloutsig_0_3z[3:2], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } !== { celloutsig_0_0z[4:2], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_2z[1:0], celloutsig_0_11z } !== { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z } !== celloutsig_0_3z[7:0];
  assign celloutsig_0_0z = in_data[12:7] | in_data[25:20];
  assign celloutsig_0_27z = { _00_[3], celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z } | { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[159];
  assign celloutsig_1_4z = celloutsig_1_3z & celloutsig_1_1z;
  assign celloutsig_0_5z = ~^ { celloutsig_0_0z[3:0], celloutsig_0_2z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_3z[2:1], celloutsig_0_5z };
  assign celloutsig_0_44z = celloutsig_0_37z[8:6] >> _00_[3:1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z };
endmodule
