project = led1
vendor = xilinx
family = spartan6
part = xc6slx9-3-tqg144
top_module = led1

#vfiles = ../verilog/xessdemo.v 
vhdlfiles = led1.vhd

include ../common/xilinx.mk
