

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_23_2_proc'
================================================================
* Date:           Fri Oct 21 19:35:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256_v2
* Solution:       dataflow_1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1549|     1549|  15.490 us|  15.490 us|  1549|  1549|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read343 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [dft_256_v2/dft.cpp:32]   --->   Operation 13 'read' 'p_read343' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 14 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 14 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 15 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 15 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 16 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 16 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 17 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 17 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 18 [5/5] (7.25ns)   --->   "%sum_r = fadd i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:32]   --->   Operation 18 'fadd' 'sum_r' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 19 [5/5] (7.25ns)   --->   "%sum_i = fadd i32 %mul_i, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 19 'fadd' 'sum_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 20 [4/5] (7.25ns)   --->   "%sum_r = fadd i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:32]   --->   Operation 20 'fadd' 'sum_r' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 21 [4/5] (7.25ns)   --->   "%sum_i = fadd i32 %mul_i, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 21 'fadd' 'sum_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 22 [3/5] (7.25ns)   --->   "%sum_r = fadd i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:32]   --->   Operation 22 'fadd' 'sum_r' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 23 [3/5] (7.25ns)   --->   "%sum_i = fadd i32 %mul_i, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 23 'fadd' 'sum_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 24 [2/5] (7.25ns)   --->   "%sum_r = fadd i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:32]   --->   Operation 24 'fadd' 'sum_r' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 25 [2/5] (7.25ns)   --->   "%sum_i = fadd i32 %mul_i, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 25 'fadd' 'sum_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 26 [1/5] (7.25ns)   --->   "%sum_r = fadd i32 %p_read343, i32 0" [dft_256_v2/dft.cpp:32]   --->   Operation 26 'fadd' 'sum_r' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 27 [1/5] (7.25ns)   --->   "%sum_i = fadd i32 %mul_i, i32 0" [dft_256_v2/dft.cpp:33]   --->   Operation 27 'fadd' 'sum_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.63>
ST_11 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_239 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read255" [dft_256_v2/dft.cpp:32]   --->   Operation 28 'read' 'p_read_239' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_240 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read254" [dft_256_v2/dft.cpp:32]   --->   Operation 29 'read' 'p_read_240' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_241 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read253" [dft_256_v2/dft.cpp:32]   --->   Operation 30 'read' 'p_read_241' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_242 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read252" [dft_256_v2/dft.cpp:32]   --->   Operation 31 'read' 'p_read_242' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_243 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read251" [dft_256_v2/dft.cpp:32]   --->   Operation 32 'read' 'p_read_243' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_244 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read250" [dft_256_v2/dft.cpp:32]   --->   Operation 33 'read' 'p_read_244' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_245 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read249" [dft_256_v2/dft.cpp:32]   --->   Operation 34 'read' 'p_read_245' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_246 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read248" [dft_256_v2/dft.cpp:32]   --->   Operation 35 'read' 'p_read_246' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_247 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read247" [dft_256_v2/dft.cpp:32]   --->   Operation 36 'read' 'p_read_247' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 37 [1/1] (3.63ns)   --->   "%p_read_248 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read246" [dft_256_v2/dft.cpp:32]   --->   Operation 37 'read' 'p_read_248' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 38 [1/1] (3.63ns)   --->   "%p_read_249 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read245" [dft_256_v2/dft.cpp:32]   --->   Operation 38 'read' 'p_read_249' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 39 [1/1] (3.63ns)   --->   "%p_read_250 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read244" [dft_256_v2/dft.cpp:32]   --->   Operation 39 'read' 'p_read_250' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 40 [1/1] (3.63ns)   --->   "%p_read_251 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read243" [dft_256_v2/dft.cpp:32]   --->   Operation 40 'read' 'p_read_251' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 41 [1/1] (3.63ns)   --->   "%p_read_252 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read242" [dft_256_v2/dft.cpp:32]   --->   Operation 41 'read' 'p_read_252' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_253 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read241" [dft_256_v2/dft.cpp:32]   --->   Operation 42 'read' 'p_read_253' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_254 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read240" [dft_256_v2/dft.cpp:32]   --->   Operation 43 'read' 'p_read_254' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 44 [1/1] (3.63ns)   --->   "%p_read_255 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read239" [dft_256_v2/dft.cpp:32]   --->   Operation 44 'read' 'p_read_255' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 45 [1/1] (3.63ns)   --->   "%p_read_256 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read238" [dft_256_v2/dft.cpp:32]   --->   Operation 45 'read' 'p_read_256' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 46 [1/1] (3.63ns)   --->   "%p_read_257 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read237" [dft_256_v2/dft.cpp:32]   --->   Operation 46 'read' 'p_read_257' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 47 [1/1] (3.63ns)   --->   "%p_read_258 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read236" [dft_256_v2/dft.cpp:32]   --->   Operation 47 'read' 'p_read_258' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 48 [1/1] (3.63ns)   --->   "%p_read_259 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read235" [dft_256_v2/dft.cpp:32]   --->   Operation 48 'read' 'p_read_259' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 49 [1/1] (3.63ns)   --->   "%p_read_260 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read234" [dft_256_v2/dft.cpp:32]   --->   Operation 49 'read' 'p_read_260' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 50 [1/1] (3.63ns)   --->   "%p_read_261 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read233" [dft_256_v2/dft.cpp:32]   --->   Operation 50 'read' 'p_read_261' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 51 [1/1] (3.63ns)   --->   "%p_read_262 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read232" [dft_256_v2/dft.cpp:32]   --->   Operation 51 'read' 'p_read_262' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 52 [1/1] (3.63ns)   --->   "%p_read_263 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read231" [dft_256_v2/dft.cpp:32]   --->   Operation 52 'read' 'p_read_263' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 53 [1/1] (3.63ns)   --->   "%p_read_264 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read230" [dft_256_v2/dft.cpp:32]   --->   Operation 53 'read' 'p_read_264' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 54 [1/1] (3.63ns)   --->   "%p_read_265 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read229" [dft_256_v2/dft.cpp:32]   --->   Operation 54 'read' 'p_read_265' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 55 [1/1] (3.63ns)   --->   "%p_read_266 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read228" [dft_256_v2/dft.cpp:32]   --->   Operation 55 'read' 'p_read_266' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 56 [1/1] (3.63ns)   --->   "%p_read_267 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read227" [dft_256_v2/dft.cpp:32]   --->   Operation 56 'read' 'p_read_267' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 57 [1/1] (3.63ns)   --->   "%p_read_268 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read226" [dft_256_v2/dft.cpp:32]   --->   Operation 57 'read' 'p_read_268' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 58 [1/1] (3.63ns)   --->   "%p_read_269 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read225" [dft_256_v2/dft.cpp:32]   --->   Operation 58 'read' 'p_read_269' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_270 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read224" [dft_256_v2/dft.cpp:32]   --->   Operation 59 'read' 'p_read_270' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 60 [1/1] (3.63ns)   --->   "%p_read_271 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read223" [dft_256_v2/dft.cpp:32]   --->   Operation 60 'read' 'p_read_271' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 61 [1/1] (3.63ns)   --->   "%p_read_272 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read222" [dft_256_v2/dft.cpp:32]   --->   Operation 61 'read' 'p_read_272' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 62 [1/1] (3.63ns)   --->   "%p_read_273 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read221" [dft_256_v2/dft.cpp:32]   --->   Operation 62 'read' 'p_read_273' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 63 [1/1] (3.63ns)   --->   "%p_read_274 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read220" [dft_256_v2/dft.cpp:32]   --->   Operation 63 'read' 'p_read_274' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 64 [1/1] (3.63ns)   --->   "%p_read_275 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read219" [dft_256_v2/dft.cpp:32]   --->   Operation 64 'read' 'p_read_275' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 65 [1/1] (3.63ns)   --->   "%p_read_276 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read218" [dft_256_v2/dft.cpp:32]   --->   Operation 65 'read' 'p_read_276' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 66 [1/1] (3.63ns)   --->   "%p_read_277 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read217" [dft_256_v2/dft.cpp:32]   --->   Operation 66 'read' 'p_read_277' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 67 [1/1] (3.63ns)   --->   "%p_read_278 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read216" [dft_256_v2/dft.cpp:32]   --->   Operation 67 'read' 'p_read_278' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 68 [1/1] (3.63ns)   --->   "%p_read_279 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read215" [dft_256_v2/dft.cpp:32]   --->   Operation 68 'read' 'p_read_279' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 69 [1/1] (3.63ns)   --->   "%p_read_280 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read214" [dft_256_v2/dft.cpp:32]   --->   Operation 69 'read' 'p_read_280' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 70 [1/1] (3.63ns)   --->   "%p_read_281 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read213" [dft_256_v2/dft.cpp:32]   --->   Operation 70 'read' 'p_read_281' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 71 [1/1] (3.63ns)   --->   "%p_read_282 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read212" [dft_256_v2/dft.cpp:32]   --->   Operation 71 'read' 'p_read_282' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 72 [1/1] (3.63ns)   --->   "%p_read_283 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read211" [dft_256_v2/dft.cpp:32]   --->   Operation 72 'read' 'p_read_283' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 73 [1/1] (3.63ns)   --->   "%p_read_284 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read210" [dft_256_v2/dft.cpp:32]   --->   Operation 73 'read' 'p_read_284' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 74 [1/1] (3.63ns)   --->   "%p_read_285 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read209" [dft_256_v2/dft.cpp:32]   --->   Operation 74 'read' 'p_read_285' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 75 [1/1] (3.63ns)   --->   "%p_read_286 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read208" [dft_256_v2/dft.cpp:32]   --->   Operation 75 'read' 'p_read_286' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 76 [1/1] (3.63ns)   --->   "%p_read_287 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read207" [dft_256_v2/dft.cpp:32]   --->   Operation 76 'read' 'p_read_287' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 77 [1/1] (3.63ns)   --->   "%p_read_288 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read206" [dft_256_v2/dft.cpp:32]   --->   Operation 77 'read' 'p_read_288' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 78 [1/1] (3.63ns)   --->   "%p_read_289 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read205" [dft_256_v2/dft.cpp:32]   --->   Operation 78 'read' 'p_read_289' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 79 [1/1] (3.63ns)   --->   "%p_read_290 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read204" [dft_256_v2/dft.cpp:32]   --->   Operation 79 'read' 'p_read_290' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 80 [1/1] (3.63ns)   --->   "%p_read_291 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read203" [dft_256_v2/dft.cpp:32]   --->   Operation 80 'read' 'p_read_291' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 81 [1/1] (3.63ns)   --->   "%p_read_292 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read202" [dft_256_v2/dft.cpp:32]   --->   Operation 81 'read' 'p_read_292' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 82 [1/1] (3.63ns)   --->   "%p_read_293 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read201" [dft_256_v2/dft.cpp:32]   --->   Operation 82 'read' 'p_read_293' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 83 [1/1] (3.63ns)   --->   "%p_read_294 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read200" [dft_256_v2/dft.cpp:32]   --->   Operation 83 'read' 'p_read_294' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 84 [1/1] (3.63ns)   --->   "%p_read_295 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read199" [dft_256_v2/dft.cpp:32]   --->   Operation 84 'read' 'p_read_295' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 85 [1/1] (3.63ns)   --->   "%p_read_296 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read198" [dft_256_v2/dft.cpp:32]   --->   Operation 85 'read' 'p_read_296' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 86 [1/1] (3.63ns)   --->   "%p_read_297 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read197" [dft_256_v2/dft.cpp:32]   --->   Operation 86 'read' 'p_read_297' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 87 [1/1] (3.63ns)   --->   "%p_read_298 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read196" [dft_256_v2/dft.cpp:32]   --->   Operation 87 'read' 'p_read_298' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 88 [1/1] (3.63ns)   --->   "%p_read_299 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read195" [dft_256_v2/dft.cpp:32]   --->   Operation 88 'read' 'p_read_299' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 89 [1/1] (3.63ns)   --->   "%p_read_300 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read194" [dft_256_v2/dft.cpp:32]   --->   Operation 89 'read' 'p_read_300' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 90 [1/1] (3.63ns)   --->   "%p_read_301 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read193" [dft_256_v2/dft.cpp:32]   --->   Operation 90 'read' 'p_read_301' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 91 [1/1] (3.63ns)   --->   "%p_read_302 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read192" [dft_256_v2/dft.cpp:32]   --->   Operation 91 'read' 'p_read_302' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 92 [1/1] (3.63ns)   --->   "%p_read_303 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read191" [dft_256_v2/dft.cpp:32]   --->   Operation 92 'read' 'p_read_303' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 93 [1/1] (3.63ns)   --->   "%p_read_304 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read190" [dft_256_v2/dft.cpp:32]   --->   Operation 93 'read' 'p_read_304' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 94 [1/1] (3.63ns)   --->   "%p_read_305 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read189" [dft_256_v2/dft.cpp:32]   --->   Operation 94 'read' 'p_read_305' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 95 [1/1] (3.63ns)   --->   "%p_read_306 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read188" [dft_256_v2/dft.cpp:32]   --->   Operation 95 'read' 'p_read_306' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 96 [1/1] (3.63ns)   --->   "%p_read_307 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read187" [dft_256_v2/dft.cpp:32]   --->   Operation 96 'read' 'p_read_307' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 97 [1/1] (3.63ns)   --->   "%p_read_308 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read186" [dft_256_v2/dft.cpp:32]   --->   Operation 97 'read' 'p_read_308' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 98 [1/1] (3.63ns)   --->   "%p_read_309 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read185" [dft_256_v2/dft.cpp:32]   --->   Operation 98 'read' 'p_read_309' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 99 [1/1] (3.63ns)   --->   "%p_read_310 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read184" [dft_256_v2/dft.cpp:32]   --->   Operation 99 'read' 'p_read_310' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 100 [1/1] (3.63ns)   --->   "%p_read_311 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read183" [dft_256_v2/dft.cpp:32]   --->   Operation 100 'read' 'p_read_311' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 101 [1/1] (3.63ns)   --->   "%p_read_312 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read182" [dft_256_v2/dft.cpp:32]   --->   Operation 101 'read' 'p_read_312' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 102 [1/1] (3.63ns)   --->   "%p_read_313 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read181" [dft_256_v2/dft.cpp:32]   --->   Operation 102 'read' 'p_read_313' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 103 [1/1] (3.63ns)   --->   "%p_read_314 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read180" [dft_256_v2/dft.cpp:32]   --->   Operation 103 'read' 'p_read_314' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 104 [1/1] (3.63ns)   --->   "%p_read_315 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read179" [dft_256_v2/dft.cpp:32]   --->   Operation 104 'read' 'p_read_315' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 105 [1/1] (3.63ns)   --->   "%p_read_316 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read178" [dft_256_v2/dft.cpp:32]   --->   Operation 105 'read' 'p_read_316' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 106 [1/1] (3.63ns)   --->   "%p_read_317 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read177" [dft_256_v2/dft.cpp:32]   --->   Operation 106 'read' 'p_read_317' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 107 [1/1] (3.63ns)   --->   "%p_read_318 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read176" [dft_256_v2/dft.cpp:32]   --->   Operation 107 'read' 'p_read_318' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 108 [1/1] (3.63ns)   --->   "%p_read_319 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read175" [dft_256_v2/dft.cpp:32]   --->   Operation 108 'read' 'p_read_319' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 109 [1/1] (3.63ns)   --->   "%p_read_320 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read174" [dft_256_v2/dft.cpp:32]   --->   Operation 109 'read' 'p_read_320' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 110 [1/1] (3.63ns)   --->   "%p_read_321 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read173" [dft_256_v2/dft.cpp:32]   --->   Operation 110 'read' 'p_read_321' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 111 [1/1] (3.63ns)   --->   "%p_read_322 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read172" [dft_256_v2/dft.cpp:32]   --->   Operation 111 'read' 'p_read_322' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 112 [1/1] (3.63ns)   --->   "%p_read_323 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read171" [dft_256_v2/dft.cpp:32]   --->   Operation 112 'read' 'p_read_323' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 113 [1/1] (3.63ns)   --->   "%p_read_324 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read170" [dft_256_v2/dft.cpp:32]   --->   Operation 113 'read' 'p_read_324' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 114 [1/1] (3.63ns)   --->   "%p_read_325 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read169" [dft_256_v2/dft.cpp:32]   --->   Operation 114 'read' 'p_read_325' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 115 [1/1] (3.63ns)   --->   "%p_read_326 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read168" [dft_256_v2/dft.cpp:32]   --->   Operation 115 'read' 'p_read_326' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 116 [1/1] (3.63ns)   --->   "%p_read_327 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read167" [dft_256_v2/dft.cpp:32]   --->   Operation 116 'read' 'p_read_327' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 117 [1/1] (3.63ns)   --->   "%p_read_328 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read166" [dft_256_v2/dft.cpp:32]   --->   Operation 117 'read' 'p_read_328' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 118 [1/1] (3.63ns)   --->   "%p_read_329 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read165" [dft_256_v2/dft.cpp:32]   --->   Operation 118 'read' 'p_read_329' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 119 [1/1] (3.63ns)   --->   "%p_read_330 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read164" [dft_256_v2/dft.cpp:32]   --->   Operation 119 'read' 'p_read_330' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 120 [1/1] (3.63ns)   --->   "%p_read_331 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read163" [dft_256_v2/dft.cpp:32]   --->   Operation 120 'read' 'p_read_331' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 121 [1/1] (3.63ns)   --->   "%p_read_332 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read162" [dft_256_v2/dft.cpp:32]   --->   Operation 121 'read' 'p_read_332' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 122 [1/1] (3.63ns)   --->   "%p_read_333 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read161" [dft_256_v2/dft.cpp:32]   --->   Operation 122 'read' 'p_read_333' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 123 [1/1] (3.63ns)   --->   "%p_read_334 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read160" [dft_256_v2/dft.cpp:32]   --->   Operation 123 'read' 'p_read_334' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 124 [1/1] (3.63ns)   --->   "%p_read_335 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read159" [dft_256_v2/dft.cpp:32]   --->   Operation 124 'read' 'p_read_335' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 125 [1/1] (3.63ns)   --->   "%p_read_336 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read158" [dft_256_v2/dft.cpp:32]   --->   Operation 125 'read' 'p_read_336' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 126 [1/1] (3.63ns)   --->   "%p_read_337 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read157" [dft_256_v2/dft.cpp:32]   --->   Operation 126 'read' 'p_read_337' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 127 [1/1] (3.63ns)   --->   "%p_read_338 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read156" [dft_256_v2/dft.cpp:32]   --->   Operation 127 'read' 'p_read_338' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 128 [1/1] (3.63ns)   --->   "%p_read_339 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read155" [dft_256_v2/dft.cpp:32]   --->   Operation 128 'read' 'p_read_339' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 129 [1/1] (3.63ns)   --->   "%p_read_340 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read154" [dft_256_v2/dft.cpp:32]   --->   Operation 129 'read' 'p_read_340' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 130 [1/1] (3.63ns)   --->   "%p_read_341 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read153" [dft_256_v2/dft.cpp:32]   --->   Operation 130 'read' 'p_read_341' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 131 [1/1] (3.63ns)   --->   "%p_read_342 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read152" [dft_256_v2/dft.cpp:32]   --->   Operation 131 'read' 'p_read_342' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 132 [1/1] (3.63ns)   --->   "%p_read_343 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read151" [dft_256_v2/dft.cpp:32]   --->   Operation 132 'read' 'p_read_343' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 133 [1/1] (3.63ns)   --->   "%p_read_344 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read150" [dft_256_v2/dft.cpp:32]   --->   Operation 133 'read' 'p_read_344' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 134 [1/1] (3.63ns)   --->   "%p_read_345 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read149" [dft_256_v2/dft.cpp:32]   --->   Operation 134 'read' 'p_read_345' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 135 [1/1] (3.63ns)   --->   "%p_read_346 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read148" [dft_256_v2/dft.cpp:32]   --->   Operation 135 'read' 'p_read_346' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 136 [1/1] (3.63ns)   --->   "%p_read_347 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read147" [dft_256_v2/dft.cpp:32]   --->   Operation 136 'read' 'p_read_347' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 137 [1/1] (3.63ns)   --->   "%p_read_348 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read146" [dft_256_v2/dft.cpp:32]   --->   Operation 137 'read' 'p_read_348' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 138 [1/1] (3.63ns)   --->   "%p_read_349 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read145" [dft_256_v2/dft.cpp:32]   --->   Operation 138 'read' 'p_read_349' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 139 [1/1] (3.63ns)   --->   "%p_read_350 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read144" [dft_256_v2/dft.cpp:32]   --->   Operation 139 'read' 'p_read_350' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 140 [1/1] (3.63ns)   --->   "%p_read_351 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read143" [dft_256_v2/dft.cpp:32]   --->   Operation 140 'read' 'p_read_351' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 141 [1/1] (3.63ns)   --->   "%p_read_352 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read142" [dft_256_v2/dft.cpp:32]   --->   Operation 141 'read' 'p_read_352' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 142 [1/1] (3.63ns)   --->   "%p_read_353 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read141" [dft_256_v2/dft.cpp:32]   --->   Operation 142 'read' 'p_read_353' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 143 [1/1] (3.63ns)   --->   "%p_read_354 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read140" [dft_256_v2/dft.cpp:32]   --->   Operation 143 'read' 'p_read_354' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 144 [1/1] (3.63ns)   --->   "%p_read_355 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read139" [dft_256_v2/dft.cpp:32]   --->   Operation 144 'read' 'p_read_355' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 145 [1/1] (3.63ns)   --->   "%p_read_356 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read138" [dft_256_v2/dft.cpp:32]   --->   Operation 145 'read' 'p_read_356' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 146 [1/1] (3.63ns)   --->   "%p_read_357 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read137" [dft_256_v2/dft.cpp:32]   --->   Operation 146 'read' 'p_read_357' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 147 [1/1] (3.63ns)   --->   "%p_read_358 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read136" [dft_256_v2/dft.cpp:32]   --->   Operation 147 'read' 'p_read_358' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 148 [1/1] (3.63ns)   --->   "%p_read_359 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read135" [dft_256_v2/dft.cpp:32]   --->   Operation 148 'read' 'p_read_359' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 149 [1/1] (3.63ns)   --->   "%p_read_360 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read134" [dft_256_v2/dft.cpp:32]   --->   Operation 149 'read' 'p_read_360' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 150 [1/1] (3.63ns)   --->   "%p_read_361 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read133" [dft_256_v2/dft.cpp:32]   --->   Operation 150 'read' 'p_read_361' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 151 [1/1] (3.63ns)   --->   "%p_read_362 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read132" [dft_256_v2/dft.cpp:32]   --->   Operation 151 'read' 'p_read_362' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 152 [1/1] (3.63ns)   --->   "%p_read_363 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read131" [dft_256_v2/dft.cpp:32]   --->   Operation 152 'read' 'p_read_363' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 153 [1/1] (3.63ns)   --->   "%p_read_364 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read130" [dft_256_v2/dft.cpp:32]   --->   Operation 153 'read' 'p_read_364' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 154 [1/1] (3.63ns)   --->   "%p_read_365 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read129" [dft_256_v2/dft.cpp:32]   --->   Operation 154 'read' 'p_read_365' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 155 [1/1] (3.63ns)   --->   "%p_read_366 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read128" [dft_256_v2/dft.cpp:32]   --->   Operation 155 'read' 'p_read_366' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 156 [1/1] (3.63ns)   --->   "%p_read_367 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read127" [dft_256_v2/dft.cpp:32]   --->   Operation 156 'read' 'p_read_367' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 157 [1/1] (3.63ns)   --->   "%p_read_368 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read126" [dft_256_v2/dft.cpp:32]   --->   Operation 157 'read' 'p_read_368' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 158 [1/1] (3.63ns)   --->   "%p_read_369 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read125" [dft_256_v2/dft.cpp:32]   --->   Operation 158 'read' 'p_read_369' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 159 [1/1] (3.63ns)   --->   "%p_read_370 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read124" [dft_256_v2/dft.cpp:32]   --->   Operation 159 'read' 'p_read_370' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 160 [1/1] (3.63ns)   --->   "%p_read_371 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read123" [dft_256_v2/dft.cpp:32]   --->   Operation 160 'read' 'p_read_371' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 161 [1/1] (3.63ns)   --->   "%p_read_372 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read122" [dft_256_v2/dft.cpp:32]   --->   Operation 161 'read' 'p_read_372' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 162 [1/1] (3.63ns)   --->   "%p_read_373 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read121" [dft_256_v2/dft.cpp:32]   --->   Operation 162 'read' 'p_read_373' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 163 [1/1] (3.63ns)   --->   "%p_read_374 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read120" [dft_256_v2/dft.cpp:32]   --->   Operation 163 'read' 'p_read_374' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 164 [1/1] (3.63ns)   --->   "%p_read_375 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read119" [dft_256_v2/dft.cpp:32]   --->   Operation 164 'read' 'p_read_375' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 165 [1/1] (3.63ns)   --->   "%p_read_376 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read118" [dft_256_v2/dft.cpp:32]   --->   Operation 165 'read' 'p_read_376' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 166 [1/1] (3.63ns)   --->   "%p_read_377 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read117" [dft_256_v2/dft.cpp:32]   --->   Operation 166 'read' 'p_read_377' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 167 [1/1] (3.63ns)   --->   "%p_read_378 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read116" [dft_256_v2/dft.cpp:32]   --->   Operation 167 'read' 'p_read_378' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 168 [1/1] (3.63ns)   --->   "%p_read_379 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read115" [dft_256_v2/dft.cpp:32]   --->   Operation 168 'read' 'p_read_379' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 169 [1/1] (3.63ns)   --->   "%p_read_380 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read114" [dft_256_v2/dft.cpp:32]   --->   Operation 169 'read' 'p_read_380' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 170 [1/1] (3.63ns)   --->   "%p_read_381 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read113" [dft_256_v2/dft.cpp:32]   --->   Operation 170 'read' 'p_read_381' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 171 [1/1] (3.63ns)   --->   "%p_read_382 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read112" [dft_256_v2/dft.cpp:32]   --->   Operation 171 'read' 'p_read_382' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 172 [1/1] (3.63ns)   --->   "%p_read_383 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read111" [dft_256_v2/dft.cpp:32]   --->   Operation 172 'read' 'p_read_383' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 173 [1/1] (3.63ns)   --->   "%p_read_384 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read110" [dft_256_v2/dft.cpp:32]   --->   Operation 173 'read' 'p_read_384' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 174 [1/1] (3.63ns)   --->   "%p_read_385 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read109" [dft_256_v2/dft.cpp:32]   --->   Operation 174 'read' 'p_read_385' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 175 [1/1] (3.63ns)   --->   "%p_read_386 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read108" [dft_256_v2/dft.cpp:32]   --->   Operation 175 'read' 'p_read_386' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 176 [1/1] (3.63ns)   --->   "%p_read_387 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read107" [dft_256_v2/dft.cpp:32]   --->   Operation 176 'read' 'p_read_387' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 177 [1/1] (3.63ns)   --->   "%p_read_388 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read106" [dft_256_v2/dft.cpp:32]   --->   Operation 177 'read' 'p_read_388' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 178 [1/1] (3.63ns)   --->   "%p_read_389 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read105" [dft_256_v2/dft.cpp:32]   --->   Operation 178 'read' 'p_read_389' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 179 [1/1] (3.63ns)   --->   "%p_read_390 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read104" [dft_256_v2/dft.cpp:32]   --->   Operation 179 'read' 'p_read_390' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 180 [1/1] (3.63ns)   --->   "%p_read_391 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read103" [dft_256_v2/dft.cpp:32]   --->   Operation 180 'read' 'p_read_391' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 181 [1/1] (3.63ns)   --->   "%p_read_392 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read102" [dft_256_v2/dft.cpp:32]   --->   Operation 181 'read' 'p_read_392' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 182 [1/1] (3.63ns)   --->   "%p_read_393 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read101" [dft_256_v2/dft.cpp:32]   --->   Operation 182 'read' 'p_read_393' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 183 [1/1] (3.63ns)   --->   "%p_read_394 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read100" [dft_256_v2/dft.cpp:32]   --->   Operation 183 'read' 'p_read_394' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 184 [1/1] (3.63ns)   --->   "%p_read_395 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read99" [dft_256_v2/dft.cpp:32]   --->   Operation 184 'read' 'p_read_395' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 185 [1/1] (3.63ns)   --->   "%p_read_396 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read98" [dft_256_v2/dft.cpp:32]   --->   Operation 185 'read' 'p_read_396' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 186 [1/1] (3.63ns)   --->   "%p_read_397 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read97" [dft_256_v2/dft.cpp:32]   --->   Operation 186 'read' 'p_read_397' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 187 [1/1] (3.63ns)   --->   "%p_read_398 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read96" [dft_256_v2/dft.cpp:32]   --->   Operation 187 'read' 'p_read_398' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 188 [1/1] (3.63ns)   --->   "%p_read_399 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read95" [dft_256_v2/dft.cpp:32]   --->   Operation 188 'read' 'p_read_399' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 189 [1/1] (3.63ns)   --->   "%p_read_400 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read94" [dft_256_v2/dft.cpp:32]   --->   Operation 189 'read' 'p_read_400' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 190 [1/1] (3.63ns)   --->   "%p_read_401 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read93" [dft_256_v2/dft.cpp:32]   --->   Operation 190 'read' 'p_read_401' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 191 [1/1] (3.63ns)   --->   "%p_read_402 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read92" [dft_256_v2/dft.cpp:32]   --->   Operation 191 'read' 'p_read_402' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 192 [1/1] (3.63ns)   --->   "%p_read_403 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read91" [dft_256_v2/dft.cpp:32]   --->   Operation 192 'read' 'p_read_403' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 193 [1/1] (3.63ns)   --->   "%p_read_404 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read90" [dft_256_v2/dft.cpp:32]   --->   Operation 193 'read' 'p_read_404' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 194 [1/1] (3.63ns)   --->   "%p_read_405 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read89" [dft_256_v2/dft.cpp:32]   --->   Operation 194 'read' 'p_read_405' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 195 [1/1] (3.63ns)   --->   "%p_read_406 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read88" [dft_256_v2/dft.cpp:32]   --->   Operation 195 'read' 'p_read_406' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 196 [1/1] (3.63ns)   --->   "%p_read_407 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read87" [dft_256_v2/dft.cpp:32]   --->   Operation 196 'read' 'p_read_407' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 197 [1/1] (3.63ns)   --->   "%p_read_408 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read86" [dft_256_v2/dft.cpp:32]   --->   Operation 197 'read' 'p_read_408' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 198 [1/1] (3.63ns)   --->   "%p_read_409 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read85" [dft_256_v2/dft.cpp:32]   --->   Operation 198 'read' 'p_read_409' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 199 [1/1] (3.63ns)   --->   "%p_read_410 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read84" [dft_256_v2/dft.cpp:32]   --->   Operation 199 'read' 'p_read_410' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 200 [1/1] (3.63ns)   --->   "%p_read_411 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read83" [dft_256_v2/dft.cpp:32]   --->   Operation 200 'read' 'p_read_411' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 201 [1/1] (3.63ns)   --->   "%p_read_412 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read82" [dft_256_v2/dft.cpp:32]   --->   Operation 201 'read' 'p_read_412' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 202 [1/1] (3.63ns)   --->   "%p_read_413 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read81" [dft_256_v2/dft.cpp:32]   --->   Operation 202 'read' 'p_read_413' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 203 [1/1] (3.63ns)   --->   "%p_read_414 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read80" [dft_256_v2/dft.cpp:32]   --->   Operation 203 'read' 'p_read_414' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 204 [1/1] (3.63ns)   --->   "%p_read_415 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read79" [dft_256_v2/dft.cpp:32]   --->   Operation 204 'read' 'p_read_415' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 205 [1/1] (3.63ns)   --->   "%p_read_416 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read78" [dft_256_v2/dft.cpp:32]   --->   Operation 205 'read' 'p_read_416' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 206 [1/1] (3.63ns)   --->   "%p_read_417 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read77" [dft_256_v2/dft.cpp:32]   --->   Operation 206 'read' 'p_read_417' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 207 [1/1] (3.63ns)   --->   "%p_read_418 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read76" [dft_256_v2/dft.cpp:32]   --->   Operation 207 'read' 'p_read_418' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 208 [1/1] (3.63ns)   --->   "%p_read_419 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read75" [dft_256_v2/dft.cpp:32]   --->   Operation 208 'read' 'p_read_419' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 209 [1/1] (3.63ns)   --->   "%p_read_420 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read74" [dft_256_v2/dft.cpp:32]   --->   Operation 209 'read' 'p_read_420' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 210 [1/1] (3.63ns)   --->   "%p_read_421 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read73" [dft_256_v2/dft.cpp:32]   --->   Operation 210 'read' 'p_read_421' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 211 [1/1] (3.63ns)   --->   "%p_read_422 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read72" [dft_256_v2/dft.cpp:32]   --->   Operation 211 'read' 'p_read_422' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 212 [1/1] (3.63ns)   --->   "%p_read_423 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read71" [dft_256_v2/dft.cpp:32]   --->   Operation 212 'read' 'p_read_423' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 213 [1/1] (3.63ns)   --->   "%p_read70413 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read70" [dft_256_v2/dft.cpp:32]   --->   Operation 213 'read' 'p_read70413' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 214 [1/1] (3.63ns)   --->   "%p_read_424 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read69" [dft_256_v2/dft.cpp:32]   --->   Operation 214 'read' 'p_read_424' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 215 [1/1] (3.63ns)   --->   "%p_read_425 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read68" [dft_256_v2/dft.cpp:32]   --->   Operation 215 'read' 'p_read_425' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 216 [1/1] (3.63ns)   --->   "%p_read_426 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read67" [dft_256_v2/dft.cpp:32]   --->   Operation 216 'read' 'p_read_426' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 217 [1/1] (3.63ns)   --->   "%p_read_427 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read66" [dft_256_v2/dft.cpp:32]   --->   Operation 217 'read' 'p_read_427' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 218 [1/1] (3.63ns)   --->   "%p_read_428 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read65" [dft_256_v2/dft.cpp:32]   --->   Operation 218 'read' 'p_read_428' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 219 [1/1] (3.63ns)   --->   "%p_read_429 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read64" [dft_256_v2/dft.cpp:32]   --->   Operation 219 'read' 'p_read_429' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 220 [1/1] (3.63ns)   --->   "%p_read_430 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read63" [dft_256_v2/dft.cpp:32]   --->   Operation 220 'read' 'p_read_430' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 221 [1/1] (3.63ns)   --->   "%p_read_431 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read62" [dft_256_v2/dft.cpp:32]   --->   Operation 221 'read' 'p_read_431' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 222 [1/1] (3.63ns)   --->   "%p_read_432 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read61" [dft_256_v2/dft.cpp:32]   --->   Operation 222 'read' 'p_read_432' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 223 [1/1] (3.63ns)   --->   "%p_read60403 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read60" [dft_256_v2/dft.cpp:32]   --->   Operation 223 'read' 'p_read60403' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 224 [1/1] (3.63ns)   --->   "%p_read_433 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read59" [dft_256_v2/dft.cpp:32]   --->   Operation 224 'read' 'p_read_433' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 225 [1/1] (3.63ns)   --->   "%p_read_434 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read58" [dft_256_v2/dft.cpp:32]   --->   Operation 225 'read' 'p_read_434' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 226 [1/1] (3.63ns)   --->   "%p_read_435 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read57" [dft_256_v2/dft.cpp:32]   --->   Operation 226 'read' 'p_read_435' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 227 [1/1] (3.63ns)   --->   "%p_read_436 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read56" [dft_256_v2/dft.cpp:32]   --->   Operation 227 'read' 'p_read_436' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 228 [1/1] (3.63ns)   --->   "%p_read_437 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read55" [dft_256_v2/dft.cpp:32]   --->   Operation 228 'read' 'p_read_437' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 229 [1/1] (3.63ns)   --->   "%p_read_438 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read54" [dft_256_v2/dft.cpp:32]   --->   Operation 229 'read' 'p_read_438' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 230 [1/1] (3.63ns)   --->   "%p_read_439 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read53" [dft_256_v2/dft.cpp:32]   --->   Operation 230 'read' 'p_read_439' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 231 [1/1] (3.63ns)   --->   "%p_read_440 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read52" [dft_256_v2/dft.cpp:32]   --->   Operation 231 'read' 'p_read_440' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 232 [1/1] (3.63ns)   --->   "%p_read_441 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read51" [dft_256_v2/dft.cpp:32]   --->   Operation 232 'read' 'p_read_441' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 233 [1/1] (3.63ns)   --->   "%p_read50393 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read50" [dft_256_v2/dft.cpp:32]   --->   Operation 233 'read' 'p_read50393' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 234 [1/1] (3.63ns)   --->   "%p_read_442 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read49" [dft_256_v2/dft.cpp:32]   --->   Operation 234 'read' 'p_read_442' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 235 [1/1] (3.63ns)   --->   "%p_read_443 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read48" [dft_256_v2/dft.cpp:32]   --->   Operation 235 'read' 'p_read_443' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 236 [1/1] (3.63ns)   --->   "%p_read_444 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read47" [dft_256_v2/dft.cpp:32]   --->   Operation 236 'read' 'p_read_444' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 237 [1/1] (3.63ns)   --->   "%p_read_445 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read46" [dft_256_v2/dft.cpp:32]   --->   Operation 237 'read' 'p_read_445' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 238 [1/1] (3.63ns)   --->   "%p_read_446 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read45" [dft_256_v2/dft.cpp:32]   --->   Operation 238 'read' 'p_read_446' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 239 [1/1] (3.63ns)   --->   "%p_read_447 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read44" [dft_256_v2/dft.cpp:32]   --->   Operation 239 'read' 'p_read_447' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 240 [1/1] (3.63ns)   --->   "%p_read_448 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read43" [dft_256_v2/dft.cpp:32]   --->   Operation 240 'read' 'p_read_448' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 241 [1/1] (3.63ns)   --->   "%p_read_449 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read42" [dft_256_v2/dft.cpp:32]   --->   Operation 241 'read' 'p_read_449' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 242 [1/1] (3.63ns)   --->   "%p_read_450 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read41" [dft_256_v2/dft.cpp:32]   --->   Operation 242 'read' 'p_read_450' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 243 [1/1] (3.63ns)   --->   "%p_read40383 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read40" [dft_256_v2/dft.cpp:32]   --->   Operation 243 'read' 'p_read40383' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 244 [1/1] (3.63ns)   --->   "%p_read_451 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read39" [dft_256_v2/dft.cpp:32]   --->   Operation 244 'read' 'p_read_451' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 245 [1/1] (3.63ns)   --->   "%p_read_452 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read38" [dft_256_v2/dft.cpp:32]   --->   Operation 245 'read' 'p_read_452' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 246 [1/1] (3.63ns)   --->   "%p_read_453 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read37" [dft_256_v2/dft.cpp:32]   --->   Operation 246 'read' 'p_read_453' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 247 [1/1] (3.63ns)   --->   "%p_read_454 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read36" [dft_256_v2/dft.cpp:32]   --->   Operation 247 'read' 'p_read_454' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 248 [1/1] (3.63ns)   --->   "%p_read_455 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read35" [dft_256_v2/dft.cpp:32]   --->   Operation 248 'read' 'p_read_455' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 249 [1/1] (3.63ns)   --->   "%p_read_456 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read34" [dft_256_v2/dft.cpp:32]   --->   Operation 249 'read' 'p_read_456' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 250 [1/1] (3.63ns)   --->   "%p_read_457 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read33" [dft_256_v2/dft.cpp:32]   --->   Operation 250 'read' 'p_read_457' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 251 [1/1] (3.63ns)   --->   "%p_read_458 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read32" [dft_256_v2/dft.cpp:32]   --->   Operation 251 'read' 'p_read_458' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 252 [1/1] (3.63ns)   --->   "%p_read_459 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read31" [dft_256_v2/dft.cpp:32]   --->   Operation 252 'read' 'p_read_459' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 253 [1/1] (3.63ns)   --->   "%p_read30373 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read30" [dft_256_v2/dft.cpp:32]   --->   Operation 253 'read' 'p_read30373' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 254 [1/1] (3.63ns)   --->   "%p_read_460 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read29" [dft_256_v2/dft.cpp:32]   --->   Operation 254 'read' 'p_read_460' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 255 [1/1] (3.63ns)   --->   "%p_read_461 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read28" [dft_256_v2/dft.cpp:32]   --->   Operation 255 'read' 'p_read_461' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 256 [1/1] (3.63ns)   --->   "%p_read_462 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read27" [dft_256_v2/dft.cpp:32]   --->   Operation 256 'read' 'p_read_462' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 257 [1/1] (3.63ns)   --->   "%p_read_463 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read26" [dft_256_v2/dft.cpp:32]   --->   Operation 257 'read' 'p_read_463' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 258 [1/1] (3.63ns)   --->   "%p_read_464 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25" [dft_256_v2/dft.cpp:32]   --->   Operation 258 'read' 'p_read_464' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 259 [1/1] (3.63ns)   --->   "%p_read_465 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read24" [dft_256_v2/dft.cpp:32]   --->   Operation 259 'read' 'p_read_465' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 260 [1/1] (3.63ns)   --->   "%p_read_466 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read23" [dft_256_v2/dft.cpp:32]   --->   Operation 260 'read' 'p_read_466' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 261 [1/1] (3.63ns)   --->   "%p_read_467 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read22" [dft_256_v2/dft.cpp:32]   --->   Operation 261 'read' 'p_read_467' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 262 [1/1] (3.63ns)   --->   "%p_read_468 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read21" [dft_256_v2/dft.cpp:32]   --->   Operation 262 'read' 'p_read_468' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 263 [1/1] (3.63ns)   --->   "%p_read20363 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read20" [dft_256_v2/dft.cpp:32]   --->   Operation 263 'read' 'p_read20363' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 264 [1/1] (3.63ns)   --->   "%p_read_469 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19" [dft_256_v2/dft.cpp:32]   --->   Operation 264 'read' 'p_read_469' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 265 [1/1] (3.63ns)   --->   "%p_read_470 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18" [dft_256_v2/dft.cpp:32]   --->   Operation 265 'read' 'p_read_470' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 266 [1/1] (3.63ns)   --->   "%p_read_471 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17" [dft_256_v2/dft.cpp:32]   --->   Operation 266 'read' 'p_read_471' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 267 [1/1] (3.63ns)   --->   "%p_read_472 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16" [dft_256_v2/dft.cpp:32]   --->   Operation 267 'read' 'p_read_472' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 268 [1/1] (3.63ns)   --->   "%p_read_473 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15" [dft_256_v2/dft.cpp:32]   --->   Operation 268 'read' 'p_read_473' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 269 [1/1] (3.63ns)   --->   "%p_read_474 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14" [dft_256_v2/dft.cpp:32]   --->   Operation 269 'read' 'p_read_474' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 270 [1/1] (3.63ns)   --->   "%p_read_475 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13" [dft_256_v2/dft.cpp:32]   --->   Operation 270 'read' 'p_read_475' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 271 [1/1] (3.63ns)   --->   "%p_read_476 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12" [dft_256_v2/dft.cpp:32]   --->   Operation 271 'read' 'p_read_476' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 272 [1/1] (3.63ns)   --->   "%p_read_477 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11" [dft_256_v2/dft.cpp:32]   --->   Operation 272 'read' 'p_read_477' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 273 [1/1] (3.63ns)   --->   "%p_read10353 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10" [dft_256_v2/dft.cpp:32]   --->   Operation 273 'read' 'p_read10353' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 274 [1/1] (3.63ns)   --->   "%p_read9352 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9" [dft_256_v2/dft.cpp:32]   --->   Operation 274 'read' 'p_read9352' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 275 [1/1] (3.63ns)   --->   "%p_read8351 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8" [dft_256_v2/dft.cpp:32]   --->   Operation 275 'read' 'p_read8351' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 276 [1/1] (3.63ns)   --->   "%p_read7350 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7" [dft_256_v2/dft.cpp:32]   --->   Operation 276 'read' 'p_read7350' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 277 [1/1] (3.63ns)   --->   "%p_read6349 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6" [dft_256_v2/dft.cpp:32]   --->   Operation 277 'read' 'p_read6349' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 278 [1/1] (3.63ns)   --->   "%p_read5348 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5" [dft_256_v2/dft.cpp:32]   --->   Operation 278 'read' 'p_read5348' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 279 [1/1] (3.63ns)   --->   "%p_read4347 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4" [dft_256_v2/dft.cpp:32]   --->   Operation 279 'read' 'p_read4347' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 280 [1/1] (3.63ns)   --->   "%p_read3346 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [dft_256_v2/dft.cpp:32]   --->   Operation 280 'read' 'p_read3346' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 281 [1/1] (3.63ns)   --->   "%p_read2345 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [dft_256_v2/dft.cpp:32]   --->   Operation 281 'read' 'p_read2345' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 282 [1/1] (3.63ns)   --->   "%p_read1344 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [dft_256_v2/dft.cpp:32]   --->   Operation 282 'read' 'p_read1344' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 283 [2/2] (0.00ns)   --->   "%call_ln32 = call void @Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2, i32 %p_read1344, i32 %sum_r, i32 %sum_i, i32 %p_read2345, i32 %p_read3346, i32 %p_read4347, i32 %p_read5348, i32 %p_read6349, i32 %p_read7350, i32 %p_read8351, i32 %p_read9352, i32 %p_read10353, i32 %p_read_477, i32 %p_read_476, i32 %p_read_475, i32 %p_read_474, i32 %p_read_473, i32 %p_read_472, i32 %p_read_471, i32 %p_read_470, i32 %p_read_469, i32 %p_read20363, i32 %p_read_468, i32 %p_read_467, i32 %p_read_466, i32 %p_read_465, i32 %p_read_464, i32 %p_read_463, i32 %p_read_462, i32 %p_read_461, i32 %p_read_460, i32 %p_read30373, i32 %p_read_459, i32 %p_read_458, i32 %p_read_457, i32 %p_read_456, i32 %p_read_455, i32 %p_read_454, i32 %p_read_453, i32 %p_read_452, i32 %p_read_451, i32 %p_read40383, i32 %p_read_450, i32 %p_read_449, i32 %p_read_448, i32 %p_read_447, i32 %p_read_446, i32 %p_read_445, i32 %p_read_444, i32 %p_read_443, i32 %p_read_442, i32 %p_read50393, i32 %p_read_441, i32 %p_read_440, i32 %p_read_439, i32 %p_read_438, i32 %p_read_437, i32 %p_read_436, i32 %p_read_435, i32 %p_read_434, i32 %p_read_433, i32 %p_read60403, i32 %p_read_432, i32 %p_read_431, i32 %p_read_430, i32 %p_read_429, i32 %p_read_428, i32 %p_read_427, i32 %p_read_426, i32 %p_read_425, i32 %p_read_424, i32 %p_read70413, i32 %p_read_423, i32 %p_read_422, i32 %p_read_421, i32 %p_read_420, i32 %p_read_419, i32 %p_read_418, i32 %p_read_417, i32 %p_read_416, i32 %p_read_415, i32 %p_read_414, i32 %p_read_413, i32 %p_read_412, i32 %p_read_411, i32 %p_read_410, i32 %p_read_409, i32 %p_read_408, i32 %p_read_407, i32 %p_read_406, i32 %p_read_405, i32 %p_read_404, i32 %p_read_403, i32 %p_read_402, i32 %p_read_401, i32 %p_read_400, i32 %p_read_399, i32 %p_read_398, i32 %p_read_397, i32 %p_read_396, i32 %p_read_395, i32 %p_read_394, i32 %p_read_393, i32 %p_read_392, i32 %p_read_391, i32 %p_read_390, i32 %p_read_389, i32 %p_read_388, i32 %p_read_387, i32 %p_read_386, i32 %p_read_385, i32 %p_read_384, i32 %p_read_383, i32 %p_read_382, i32 %p_read_381, i32 %p_read_380, i32 %p_read_379, i32 %p_read_378, i32 %p_read_377, i32 %p_read_376, i32 %p_read_375, i32 %p_read_374, i32 %p_read_373, i32 %p_read_372, i32 %p_read_371, i32 %p_read_370, i32 %p_read_369, i32 %p_read_368, i32 %p_read_367, i32 %p_read_366, i32 %p_read_365, i32 %p_read_364, i32 %p_read_363, i32 %p_read_362, i32 %p_read_361, i32 %p_read_360, i32 %p_read_359, i32 %p_read_358, i32 %p_read_357, i32 %p_read_356, i32 %p_read_355, i32 %p_read_354, i32 %p_read_353, i32 %p_read_352, i32 %p_read_351, i32 %p_read_350, i32 %p_read_349, i32 %p_read_348, i32 %p_read_347, i32 %p_read_346, i32 %p_read_345, i32 %p_read_344, i32 %p_read_343, i32 %p_read_342, i32 %p_read_341, i32 %p_read_340, i32 %p_read_339, i32 %p_read_338, i32 %p_read_337, i32 %p_read_336, i32 %p_read_335, i32 %p_read_334, i32 %p_read_333, i32 %p_read_332, i32 %p_read_331, i32 %p_read_330, i32 %p_read_329, i32 %p_read_328, i32 %p_read_327, i32 %p_read_326, i32 %p_read_325, i32 %p_read_324, i32 %p_read_323, i32 %p_read_322, i32 %p_read_321, i32 %p_read_320, i32 %p_read_319, i32 %p_read_318, i32 %p_read_317, i32 %p_read_316, i32 %p_read_315, i32 %p_read_314, i32 %p_read_313, i32 %p_read_312, i32 %p_read_311, i32 %p_read_310, i32 %p_read_309, i32 %p_read_308, i32 %p_read_307, i32 %p_read_306, i32 %p_read_305, i32 %p_read_304, i32 %p_read_303, i32 %p_read_302, i32 %p_read_301, i32 %p_read_300, i32 %p_read_299, i32 %p_read_298, i32 %p_read_297, i32 %p_read_296, i32 %p_read_295, i32 %p_read_294, i32 %p_read_293, i32 %p_read_292, i32 %p_read_291, i32 %p_read_290, i32 %p_read_289, i32 %p_read_288, i32 %p_read_287, i32 %p_read_286, i32 %p_read_285, i32 %p_read_284, i32 %p_read_283, i32 %p_read_282, i32 %p_read_281, i32 %p_read_280, i32 %p_read_279, i32 %p_read_278, i32 %p_read_277, i32 %p_read_276, i32 %p_read_275, i32 %p_read_274, i32 %p_read_273, i32 %p_read_272, i32 %p_read_271, i32 %p_read_270, i32 %p_read_269, i32 %p_read_268, i32 %p_read_267, i32 %p_read_266, i32 %p_read_265, i32 %p_read_264, i32 %p_read_263, i32 %p_read_262, i32 %p_read_261, i32 %p_read_260, i32 %p_read_259, i32 %p_read_258, i32 %p_read_257, i32 %p_read_256, i32 %p_read_255, i32 %p_read_254, i32 %p_read_253, i32 %p_read_252, i32 %p_read_251, i32 %p_read_250, i32 %p_read_249, i32 %p_read_248, i32 %p_read_247, i32 %p_read_246, i32 %p_read_245, i32 %p_read_244, i32 %p_read_243, i32 %p_read_242, i32 %p_read_241, i32 %p_read_240, i32 %p_read_239, i32 %real_output, i32 %imag_output, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256_v2/dft.cpp:32]   --->   Operation 283 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_output, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 285 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln32 = call void @Loop_VITIS_LOOP_23_2_proc_Pipeline_VITIS_LOOP_23_2, i32 %p_read1344, i32 %sum_r, i32 %sum_i, i32 %p_read2345, i32 %p_read3346, i32 %p_read4347, i32 %p_read5348, i32 %p_read6349, i32 %p_read7350, i32 %p_read8351, i32 %p_read9352, i32 %p_read10353, i32 %p_read_477, i32 %p_read_476, i32 %p_read_475, i32 %p_read_474, i32 %p_read_473, i32 %p_read_472, i32 %p_read_471, i32 %p_read_470, i32 %p_read_469, i32 %p_read20363, i32 %p_read_468, i32 %p_read_467, i32 %p_read_466, i32 %p_read_465, i32 %p_read_464, i32 %p_read_463, i32 %p_read_462, i32 %p_read_461, i32 %p_read_460, i32 %p_read30373, i32 %p_read_459, i32 %p_read_458, i32 %p_read_457, i32 %p_read_456, i32 %p_read_455, i32 %p_read_454, i32 %p_read_453, i32 %p_read_452, i32 %p_read_451, i32 %p_read40383, i32 %p_read_450, i32 %p_read_449, i32 %p_read_448, i32 %p_read_447, i32 %p_read_446, i32 %p_read_445, i32 %p_read_444, i32 %p_read_443, i32 %p_read_442, i32 %p_read50393, i32 %p_read_441, i32 %p_read_440, i32 %p_read_439, i32 %p_read_438, i32 %p_read_437, i32 %p_read_436, i32 %p_read_435, i32 %p_read_434, i32 %p_read_433, i32 %p_read60403, i32 %p_read_432, i32 %p_read_431, i32 %p_read_430, i32 %p_read_429, i32 %p_read_428, i32 %p_read_427, i32 %p_read_426, i32 %p_read_425, i32 %p_read_424, i32 %p_read70413, i32 %p_read_423, i32 %p_read_422, i32 %p_read_421, i32 %p_read_420, i32 %p_read_419, i32 %p_read_418, i32 %p_read_417, i32 %p_read_416, i32 %p_read_415, i32 %p_read_414, i32 %p_read_413, i32 %p_read_412, i32 %p_read_411, i32 %p_read_410, i32 %p_read_409, i32 %p_read_408, i32 %p_read_407, i32 %p_read_406, i32 %p_read_405, i32 %p_read_404, i32 %p_read_403, i32 %p_read_402, i32 %p_read_401, i32 %p_read_400, i32 %p_read_399, i32 %p_read_398, i32 %p_read_397, i32 %p_read_396, i32 %p_read_395, i32 %p_read_394, i32 %p_read_393, i32 %p_read_392, i32 %p_read_391, i32 %p_read_390, i32 %p_read_389, i32 %p_read_388, i32 %p_read_387, i32 %p_read_386, i32 %p_read_385, i32 %p_read_384, i32 %p_read_383, i32 %p_read_382, i32 %p_read_381, i32 %p_read_380, i32 %p_read_379, i32 %p_read_378, i32 %p_read_377, i32 %p_read_376, i32 %p_read_375, i32 %p_read_374, i32 %p_read_373, i32 %p_read_372, i32 %p_read_371, i32 %p_read_370, i32 %p_read_369, i32 %p_read_368, i32 %p_read_367, i32 %p_read_366, i32 %p_read_365, i32 %p_read_364, i32 %p_read_363, i32 %p_read_362, i32 %p_read_361, i32 %p_read_360, i32 %p_read_359, i32 %p_read_358, i32 %p_read_357, i32 %p_read_356, i32 %p_read_355, i32 %p_read_354, i32 %p_read_353, i32 %p_read_352, i32 %p_read_351, i32 %p_read_350, i32 %p_read_349, i32 %p_read_348, i32 %p_read_347, i32 %p_read_346, i32 %p_read_345, i32 %p_read_344, i32 %p_read_343, i32 %p_read_342, i32 %p_read_341, i32 %p_read_340, i32 %p_read_339, i32 %p_read_338, i32 %p_read_337, i32 %p_read_336, i32 %p_read_335, i32 %p_read_334, i32 %p_read_333, i32 %p_read_332, i32 %p_read_331, i32 %p_read_330, i32 %p_read_329, i32 %p_read_328, i32 %p_read_327, i32 %p_read_326, i32 %p_read_325, i32 %p_read_324, i32 %p_read_323, i32 %p_read_322, i32 %p_read_321, i32 %p_read_320, i32 %p_read_319, i32 %p_read_318, i32 %p_read_317, i32 %p_read_316, i32 %p_read_315, i32 %p_read_314, i32 %p_read_313, i32 %p_read_312, i32 %p_read_311, i32 %p_read_310, i32 %p_read_309, i32 %p_read_308, i32 %p_read_307, i32 %p_read_306, i32 %p_read_305, i32 %p_read_304, i32 %p_read_303, i32 %p_read_302, i32 %p_read_301, i32 %p_read_300, i32 %p_read_299, i32 %p_read_298, i32 %p_read_297, i32 %p_read_296, i32 %p_read_295, i32 %p_read_294, i32 %p_read_293, i32 %p_read_292, i32 %p_read_291, i32 %p_read_290, i32 %p_read_289, i32 %p_read_288, i32 %p_read_287, i32 %p_read_286, i32 %p_read_285, i32 %p_read_284, i32 %p_read_283, i32 %p_read_282, i32 %p_read_281, i32 %p_read_280, i32 %p_read_279, i32 %p_read_278, i32 %p_read_277, i32 %p_read_276, i32 %p_read_275, i32 %p_read_274, i32 %p_read_273, i32 %p_read_272, i32 %p_read_271, i32 %p_read_270, i32 %p_read_269, i32 %p_read_268, i32 %p_read_267, i32 %p_read_266, i32 %p_read_265, i32 %p_read_264, i32 %p_read_263, i32 %p_read_262, i32 %p_read_261, i32 %p_read_260, i32 %p_read_259, i32 %p_read_258, i32 %p_read_257, i32 %p_read_256, i32 %p_read_255, i32 %p_read_254, i32 %p_read_253, i32 %p_read_252, i32 %p_read_251, i32 %p_read_250, i32 %p_read_249, i32 %p_read_248, i32 %p_read_247, i32 %p_read_246, i32 %p_read_245, i32 %p_read_244, i32 %p_read_243, i32 %p_read_242, i32 %p_read_241, i32 %p_read_240, i32 %p_read_239, i32 %real_output, i32 %imag_output, i32 %cos_coefficients_table, i32 %sin_coefficients_table" [dft_256_v2/dft.cpp:32]   --->   Operation 286 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 287 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read operation ('p_read343', dft_256_v2/dft.cpp:32) on port 'p_read' (dft_256_v2/dft.cpp:32) [518]  (3.63 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', dft_256_v2/dft.cpp:33) [520]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', dft_256_v2/dft.cpp:33) [520]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', dft_256_v2/dft.cpp:33) [520]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_i', dft_256_v2/dft.cpp:33) [520]  (5.7 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_r', dft_256_v2/dft.cpp:32) [519]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_r', dft_256_v2/dft.cpp:32) [519]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_r', dft_256_v2/dft.cpp:32) [519]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_r', dft_256_v2/dft.cpp:32) [519]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_r', dft_256_v2/dft.cpp:32) [519]  (7.26 ns)

 <State 11>: 3.63ns
The critical path consists of the following:
	wire read operation ('p_read_239', dft_256_v2/dft.cpp:32) on port 'p_read255' (dft_256_v2/dft.cpp:32) [263]  (3.63 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
