Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.2 (lin64) Build 272601 Sat Jun 15 11:11:11 MDT 2013
| Date         : Mon Sep  2 12:14:55 2013
| Host         : nf-test104.cl.cam.ac.uk running 64-bit Fedora release 16 (Verne)
| Command      : report_timing_summary -file vc709_10g_interface_timing_summary_routed.rpt -pb vc709_10g_interface_timing_summary_routed.pb
| Design       : vc709_10g_interface
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.09 2013-05-24
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There is 1 register/latch pin with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 18 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 4 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 11 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 4 related clock pairs.
 There are 11 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                46517        0.034        0.000                      0                46349        0.272        0.000                       0                 22041  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk156             {0.000 3.200}        6.400           156.250         
dclk               {0.000 6.400}        12.800          78.125          
mcb_clk_ref        {0.000 2.500}        5.000           200.000         
  clk50            {0.000 10.000}       20.000          50.000          
refclk             {0.000 3.200}        6.400           156.250         
  clk156_buf       {0.000 3.200}        6.400           156.250         
  clkfbout         {0.000 3.200}        6.400           156.250         
  dclk_buf         {0.000 6.400}        12.800          78.125          
xgemac_clk_156     {0.000 3.200}        6.400           156.250         
xphy_rxusrclkout0  {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout1  {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout2  {0.000 1.551}        3.103           322.269         
xphy_rxusrclkout3  {0.000 1.551}        3.103           322.269         
xphy_txusrclkout0  {0.000 1.551}        3.103           322.269         
xphy_txusrclkout1  {0.000 1.551}        3.103           322.269         
xphy_txusrclkout2  {0.000 1.551}        3.103           322.269         
xphy_txusrclkout3  {0.000 1.551}        3.103           322.269         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156                   0.509        0.000                      0                32105        0.034        0.000                      0                31937        2.432        0.000                       0                 16586  
dclk                     8.490        0.000                      0                  132        0.077        0.000                      0                  132        6.000        0.000                       0                   120  
mcb_clk_ref              4.449        0.000                      0                    2        0.188        0.000                      0                    2        2.100        0.000                       0                     3  
  clk50                 14.465        0.000                      0                  435        0.073        0.000                      0                  435        9.232        0.000                       0                   130  
refclk                   5.222        0.000                      0                   21        0.137        0.000                      0                   21        1.700        0.000                       0                    19  
  clk156_buf                                                                                                                                                         4.991        0.000                       0                     2  
  clkfbout                                                                                                                                                           5.329        0.000                       0                     1  
  dclk_buf                                                                                                                                                          11.392        0.000                       0                     2  
xgemac_clk_156                                                                                                                                                       4.992        0.000                       0                     1  
xphy_rxusrclkout0        0.410        0.000                      0                 3097        0.064        0.000                      0                 3097        0.272        0.000                       0                  1141  
xphy_rxusrclkout1        0.299        0.000                      0                 3097        0.061        0.000                      0                 3097        0.272        0.000                       0                  1141  
xphy_rxusrclkout2        0.195        0.000                      0                 3097        0.062        0.000                      0                 3097        0.272        0.000                       0                  1141  
xphy_rxusrclkout3        0.189        0.000                      0                 3097        0.064        0.000                      0                 3097        0.272        0.000                       0                  1141  
xphy_txusrclkout0        0.008        0.000                      0                 1017        0.085        0.000                      0                 1017        0.272        0.000                       0                   616  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk156             clk156                   3.872        0.000                      0                   68        0.290        0.000                      0                   68  
**async_default**  refclk             refclk                   5.318        0.000                      0                    8        0.368        0.000                      0                    8  
**async_default**  xphy_rxusrclkout0  xphy_rxusrclkout0        1.094        0.000                      0                   85        0.338        0.000                      0                   85  
**async_default**  xphy_rxusrclkout1  xphy_rxusrclkout1        1.329        0.000                      0                   85        0.307        0.000                      0                   85  
**async_default**  xphy_rxusrclkout2  xphy_rxusrclkout2        0.662        0.000                      0                   85        0.269        0.000                      0                   85  
**async_default**  xphy_rxusrclkout3  xphy_rxusrclkout3        0.915        0.000                      0                   85        0.331        0.000                      0                   85  
**async_default**  xphy_txusrclkout0  xphy_txusrclkout0        2.352        0.000                      0                    1        0.283        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk156
  To Clock:  clk156

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_rx_reset_i/reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rxgen/rx_data_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk156
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk156 rise@6.400ns - clk156 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 0.223ns (4.209%)  route 5.075ns (95.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 7.693 - 6.400 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       1.555     1.555    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rx_clk0
    SLICE_X170Y197                                                    r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_rx_reset_i/reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y197       FDPE (Prop_fdpe_C_Q)         0.223     1.778 r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/sync_rx_reset_i/reset_out_reg/Q
                         net (fo=905, routed)         5.075     6.853    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/n_0_sync_rx_reset_i/reset_out_reg
    SLICE_X184Y203       FDRE                                         r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rxgen/rx_data_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     6.400     6.400 r  
    BUFGCTRL_X0Y2                                     0.000     6.400 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       1.293     7.693    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rx_clk0
    SLICE_X184Y203                                                    r  network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rxgen/rx_data_int_reg[2]/C
                         clock pessimism              0.013     7.706    
                         clock uncertainty           -0.063     7.643    
    SLICE_X184Y203       FDRE (Setup_fdre_C_R)       -0.281     7.362    network_inst_2/ten_gig_eth_mac_inst/inst/ten_gig_eth_mac_ip_core/xgmac_inst/rxgen/rx_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk156
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156 rise@0.000ns - clk156 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.694%)  route 0.135ns (51.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       0.681     0.681    network_inst_2/rx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X167Y199                                                    r  network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y199       FDCE (Prop_fdce_C_Q)         0.100     0.781 r  network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=3, routed)           0.135     0.916    network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_0_in[6]
    SLICE_X166Y200       LUT6 (Prop_lut6_I1_O)        0.028     0.944 r  network_inst_2/rx_interface_i/axis_fifo_inst1/U0/wr_pntr_bin_reg[4]_i_1/O
                         net (fo=5, unplaced)         0.000     0.944    network_inst_2/rx_interface_i/axis_fifo_inst1/U0/n_0_wr_pntr_bin_reg[4]_i_1
    SLICE_X166Y200       FDCE                                         r  network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       0.831     0.831    network_inst_2/rx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X166Y200                                                    r  network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/C
                         clock pessimism             -0.008     0.823    
    SLICE_X166Y200       FDCE (Hold_fdce_C_D)         0.087     0.910    network_inst_2/rx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clk156_bufg_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     6.400   4.305  RAMB18_X10Y60   network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     3.200   2.432  SLICE_X220Y131  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[6].ram_i/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     3.200   2.432  SLICE_X216Y139  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack        8.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (dclk rise@12.800ns - dclk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.348ns (34.837%)  route 2.521ns (65.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 14.141 - 12.800 ) 
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=121, routed)         1.834     1.834    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/dclk
    GTHE2_CHANNEL_X1Y15                                               r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL (Prop_gthe2_channel_DRPCLK_DRPRDY)
                                                      1.305     3.139 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPRDY
                         net (fo=6, routed)           2.521     5.660    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_drprdy_i
    SLICE_X161Y190       LUT6 (Prop_lut6_I1_O)        0.043     5.703 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/drp_ipif_i/synch_2/word0_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     5.703    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/n_0_drp_ipif_i/synch_2/word0_reg[16]_i_1
    SLICE_X161Y190       FDRE                                         r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)      12.800    12.800 r  
    BUFGCTRL_X0Y1                                     0.000    12.800 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=121, routed)         1.341    14.141    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X161Y190                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word0_reg[16]/C
                         clock pessimism              0.088    14.229    
                         clock uncertainty           -0.070    14.159    
    SLICE_X161Y190       FDRE (Setup_fdre_C_D)        0.034    14.193    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word0_reg[16]
  -------------------------------------------------------------------
                         required time                         14.193    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  8.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/wr_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.213%)  route 0.155ns (54.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=121, routed)         0.812     0.812    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X218Y149                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/wr_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y149       FDRE (Prop_fdre_C_Q)         0.100     0.912 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/wr_addr2_reg[1]/Q
                         net (fo=4, routed)           0.155     1.067    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/wr_addr2[1]
    SLICE_X218Y150       LUT6 (Prop_lut6_I4_O)        0.028     1.095 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/drp_ipif_i/synch_2/word2_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.095    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/n_0_drp_ipif_i/synch_2/word2_reg[16]_i_1
    SLICE_X218Y150       FDRE                                         r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/dclk_bufg_inst/O
                         net (fo=121, routed)         0.985     0.985    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/dclk
    SLICE_X218Y150                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word2_reg[16]/C
                         clock pessimism             -0.028     0.957    
    SLICE_X218Y150       FDRE (Hold_fdre_C_D)         0.061     1.018    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/word2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { xgbaser_gt_wrapper_inst/dclk_bufg_inst/O }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     12.800  7.086  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Low Pulse Width   Slow    FDRE/C                n/a            0.400     6.400   6.000  SLICE_X214Y168       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/rd_addr1_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     6.400   6.050  SLICE_X220Y168       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/ipif_addr_dclk_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  mcb_clk_ref
  To Clock:  mcb_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.302ns (52.111%)  route 0.278ns (47.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.246ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.226     4.246    clk_ref_200
    SLICE_X106Y241                                                    r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.259     4.505 f  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.278     4.783    clk_divide__0[0]
    SLICE_X106Y241       LUT1 (Prop_lut1_I0_O)        0.043     4.826 r  clk_divide_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.826    n_0_clk_divide_reg[0]_i_1
    SLICE_X106Y241       FDRE                                         r  clk_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950     7.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.093     8.853    clk_ref_200
    SLICE_X106Y241                                                    r  clk_divide_reg[0]/C
                         clock pessimism              0.393     9.246    
                         clock uncertainty           -0.035     9.211    
    SLICE_X106Y241       FDRE (Setup_fdre_C_D)        0.064     9.275    clk_divide_reg[0]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  4.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk_divide_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_divide_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.145ns (51.141%)  route 0.139ns (48.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.541     2.107    clk_ref_200
    SLICE_X106Y241                                                    r  clk_divide_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.118     2.225 r  clk_divide_reg[0]/Q
                         net (fo=2, routed)           0.139     2.364    clk_divide__0[0]
    SLICE_X106Y241       LUT2 (Prop_lut2_I0_O)        0.027     2.391 r  clk_divide_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.391    n_0_clk_divide_reg[1]_i_1
    SLICE_X106Y241       FDRE                                         r  clk_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.743     2.450    clk_ref_200
    SLICE_X106Y241                                                    r  clk_divide_reg[1]/C
                         clock pessimism             -0.343     2.107    
    SLICE_X106Y241       FDRE (Hold_fdre_C_D)         0.096     2.203    clk_divide_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcb_clk_ref
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408     5.000   3.592  BUFGCTRL_X0Y16  u_bufg_clk_ref/I
Low Pulse Width   Fast    FDRE/C   n/a            0.400     2.500   2.100  SLICE_X106Y241  clk_divide_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350     2.500   2.150  SLICE_X106Y241  clk_divide_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :            0  Failing Endpoints,  Worst Slack       14.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.465ns  (required time - arrival time)
  Source:                 cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/internal_reset_flop/D
                            (rising edge-triggered cell FDCE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50 rise@20.000ns - clk50 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.568ns (47.498%)  route 2.839ns (52.502%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.059ns = ( 26.059 - 20.000 ) 
    Source Clock Delay      (SCD):    6.817ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  diff_clk_200/O
                         net (fo=1, routed)           2.104     2.927    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.020 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.226     4.246    clk_ref_200
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.236     4.482 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.568     5.050    clk_divide[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.173     5.223 r  buffer_clk50/O
                         net (fo=129, routed)         1.594     6.817    cc_inst/program_rom/clk50
    RAMB36_X3Y37                                                      r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      1.800     8.617 r  cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[14]
                         net (fo=22, routed)          0.986     9.603    cc_inst/processor/instruction[14]
    SLICE_X45Y189        LUT6 (Prop_lut6_I2_O)        0.043     9.646 f  cc_inst/processor/pc_move_is_valid_lut/O
                         net (fo=4, routed)           0.649    10.294    cc_inst/processor/push_pop_lut/I3
    SLICE_X49Y189        LUT5 (Prop_lut5_I3_O)        0.052    10.346 f  cc_inst/processor/push_pop_lut/LUT5/O
                         net (fo=10, routed)          0.686    11.032    cc_inst/processor/stack_loop[1].upper_stack.stack_pointer_lut/I1
    SLICE_X48Y189        LUT6 (Prop_lut6_I1_O)        0.136    11.168 r  cc_inst/processor/stack_loop[1].upper_stack.stack_pointer_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.168    cc_inst/processor/n_1_stack_loop[1].upper_stack.stack_pointer_lut
    SLICE_X48Y189        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    11.435 r  cc_inst/processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.435    cc_inst/processor/n_0_stack_loop[3].upper_stack.stack_muxcy
    SLICE_X48Y190        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    11.574 r  cc_inst/processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.519    12.093    cc_inst/processor/reset_lut/I2
    SLICE_X49Y187        LUT6 (Prop_lut6_I2_O)        0.131    12.224 r  cc_inst/processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.224    cc_inst/processor/n_1_reset_lut
    SLICE_X49Y187        FDCE                                         r  cc_inst/processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)     20.000    20.000 r  
    H19                                               0.000    20.000 r  clk_ref_p
                         net (fo=0)                   0.000    20.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    20.727 r  diff_clk_200/O
                         net (fo=1, routed)           1.950    22.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    22.760 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           1.093    23.853    clk_ref_200
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.189    24.042 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.492    24.534    clk_divide[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.147    24.681 r  buffer_clk50/O
                         net (fo=129, routed)         1.378    26.059    cc_inst/processor/clk50
    SLICE_X49Y187                                                     r  cc_inst/processor/internal_reset_flop/C
                         clock pessimism              0.630    26.689    
                         clock uncertainty           -0.035    26.654    
    SLICE_X49Y187        FDCE (Setup_fdce_C_D)        0.034    26.688    cc_inst/processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         26.688    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                 14.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cc_inst/processor/address_loop[2].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cc_inst/processor/stack_ram_low/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50 rise@0.000ns - clk50 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.824%)  route 0.114ns (53.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  diff_clk_200/O
                         net (fo=1, routed)           1.181     1.540    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.566 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.541     2.107    clk_ref_200
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.107     2.214 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.267     2.481    clk_divide[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.062     2.543 r  buffer_clk50/O
                         net (fo=129, routed)         0.699     3.242    cc_inst/processor/clk50
    SLICE_X47Y187                                                     r  cc_inst/processor/address_loop[2].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y187        FDRE (Prop_fdre_C_Q)         0.100     3.342 r  cc_inst/processor/address_loop[2].pc_flop/Q
                         net (fo=3, routed)           0.114     3.456    cc_inst/processor/stack_ram_low/DID0
    SLICE_X46Y186        RAMS32                                       r  cc_inst/processor/stack_ram_low/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk50 rise edge)      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  diff_clk_200/O
                         net (fo=1, routed)           1.240     1.677    clk_ref_200_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.707 r  u_bufg_clk_ref/O
                         net (fo=2, routed)           0.743     2.450    clk_ref_200
    SLICE_X106Y241       FDRE (Prop_fdre_C_Q)         0.133     2.583 r  clk_divide_reg[1]/Q
                         net (fo=2, routed)           0.313     2.896    clk_divide[1]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.075     2.971 r  buffer_clk50/O
                         net (fo=129, routed)         0.920     3.891    cc_inst/processor/stack_ram_low/WCLK
    SLICE_X46Y186                                                     r  cc_inst/processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.637     3.254    
    SLICE_X46Y186        RAMS32 (Hold_rams32_CLK_I)
                                                      0.129     3.383    cc_inst/processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_divide_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     20.000  18.161  RAMB36_X3Y37   cc_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     10.000  9.232   SLICE_X44Y186  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     10.000  9.232   SLICE_X44Y186  cc_inst/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk rise@6.400ns - refclk rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.359ns (39.159%)  route 0.558ns (60.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.390     1.390    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.103     1.493 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.603     2.096    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y162                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y162       FDCE (Prop_fdce_C_Q)         0.236     2.332 f  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/Q
                         net (fo=13, routed)          0.274     2.607    xgbaser_gt_wrapper_inst/reset_counter_done
    SLICE_X104Y162       LUT1 (Prop_lut1_I0_O)        0.123     2.730 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[3]_i_1/O
                         net (fo=9, routed)           0.283     3.013    xgbaser_gt_wrapper_inst/n_0_reset_pulse_reg[3]_i_1
    SLICE_X103Y161       FDCE                                         r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     6.400     6.400 r  
    IBUFDS_GTE2_X1Y6                                  0.000     6.400 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.258     7.658    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.066     7.724 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.556     8.280    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X103Y161                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/C
                         clock pessimism              0.191     8.471    
                         clock uncertainty           -0.035     8.436    
    SLICE_X103Y161       FDCE (Setup_fdce_C_CE)      -0.201     8.235    xgbaser_gt_wrapper_inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  5.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.411%)  route 0.053ns (23.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.515     0.515    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.023     0.538 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.285     0.823    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X104Y162                                                    r  xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y162       FDRE (Prop_fdre_C_Q)         0.107     0.930 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[2]/Q
                         net (fo=1, routed)           0.053     0.983    xgbaser_gt_wrapper_inst/reset_pulse[2]
    SLICE_X104Y162       LUT2 (Prop_lut2_I0_O)        0.064     1.047 r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.047    xgbaser_gt_wrapper_inst/n_0_reset_pulse_reg[1]_i_1
    SLICE_X104Y162       FDRE                                         r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6                                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.593     0.593    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.045     0.638 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.438     1.076    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X104Y162                                                    r  xgbaser_gt_wrapper_inst/reset_pulse_reg[1]/C
                         clock pessimism             -0.253     0.823    
    SLICE_X104Y162       FDRE (Hold_fdre_C_D)         0.087     0.910    xgbaser_gt_wrapper_inst/reset_pulse_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgphy_refclk_ibuf/O }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFHCE/I           n/a            1.408     6.400   4.991   BUFHCE_X0Y36     xgbaser_gt_wrapper_inst/bufhce_156_25_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk156_buf
  To Clock:  clk156_buf

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156_buf
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     6.400   4.991    BUFGCTRL_X0Y2    xgbaser_gt_wrapper_inst/clk156_bufg_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   6.400   206.960  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     6.400   5.329    MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   6.400   206.960  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_buf
  To Clock:  dclk_buf

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       11.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_buf
Waveform:           { 0 6.4 }
Period:             12.800
Sources:            { xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     12.800  11.392   BUFGCTRL_X0Y1    xgbaser_gt_wrapper_inst/dclk_bufg_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   12.800  200.560  MMCME2_ADV_X0Y3  xgbaser_gt_wrapper_inst/clkgen_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  xgemac_clk_156
  To Clock:  xgemac_clk_156

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.992ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xgemac_clk_156
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { xphy_refclk_p }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location          Pin
Min Period  n/a     IBUFDS_GTE2/I  n/a            1.408     6.400   4.992  IBUFDS_GTE2_X1Y6  xgphy_refclk_ibuf/I



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout0
  To Clock:  xphy_rxusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout0 rise@3.103ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 1.086ns (45.950%)  route 1.277ns (54.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 5.176 - 3.103 ) 
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        1.033     2.526    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    GTHE2_CHANNEL_X1Y12                                               r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.086     3.612 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXDATA[27]
                         net (fo=2, routed)           1.277     4.889    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_rxdata_i[27]
    SLICE_X179Y154       FDCE                                         r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.749     5.176    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X179Y154                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/C
                         clock pessimism              0.169     5.345    
                         clock uncertainty           -0.035     5.310    
    SLICE_X179Y154       FDCE (Setup_fdce_C_D)       -0.010     5.300    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/SP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout0 rise@0.000ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.443     0.981    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X193Y154                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y154       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[1]/Q
                         net (fo=2, routed)           0.107     1.188    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/D
    SLICE_X192Y154       RAMD32                                       r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.600     1.238    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/WCLK
    SLICE_X192Y154                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/SP/CLK
                         clock pessimism             -0.246     0.992    
    SLICE_X192Y154       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.124    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[1].ram_i/SP
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout0
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y152       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[11].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X196Y151       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout1
  To Clock:  xphy_rxusrclkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout1 rise@3.103ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.309ns (11.898%)  route 2.288ns (88.102%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 5.040 - 3.103 ) 
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.849     2.342    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y170                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y170       FDRE (Prop_fdre_C_Q)         0.223     2.565 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         1.817     4.382    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X156Y178       LUT4 (Prop_lut4_I1_O)        0.043     4.425 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/mcp1_timer_125us_reg[15]_i_4/O
                         net (fo=16, routed)          0.471     4.896    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/n_0_mcp1_timer_125us_reg[15]_i_4
    SLICE_X154Y175       LUT4 (Prop_lut4_I2_O)        0.043     4.939 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.939    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/n_0_rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]_i_1
    SLICE_X154Y175       FDRE                                         r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y13                               0.000     3.103 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.613     5.040    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X154Y175                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]/C
                         clock pessimism              0.169     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X154Y175       FDRE (Setup_fdre_C_D)        0.064     5.238    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[0]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  0.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/DP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout1 rise@0.000ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.651%)  route 0.101ns (50.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.437     0.975    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X198Y178                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y178       FDRE (Prop_fdre_C_Q)         0.100     1.075 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[2]/Q
                         net (fo=2, routed)           0.101     1.176    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/D
    SLICE_X196Y178       RAMD32                                       r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13                               0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.589     1.227    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/WCLK
    SLICE_X196Y178                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/DP/CLK
                         clock pessimism             -0.220     1.007    
    SLICE_X196Y178       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.115    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[66].ram_i/DP
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout1
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y13  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X196Y169       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[51].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y176       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[11].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout2
  To Clock:  xphy_rxusrclkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout2 rise@3.103ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.223ns (8.494%)  route 2.402ns (91.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 5.229 - 3.103 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.848     2.341    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X198Y184                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y184       FDRE (Prop_fdre_C_Q)         0.223     2.564 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         2.402     4.966    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X197Y197       FDRE                                         r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y14                               0.000     3.103 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.802     5.229    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X197Y197                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[58]/C
                         clock pessimism              0.169     5.398    
                         clock uncertainty           -0.035     5.363    
    SLICE_X197Y197       FDRE (Setup_fdre_C_CE)      -0.201     5.162    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/data_delay_reg[58]
  -------------------------------------------------------------------
                         required time                          5.162    
                         arrival time                          -4.966    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/DP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout2 rise@0.000ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.452     0.990    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X209Y197                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y197       FDRE (Prop_fdre_C_Q)         0.091     1.081 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_data_out_reg[8]/Q
                         net (fo=2, routed)           0.054     1.135    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/D
    SLICE_X208Y197       RAMD32                                       r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14                               0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.609     1.247    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/WCLK
    SLICE_X208Y197                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/DP/CLK
                         clock pessimism             -0.246     1.001    
    SLICE_X208Y197       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.073    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[8].ram_i/DP
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout2
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y14  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X204Y199       network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[11].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X208Y198       network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[0].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_rxusrclkout3
  To Clock:  xphy_rxusrclkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/ctrl_delay_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout3 rise@3.103ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.223ns (8.596%)  route 2.371ns (91.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 5.176 - 3.103 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.855     2.348    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X195Y194                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y194       FDRE (Prop_fdre_C_Q)         0.223     2.571 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxratecounter_i/rxusrclk2_en156_reg/Q
                         net (fo=645, routed)         2.371     4.942    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rxusrclk2_en156
    SLICE_X180Y196       FDSE                                         r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/ctrl_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y15                               0.000     3.103 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.749     5.176    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X180Y196                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/ctrl_delay_reg[4]/C
                         clock pessimism              0.169     5.345    
                         clock uncertainty           -0.035     5.310    
    SLICE_X180Y196       FDSE (Setup_fdse_C_CE)      -0.178     5.132    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/ctrl_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          5.132    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/SP/I
                            (rising edge-triggered cell RAMD32 clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_rxusrclkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout3 rise@0.000ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.417     0.955    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X187Y198                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y198       FDRE (Prop_fdre_C_Q)         0.100     1.055 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/idle_delete_i/fifo_ctrl_out_reg[3]/Q
                         net (fo=2, routed)           0.107     1.162    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/D
    SLICE_X186Y198       RAMD32                                       r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15                               0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.572     1.210    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/WCLK
    SLICE_X186Y198                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/SP/CLK
                         clock pessimism             -0.244     0.966    
    SLICE_X186Y198       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.098    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[67].ram_i/SP
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_rxusrclkout3
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y15  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X192Y197       network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[44].ram_i/DP/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a            0.768     1.551   0.783  SLICE_X190Y196       network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/GLOOP[11].ram_i/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xphy_txusrclkout0
  To Clock:  xphy_txusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 l2_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            l2_ctr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_txusrclkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_txusrclkout0 rise@3.103ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.890ns (28.807%)  route 2.200ns (71.193%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.113ns = ( 12.216 - 3.103 ) 
    Source Clock Delay      (SCD):    10.744ns
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)         10.744    10.744    gt_txclk322
    SLICE_X107Y232                                                    r  l2_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y232       FDRE (Prop_fdre_C_Q)         0.223    10.967 r  l2_ctr_reg[2]/Q
                         net (fo=1, routed)           2.200    13.166    n_0_l2_ctr_reg[2]
    SLICE_X107Y232       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.236    13.402 r  l2_ctr_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.402    n_0_l2_ctr_reg[0]_i_1
    SLICE_X107Y233       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.455 r  l2_ctr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.455    n_0_l2_ctr_reg[3]_i_1
    SLICE_X107Y234       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.508 r  l2_ctr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.508    n_0_l2_ctr_reg[7]_i_1
    SLICE_X107Y235       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.561 r  l2_ctr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.561    n_0_l2_ctr_reg[11]_i_1
    SLICE_X107Y236       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.614 r  l2_ctr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.614    n_0_l2_ctr_reg[15]_i_1
    SLICE_X107Y237       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    13.667 r  l2_ctr_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.667    n_0_l2_ctr_reg[19]_i_1
    SLICE_X107Y238       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.833 r  l2_ctr_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.833    n_6_l2_ctr_reg[23]_i_1
    SLICE_X107Y238       FDRE                                         r  l2_ctr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          9.113    12.216    gt_txclk322
    SLICE_X107Y238                                                    r  l2_ctr_reg[24]/C
                         clock pessimism              1.612    13.828    
                         clock uncertainty           -0.035    13.793    
    SLICE_X107Y238       FDRE (Setup_fdre_C_D)        0.049    13.842    l2_ctr_reg[24]
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/C
                            (rising edge-triggered cell FDCE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             xphy_txusrclkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_txusrclkout0 rise@0.000ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          0.901     0.901    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.702     1.629    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y216                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y216       FDCE (Prop_fdce_C_Q)         0.100     1.729 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/dp_ram_i/GLOOP[10].fd_i/Q
                         net (fo=1, routed)           0.055     1.784    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/rd_data[10]
    SLICE_X220Y216       LUT3 (Prop_lut3_I2_O)        0.028     1.812 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt_txd_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.812    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/n_0_gt_txd_reg[8]_i_1
    SLICE_X220Y216       FDRE                                         r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          0.988     0.988    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.018 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.905     1.923    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/txusrclk2
    SLICE_X220Y216                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[8]/C
                         clock pessimism             -0.283     1.640    
    SLICE_X220Y216       FDRE (Hold_fdre_C_D)         0.087     1.727    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/gt_txd_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xphy_txusrclkout0
Waveform:           { 0 1.5515 }
Period:             3.103
Sources:            { network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.831     3.103   0.272  GTHE2_CHANNEL_X1Y12  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     1.551   1.151  SLICE_X219Y142       network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/rd_truegray_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350     1.551   1.201  SLICE_X216Y167       network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_core/ten_gig_eth_pcs_pma_inst/G_IS_V7GTH.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/txratefifo_i/asynch_fifo_i/rd_addr_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk156
  To Clock:  clk156

Setup :            0  Failing Endpoints,  Worst Slack        3.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk156 rise@6.400ns - clk156 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.359ns (17.034%)  route 1.749ns (82.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 7.573 - 6.400 ) 
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       1.429     1.429    network_inst_2/tx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X176Y204                                                    r  network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y204       FDPE (Prop_fdpe_C_Q)         0.236     1.665 f  network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.479     2.144    network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y204       LUT2 (Prop_lut2_I0_O)        0.123     2.267 f  network_inst_2/tx_interface_i/axis_fifo_inst1/U0/ngwrdrst.grst.rd_rst_reg_reg[2]_i_1/O
                         net (fo=3, routed)           1.269     3.537    network_inst_2/tx_interface_i/axis_fifo_inst1/U0/n_0_ngwrdrst.grst.rd_rst_reg_reg[2]_i_1
    SLICE_X158Y200       FDPE                                         f  network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     6.400     6.400 r  
    BUFGCTRL_X0Y2                                     0.000     6.400 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       1.173     7.573    network_inst_2/tx_interface_i/axis_fifo_inst1/U0/m_aclk
    SLICE_X158Y200                                                    r  network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.086     7.659    
                         clock uncertainty           -0.063     7.596    
    SLICE_X158Y200       FDPE (Recov_fdpe_C_PRE)     -0.187     7.409    network_inst_2/tx_interface_i/axis_fifo_inst1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  3.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk156  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156 rise@0.000ns - clk156 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.140%)  route 0.149ns (59.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       0.728     0.728    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/clk
    SLICE_X163Y147                                                    r  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDPE (Prop_fdpe_C_Q)         0.100     0.828 f  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.149     0.977    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/RST_FULL_FF
    SLICE_X162Y147       FDPE                                         f  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk156 rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y2                                     0.000     0.000 r  xgbaser_gt_wrapper_inst/clk156_bufg_inst/O
                         net (fo=16586, routed)       0.971     0.971    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/clk
    SLICE_X162Y147                                                    r  network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.232     0.739    
    SLICE_X162Y147       FDPE (Remov_fdpe_C_PRE)     -0.052     0.687    network_inst_0/rx_interface_i/cmd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[7]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (refclk rise@6.400ns - refclk rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.259ns (31.014%)  route 0.576ns (68.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.880ns = ( 8.280 - 6.400 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.390     1.390    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.103     1.493 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.603     2.096    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y161                                                    r  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDPE (Prop_fdpe_C_Q)         0.259     2.355 f  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/Q
                         net (fo=8, routed)           0.576     2.931    xgbaser_gt_wrapper_inst/AR[0]
    SLICE_X102Y162       FDCE                                         f  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     6.400     6.400 r  
    IBUFDS_GTE2_X1Y6                                  0.000     6.400 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           1.258     7.658    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.066     7.724 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.556     8.280    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y162                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[7]/C
                         clock pessimism              0.191     8.471    
                         clock uncertainty           -0.035     8.436    
    SLICE_X102Y162       FDCE (Recov_fdce_C_CLR)     -0.187     8.249    xgbaser_gt_wrapper_inst/reset_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -2.931    
  -------------------------------------------------------------------
                         slack                                  5.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.099%)  route 0.192ns (61.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6     IBUFDS_GTE2                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.515     0.515    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.023     0.538 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.289     0.827    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X102Y161                                                    r  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDPE (Prop_fdpe_C_Q)         0.118     0.945 f  xgbaser_gt_wrapper_inst/areset_clk_156_25_bufh_reg/Q
                         net (fo=8, routed)           0.192     1.137    xgbaser_gt_wrapper_inst/AR[0]
    SLICE_X103Y161       FDCE                                         f  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    IBUFDS_GTE2_X1Y6                                  0.000     0.000 r  xgphy_refclk_ibuf/O
                         net (fo=2, routed)           0.593     0.593    xgbaser_gt_wrapper_inst/xphyrefclk_i
    BUFHCE_X0Y36         BUFHCE (Prop_bufhce_I_O)     0.045     0.638 r  xgbaser_gt_wrapper_inst/bufhce_156_25_inst/O
                         net (fo=15, routed)          0.443     1.081    xgbaser_gt_wrapper_inst/clk_156_25_bufh
    SLICE_X103Y161                                                    r  xgbaser_gt_wrapper_inst/reset_counter_reg[0]/C
                         clock pessimism             -0.243     0.838    
    SLICE_X103Y161       FDCE (Remov_fdce_C_CLR)     -0.069     0.769    xgbaser_gt_wrapper_inst/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout0
  To Clock:  xphy_rxusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout0 rise@3.103ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.223ns (12.583%)  route 1.549ns (87.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 5.177 - 3.103 ) 
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.739     2.232    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X167Y154                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y154       FDPE (Prop_fdpe_C_Q)         0.223     2.455 f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          1.549     4.004    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X187Y153       FDCE                                         f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.750     5.177    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X187Y153                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/C
                         clock pessimism              0.169     5.346    
                         clock uncertainty           -0.035     5.311    
    SLICE_X187Y153       FDCE (Recov_fdce_C_CLR)     -0.212     5.099    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_reg/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout0 rise@0.000ns - xphy_rxusrclkout0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.118ns (39.380%)  route 0.182ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.332     0.870    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X144Y162                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y162       FDPE (Prop_fdpe_C_Q)         0.118     0.988 f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg/Q
                         net (fo=2, routed)           0.182     1.170    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/n_0_ten_gig_eth_pcs_pma_ip_local_clock_reset_block/gtrxreset_rxusrclk2_reg
    SLICE_X144Y163       FDCE                                         f  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.484     1.122    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X144Y163                                                    r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_reg/C
                         clock pessimism             -0.240     0.882    
    SLICE_X144Y163       FDCE (Remov_fdce_C_CLR)     -0.050     0.832    network_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.338    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout1
  To Clock:  xphy_rxusrclkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/qplllock_rxusrclk2_reg/C
                            (rising edge-triggered cell FDCE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout1 rise@3.103ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.266ns (17.990%)  route 1.213ns (82.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 4.978 - 3.103 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.599     2.092    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X115Y187                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/qplllock_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y187       FDCE (Prop_fdce_C_Q)         0.223     2.315 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/qplllock_rxusrclk2_reg/Q
                         net (fo=1, routed)           0.337     2.652    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/qplllock_rxusrclk2
    SLICE_X110Y187       LUT2 (Prop_lut2_I1_O)        0.043     2.695 f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxuserrdy_counter_reg[0]_i_3/O
                         net (fo=20, routed)          0.875     3.571    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter0
    SLICE_X111Y197       FDCE                                         f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y13                               0.000     3.103 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.551     4.978    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X111Y197                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]/C
                         clock pessimism              0.169     5.147    
                         clock uncertainty           -0.035     5.112    
    SLICE_X111Y197       FDCE (Recov_fdce_C_CLR)     -0.212     4.900    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rxuserrdy_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          4.900    
                         arrival time                          -3.571    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[0]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout1 rise@0.000ns - xphy_rxusrclkout1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.916%)  route 0.195ns (66.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.440     0.978    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X205Y168                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y168       FDPE (Prop_fdpe_C_Q)         0.100     1.078 f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_unpull_reset_rising_rxusrclk2_reg/Q
                         net (fo=32, routed)          0.195     1.273    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_reset_rising_rxusrclk2
    SLICE_X206Y168       FDCE                                         f  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13                               0.000     0.000 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.598     1.236    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X206Y168                                                    r  network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism             -0.220     1.016    
    SLICE_X206Y168       FDCE (Remov_fdce_C_CLR)     -0.050     0.966    network_inst_1/ten_gig_eth_pcs_pma_inst/inst/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.307    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout2
  To Clock:  xphy_rxusrclkout2

Setup :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout2 rise@3.103ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.223ns (9.829%)  route 2.046ns (90.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 5.169 - 3.103 ) 
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.667     2.160    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X151Y182                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y182       FDPE (Prop_fdpe_C_Q)         0.223     2.383 f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          2.046     4.429    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X185Y183       FDCE                                         f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y14                               0.000     3.103 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.742     5.169    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X185Y183                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]/C
                         clock pessimism              0.169     5.338    
                         clock uncertainty           -0.035     5.303    
    SLICE_X185Y183       FDCE (Recov_fdce_C_CLR)     -0.212     5.091    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[0]
  -------------------------------------------------------------------
                         required time                          5.091    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[11]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout2 rise@0.000ns - xphy_rxusrclkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.778%)  route 0.151ns (60.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.333     0.871    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X151Y182                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y182       FDPE (Prop_fdpe_C_Q)         0.100     0.971 f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          0.151     1.122    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X148Y182       FDCE                                         f  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14                               0.000     0.000 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.485     1.123    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X148Y182                                                    r  network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[11]/C
                         clock pessimism             -0.220     0.903    
    SLICE_X148Y182       FDCE (Remov_fdce_C_CLR)     -0.050     0.853    network_inst_2/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_rxusrclkout3
  To Clock:  xphy_rxusrclkout3

Setup :            0  Failing Endpoints,  Worst Slack        0.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/CLR
                            (recovery check against rising-edge clock xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_rxusrclkout3 rise@3.103ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.223ns (10.488%)  route 1.903ns (89.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 5.224 - 3.103 ) 
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.390     1.390    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     1.493 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.669     2.162    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X151Y184                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y184       FDPE (Prop_fdpe_C_Q)         0.223     2.385 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          1.903     4.288    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X192Y186       FDCE                                         f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y15                               0.000     3.103 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.258     4.361    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     4.427 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.797     5.224    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X192Y186                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]/C
                         clock pessimism              0.169     5.393    
                         clock uncertainty           -0.035     5.358    
    SLICE_X192Y186       FDCE (Recov_fdce_C_CLR)     -0.154     5.204    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rx_sample_reg[3]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_event_reg[0]/CLR
                            (removal check against rising-edge clock xphy_rxusrclkout3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_rxusrclkout3 rise@0.000ns - xphy_rxusrclkout3 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.874%)  route 0.195ns (66.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.126ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.538 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.335     0.873    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X151Y184                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y184       FDPE (Prop_fdpe_C_Q)         0.100     0.973 f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/cable_pull_reset_rising_rxusrclk2_reg/Q
                         net (fo=31, routed)          0.195     1.168    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_reset_rising_rxusrclk2
    SLICE_X147Y185       FDCE                                         f  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_event_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_rxusrclkout3 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15                               0.000     0.000 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxclk322
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.638 r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_ip_local_clock_reset_block/rx322clk_bufh_i/O
                         net (fo=1141, routed)        0.488     1.126    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/rxusrclk2
    SLICE_X147Y185                                                    r  network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_event_reg[0]/C
                         clock pessimism             -0.220     0.906    
    SLICE_X147Y185       FDCE (Remov_fdce_C_CLR)     -0.069     0.837    network_inst_3/ten_gig_eth_pcs_pma_inst/inst/cable_pull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xphy_txusrclkout0
  To Clock:  xphy_txusrclkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (xphy_txusrclkout0 rise@3.103ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.223ns (41.231%)  route 0.318ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.238ns = ( 6.341 - 3.103 ) 
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          2.024     2.024    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.117 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.404     3.521    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X115Y157                                                    r  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y157       FDPE (Prop_fdpe_C_Q)         0.223     3.744 f  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/Q
                         net (fo=1, routed)           0.318     4.062    xgbaser_gt_wrapper_inst/gttxreset_txusrclk2
    SLICE_X114Y157       FDCE                                         f  xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y12                               0.000     3.103 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          1.887     4.990    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.073 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         1.268     6.341    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X114Y157                                                    r  xgbaser_gt_wrapper_inst/txuserrdy_reg/C
                         clock pessimism              0.262     6.603    
                         clock uncertainty           -0.035     6.568    
    SLICE_X114Y157       FDCE (Recov_fdce_C_CLR)     -0.154     6.414    xgbaser_gt_wrapper_inst/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          6.414    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  2.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
                            (rising edge-triggered cell FDPE clocked by xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
                            (removal check against rising-edge clock xphy_txusrclkout0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xphy_txusrclkout0 rise@0.000ns - xphy_txusrclkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.008%)  route 0.144ns (58.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12  GTHE2_CHANNEL                0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          0.901     0.901    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.598     1.525    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X115Y157                                                    r  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y157       FDPE (Prop_fdpe_C_Q)         0.100     1.625 f  xgbaser_gt_wrapper_inst/gttxreset_txusrclk2_reg/Q
                         net (fo=1, routed)           0.144     1.769    xgbaser_gt_wrapper_inst/gttxreset_txusrclk2
    SLICE_X114Y157       FDCE                                         f  xgbaser_gt_wrapper_inst/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xphy_txusrclkout0 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y12                               0.000     0.000 r  network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=27, routed)          0.988     0.988    xgbaser_gt_wrapper_inst/txclk322
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.018 r  xgbaser_gt_wrapper_inst/tx322clk_bufg_i/O
                         net (fo=605, routed)         0.820     1.838    xgbaser_gt_wrapper_inst/gt_txusrclk
    SLICE_X114Y157                                                    r  xgbaser_gt_wrapper_inst/txuserrdy_reg/C
                         clock pessimism             -0.302     1.536    
    SLICE_X114Y157       FDCE (Remov_fdce_C_CLR)     -0.050     1.486    xgbaser_gt_wrapper_inst/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.283    





