// Seed: 3891490463
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd87
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4
  );
  input wire _id_1;
  wire id_7;
  assign id_3[id_1] = 1;
  wire id_8;
  ;
endmodule
module module_2;
  tri id_1 = 1'h0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
