WARNING: ../isa_tb.v:48: $readmemh(/home/wang/RISC-V_FPGA_PROJECT/hardware/../software/riscv-isa-tests/srli.hex): Not enough words in the file for the requested range [0:16383].
WARNING: ../isa_tb.v:49: $readmemh(/home/wang/RISC-V_FPGA_PROJECT/hardware/../software/riscv-isa-tests/srli.hex): Not enough words in the file for the requested range [0:16383].
FST info: dumpfile srli.fst opened for output.
[passed] - srli in        222 simulation cycles
../isa_tb.v:72: $finish called at 5050000 (1ps)
