#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Dec 27 15:16:13 2024
# Process ID         : 13144
# Current directory  : D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1
# Command line       : vivado.exe -log VGA_OV7670_Test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VGA_OV7670_Test.tcl
# Log file           : D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1/VGA_OV7670_Test.vds
# Journal file       : D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1\vivado.jou
# Running On         : DESKTOP-7CFQ9ND
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16847 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68386 MB
# Available Virtual  : 53812 MB
#-----------------------------------------------------------
source VGA_OV7670_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 620.617 ; gain = 191.539
Command: synth_design -top VGA_OV7670_Test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1285.047 ; gain = 464.207
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'ISP' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:134]
INFO: [Synth 8-9937] previous definition of design element 'ISP' is here [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:360095]
INFO: [Synth 8-11241] undeclared symbol 'gvga_en', assumed default net type 'wire' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:74]
INFO: [Synth 8-6157] synthesizing module 'VGA_OV7670_Test' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rbt2gray' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'rbt2gray' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:110]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1/.Xil/Vivado-13144-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1/.Xil/Vivado-13144-DESKTOP-7CFQ9ND/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_counter' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'pixel_counter' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:68]
INFO: [Synth 8-6157] synthesizing module 'vga_decoder' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'vga_decoder' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/vga_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ISP' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ISP' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:71]
INFO: [Synth 8-6157] synthesizing module 'qvga_addr_decoder' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'qvga_addr_decoder' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:127]
INFO: [Synth 8-6157] synthesizing module 'frameBuffer' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/frameBuffer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'frameBuffer' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/frameBuffer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ov7670_SetData' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_SetData' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ov7670_SetData.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA_OV7670_Test' (0#1) [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:3]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[0]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[1]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[2]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[3]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[4]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[5]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[6]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[7]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[8]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[9]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[10]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[11]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[12]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[13]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[14]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[15]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[16]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[17]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[18]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[19]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[20]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[21]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[22]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[23]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[24]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[25]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[26]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[27]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[28]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[29]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[30]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[31]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[32]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[33]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[34]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[35]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[36]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[37]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[38]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[39]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[40]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[41]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[42]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[43]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[44]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[45]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[46]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[47]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[48]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[49]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[50]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[51]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[52]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[53]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[54]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[55]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[56]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[57]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[58]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[59]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[60]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[61]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[62]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[63]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[64]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[65]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[66]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[67]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[68]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[69]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[70]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[71]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[72]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[73]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[74]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[75]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[76]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[77]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[78]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[79]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[80]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[81]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[82]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[83]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[84]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[85]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[86]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[87]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[88]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[89]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[90]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[91]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[92]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[93]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[94]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[95]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[96]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[97]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[98]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-87] always_comb on 'video_copy_reg[99]' did not result in combinational logic [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rData_reg_reg was removed.  [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/frameBuffer.sv:27]
WARNING: [Synth 8-3848] Net gvga_en in module/entity VGA_OV7670_Test does not have driver. [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/imports/VGA/VGA_SW_Test.sv:74]
WARNING: [Synth 8-7129] Port v_sync in module ISP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.777 ; gain = 706.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.777 ; gain = 706.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.777 ; gain = 706.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1527.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'U_clk_wiz'
Parsing XDC File [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dataPort'. [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'rxd'. [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'txd'. [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc:147]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/VGA_OV7670_Test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/constrs_1/imports/Desktop/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VGA_OV7670_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VGA_OV7670_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1562.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1562.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.004 ; gain = 741.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.004 ; gain = 741.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for U_clk_wiz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.004 ; gain = 741.164
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[0]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[1]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[2]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[3]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[4]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[5]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[6]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[7]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[8]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[9]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[10]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[11]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[12]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[13]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[14]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[15]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[16]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[17]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[18]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[19]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[20]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[21]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[22]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[23]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[24]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[25]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[26]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[27]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[28]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[29]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[30]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[31]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[32]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[33]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[34]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[35]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[36]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[37]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[38]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[39]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[40]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[41]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[42]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[43]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[44]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[45]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[46]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[47]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[48]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[49]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[50]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[51]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[52]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[53]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[54]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[55]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[56]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[57]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[58]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[59]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[60]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[61]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[62]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[63]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[64]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[65]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[66]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[67]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[68]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[69]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[70]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[71]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[72]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[73]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[74]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[75]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[76]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[77]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[78]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[79]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[80]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[81]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[82]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[83]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[84]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[85]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[86]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[87]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[88]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[89]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[90]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[91]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[92]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[93]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[94]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[95]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[96]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[97]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[98]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
WARNING: [Synth 8-327] inferring latch for variable 'video_copy_reg[99]' [D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.srcs/sources_1/new/ISP.sv:120]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1572.348 ; gain = 751.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:30 . Memory (MB): peak = 1794.926 ; gain = 974.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VGA_OV7670_Test | U_FrameBuffer/mem_reg | 75 K x 16(NO_CHANGE)   | W |   | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:35 . Memory (MB): peak = 1928.316 ; gain = 1107.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 1968.520 ; gain = 1147.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 1968.520 ; gain = 1147.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    14|
|3     |LUT1    |     2|
|4     |LUT2    |    19|
|5     |LUT3    |     4|
|6     |LUT4    |     6|
|7     |LUT5    |     6|
|8     |LUT6    |    12|
|9     |FDCE    |    20|
|10    |IBUF    |     2|
|11    |OBUF    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:39 . Memory (MB): peak = 2123.914 ; gain = 1303.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:01:37 . Memory (MB): peak = 2123.914 ; gain = 1268.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:40 . Memory (MB): peak = 2123.914 ; gain = 1303.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2128.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8a5b73a2
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 208 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2131.867 ; gain = 1498.922
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/VGA_OV7670_PROJECT/VGA_OV7670_PROJECT.runs/synth_1/VGA_OV7670_Test.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file VGA_OV7670_Test_utilization_synth.rpt -pb VGA_OV7670_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 15:18:07 2024...
