Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 21 12:18:16 2022
| Host         : LAPTOP-AMR9PRDL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file demux1_4_timing_summary_routed.rpt -pb demux1_4_timing_summary_routed.pb -rpx demux1_4_timing_summary_routed.rpx -warn_on_violation
| Design       : demux1_4
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s2[0]
                            (input port)
  Destination:            y2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 3.945ns (56.164%)  route 3.079ns (43.836%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  s2[0] (IN)
                         net (fo=0)                   0.000     0.000    s2[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  s2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.266     2.232    s2_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.150     2.382 r  y2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.195    y2_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         2.829     7.024 r  y2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.024    y2[2]
    V14                                                               r  y2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            y2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 3.964ns (56.483%)  route 3.054ns (43.517%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  a2_IBUF_inst/O
                         net (fo=4, routed)           1.375     2.351    a2_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.152     2.503 r  y2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.679     4.182    y2_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         2.836     7.018 r  y2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.018    y2[0]
    U13                                                               r  y2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a2
                            (input port)
  Destination:            y2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 3.728ns (53.815%)  route 3.199ns (46.185%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a2 (IN)
                         net (fo=0)                   0.000     0.000    a2
    T9                   IBUF (Prop_ibuf_I_O)         0.976     0.976 r  a2_IBUF_inst/O
                         net (fo=4, routed)           1.375     2.351    a2_IBUF
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     2.475 r  y2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.300    y2_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         2.628     6.927 r  y2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.927    y2[3]
    U14                                                               r  y2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[0]
                            (input port)
  Destination:            y2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.652ns  (logic 3.719ns (55.901%)  route 2.933ns (44.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  s2[0] (IN)
                         net (fo=0)                   0.000     0.000    s2[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  s2_IBUF[0]_inst/O
                         net (fo=4, routed)           1.266     2.232    s2_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.124     2.356 r  y2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.023    y2_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         2.629     6.652 r  y2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.652    y2[1]
    T13                                                               r  y2[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s2[1]
                            (input port)
  Destination:            y2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.389ns (65.769%)  route 0.723ns (34.231%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  s2[1] (IN)
                         net (fo=0)                   0.000     0.000    s2[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 f  s2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.404     0.603    s2_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.045     0.648 r  y2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.966    y2_OBUF[1]
    T13                  OBUF (Prop_obuf_I_O)         1.146     2.112 r  y2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.112    y2[1]
    T13                                                               r  y2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[0]
                            (input port)
  Destination:            y2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.384ns (63.047%)  route 0.811ns (36.953%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  s2[0] (IN)
                         net (fo=0)                   0.000     0.000    s2[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  s2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.420     0.614    s2_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.045     0.659 r  y2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.051    y2_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         1.145     2.195 r  y2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.195    y2[3]
    U14                                                               r  y2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[0]
                            (input port)
  Destination:            y2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.455ns (65.487%)  route 0.767ns (34.513%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  s2[0] (IN)
                         net (fo=0)                   0.000     0.000    s2[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  s2_IBUF[0]_inst/O
                         net (fo=4, routed)           0.420     0.614    s2_IBUF[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I2_O)        0.049     0.663 r  y2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.010    y2_OBUF[0]
    U13                  OBUF (Prop_obuf_I_O)         1.211     2.222 r  y2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.222    y2[0]
    U13                                                               r  y2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2[1]
                            (input port)
  Destination:            y2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.453ns (64.523%)  route 0.799ns (35.477%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  s2[1] (IN)
                         net (fo=0)                   0.000     0.000    s2[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  s2_IBUF[1]_inst/O
                         net (fo=4, routed)           0.404     0.603    s2_IBUF[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.048     0.651 r  y2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.045    y2_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.206     2.251 r  y2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.251    y2[2]
    V14                                                               r  y2[2] (OUT)
  -------------------------------------------------------------------    -------------------





