{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:04:41 2013 " "Info: Processing started: Wed Dec  4 15:04:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rst " "Info: Assuming node \"rst\" is an undefined clock" {  } { { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:inst3\|vga_read:read_and_output\|v_sync_out " "Info: Detected ripple clock \"vga:inst3\|vga_read:read_and_output\|v_sync_out\" as buffer" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst3\|vga_read:read_and_output\|v_sync_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst9\|clk_sig " "Info: Detected gated clock \"timer:inst9\|clk_sig\" as buffer" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "timer:inst9\|clk_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register de_piece:inst6\|state.reset register sr_if:inst2\|do1 145.48 MHz 6.874 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 145.48 MHz between source register \"de_piece:inst6\|state.reset\" and destination register \"sr_if:inst2\|do1\" (period= 6.874 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.664 ns + Longest register register " "Info: + Longest register to register delay is 6.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns de_piece:inst6\|state.reset 1 REG LCFF_X25_Y30_N3 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y30_N3; Fanout = 36; REG Node = 'de_piece:inst6\|state.reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { de_piece:inst6|state.reset } "NODE_NAME" } } { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.419 ns) 0.759 ns addr1~0 2 COMB LCCOMB_X25_Y30_N12 96 " "Info: 2: + IC(0.340 ns) + CELL(0.419 ns) = 0.759 ns; Loc. = LCCOMB_X25_Y30_N12; Fanout = 96; COMB Node = 'addr1~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.759 ns" { de_piece:inst6|state.reset addr1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.275 ns) 2.027 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_12\|Y~0 3 COMB LCCOMB_X31_Y30_N6 1 " "Info: 3: + IC(0.993 ns) + CELL(0.275 ns) = 2.027 ns; Loc. = LCCOMB_X31_Y30_N6; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_12\|Y~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.268 ns" { addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.423 ns sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_12\|Y~1 4 COMB LCCOMB_X31_Y30_N0 1 " "Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 2.423 ns; Loc. = LCCOMB_X31_Y30_N0; Fanout = 1; COMB Node = 'sr_if:inst2\|sr_tower:\\generate_tower:0:tower_mod\|bit4:\\generate_bit4:3:bit4_mod\|mu210:mu210_12\|Y~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 } "NODE_NAME" } } { "/data/public/common/software/opprog/vhdl/cells.vhd" "" { Text "/data/public/common/software/opprog/vhdl/cells.vhd" 275 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.271 ns) 3.371 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~14 5 COMB LCCOMB_X28_Y30_N16 1 " "Info: 5: + IC(0.677 ns) + CELL(0.271 ns) = 3.371 ns; Loc. = LCCOMB_X28_Y30_N16; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~14'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.948 ns" { sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~14 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.271 ns) 3.904 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~16 6 COMB LCCOMB_X28_Y30_N12 1 " "Info: 6: + IC(0.262 ns) + CELL(0.271 ns) = 3.904 ns; Loc. = LCCOMB_X28_Y30_N12; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~16'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.533 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~14 sr_if:inst2|mux5:mux5_do1|Mux0~16 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.302 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~17 7 COMB LCCOMB_X28_Y30_N22 2 " "Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 4.302 ns; Loc. = LCCOMB_X28_Y30_N22; Fanout = 2; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~17'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.398 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 4.708 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~18 8 COMB LCCOMB_X28_Y30_N8 2 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 4.708 ns; Loc. = LCCOMB_X28_Y30_N8; Fanout = 2; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~18'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.406 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.246 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~19 9 COMB LCCOMB_X28_Y30_N26 1 " "Info: 9: + IC(0.263 ns) + CELL(0.275 ns) = 5.246 ns; Loc. = LCCOMB_X28_Y30_N26; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~19'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.538 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 5.645 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~20 10 COMB LCCOMB_X28_Y30_N4 1 " "Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 5.645 ns; Loc. = LCCOMB_X28_Y30_N4; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~20'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.399 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 6.181 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~33 11 COMB LCCOMB_X28_Y30_N28 1 " "Info: 11: + IC(0.261 ns) + CELL(0.275 ns) = 6.181 ns; Loc. = LCCOMB_X28_Y30_N28; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~33'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.536 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 6.580 ns sr_if:inst2\|mux5:mux5_do1\|Mux0~46 12 COMB LCCOMB_X28_Y30_N0 1 " "Info: 12: + IC(0.249 ns) + CELL(0.150 ns) = 6.580 ns; Loc. = LCCOMB_X28_Y30_N0; Fanout = 1; COMB Node = 'sr_if:inst2\|mux5:mux5_do1\|Mux0~46'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.399 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 } "NODE_NAME" } } { "../VHDL/mux5_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/mux5_arch.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.664 ns sr_if:inst2\|do1 13 REG LCFF_X28_Y30_N1 5 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 6.664 ns; Loc. = LCFF_X28_Y30_N1; Fanout = 5; REG Node = 'sr_if:inst2\|do1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.620 ns ( 39.32 % ) " "Info: Total cell delay = 2.620 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.044 ns ( 60.68 % ) " "Info: Total interconnect delay = 4.044 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.664 ns" { de_piece:inst6|state.reset addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~14 sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.664 ns" { de_piece:inst6|state.reset {} addr1~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 {} sr_if:inst2|mux5:mux5_do1|Mux0~14 {} sr_if:inst2|mux5:mux5_do1|Mux0~16 {} sr_if:inst2|mux5:mux5_do1|Mux0~17 {} sr_if:inst2|mux5:mux5_do1|Mux0~18 {} sr_if:inst2|mux5:mux5_do1|Mux0~19 {} sr_if:inst2|mux5:mux5_do1|Mux0~20 {} sr_if:inst2|mux5:mux5_do1|Mux0~33 {} sr_if:inst2|mux5:mux5_do1|Mux0~46 {} sr_if:inst2|do1 {} } { 0.000ns 0.340ns 0.993ns 0.246ns 0.677ns 0.262ns 0.248ns 0.256ns 0.263ns 0.249ns 0.261ns 0.249ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.834 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 6.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 5.278 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G10 357 " "Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.514 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 6.834 ns sr_if:inst2\|do1 4 REG LCFF_X28_Y30_N1 5 " "Info: 4: + IC(1.019 ns) + CELL(0.537 ns) = 6.834 ns; Loc. = LCFF_X28_Y30_N1; Fanout = 5; REG Node = 'sr_if:inst2\|do1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.556 ns" { gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.99 % ) " "Info: Total cell delay = 2.323 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.511 ns ( 66.01 % ) " "Info: Total interconnect delay = 4.511 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.834 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.834 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.830 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 6.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 5.278 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G10 357 " "Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.514 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.830 ns de_piece:inst6\|state.reset 4 REG LCFF_X25_Y30_N3 36 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.830 ns; Loc. = LCFF_X25_Y30_N3; Fanout = 36; REG Node = 'de_piece:inst6\|state.reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.552 ns" { gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.01 % ) " "Info: Total cell delay = 2.323 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 65.99 % ) " "Info: Total interconnect delay = 4.507 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.830 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.830 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.834 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.834 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.830 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.830 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/de_piece-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/de_piece-behaviour.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/interface.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/interface.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.664 ns" { de_piece:inst6|state.reset addr1~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 sr_if:inst2|mux5:mux5_do1|Mux0~14 sr_if:inst2|mux5:mux5_do1|Mux0~16 sr_if:inst2|mux5:mux5_do1|Mux0~17 sr_if:inst2|mux5:mux5_do1|Mux0~18 sr_if:inst2|mux5:mux5_do1|Mux0~19 sr_if:inst2|mux5:mux5_do1|Mux0~20 sr_if:inst2|mux5:mux5_do1|Mux0~33 sr_if:inst2|mux5:mux5_do1|Mux0~46 sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.664 ns" { de_piece:inst6|state.reset {} addr1~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~0 {} sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12|Y~1 {} sr_if:inst2|mux5:mux5_do1|Mux0~14 {} sr_if:inst2|mux5:mux5_do1|Mux0~16 {} sr_if:inst2|mux5:mux5_do1|Mux0~17 {} sr_if:inst2|mux5:mux5_do1|Mux0~18 {} sr_if:inst2|mux5:mux5_do1|Mux0~19 {} sr_if:inst2|mux5:mux5_do1|Mux0~20 {} sr_if:inst2|mux5:mux5_do1|Mux0~33 {} sr_if:inst2|mux5:mux5_do1|Mux0~46 {} sr_if:inst2|do1 {} } { 0.000ns 0.340ns 0.993ns 0.246ns 0.677ns 0.262ns 0.248ns 0.256ns 0.263ns 0.249ns 0.261ns 0.249ns 0.000ns } { 0.000ns 0.419ns 0.275ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.834 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl sr_if:inst2|do1 } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.834 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} sr_if:inst2|do1 {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.019ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.830 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl de_piece:inst6|state.reset } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.830 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} de_piece:inst6|state.reset {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rst register timer:inst9\|count\[2\] register timer:inst9\|count\[7\] 316.56 MHz 3.159 ns Internal " "Info: Clock \"rst\" has Internal fmax of 316.56 MHz between source register \"timer:inst9\|count\[2\]\" and destination register \"timer:inst9\|count\[7\]\" (period= 3.159 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.945 ns + Longest register register " "Info: + Longest register to register delay is 2.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst9\|count\[2\] 1 REG LCFF_X21_Y25_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y25_N13; Fanout = 5; REG Node = 'timer:inst9\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { timer:inst9|count[2] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.410 ns) 0.748 ns timer:inst9\|Equal0~0 2 COMB LCCOMB_X21_Y25_N24 1 " "Info: 2: + IC(0.338 ns) + CELL(0.410 ns) = 0.748 ns; Loc. = LCCOMB_X21_Y25_N24; Fanout = 1; COMB Node = 'timer:inst9\|Equal0~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.748 ns" { timer:inst9|count[2] timer:inst9|Equal0~0 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 1.284 ns timer:inst9\|Equal0~2 3 COMB LCCOMB_X21_Y25_N4 4 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 1.284 ns; Loc. = LCCOMB_X21_Y25_N4; Fanout = 4; COMB Node = 'timer:inst9\|Equal0~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.536 ns" { timer:inst9|Equal0~0 timer:inst9|Equal0~2 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.393 ns) 1.937 ns timer:inst9\|count\[0\]~9 4 COMB LCCOMB_X21_Y25_N8 2 " "Info: 4: + IC(0.260 ns) + CELL(0.393 ns) = 1.937 ns; Loc. = LCCOMB_X21_Y25_N8; Fanout = 2; COMB Node = 'timer:inst9\|count\[0\]~9'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.653 ns" { timer:inst9|Equal0~2 timer:inst9|count[0]~9 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.008 ns timer:inst9\|count\[1\]~13 5 COMB LCCOMB_X21_Y25_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.008 ns; Loc. = LCCOMB_X21_Y25_N10; Fanout = 2; COMB Node = 'timer:inst9\|count\[1\]~13'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[0]~9 timer:inst9|count[1]~13 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.079 ns timer:inst9\|count\[2\]~15 6 COMB LCCOMB_X21_Y25_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.079 ns; Loc. = LCCOMB_X21_Y25_N12; Fanout = 2; COMB Node = 'timer:inst9\|count\[2\]~15'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[1]~13 timer:inst9|count[2]~15 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.238 ns timer:inst9\|count\[3\]~17 7 COMB LCCOMB_X21_Y25_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 2.238 ns; Loc. = LCCOMB_X21_Y25_N14; Fanout = 2; COMB Node = 'timer:inst9\|count\[3\]~17'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { timer:inst9|count[2]~15 timer:inst9|count[3]~17 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.309 ns timer:inst9\|count\[4\]~19 8 COMB LCCOMB_X21_Y25_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.309 ns; Loc. = LCCOMB_X21_Y25_N16; Fanout = 2; COMB Node = 'timer:inst9\|count\[4\]~19'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[3]~17 timer:inst9|count[4]~19 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.380 ns timer:inst9\|count\[5\]~21 9 COMB LCCOMB_X21_Y25_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.380 ns; Loc. = LCCOMB_X21_Y25_N18; Fanout = 2; COMB Node = 'timer:inst9\|count\[5\]~21'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[4]~19 timer:inst9|count[5]~21 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.451 ns timer:inst9\|count\[6\]~23 10 COMB LCCOMB_X21_Y25_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.451 ns; Loc. = LCCOMB_X21_Y25_N20; Fanout = 1; COMB Node = 'timer:inst9\|count\[6\]~23'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { timer:inst9|count[5]~21 timer:inst9|count[6]~23 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.861 ns timer:inst9\|count\[7\]~24 11 COMB LCCOMB_X21_Y25_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 2.861 ns; Loc. = LCCOMB_X21_Y25_N22; Fanout = 1; COMB Node = 'timer:inst9\|count\[7\]~24'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { timer:inst9|count[6]~23 timer:inst9|count[7]~24 } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.945 ns timer:inst9\|count\[7\] 12 REG LCFF_X21_Y25_N23 4 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 2.945 ns; Loc. = LCFF_X21_Y25_N23; Fanout = 4; REG Node = 'timer:inst9\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 70.83 % ) " "Info: Total cell delay = 2.086 ns ( 70.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.859 ns ( 29.17 % ) " "Info: Total interconnect delay = 0.859 ns ( 29.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { timer:inst9|count[2] timer:inst9|Equal0~0 timer:inst9|Equal0~2 timer:inst9|count[0]~9 timer:inst9|count[1]~13 timer:inst9|count[2]~15 timer:inst9|count[3]~17 timer:inst9|count[4]~19 timer:inst9|count[5]~21 timer:inst9|count[6]~23 timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.945 ns" { timer:inst9|count[2] {} timer:inst9|Equal0~0 {} timer:inst9|Equal0~2 {} timer:inst9|count[0]~9 {} timer:inst9|count[1]~13 {} timer:inst9|count[2]~15 {} timer:inst9|count[3]~17 {} timer:inst9|count[4]~19 {} timer:inst9|count[5]~21 {} timer:inst9|count[6]~23 {} timer:inst9|count[7]~24 {} timer:inst9|count[7] {} } { 0.000ns 0.338ns 0.261ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst destination 5.380 ns + Shortest register " "Info: + Shortest clock path from clock \"rst\" to destination register is 5.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.150 ns) 3.077 ns timer:inst9\|clk_sig 2 COMB LCCOMB_X30_Y33_N30 1 " "Info: 2: + IC(1.928 ns) + CELL(0.150 ns) = 3.077 ns; Loc. = LCCOMB_X30_Y33_N30; Fanout = 1; COMB Node = 'timer:inst9\|clk_sig'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.078 ns" { rst timer:inst9|clk_sig } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 3.840 ns timer:inst9\|clk_sig~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 3.840 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'timer:inst9\|clk_sig~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.763 ns" { timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 5.380 ns timer:inst9\|count\[7\] 4 REG LCFF_X21_Y25_N23 4 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 5.380 ns; Loc. = LCFF_X21_Y25_N23; Fanout = 4; REG Node = 'timer:inst9\|count\[7\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.540 ns" { timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 31.34 % ) " "Info: Total cell delay = 1.686 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.694 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rst source 5.380 ns - Longest register " "Info: - Longest clock path from clock \"rst\" to source register is 5.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.150 ns) 3.077 ns timer:inst9\|clk_sig 2 COMB LCCOMB_X30_Y33_N30 1 " "Info: 2: + IC(1.928 ns) + CELL(0.150 ns) = 3.077 ns; Loc. = LCCOMB_X30_Y33_N30; Fanout = 1; COMB Node = 'timer:inst9\|clk_sig'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.078 ns" { rst timer:inst9|clk_sig } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.000 ns) 3.840 ns timer:inst9\|clk_sig~clkctrl 3 COMB CLKCTRL_G11 12 " "Info: 3: + IC(0.763 ns) + CELL(0.000 ns) = 3.840 ns; Loc. = CLKCTRL_G11; Fanout = 12; COMB Node = 'timer:inst9\|clk_sig~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.763 ns" { timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 5.380 ns timer:inst9\|count\[2\] 4 REG LCFF_X21_Y25_N13 5 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 5.380 ns; Loc. = LCFF_X21_Y25_N13; Fanout = 5; REG Node = 'timer:inst9\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.540 ns" { timer:inst9|clk_sig~clkctrl timer:inst9|count[2] } "NODE_NAME" } } { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 31.34 % ) " "Info: Total cell delay = 1.686 ns ( 31.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.694 ns ( 68.66 % ) " "Info: Total interconnect delay = 3.694 ns ( 68.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[2] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[2] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/timer-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/timer-behaviour.vhd" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.945 ns" { timer:inst9|count[2] timer:inst9|Equal0~0 timer:inst9|Equal0~2 timer:inst9|count[0]~9 timer:inst9|count[1]~13 timer:inst9|count[2]~15 timer:inst9|count[3]~17 timer:inst9|count[4]~19 timer:inst9|count[5]~21 timer:inst9|count[6]~23 timer:inst9|count[7]~24 timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.945 ns" { timer:inst9|count[2] {} timer:inst9|Equal0~0 {} timer:inst9|Equal0~2 {} timer:inst9|count[0]~9 {} timer:inst9|count[1]~13 {} timer:inst9|count[2]~15 {} timer:inst9|count[3]~17 {} timer:inst9|count[4]~19 {} timer:inst9|count[5]~21 {} timer:inst9|count[6]~23 {} timer:inst9|count[7]~24 {} timer:inst9|count[7] {} } { 0.000ns 0.338ns 0.261ns 0.260ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[7] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[7] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.380 ns" { rst timer:inst9|clk_sig timer:inst9|clk_sig~clkctrl timer:inst9|count[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.380 ns" { rst {} rst~combout {} timer:inst9|clk_sig {} timer:inst9|clk_sig~clkctrl {} timer:inst9|count[2] {} } { 0.000ns 0.000ns 1.928ns 0.763ns 1.003ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|irf_reg\[1\]\[4\] register sld_hub:auto_hub\|tdo 131.3 MHz 7.616 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 131.3 MHz between source register \"sld_hub:auto_hub\|irf_reg\[1\]\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.616 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.579 ns + Longest register register " "Info: + Longest register to register delay is 3.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 1 REG LCFF_X48_Y24_N17 166 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y24_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.419 ns) 0.966 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 2 COMB LCCOMB_X49_Y24_N0 1 " "Info: 2: + IC(0.547 ns) + CELL(0.419 ns) = 0.966 ns; Loc. = LCCOMB_X49_Y24_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.966 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 1.854 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 3 COMB LCCOMB_X48_Y26_N6 1 " "Info: 3: + IC(0.738 ns) + CELL(0.150 ns) = 1.854 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.888 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 2.561 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 4 COMB LCCOMB_X48_Y26_N24 1 " "Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 2.561 ns; Loc. = LCCOMB_X48_Y26_N24; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.707 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 3.085 ns sld_hub:auto_hub\|tdo~3 5 COMB LCCOMB_X48_Y26_N0 1 " "Info: 5: + IC(0.249 ns) + CELL(0.275 ns) = 3.085 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.524 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 3.495 ns sld_hub:auto_hub\|tdo~5 6 COMB LCCOMB_X48_Y26_N16 1 " "Info: 6: + IC(0.260 ns) + CELL(0.150 ns) = 3.495 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~5'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.579 ns sld_hub:auto_hub\|tdo 7 REG LCFF_X48_Y26_N17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.579 ns; Loc. = LCFF_X48_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 42.36 % ) " "Info: Total cell delay = 1.516 ns ( 42.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.063 ns ( 57.64 % ) " "Info: Total interconnect delay = 2.063 ns ( 57.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.579 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.579 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.547ns 0.738ns 0.269ns 0.249ns 0.260ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns - Smallest " "Info: - Smallest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.413 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 626 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 4.413 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X48_Y26_N17 2 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 4.413 ns; Loc. = LCFF_X48_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.539 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.17 % ) " "Info: Total cell delay = 0.537 ns ( 12.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 87.83 % ) " "Info: Total interconnect delay = 3.876 ns ( 87.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.413 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.413 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.428 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 626 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 626; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 4.428 ns sld_hub:auto_hub\|irf_reg\[1\]\[4\] 3 REG LCFF_X48_Y24_N17 166 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X48_Y24_N17; Fanout = 166; REG Node = 'sld_hub:auto_hub\|irf_reg\[1\]\[4\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.554 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.13 % ) " "Info: Total cell delay = 0.537 ns ( 12.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 87.87 % ) " "Info: Total interconnect delay = 3.891 ns ( 87.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.413 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.413 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "sld_hub.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.579 ns" { sld_hub:auto_hub|irf_reg[1][4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~5 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.579 ns" { sld_hub:auto_hub|irf_reg[1][4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~5 {} sld_hub:auto_hub|tdo {} } { 0.000ns 0.547ns 0.738ns 0.269ns 0.249ns 0.260ns 0.000ns } { 0.000ns 0.419ns 0.150ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.413 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.413 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.428 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|irf_reg[1][4] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.428 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|irf_reg[1][4] {} } { 0.000ns 2.874ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50mhz 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"clock_50mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "vga:inst3\|vga_read:read_and_output\|v_sync_out sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\] clock_50mhz 1.229 ns " "Info: Found hold time violation between source  pin or register \"vga:inst3\|vga_read:read_and_output\|v_sync_out\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\]\" for clock \"clock_50mhz\" (Hold time is 1.229 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.823 ns + Largest " "Info: + Largest clock skew is 2.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 8.354 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 8.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.787 ns) 5.781 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 3 REG LCFF_X30_Y33_N31 5 " "Info: 3: + IC(1.230 ns) + CELL(0.787 ns) = 5.781 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.017 ns" { gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.000 ns) 6.824 ns vga:inst3\|vga_read:read_and_output\|v_sync_out~clkctrl 4 COMB CLKCTRL_G9 952 " "Info: 4: + IC(1.043 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 952; COMB Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.043 ns" { vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 8.354 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\] 5 REG LCFF_X27_Y27_N17 1 " "Info: 5: + IC(0.993 ns) + CELL(0.537 ns) = 8.354 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.530 ns" { vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.23 % ) " "Info: Total cell delay = 3.110 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.244 ns ( 62.77 % ) " "Info: Total interconnect delay = 5.244 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.354 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.354 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] {} } { 0.000ns 0.000ns 1.978ns 1.230ns 1.043ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 5.531 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to source register is 5.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.537 ns) 5.531 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 3 REG LCFF_X30_Y33_N31 5 " "Info: 3: + IC(1.230 ns) + CELL(0.537 ns) = 5.531 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.00 % ) " "Info: Total cell delay = 2.323 ns ( 42.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.208 ns ( 58.00 % ) " "Info: Total interconnect delay = 3.208 ns ( 58.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.531 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.531 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 1.978ns 1.230ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.354 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.354 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] {} } { 0.000ns 0.000ns 1.978ns 1.230ns 1.043ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.531 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.531 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 1.978ns 1.230ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns - Shortest register register " "Info: - Shortest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 1 REG LCFF_X30_Y33_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.149 ns) 1.526 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\]~feeder 2 COMB LCCOMB_X27_Y27_N16 1 " "Info: 2: + IC(1.377 ns) + CELL(0.149 ns) = 1.526 ns; Loc. = LCCOMB_X27_Y27_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\]~feeder'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.526 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.610 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\] 3 REG LCFF_X27_Y27_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.610 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[63\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 14.47 % ) " "Info: Total cell delay = 0.233 ns ( 14.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 85.53 % ) " "Info: Total interconnect delay = 1.377 ns ( 85.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.610 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.610 ns" { vga:inst3|vga_read:read_and_output|v_sync_out {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] {} } { 0.000ns 1.377ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.354 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.354 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] {} } { 0.000ns 0.000ns 1.978ns 1.230ns 1.043ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.531 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.531 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} } { 0.000ns 0.000ns 1.978ns 1.230ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.610 ns" { vga:inst3|vga_read:read_and_output|v_sync_out sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "1.610 ns" { vga:inst3|vga_read:read_and_output|v_sync_out {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[63] {} } { 0.000ns 1.377ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "piece_lut:inst7\|cur_rom_addr\[5\] piece_input\[1\] clock_50mhz 3.386 ns register " "Info: tsu for register \"piece_lut:inst7\|cur_rom_addr\[5\]\" (data pin = \"piece_input\[1\]\", clock pin = \"clock_50mhz\") is 3.386 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.231 ns + Longest pin register " "Info: + Longest pin to register delay is 10.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns piece_input\[1\] 1 PIN PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; PIN Node = 'piece_input\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { piece_input[1] } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 808 -560 -392 824 "piece_input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.934 ns) + CELL(0.438 ns) 7.224 ns controller:inst4\|Selector30~0 2 COMB LCCOMB_X20_Y23_N16 1 " "Info: 2: + IC(5.934 ns) + CELL(0.438 ns) = 7.224 ns; Loc. = LCCOMB_X20_Y23_N16; Fanout = 1; COMB Node = 'controller:inst4\|Selector30~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.372 ns" { piece_input[1] controller:inst4|Selector30~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.420 ns) 8.700 ns controller:inst4\|Selector30~1 3 COMB LCCOMB_X21_Y29_N30 2 " "Info: 3: + IC(1.056 ns) + CELL(0.420 ns) = 8.700 ns; Loc. = LCCOMB_X21_Y29_N30; Fanout = 2; COMB Node = 'controller:inst4\|Selector30~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.476 ns" { controller:inst4|Selector30~0 controller:inst4|Selector30~1 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.150 ns) 9.601 ns controller:inst4\|Selector10~0 4 COMB LCCOMB_X21_Y28_N30 2 " "Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 9.601 ns; Loc. = LCCOMB_X21_Y28_N30; Fanout = 2; COMB Node = 'controller:inst4\|Selector10~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.901 ns" { controller:inst4|Selector30~1 controller:inst4|Selector10~0 } "NODE_NAME" } } { "../VHDL/controller-controller_arch.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/controller-controller_arch.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.150 ns) 10.147 ns piece_lut:inst7\|Selector14~0 5 COMB LCCOMB_X20_Y28_N8 1 " "Info: 5: + IC(0.396 ns) + CELL(0.150 ns) = 10.147 ns; Loc. = LCCOMB_X20_Y28_N8; Fanout = 1; COMB Node = 'piece_lut:inst7\|Selector14~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.546 ns" { controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.231 ns piece_lut:inst7\|cur_rom_addr\[5\] 6 REG LCFF_X20_Y28_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.231 ns; Loc. = LCFF_X20_Y28_N9; Fanout = 2; REG Node = 'piece_lut:inst7\|cur_rom_addr\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 20.47 % ) " "Info: Total cell delay = 2.094 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.137 ns ( 79.53 % ) " "Info: Total interconnect delay = 8.137 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.231 ns" { piece_input[1] controller:inst4|Selector30~0 controller:inst4|Selector30~1 controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.231 ns" { piece_input[1] {} piece_input[1]~combout {} controller:inst4|Selector30~0 {} controller:inst4|Selector30~1 {} controller:inst4|Selector10~0 {} piece_lut:inst7|Selector14~0 {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 5.934ns 1.056ns 0.751ns 0.396ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.809 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 6.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 5.278 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G10 357 " "Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.514 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 6.809 ns piece_lut:inst7\|cur_rom_addr\[5\] 4 REG LCFF_X20_Y28_N9 2 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 6.809 ns; Loc. = LCFF_X20_Y28_N9; Fanout = 2; REG Node = 'piece_lut:inst7\|cur_rom_addr\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.531 ns" { gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "../VHDL/piece_lut-behaviour.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/piece_lut-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.12 % ) " "Info: Total cell delay = 2.323 ns ( 34.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.486 ns ( 65.88 % ) " "Info: Total interconnect delay = 4.486 ns ( 65.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.809 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.809 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 1.978ns 1.514ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.231 ns" { piece_input[1] controller:inst4|Selector30~0 controller:inst4|Selector30~1 controller:inst4|Selector10~0 piece_lut:inst7|Selector14~0 piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.231 ns" { piece_input[1] {} piece_input[1]~combout {} controller:inst4|Selector30~0 {} controller:inst4|Selector30~1 {} controller:inst4|Selector10~0 {} piece_lut:inst7|Selector14~0 {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 5.934ns 1.056ns 0.751ns 0.396ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.150ns 0.150ns 0.084ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.809 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl piece_lut:inst7|cur_rom_addr[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.809 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} piece_lut:inst7|cur_rom_addr[5] {} } { 0.000ns 0.000ns 1.978ns 1.514ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga_r\[0\] vga:inst3\|vga_read:read_and_output\|red_out 11.578 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga_r\[0\]\" through register \"vga:inst3\|vga_read:read_and_output\|red_out\" is 11.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 6.847 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 6.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.000 ns) 5.278 ns gen6mhz:inst1\|count\[2\]~clkctrl 3 COMB CLKCTRL_G10 357 " "Info: 3: + IC(1.514 ns) + CELL(0.000 ns) = 5.278 ns; Loc. = CLKCTRL_G10; Fanout = 357; COMB Node = 'gen6mhz:inst1\|count\[2\]~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.514 ns" { gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.847 ns vga:inst3\|vga_read:read_and_output\|red_out 4 REG LCFF_X29_Y33_N27 20 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.847 ns; Loc. = LCFF_X29_Y33_N27; Fanout = 20; REG Node = 'vga:inst3\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.93 % ) " "Info: Total cell delay = 2.323 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.524 ns ( 66.07 % ) " "Info: Total interconnect delay = 4.524 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.847 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.847 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.481 ns + Longest register pin " "Info: + Longest register to pin delay is 4.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst3\|vga_read:read_and_output\|red_out 1 REG LCFF_X29_Y33_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y33_N27; Fanout = 20; REG Node = 'vga:inst3\|vga_read:read_and_output\|red_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst3|vga_read:read_and_output|red_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.683 ns) + CELL(2.798 ns) 4.481 ns vga_r\[0\] 2 PIN PIN_C8 0 " "Info: 2: + IC(1.683 ns) + CELL(2.798 ns) = 4.481 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r\[0\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.481 ns" { vga:inst3|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 296 1128 1304 312 "vga_r" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 62.44 % ) " "Info: Total cell delay = 2.798 ns ( 62.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 37.56 % ) " "Info: Total interconnect delay = 1.683 ns ( 37.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.481 ns" { vga:inst3|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.481 ns" { vga:inst3|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 1.683ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.847 ns" { clock_50mhz gen6mhz:inst1|count[2] gen6mhz:inst1|count[2]~clkctrl vga:inst3|vga_read:read_and_output|red_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.847 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} gen6mhz:inst1|count[2]~clkctrl {} vga:inst3|vga_read:read_and_output|red_out {} } { 0.000ns 0.000ns 1.978ns 1.514ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.481 ns" { vga:inst3|vga_read:read_and_output|red_out vga_r[0] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "4.481 ns" { vga:inst3|vga_read:read_and_output|red_out {} vga_r[0] {} } { 0.000ns 1.683ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\] rst clock_50mhz 5.905 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\]\" (data pin = \"rst\", clock pin = \"clock_50mhz\") is 5.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 8.384 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 8.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50mhz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(0.787 ns) 3.764 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X19_Y33_N1 6 " "Info: 2: + IC(1.978 ns) + CELL(0.787 ns) = 3.764 ns; Loc. = LCFF_X19_Y33_N1; Fanout = 6; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.765 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.787 ns) 5.781 ns vga:inst3\|vga_read:read_and_output\|v_sync_out 3 REG LCFF_X30_Y33_N31 5 " "Info: 3: + IC(1.230 ns) + CELL(0.787 ns) = 5.781 ns; Loc. = LCFF_X30_Y33_N31; Fanout = 5; REG Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.017 ns" { gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.000 ns) 6.824 ns vga:inst3\|vga_read:read_and_output\|v_sync_out~clkctrl 4 COMB CLKCTRL_G9 952 " "Info: 4: + IC(1.043 ns) + CELL(0.000 ns) = 6.824 ns; Loc. = CLKCTRL_G9; Fanout = 952; COMB Node = 'vga:inst3\|vga_read:read_and_output\|v_sync_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.043 ns" { vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl } "NODE_NAME" } } { "../VHDL/vga_read.vhd" "" { Text "/home/epo3-user/Desktop/git/epo3/master/VHDL/vga_read.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 8.384 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\] 5 REG LCFF_X29_Y23_N27 1 " "Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 8.384 ns; Loc. = LCFF_X29_Y23_N27; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.560 ns" { vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 37.09 % ) " "Info: Total cell delay = 3.110 ns ( 37.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.274 ns ( 62.91 % ) " "Info: Total interconnect delay = 5.274 ns ( 62.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.384 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.384 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] {} } { 0.000ns 0.000ns 1.978ns 1.230ns 1.043ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.745 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 CLK PIN_N25 238 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 238; CLK Node = 'rst'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_de2.bdf" "" { Schematic "/home/epo3-user/Desktop/git/epo3/master/quartus_DE2/top_de2.bdf" { { 24 176 344 40 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.149 ns) 2.661 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\]~feeder 2 COMB LCCOMB_X29_Y23_N26 1 " "Info: 2: + IC(1.513 ns) + CELL(0.149 ns) = 2.661 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\]~feeder'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.662 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.745 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\] 3 REG LCFF_X29_Y23_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.745 ns; Loc. = LCFF_X29_Y23_N27; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[53\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "/data/public/common/software/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 1054 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 44.88 % ) " "Info: Total cell delay = 1.232 ns ( 44.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 55.12 % ) " "Info: Total interconnect delay = 1.513 ns ( 55.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.745 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.745 ns" { rst {} rst~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] {} } { 0.000ns 0.000ns 1.513ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.384 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst3|vga_read:read_and_output|v_sync_out vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "8.384 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst3|vga_read:read_and_output|v_sync_out {} vga:inst3|vga_read:read_and_output|v_sync_out~clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] {} } { 0.000ns 0.000ns 1.978ns 1.230ns 1.043ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.745 ns" { rst sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.745 ns" { rst {} rst~combout {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[53] {} } { 0.000ns 0.000ns 1.513ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:04:50 2013 " "Info: Processing ended: Wed Dec  4 15:04:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
