Classic Timing Analyzer report for cpt_bcd_3
Tue Sep 07 08:26:40 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.575 ns                                       ; C         ; nombre[2] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.239 ns                                       ; nombre[3] ; S[3]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.311 ns                                       ; load      ; nombre[0] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[0] ; nombre[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[0] ; nombre[3] ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[1] ; nombre[2] ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[1] ; nombre[3] ; clk        ; clk      ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[2] ; nombre[3] ; clk        ; clk      ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[3] ; nombre[2] ; clk        ; clk      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[3] ; nombre[3] ; clk        ; clk      ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[0] ; nombre[1] ; clk        ; clk      ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[0] ; nombre[2] ; clk        ; clk      ; None                        ; None                      ; 1.678 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[1] ; nombre[1] ; clk        ; clk      ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[3] ; nombre[1] ; clk        ; clk      ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[2] ; nombre[2] ; clk        ; clk      ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[2] ; nombre[1] ; clk        ; clk      ; None                        ; None                      ; 1.070 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; nombre[0] ; nombre[0] ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+---------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To        ; To Clock ;
+-------+--------------+------------+---------+-----------+----------+
; N/A   ; None         ; 5.575 ns   ; C       ; nombre[2] ; clk      ;
; N/A   ; None         ; 5.548 ns   ; C       ; nombre[3] ; clk      ;
; N/A   ; None         ; 5.299 ns   ; C       ; nombre[1] ; clk      ;
; N/A   ; None         ; 4.424 ns   ; data[1] ; nombre[1] ; clk      ;
; N/A   ; None         ; 4.305 ns   ; data[3] ; nombre[3] ; clk      ;
; N/A   ; None         ; 3.765 ns   ; data[2] ; nombre[2] ; clk      ;
; N/A   ; None         ; 0.399 ns   ; data[0] ; nombre[0] ; clk      ;
; N/A   ; None         ; 0.324 ns   ; load    ; nombre[3] ; clk      ;
; N/A   ; None         ; 0.223 ns   ; load    ; nombre[2] ; clk      ;
; N/A   ; None         ; 0.219 ns   ; load    ; nombre[1] ; clk      ;
; N/A   ; None         ; -0.081 ns  ; load    ; nombre[0] ; clk      ;
+-------+--------------+------------+---------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.239 ns   ; nombre[3] ; S[3] ; clk        ;
; N/A   ; None         ; 7.997 ns   ; nombre[2] ; S[2] ; clk        ;
; N/A   ; None         ; 7.834 ns   ; nombre[1] ; S[1] ; clk        ;
; N/A   ; None         ; 7.268 ns   ; nombre[0] ; S[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+---------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To        ; To Clock ;
+---------------+-------------+-----------+---------+-----------+----------+
; N/A           ; None        ; 0.311 ns  ; load    ; nombre[0] ; clk      ;
; N/A           ; None        ; 0.011 ns  ; load    ; nombre[1] ; clk      ;
; N/A           ; None        ; 0.007 ns  ; load    ; nombre[2] ; clk      ;
; N/A           ; None        ; -0.094 ns ; load    ; nombre[3] ; clk      ;
; N/A           ; None        ; -0.169 ns ; data[0] ; nombre[0] ; clk      ;
; N/A           ; None        ; -3.535 ns ; data[2] ; nombre[2] ; clk      ;
; N/A           ; None        ; -4.075 ns ; data[3] ; nombre[3] ; clk      ;
; N/A           ; None        ; -4.194 ns ; data[1] ; nombre[1] ; clk      ;
; N/A           ; None        ; -4.243 ns ; C       ; nombre[3] ; clk      ;
; N/A           ; None        ; -4.668 ns ; C       ; nombre[2] ; clk      ;
; N/A           ; None        ; -4.791 ns ; C       ; nombre[1] ; clk      ;
+---------------+-------------+-----------+---------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 07 08:26:40 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpt_bcd_3 -c cpt_bcd_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "nombre[0]" and destination register "nombre[3]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.922 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N27; Fanout = 4; REG Node = 'nombre[0]'
            Info: 2: + IC(0.317 ns) + CELL(0.393 ns) = 0.710 ns; Loc. = LCCOMB_X35_Y24_N18; Fanout = 2; COMB Node = 'Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.781 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 2; COMB Node = 'Add0~4'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.852 ns; Loc. = LCCOMB_X35_Y24_N22; Fanout = 1; COMB Node = 'Add0~7'
            Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.262 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 1; COMB Node = 'Add0~9'
            Info: 6: + IC(0.426 ns) + CELL(0.150 ns) = 1.838 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 1; COMB Node = 'nombre[3]~16'
            Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 1.922 ns; Loc. = LCFF_X35_Y24_N9; Fanout = 3; REG Node = 'nombre[3]'
            Info: Total cell delay = 1.179 ns ( 61.34 % )
            Info: Total interconnect delay = 0.743 ns ( 38.66 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.653 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X35_Y24_N9; Fanout = 3; REG Node = 'nombre[3]'
                Info: Total cell delay = 1.536 ns ( 57.90 % )
                Info: Total interconnect delay = 1.117 ns ( 42.10 % )
            Info: - Longest clock path from clock "clk" to source register is 2.653 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X35_Y24_N27; Fanout = 4; REG Node = 'nombre[0]'
                Info: Total cell delay = 1.536 ns ( 57.90 % )
                Info: Total interconnect delay = 1.117 ns ( 42.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "nombre[2]" (data pin = "C", clock pin = "clk") is 5.575 ns
    Info: + Longest pin to register delay is 8.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AE15; Fanout = 7; PIN Node = 'C'
        Info: 2: + IC(5.829 ns) + CELL(0.438 ns) = 7.107 ns; Loc. = LCCOMB_X35_Y24_N0; Fanout = 1; COMB Node = 'nombre[0]~18'
        Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 7.497 ns; Loc. = LCCOMB_X35_Y24_N2; Fanout = 3; COMB Node = 'nombre[0]~19'
        Info: 4: + IC(0.264 ns) + CELL(0.419 ns) = 8.180 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 1; COMB Node = 'Add0~8'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.264 ns; Loc. = LCFF_X35_Y24_N15; Fanout = 4; REG Node = 'nombre[2]'
        Info: Total cell delay = 1.930 ns ( 23.35 % )
        Info: Total interconnect delay = 6.334 ns ( 76.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X35_Y24_N15; Fanout = 4; REG Node = 'nombre[2]'
        Info: Total cell delay = 1.536 ns ( 57.90 % )
        Info: Total interconnect delay = 1.117 ns ( 42.10 % )
Info: tco from clock "clk" to destination pin "S[3]" through register "nombre[3]" is 8.239 ns
    Info: + Longest clock path from clock "clk" to source register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X35_Y24_N9; Fanout = 3; REG Node = 'nombre[3]'
        Info: Total cell delay = 1.536 ns ( 57.90 % )
        Info: Total interconnect delay = 1.117 ns ( 42.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y24_N9; Fanout = 3; REG Node = 'nombre[3]'
        Info: 2: + IC(2.684 ns) + CELL(2.652 ns) = 5.336 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'S[3]'
        Info: Total cell delay = 2.652 ns ( 49.70 % )
        Info: Total interconnect delay = 2.684 ns ( 50.30 % )
Info: th for register "nombre[0]" (data pin = "load", clock pin = "clk") is 0.311 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X35_Y24_N27; Fanout = 4; REG Node = 'nombre[0]'
        Info: Total cell delay = 1.536 ns ( 57.90 % )
        Info: Total interconnect delay = 1.117 ns ( 42.10 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 4; PIN Node = 'load'
        Info: 2: + IC(1.395 ns) + CELL(0.150 ns) = 2.524 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 1; COMB Node = 'nombre~17'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.608 ns; Loc. = LCFF_X35_Y24_N27; Fanout = 4; REG Node = 'nombre[0]'
        Info: Total cell delay = 1.213 ns ( 46.51 % )
        Info: Total interconnect delay = 1.395 ns ( 53.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Sep 07 08:26:40 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


