{"copyright": {"licenseType": "NO", "determinationType": "GOV_PUBLIC_USE_PERMITTED", "thirdPartyContentCondition": "NOT_SET"}, "subjectCategories": ["ELECTRONIC SYSTEMS"], "exportControl": {"isExportControl": "NO", "ear": "NO", "itar": "NO"}, "distributionDate": "2019-08-27T09:59:09.0000000+00:00", "otherReportNumbers": ["HN-10728"], "title": "Input-output, expandable-parity network", "stiType": "OTHER", "distribution": "PUBLIC", "submittedDate": "2013-08-07T06:35:00.0000000+00:00", "authorAffiliations": [{"sequence": 0, "submissionId": 19730000479, "meta": {"author": {"name": "Mckevitt, J. F., III"}, "organization": {"name": "Hughes Aircraft Co."}}, "id": "e0ab3c9f74d147648b238f048757662e"}], "stiTypeDetails": "Other - NASA Tech Brief", "technicalReviewType": "TECHNICAL_REVIEW_TYPE_NONE", "modified": "2011-09-08T00:00:00.0000000+00:00", "id": 19730000479, "created": "2013-08-07T06:35:00.0000000+00:00", "center": {"code": "CDMS", "name": "Legacy CDMS", "id": "092d6e0881874968859b972d39a888dc"}, "onlyAbstract": false, "sensitiveInformation": 2, "abstract": "Large-scale integrated circuit generates and checks parity of four eight-bit registers. In addition, circuit will indicate by output signal whether parity error exists. Circuit can also generate or check parity of words up to 32 bits. This is done by making appropriate internal wiring connections on the large-scale integrated chip.", "isLessonsLearned": false, "disseminated": "DOCUMENT_AND_METADATA", "publications": [{"submissionId": 19730000479, "id": "4e01fc341dfb42879ae7eb81828df7f3", "publicationDate": "1974-03-01T00:00:00.0000000+00:00"}], "status": "CURATED", "related": [], "downloads": [{"draft": false, "mimetype": "application/pdf", "name": "19730000479.pdf", "type": "STI", "links": {"original": "/api/citations/19730000479/downloads/19730000479.pdf", "pdf": "/api/citations/19730000479/downloads/19730000479.pdf", "fulltext": "/api/citations/19730000479/downloads/19730000479.txt"}}], "downloadsAvailable": true, "index": "submissions-2022-09-30-06-07"}