Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to C:/Users/kalvi_000/Desktop/Lab10/lab10_kjb5568_rjl5336/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\FullAdder.vhd" into library kjb5568_rjl5336_library
Parsing entity <FullAdder>.
Parsing architecture <Dataflow> of entity <fulladder>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\rippe_carry_adder.vhd" into library kjb5568_rjl5336_library
Parsing entity <Ripple_Carry_Adder>.
Parsing architecture <Structural> of entity <ripple_carry_adder>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\kjb5568_rjl5336_components.vhd" into library kjb5568_rjl5336_library
Parsing package <kjb5568_rjl5336_Components>.
Parsing package body <kjb5568_rjl5336_Components>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\CompareGRT.vhd" into library kjb5568_rjl5336_library
Parsing entity <CompareGRT>.
Parsing architecture <structural> of entity <comparegrt>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder_slice.vhd" into library work
Parsing entity <BCD_Adder_slice>.
Parsing architecture <Behavioral> of entity <bcd_adder_slice>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_Adder.vhd" into library work
Parsing entity <BCD_Adder>.
Parsing architecture <Behavioral> of entity <bcd_adder>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\BCD_32bit.vhd" into library work
Parsing entity <BCD_32bit>.
Parsing architecture <Behavioral> of entity <bcd_32bit>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\Reg_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Reg_nbit>.
Parsing architecture <Behavioral> of entity <reg_nbit>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\LST.vhd" into library kjb5568_rjl5336_library
Parsing entity <LST>.
Parsing architecture <structural> of entity <lst>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\kjb5568_rjl5336_library\Counter_nbit.vhd" into library kjb5568_rjl5336_library
Parsing entity <Counter_nbit>.
Parsing architecture <Behavioral> of entity <counter_nbit>.
Parsing VHDL file "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" into library work
Parsing entity <Multiplier>.
Parsing architecture <Behavioral> of entity <multiplier>.
ERROR:HDLCompiler:32 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 61: <product_int_low> is already declared in this region.
ERROR:HDLCompiler:69 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 211: <product_int_high> is not declared.
ERROR:HDLCompiler:192 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 211: Actual of formal out port sum cannot be an expression
ERROR:HDLCompiler:69 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 215: <product_int_high> is not declared.
WARNING:HDLCompiler:946 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 225: Actual for formal port load is neither a static name nor a globally static expression
ERROR:HDLCompiler:854 - "C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd" Line 34: Unit <behavioral> ignored due to previous errors.
VHDL file C:\Users\kalvi_000\Desktop\Lab10\lab10_kjb5568_rjl5336\Multiplier.vhd ignored due to errors
--> 

Total memory usage is 287916 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

