# Memory-design-Verilog
#Verilog code and testbench for 1KB memory
