{"vcs1":{"timestamp_begin":1731594568.486743053, "rt":1.87, "ut":0.65, "st":0.23}}
{"vcselab":{"timestamp_begin":1731594570.437949105, "rt":1.21, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1731594571.723995504, "rt":0.38, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731594567.833776252}
{"VCS_COMP_START_TIME": 1731594567.833776252}
{"VCS_COMP_END_TIME": 1731594621.966001346}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D9"}
{"vcs1": {"peak_mem": 332956}}
{"stitch_vcselab": {"peak_mem": 231560}}
