# he_accel
```
set_part {xc7z020clg400-1} -tool vivado
create_clock -period 10 -name default
set_directive_pipeline "top_function/top_function_label0"
```

## Design

<img src="https://raw.githubusercontent.com/coolhill/he_accel/master/goal.PNG">
https://www.xilinx.com/support/documentation/application_notes/xapp1170-zynq-hls.pdf
