Timing Analyzer report for simple_operations
Fri Aug 28 23:24:57 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; simple_operations                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   0.7%      ;
;     Processors 4-6         ;   0.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 148.35 MHz ; 148.35 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -5.741 ; -296.086           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.352 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -203.159                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.741 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 6.705      ;
; -5.118 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 5.680      ;
; -4.954 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 5.516      ;
; -4.854 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 5.416      ;
; -4.822 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 5.384      ;
; -4.671 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 5.648      ;
; -4.571 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 5.548      ;
; -4.265 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.827      ;
; -4.140 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.473      ;
; -4.123 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.456      ;
; -3.945 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.507      ;
; -3.929 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.262      ;
; -3.922 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.255      ;
; -3.848 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.181      ;
; -3.827 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 5.160      ;
; -3.660 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.222      ;
; -3.580 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 4.913      ;
; -3.560 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 4.893      ;
; -3.555 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.117      ;
; -3.550 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.112      ;
; -3.544 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.436     ; 4.106      ;
; -3.517 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.448      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.515 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.434      ;
; -3.500 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.431      ;
; -3.389 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.295      ; 4.722      ;
; -3.317 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.248      ;
; -3.313 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.244      ;
; -3.306 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.237      ;
; -3.299 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.230      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.295 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.214      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.213      ;
; -3.269 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.819      ;
; -3.253 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.184      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.247 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 4.166      ;
; -3.246 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.796      ;
; -3.244 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.794      ;
; -3.243 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.448     ; 3.793      ;
; -3.236 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.167      ;
; -3.225 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.156      ;
; -3.204 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.135      ;
; -3.185 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.116      ;
; -3.181 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.112      ;
; -3.106 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.037      ;
; -3.099 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 4.030      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
; -3.070 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 3.989      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.449      ; 1.023      ;
; 0.356 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.449      ; 1.027      ;
; 0.357 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.018      ;
; 0.366 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.449      ; 1.037      ;
; 0.379 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.040      ;
; 0.382 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.043      ;
; 0.389 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.050      ;
; 0.396 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.057      ;
; 0.402 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.063      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.067      ;
; 0.409 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.674      ;
; 0.412 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.439      ; 1.073      ;
; 0.428 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.693      ;
; 0.453 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.718      ;
; 0.455 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.719      ;
; 0.469 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.734      ;
; 0.471 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.736      ;
; 0.475 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.740      ;
; 0.477 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.741      ;
; 0.484 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.748      ;
; 0.557 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.512      ; 1.255      ;
; 0.589 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup         ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.854      ;
; 0.603 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.868      ;
; 0.618 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.454      ; 1.294      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.902      ;
; 0.643 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.910      ;
; 0.647 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.914      ;
; 0.651 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.916      ;
; 0.653 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.510      ; 1.349      ;
; 0.653 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.918      ;
; 0.656 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.447      ; 1.326      ;
; 0.658 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.447      ; 1.327      ;
; 0.659 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.927      ;
; 0.663 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.931      ;
; 0.666 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.931      ;
; 0.667 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.936      ;
; 0.672 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.937      ;
; 0.674 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.939      ;
; 0.674 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.939      ;
; 0.678 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.510      ; 1.374      ;
; 0.690 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.954      ;
; 0.691 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.956      ;
; 0.692 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.956      ;
; 0.693 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.957      ;
; 0.693 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 0.957      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 163.69 MHz ; 163.69 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -5.109 ; -260.285          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.355 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -202.807                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.109 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 6.067      ;
; -4.492 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 5.104      ;
; -4.405 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 5.017      ;
; -4.289 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.901      ;
; -4.260 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.872      ;
; -4.142 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 5.133      ;
; -3.997 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 4.988      ;
; -3.752 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.364      ;
; -3.696 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.984      ;
; -3.685 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.973      ;
; -3.499 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 4.111      ;
; -3.468 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.756      ;
; -3.463 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.751      ;
; -3.417 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.705      ;
; -3.362 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.650      ;
; -3.239 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 3.851      ;
; -3.199 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.487      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.171 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 4.099      ;
; -3.149 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 3.761      ;
; -3.144 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 3.756      ;
; -3.139 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.387     ; 3.751      ;
; -3.137 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.425      ;
; -3.079 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.021      ;
; -3.068 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.010      ;
; -2.980 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.258      ; 4.268      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.978 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.906      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.973 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.901      ;
; -2.928 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.870      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.923 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.851      ;
; -2.917 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.859      ;
; -2.879 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.477      ;
; -2.857 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.455      ;
; -2.856 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.454      ;
; -2.855 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.401     ; 3.453      ;
; -2.851 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.793      ;
; -2.847 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.789      ;
; -2.846 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.788      ;
; -2.836 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.778      ;
; -2.812 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.754      ;
; -2.801 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.743      ;
; -2.800 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 3.742      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
; -2.765 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 3.693      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.597      ;
; 0.358 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.403      ; 0.962      ;
; 0.361 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.952      ;
; 0.362 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.403      ; 0.966      ;
; 0.366 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.608      ;
; 0.373 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.403      ; 0.977      ;
; 0.374 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.965      ;
; 0.374 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.965      ;
; 0.386 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.977      ;
; 0.387 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.628      ;
; 0.393 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.984      ;
; 0.398 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.989      ;
; 0.406 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 0.997      ;
; 0.410 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.651      ;
; 0.413 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.390      ; 1.004      ;
; 0.419 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.660      ;
; 0.428 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.669      ;
; 0.434 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.676      ;
; 0.437 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.679      ;
; 0.439 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.680      ;
; 0.449 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.690      ;
; 0.493 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.465      ; 1.129      ;
; 0.545 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup         ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.786      ;
; 0.551 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.792      ;
; 0.571 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.407      ; 1.179      ;
; 0.582 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.823      ;
; 0.584 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.825      ;
; 0.587 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.828      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.831      ;
; 0.591 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.833      ;
; 0.594 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.835      ;
; 0.596 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.837      ;
; 0.598 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.839      ;
; 0.601 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.843      ;
; 0.604 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.848      ;
; 0.607 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.849      ;
; 0.608 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.463      ; 1.247      ;
; 0.613 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.615 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.856      ;
; 0.615 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.856      ;
; 0.619 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.860      ;
; 0.627 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.401      ; 1.229      ;
; 0.630 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.872      ;
; 0.631 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.401      ; 1.233      ;
; 0.631 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.872      ;
; 0.632 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.873      ;
; 0.633 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.463      ; 1.267      ;
; 0.635 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.877      ;
; 0.637 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.878      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -2.145 ; -81.466           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.143 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -159.688                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.145 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 3.102      ;
; -1.795 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.558      ;
; -1.663 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.426      ;
; -1.659 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.422      ;
; -1.588 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.742      ;
; -1.580 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.734      ;
; -1.559 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.322      ;
; -1.536 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.494      ;
; -1.532 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 2.490      ;
; -1.481 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.635      ;
; -1.478 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.632      ;
; -1.446 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.600      ;
; -1.432 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.586      ;
; -1.381 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[11]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 2.144      ;
; -1.311 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.465      ;
; -1.299 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[2]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.453      ;
; -1.238 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.198      ;
; -1.230 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.190      ;
; -1.213 ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[9]                                                                ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 1.976      ;
; -1.213 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[0]                                                                 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0 ; i_clk        ; i_clk       ; 1.000        ; 0.145      ; 2.367      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.158 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.105      ;
; -1.131 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.091      ;
; -1.128 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.088      ;
; -1.115 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.075      ;
; -1.107 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.067      ;
; -1.102 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.062      ;
; -1.096 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.056      ;
; -1.094 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.054      ;
; -1.082 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.042      ;
; -1.076 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[2]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 1.839      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.069 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 2.016      ;
; -1.047 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 2.007      ;
; -1.039 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[13]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.999      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.032 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.979      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.029 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.976      ;
; -1.025 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[3]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 1.788      ;
; -1.022 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[1]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 1.785      ;
; -1.016 ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; uart:uart_unit|uart_tx:transmitter|r_tx_data[0]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.224     ; 1.779      ;
; -1.008 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.968      ;
; -1.005 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.965      ;
; -0.995 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[4]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.955      ;
; -0.992 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.952      ;
; -0.988 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; 0.168      ; 2.143      ;
; -0.980 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[21]                                                               ; i_clk        ; i_clk       ; 1.000        ; 0.168      ; 2.135      ;
; -0.975 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; 0.168      ; 2.130      ;
; -0.973 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.933      ;
; -0.967 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[8]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                               ; i_clk        ; i_clk       ; 1.000        ; 0.168      ; 2.122      ;
; -0.961 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[23]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.921      ;
; -0.960 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[15]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.920      ;
; -0.959 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[6]                                                                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[17]                                                               ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 1.919      ;
; -0.953 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                        ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.900      ;
; -0.953 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 1.900      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.483      ;
; 0.144 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.484      ;
; 0.146 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.236      ; 0.486      ;
; 0.152 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.477      ;
; 0.161 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.488      ;
; 0.169 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.495      ;
; 0.173 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 0.000        ; 0.221      ; 0.499      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_rx_dv                     ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|o_tx_serial              ; uart:uart_unit|uart_tx:transmitter|o_tx_serial                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[0]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[1]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[2]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[3]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[4]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[5]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle         ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_idle                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit  ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_stop_bit                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]           ; uart:uart_unit|uart_tx:transmitter|r_bit_index[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit     ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_stop_bit                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]              ; uart:uart_unit|uart_rx:receiver|r_bit_index[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.314      ;
; 0.194 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.317      ;
; 0.203 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.327      ;
; 0.210 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle            ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.335      ;
; 0.213 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.336      ;
; 0.214 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.338      ;
; 0.215 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[3]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[7]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.338      ;
; 0.220 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.344      ;
; 0.222 ; uart:uart_unit|uart_rx:receiver|r_rx_data                   ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_data_bits                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.347      ;
; 0.247 ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[19]    ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[19]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.243      ; 0.574      ;
; 0.260 ; uart:uart_unit|fifo:fifo_tx|r_rd_index[1]                   ; uart:uart_unit|fifo:fifo_tx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.242      ; 0.606      ;
; 0.263 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_cleanup         ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_idle                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; uart:uart_unit|uart_rx:receiver|r_rx_data_r                 ; uart:uart_unit|uart_rx:receiver|r_rx_data                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.389      ;
; 0.279 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[6]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[21]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.603      ;
; 0.285 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[3]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.409      ;
; 0.287 ; uart:uart_unit|uart_rx:receiver|r_rx_byte[7]                ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[23]                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.240      ; 0.611      ;
; 0.291 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[1]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.414      ;
; 0.292 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[1]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.234      ; 0.630      ;
; 0.292 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[5]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[2]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[2]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.234      ; 0.631      ;
; 0.294 ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[1]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.418      ;
; 0.295 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|r_fifo_data_rtl_0_bypass[1]                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[4]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[3]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[5]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[10]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[18]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[4]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[22]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[6]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[24]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[7]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[6]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[7]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[4]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.420      ;
; 0.298 ; uart:uart_unit|fifo:fifo_tx|r_fifo_data_rtl_0_bypass[20]    ; uart:uart_unit|uart_tx:transmitter|r_tx_data[5]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.422      ;
; 0.300 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[11]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.423      ;
; 0.302 ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[2]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]          ; uart:uart_unit|uart_tx:transmitter|r_clk_count[12]                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[2]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[9]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]           ; uart:uart_unit|uart_tx:transmitter|r_clk_count[8]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.428      ;
; 0.306 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_rx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.429      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[7]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[0]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[5]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[9]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; uart:uart_unit|uart_rx:receiver|r_sm_main.s_rx_start_bit    ; uart:uart_unit|uart_rx:receiver|r_rx_dv                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[3]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[4]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[10]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[11]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; uart:uart_unit|fifo:fifo_rx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_rx|altsyncram:r_fifo_data_rtl_0|altsyncram_noh1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.234      ; 0.646      ;
; 0.308 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[6]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]              ; uart:uart_unit|uart_rx:receiver|r_clk_count[8]                                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.432      ;
; 0.312 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[3]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                 ; uart:uart_unit|fifo:fifo_tx|r_fifo_count[1]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.039      ; 0.435      ;
; 0.319 ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]             ; uart:uart_unit|uart_rx:receiver|r_clk_count[12]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.443      ;
; 0.319 ; uart:uart_unit|fifo:fifo_tx|r_wr_index[0]                   ; uart:uart_unit|fifo:fifo_tx|r_wr_index[1]                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.443      ;
; 0.319 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_start_bit ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.443      ;
; 0.324 ; uart:uart_unit|uart_tx:transmitter|r_sm_main.s_tx_data_bits ; uart:uart_unit|uart_tx:transmitter|r_bit_index[0]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.040      ; 0.448      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.741   ; 0.143 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -5.741   ; 0.143 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -296.086 ; 0.0   ; 0.0      ; 0.0     ; -203.159            ;
;  i_clk           ; -296.086 ; 0.000 ; N/A      ; N/A     ; -203.159            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_rx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_rx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_tx_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rst                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rd_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rst_sync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_wr_tx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_rx                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_rx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_rx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_tx_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_tx_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2925     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 2925     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 66    ; 66   ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 117   ; 117  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rd_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_wr_tx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_rd_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rst_sync ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_rx       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_wr_tx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_rx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_empty  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_tx_full   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Aug 28 23:24:55 2020
Info: Command: quartus_sta simple_operations -c simple_operations
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'simple_operations.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.741            -296.086 i_clk 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -203.159 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.109            -260.285 i_clk 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -202.807 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.145             -81.466 i_clk 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -159.688 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Fri Aug 28 23:24:57 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


