#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Mon Jan 28 15:32:10 2019
# Process ID: 4340
# Log file: /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/planAhead_run_2/planAhead.log
# Journal file: /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -28 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/pa.fromHdl.tcl
# create_project -name ripple -dir "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "ripple.ucf" [current_fileset -constrset]
Adding file '/media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/ripple.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ripple.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top ripple $srcset
# add_files [list {ripple.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/ripple.v" into library work
ERROR: [Designutils 20-73] Failed to elaborate HDL design

    while executing
"open_rtl_design -part xc3s500efg320-4"
    (file "/media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/pa.fromHdl.tcl" line 13)
update_compile_order -fileset sim_1
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See /media/ssinghal/480A-D8B5/CS220Labs/Lab3_2/ripple/planAhead_pid4340.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jan 28 15:32:44 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
