Analysis & Synthesis report for DE1_SoC
Wed Feb 25 18:40:51 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[31].m"
 10. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[30].m"
 11. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[29].m"
 12. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[28].m"
 13. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[27].m"
 14. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[26].m"
 15. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[25].m"
 16. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[24].m"
 17. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[23].m"
 18. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[22].m"
 19. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[21].m"
 20. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[20].m"
 21. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[19].m"
 22. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[18].m"
 23. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[17].m"
 24. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[16].m"
 25. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[15].m"
 26. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[14].m"
 27. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[13].m"
 28. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[12].m"
 29. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[11].m"
 30. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[10].m"
 31. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[9].m"
 32. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[8].m"
 33. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[7].m"
 34. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[6].m"
 35. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[5].m"
 36. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[4].m"
 37. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[3].m"
 38. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[2].m"
 39. Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[1].m"
 40. Port Connectivity Checks: "ALU32:alu"
 41. Port Connectivity Checks: "fowarding:fwd|mux2:m4"
 42. Port Connectivity Checks: "fowarding:fwd|mux2:m3"
 43. Port Connectivity Checks: "fowarding:fwd|mux2:m2"
 44. Port Connectivity Checks: "fowarding:fwd|mux2:m1"
 45. Port Connectivity Checks: "regfile:rf|register_32_32bit:r|register_32bit:eachDff[1].r|register_1bit:eachDff[0].r|D_FF:dffb"
 46. Port Connectivity Checks: "comparator6:cp6"
 47. Port Connectivity Checks: "IFU:ifu|InstructionMem:instMem"
 48. Port Connectivity Checks: "IFU:ifu|adder30:add30|addsub1:eachAdd[29].add"
 49. Port Connectivity Checks: "IFU:ifu|adder30:add30|addsub1:add0"
 50. Port Connectivity Checks: "IFU:ifu|mux2x30:branchMux"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 25 18:40:51 2015       ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+
; DFF32.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/DFF32.sv             ;         ;
; zero.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/zero.sv              ;         ;
; SignExtend32.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/SignExtend32.sv      ;         ;
; SignExtend30.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/SignExtend30.sv      ;         ;
; register_32_32bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/register_32_32bit.sv ;         ;
; register_32bit.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/register_32bit.sv    ;         ;
; register_1bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/register_1bit.sv     ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/regfile.sv           ;         ;
; PC.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/PC.sv                ;         ;
; mux8_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux8_1.sv            ;         ;
; mux4_multIn.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux4_multIn.sv       ;         ;
; mux4_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux4_1.sv            ;         ;
; mux32_1.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux32_1.sv           ;         ;
; mux32x32_32.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux32x32_32.sv       ;         ;
; mux2_1.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux2_1.sv            ;         ;
; mux2x5.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux2x5.sv            ;         ;
; mux2x32.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux2x32.sv           ;         ;
; mux2x30.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux2x30.sv           ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/mux2.sv              ;         ;
; InstructionMem.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/InstructionMem.sv    ;         ;
; IFU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/IFU.sv               ;         ;
; D_FF.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/D_FF.sv              ;         ;
; decoder5_32.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/decoder5_32.sv       ;         ;
; decoder3_8.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/decoder3_8.sv        ;         ;
; decoder2_4.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/decoder2_4.sv        ;         ;
; dataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/dataMem.sv           ;         ;
; CPU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/CPU.sv               ;         ;
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/control.sv           ;         ;
; ALU32.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/ALU32.sv             ;         ;
; ALU1.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/ALU1.sv              ;         ;
; addsub1.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/addsub1.sv           ;         ;
; adder30.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/adder30.sv           ;         ;
; DFF5.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/DFF5.sv              ;         ;
; DFF2.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/DFF2.sv              ;         ;
; comparator6.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/comparator6.sv       ;         ;
; comparator32.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/comparator32.sv      ;         ;
; DFF16.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/DFF16.sv             ;         ;
; forwarding.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/forwarding.sv        ;         ;
; fwdTest.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/x5277219/Desktop/Lab4/fwdTest.sv           ;         ;
; data.dat                         ; yes             ; Auto-Found Unspecified File  ; C:/Users/x5277219/Desktop/Lab4/data.dat             ;         ;
; instr.dat                        ; yes             ; Auto-Found Unspecified File  ; C:/Users/x5277219/Desktop/Lab4/instr.dat            ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |CPU                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 2    ; 0            ; |CPU                ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[31].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[30].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[29].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[28].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[27].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[26].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[25].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[24].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[23].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[22].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[21].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[20].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[19].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[18].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[17].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[16].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[15].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[14].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[13].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[12].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[11].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[10].m" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[9].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[8].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[7].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[6].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[5].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[4].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[3].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[2].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu|mux4_multIn:eachMux4[1].m" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; D    ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU32:alu"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; NG   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; C    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "fowarding:fwd|mux2:m4" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; d1   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "fowarding:fwd|mux2:m3" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; d1   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "fowarding:fwd|mux2:m2" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; d1   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "fowarding:fwd|mux2:m1" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; d1   ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:rf|register_32_32bit:r|register_32bit:eachDff[1].r|register_1bit:eachDff[0].r|D_FF:dffb" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                          ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                                                                     ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "comparator6:cp6" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; B[5..3] ; Input ; Info     ; Stuck at GND   ;
; B[2]    ; Input ; Info     ; Stuck at VCC   ;
; B[1]    ; Input ; Info     ; Stuck at GND   ;
; B[0]    ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "IFU:ifu|InstructionMem:instMem" ;
+---------------+-------+----------+-------------------------+
; Port          ; Type  ; Severity ; Details                 ;
+---------------+-------+----------+-------------------------+
; address[1..0] ; Input ; Info     ; Stuck at GND            ;
+---------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IFU:ifu|adder30:add30|addsub1:eachAdd[29].add"                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "IFU:ifu|adder30:add30|addsub1:add0" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; Ci   ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "IFU:ifu|mux2x30:branchMux" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; A    ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Feb 25 18:40:41 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dff32.sv
    Info (12023): Found entity 1: DFF32
Info (12021): Found 1 design units, including 1 entities, in source file zero.sv
    Info (12023): Found entity 1: zero
Info (12021): Found 1 design units, including 1 entities, in source file signextend32.sv
    Info (12023): Found entity 1: SignExtend32
Info (12021): Found 1 design units, including 1 entities, in source file signextend30.sv
    Info (12023): Found entity 1: SignExtend30
Info (12021): Found 2 design units, including 2 entities, in source file register_32_32bit.sv
    Info (12023): Found entity 1: register_32_32bit
    Info (12023): Found entity 2: register_32_32bit_testbench
Info (12021): Found 2 design units, including 2 entities, in source file register_32bit.sv
    Info (12023): Found entity 1: register_32bit
    Info (12023): Found entity 2: register_32bit_testbench
Info (12021): Found 2 design units, including 2 entities, in source file register_1bit.sv
    Info (12023): Found entity 1: register_1bit
    Info (12023): Found entity 2: register_1bit_testbench
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: regfile_testbench
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 2 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1
    Info (12023): Found entity 2: mux8_1_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux4_multin.sv
    Info (12023): Found entity 1: mux4_multIn
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1
    Info (12023): Found entity 2: mux4_1_testbench
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1
    Info (12023): Found entity 2: mux32_1_testbench
Info (12021): Found 2 design units, including 2 entities, in source file mux32x32_32.sv
    Info (12023): Found entity 1: mux32x32_32
    Info (12023): Found entity 2: mux32x32_32_testbench
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1
    Info (12023): Found entity 2: mux2_1_testbench
Info (12021): Found 1 design units, including 1 entities, in source file mux2x5.sv
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 1 design units, including 1 entities, in source file mux2x32.sv
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file mux2x30.sv
    Info (12023): Found entity 1: mux2x30
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file instructionmem.sv
    Info (12023): Found entity 1: InstructionMem
Info (12021): Found 1 design units, including 1 entities, in source file ifu.sv
    Info (12023): Found entity 1: IFU
Info (12021): Found 2 design units, including 2 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF
    Info (12023): Found entity 2: dtest
Info (12021): Found 2 design units, including 2 entities, in source file decoder5_32.sv
    Info (12023): Found entity 1: decoder5_32
    Info (12023): Found entity 2: decoder5_32_testbench
Info (12021): Found 2 design units, including 2 entities, in source file decoder3_8.sv
    Info (12023): Found entity 1: decoder3_8
    Info (12023): Found entity 2: decoder3_8_testbench
Info (12021): Found 2 design units, including 2 entities, in source file decoder2_4.sv
    Info (12023): Found entity 1: decoder2_4
    Info (12023): Found entity 2: decoder2_4_testbench
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: dataMem
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU
    Info (12023): Found entity 2: cpu_tb
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file alu32.sv
    Info (12023): Found entity 1: ALU32
Info (12021): Found 1 design units, including 1 entities, in source file alu1.sv
    Info (12023): Found entity 1: ALU1
Info (12021): Found 1 design units, including 1 entities, in source file addsub1.sv
    Info (12023): Found entity 1: addsub1
Info (12021): Found 1 design units, including 1 entities, in source file adder30.sv
    Info (12023): Found entity 1: adder30
Info (12021): Found 1 design units, including 1 entities, in source file dff5.sv
    Info (12023): Found entity 1: DFF5
Warning (12090): Entity "DFF2" obtained from "DFF2.sv" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file dff2.sv
    Info (12023): Found entity 1: DFF2
Info (12021): Found 1 design units, including 1 entities, in source file comparator6.sv
    Info (12023): Found entity 1: comparator6
Info (12021): Found 1 design units, including 1 entities, in source file comparator32.sv
    Info (12023): Found entity 1: comparator32
Info (12021): Found 1 design units, including 1 entities, in source file dff16.sv
    Info (12023): Found entity 1: DFF16
Info (12021): Found 1 design units, including 1 entities, in source file forwarding.sv
    Info (12023): Found entity 1: fowarding
Info (12021): Found 1 design units, including 1 entities, in source file fwdtest.sv
    Info (12023): Found entity 1: fwdTest
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "IFU" for hierarchy "IFU:ifu"
Info (12128): Elaborating entity "SignExtend30" for hierarchy "IFU:ifu|SignExtend30:se"
Info (12128): Elaborating entity "mux2x30" for hierarchy "IFU:ifu|mux2x30:branchMux"
Info (12128): Elaborating entity "mux2" for hierarchy "IFU:ifu|mux2x30:branchMux|mux2:eachMux2[0].m"
Info (12128): Elaborating entity "adder30" for hierarchy "IFU:ifu|adder30:add30"
Info (12128): Elaborating entity "addsub1" for hierarchy "IFU:ifu|adder30:add30|addsub1:add0"
Info (12128): Elaborating entity "PC" for hierarchy "IFU:ifu|PC:pc"
Info (12128): Elaborating entity "D_FF" for hierarchy "IFU:ifu|PC:pc|D_FF:eachDFF[0].df"
Info (12128): Elaborating entity "InstructionMem" for hierarchy "IFU:ifu|InstructionMem:instMem"
Warning (10850): Verilog HDL warning at InstructionMem.sv(46): number of words (23) in memory file does not match the number of elements in the address range [0:1023]
Info (12128): Elaborating entity "comparator6" for hierarchy "comparator6:cp6"
Info (12128): Elaborating entity "DFF32" for hierarchy "DFF32:stage1InstDFF32"
Info (12128): Elaborating entity "DFF16" for hierarchy "DFF16:stage1Imm16DFF16"
Info (12128): Elaborating entity "mux2x5" for hierarchy "mux2x5:RegDstMux"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:rf"
Info (12128): Elaborating entity "decoder5_32" for hierarchy "regfile:rf|decoder5_32:dec"
Info (12128): Elaborating entity "decoder2_4" for hierarchy "regfile:rf|decoder5_32:dec|decoder2_4:d0"
Info (12128): Elaborating entity "decoder3_8" for hierarchy "regfile:rf|decoder5_32:dec|decoder3_8:d1"
Info (12128): Elaborating entity "register_32_32bit" for hierarchy "regfile:rf|register_32_32bit:r"
Info (12128): Elaborating entity "register_32bit" for hierarchy "regfile:rf|register_32_32bit:r|register_32bit:eachDff[1].r"
Info (12128): Elaborating entity "register_1bit" for hierarchy "regfile:rf|register_32_32bit:r|register_32bit:eachDff[1].r|register_1bit:eachDff[0].r"
Info (12128): Elaborating entity "mux2_1" for hierarchy "regfile:rf|register_32_32bit:r|register_32bit:eachDff[1].r|register_1bit:eachDff[0].r|mux2_1:m"
Info (12128): Elaborating entity "mux32x32_32" for hierarchy "regfile:rf|mux32x32_32:m0"
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:rf|mux32x32_32:m0|mux32_1:eachMux[0].m"
Info (12128): Elaborating entity "mux8_1" for hierarchy "regfile:rf|mux32x32_32:m0|mux32_1:eachMux[0].m|mux8_1:m0"
Info (12128): Elaborating entity "mux4_1" for hierarchy "regfile:rf|mux32x32_32:m0|mux32_1:eachMux[0].m|mux8_1:m0|mux4_1:m0"
Info (12128): Elaborating entity "control" for hierarchy "control:c"
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "MemToReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "RegWr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "MemWr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "Jump", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "JumpRs", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "ALUcntrl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "noRs", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at control.sv(18): inferring latch(es) for variable "noRt", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "noRt" at control.sv(18)
Info (10041): Inferred latch for "noRs" at control.sv(18)
Info (10041): Inferred latch for "ALUcntrl[0]" at control.sv(18)
Info (10041): Inferred latch for "ALUcntrl[1]" at control.sv(18)
Info (10041): Inferred latch for "JumpRs" at control.sv(18)
Info (10041): Inferred latch for "Jump" at control.sv(18)
Info (10041): Inferred latch for "MemWr" at control.sv(18)
Info (10041): Inferred latch for "RegWr" at control.sv(18)
Info (10041): Inferred latch for "MemToReg" at control.sv(18)
Info (10041): Inferred latch for "ALUSrc" at control.sv(18)
Info (10041): Inferred latch for "RegDst" at control.sv(18)
Info (12128): Elaborating entity "SignExtend32" for hierarchy "SignExtend32:se"
Info (12128): Elaborating entity "mux2x32" for hierarchy "mux2x32:ALUSrcMux"
Info (12128): Elaborating entity "fowarding" for hierarchy "fowarding:fwd"
Info (12128): Elaborating entity "fwdTest" for hierarchy "fowarding:fwd|fwdTest:ftRs"
Info (12128): Elaborating entity "comparator32" for hierarchy "comparator32:cp32"
Info (12128): Elaborating entity "DFF5" for hierarchy "DFF5:stage2WriteDstDFF5"
Info (12128): Elaborating entity "DFF2" for hierarchy "DFF2:stage2ALUctrlDFF2"
Info (12128): Elaborating entity "ALU32" for hierarchy "ALU32:alu"
Info (12128): Elaborating entity "ALU1" for hierarchy "ALU32:alu|ALU1:ALU"
Info (12128): Elaborating entity "mux4_multIn" for hierarchy "ALU32:alu|ALU1:ALU|mux4_multIn:m2"
Info (12128): Elaborating entity "zero" for hierarchy "ALU32:alu|zero:z1"
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dm"
Warning (10850): Verilog HDL warning at dataMem.sv(55): number of words (0) in memory file does not match the number of elements in the address range [0:1023]
Warning (10855): Verilog HDL warning at dataMem.sv(54): initial value for variable datamem should be constant
Info (144001): Generated suppressed messages file C:/Users/x5277219/Desktop/Lab4/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Wed Feb 25 18:40:52 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/x5277219/Desktop/Lab4/output_files/DE1_SoC.map.smsg.


