INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizheng/Desktop/VivadoLab/LAB5/lab5/KeyBoardReceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyBoardReceiver
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizheng/Desktop/VivadoLab/LAB5/project_5/project_5.srcs/sources_1/new/KeyboardSent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyBoardSend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lizheng/Desktop/VivadoLab/LAB5/project_5/project_5.srcs/sim_1/new/KeyboardReceiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyBoardReceiver_tb
WARNING: [VRFC 10-3248] data object 'ready' is already declared [C:/Users/lizheng/Desktop/VivadoLab/LAB5/project_5/project_5.srcs/sim_1/new/KeyboardReceiver_tb.v:29]
WARNING: [VRFC 10-3703] second declaration of 'ready' ignored [C:/Users/lizheng/Desktop/VivadoLab/LAB5/project_5/project_5.srcs/sim_1/new/KeyboardReceiver_tb.v:29]
