$date
	Mon Dec 22 11:29:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_tb $end
$var wire 1 ! s_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ s_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ s_in $end
$var wire 1 ! s_out $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
0#
0"
x!
$end
#5
bx0 %
1"
#10
0"
1$
#15
bx01 %
1"
#20
0"
0$
#25
bx010 %
1"
#30
0"
1$
#35
0!
b101 %
1"
#40
0"
0$
#45
1!
b1010 %
1"
#50
0"
1$
#55
0!
b101 %
1"
#60
0"
