

================================================================
== Vivado HLS Report for 'sunzilog_convert_to_zs'
================================================================
* Date:           Thu Jul  2 18:09:55 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   24|   24|   24|   24|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%up_curregs_addr = getelementptr [100 x i32]* %up_curregs, i64 0, i64 0" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70]   --->   Operation 26 'getelementptr' 'up_curregs_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70]   --->   Operation 27 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 28 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:71]   --->   Operation 28 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 29 [2/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 29 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 30 [1/2] (2.66ns)   --->   "%up_curregs_load = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 30 'load' 'up_curregs_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 31 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74]   --->   Operation 31 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 32 [2/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 32 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 5.32>
ST_6 : Operation 33 [1/2] (2.66ns)   --->   "%up_curregs_load_1 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 33 'load' 'up_curregs_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 34 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_1, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%brg_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %brg)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:66]   --->   Operation 35 'read' 'brg_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i32 %brg_read to i8" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 36 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i8 %trunc_ln76 to i32" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 37 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln76, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %brg_read, i32 8, i32 15)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 39 'partselect' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i8 %trunc_ln77_1 to i32" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 40 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (2.66ns)   --->   "store volatile i32 %zext_ln77, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 42 [1/1] (2.66ns)   --->   "store volatile i32 0, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:78]   --->   Operation 42 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 43 [2/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 43 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 5.32>
ST_11 : Operation 44 [1/2] (2.66ns)   --->   "%up_curregs_load_2 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 44 'load' 'up_curregs_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 45 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_2, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 46 [2/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 46 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 47 [1/2] (2.66ns)   --->   "%up_curregs_load_3 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 47 'load' 'up_curregs_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 48 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_3, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 49 [2/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 49 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 15 <SV = 14> <Delay = 5.32>
ST_15 : Operation 50 [1/2] (2.66ns)   --->   "%up_curregs_load_4 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 50 'load' 'up_curregs_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 51 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_4, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101]   --->   Operation 51 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 52 [2/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 52 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 16> <Delay = 5.32>
ST_17 : Operation 53 [1/2] (2.66ns)   --->   "%up_curregs_load_5 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 53 'load' 'up_curregs_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 54 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_5, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 18 <SV = 17> <Delay = 2.66>
ST_18 : Operation 55 [2/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 55 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 19 <SV = 18> <Delay = 5.32>
ST_19 : Operation 56 [1/2] (2.66ns)   --->   "%up_curregs_load_6 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 56 'load' 'up_curregs_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %up_curregs_load_6, i32 4, i32 31)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 57 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %up_curregs_load_6 to i2" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 59 [1/1] (0.00ns)   --->   "%and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i28.i2.i2(i28 %tmp, i2 0, i2 %trunc_ln106)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 59 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 60 [1/1] (2.66ns)   --->   "store volatile i32 %and_ln, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 20 <SV = 19> <Delay = 2.66>
ST_20 : Operation 61 [2/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 61 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 21 <SV = 20> <Delay = 5.32>
ST_21 : Operation 62 [1/2] (2.66ns)   --->   "%up_curregs_load_7 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 62 'load' 'up_curregs_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_21 : Operation 63 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_7, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 22 <SV = 21> <Delay = 2.66>
ST_22 : Operation 64 [2/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 64 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 23 <SV = 22> <Delay = 5.32>
ST_23 : Operation 65 [1/2] (2.66ns)   --->   "%up_curregs_load_8 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 65 'load' 'up_curregs_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 66 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_8, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 24 <SV = 23> <Delay = 2.66>
ST_24 : Operation 67 [2/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 67 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 0)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:126]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 5.32>
ST_25 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %up_curregs), !map !230"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_parity_mask), !map !236"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_read_status_mask), !map !240"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %up_port_ignore_status_mask), !map !244"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cflag), !map !248"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iflag), !map !254"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %brg), !map !258"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @sunzilog_convert_to_s) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_parity_mask, i32 255)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:103]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 78 [1/2] (2.66ns)   --->   "%up_curregs_load_9 = load volatile i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 78 'load' 'up_curregs_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 79 [1/1] (2.66ns)   --->   "store volatile i32 %up_curregs_load_9, i32* %up_curregs_addr, align 4" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116]   --->   Operation 79 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_25 : Operation 80 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_read_status_mask, i32 0)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:120]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %up_port_ignore_status_mask, i32 255)" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:136]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:137]   --->   Operation 82 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('up_curregs_addr', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70) [17]  (0 ns)
	'store' operation ('store_ln70', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:70) of constant 0 on array 'up_curregs' [18]  (2.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln71', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:71) of constant 0 on array 'up_curregs' [19]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74) on array 'up_curregs' [20]  (2.66 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74) on array 'up_curregs' [20]  (2.66 ns)
	'store' operation ('store_ln74', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74) of variable 'up_curregs_load', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:74 on array 'up_curregs' [21]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_1', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75) on array 'up_curregs' [22]  (2.66 ns)

 <State 6>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_1', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75) on array 'up_curregs' [22]  (2.66 ns)
	'store' operation ('store_ln75', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75) of variable 'up_curregs_load_1', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:75 on array 'up_curregs' [23]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	wire read on port 'brg' (extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:66) [16]  (0 ns)
	'store' operation ('store_ln76', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76) of variable 'zext_ln76', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:76 on array 'up_curregs' [26]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln77', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77) of variable 'zext_ln77', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:77 on array 'up_curregs' [29]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln78', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:78) of constant 0 on array 'up_curregs' [30]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_2', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81) on array 'up_curregs' [31]  (2.66 ns)

 <State 11>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_2', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81) on array 'up_curregs' [31]  (2.66 ns)
	'store' operation ('store_ln81', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81) of variable 'up_curregs_load_2', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:81 on array 'up_curregs' [32]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_3', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82) on array 'up_curregs' [33]  (2.66 ns)

 <State 13>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_3', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82) on array 'up_curregs' [33]  (2.66 ns)
	'store' operation ('store_ln82', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82) of variable 'up_curregs_load_3', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:82 on array 'up_curregs' [34]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_4', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101) on array 'up_curregs' [35]  (2.66 ns)

 <State 15>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_4', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101) on array 'up_curregs' [35]  (2.66 ns)
	'store' operation ('store_ln101', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101) of variable 'up_curregs_load_4', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:101 on array 'up_curregs' [36]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_5', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102) on array 'up_curregs' [37]  (2.66 ns)

 <State 17>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_5', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102) on array 'up_curregs' [37]  (2.66 ns)
	'store' operation ('store_ln102', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102) of variable 'up_curregs_load_5', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:102 on array 'up_curregs' [38]  (2.66 ns)

 <State 18>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_6', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106) on array 'up_curregs' [40]  (2.66 ns)

 <State 19>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_6', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106) on array 'up_curregs' [40]  (2.66 ns)
	'store' operation ('store_ln106', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106) of variable 'and_ln', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:106 on array 'up_curregs' [44]  (2.66 ns)

 <State 20>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_7', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110) on array 'up_curregs' [45]  (2.66 ns)

 <State 21>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_7', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110) on array 'up_curregs' [45]  (2.66 ns)
	'store' operation ('store_ln110', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110) of variable 'up_curregs_load_7', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:110 on array 'up_curregs' [46]  (2.66 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_8', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114) on array 'up_curregs' [47]  (2.66 ns)

 <State 23>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_8', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114) on array 'up_curregs' [47]  (2.66 ns)
	'store' operation ('store_ln114', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114) of variable 'up_curregs_load_8', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:114 on array 'up_curregs' [48]  (2.66 ns)

 <State 24>: 2.66ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_9', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116) on array 'up_curregs' [49]  (2.66 ns)

 <State 25>: 5.33ns
The critical path consists of the following:
	'load' operation ('up_curregs_load_9', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116) on array 'up_curregs' [49]  (2.66 ns)
	'store' operation ('store_ln116', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116) of variable 'up_curregs_load_9', extr_.linuxdriversttyserialsunzilog.c_sunzilog_convert_to_zs_with_main.c:116 on array 'up_curregs' [50]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
