Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 20:22:56 2019
| Host         : AsusZenBookOssi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodOLED_timing_summary_routed.rpt -pb PmodOLED_timing_summary_routed.pb -rpx PmodOLED_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodOLED
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.160        0.000                      0                  595        0.070        0.000                      0                  595        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.160        0.000                      0                  595        0.070        0.000                      0                  595        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 Mario/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_spi_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.698ns (31.014%)  route 3.777ns (68.986%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.719     5.322    Mario/CLK_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  Mario/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  Mario/temp_addr_reg[9]/Q
                         net (fo=10, routed)          1.335     7.075    Mario/addra[9]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.329     7.404 f  Mario/temp_spi_data[4]_i_13/O
                         net (fo=2, routed)           0.525     7.929    Mario/temp_spi_data[4]_i_13_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.327     8.256 r  Mario/temp_spi_data[1]_i_7/O
                         net (fo=1, routed)           0.726     8.982    Mario/temp_spi_data[1]_i_7_n_0
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.106 r  Mario/temp_spi_data[1]_i_3/O
                         net (fo=1, routed)           0.000     9.106    Mario/temp_spi_data[1]_i_3_n_0
    SLICE_X6Y86          MUXF7 (Prop_muxf7_I0_O)      0.209     9.315 r  Mario/temp_spi_data_reg[1]_i_2/O
                         net (fo=1, routed)           0.722    10.038    Mario/temp_spi_data_reg[1]_i_2_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.290    10.328 r  Mario/temp_spi_data[1]_i_1__0/O
                         net (fo=1, routed)           0.469    10.797    Mario/temp_spi_data[1]
    SLICE_X5Y85          FDRE                                         r  Mario/temp_spi_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.598    15.021    Mario/CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  Mario/temp_spi_data_reg[1]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.305    14.956    Mario/temp_spi_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 Mario/current_screen_reg[3,1]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 3.292ns (59.491%)  route 2.242ns (40.509%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.737 r  Mario/current_screen_reg[3,1]/DOADO[4]
                         net (fo=1, routed)           0.942     8.680    Mario/current_screen_reg[3,1]__0[4]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.150     8.830 r  Mario/temp_char[4]_i_12/O
                         net (fo=1, routed)           0.859     9.689    Mario/temp_char[4]_i_12_n_0
    SLICE_X9Y82          LUT5 (Prop_lut5_I2_O)        0.356    10.045 r  Mario/temp_char[4]_i_5/O
                         net (fo=1, routed)           0.440    10.485    Mario/temp_char[4]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.332    10.817 r  Mario/temp_char[4]_i_1/O
                         net (fo=1, routed)           0.000    10.817    Mario/temp_char[4]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  Mario/temp_char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.518    14.941    Mario/CLK_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  Mario/temp_char_reg[4]/C
                         clock pessimism              0.277    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)        0.029    15.211    Mario/temp_char_reg[4]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 Mario/current_screen_reg[3,1]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 2.826ns (51.100%)  route 2.704ns (48.900%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.737 r  Mario/current_screen_reg[3,1]/DOADO[5]
                         net (fo=1, routed)           1.395     9.132    Mario/current_screen_reg[3,1]__0[5]
    SLICE_X12Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.256 r  Mario/temp_char[5]_i_13/O
                         net (fo=1, routed)           0.670     9.926    Mario/temp_char[5]_i_13_n_0
    SLICE_X12Y81         LUT5 (Prop_lut5_I2_O)        0.124    10.050 r  Mario/temp_char[5]_i_5/O
                         net (fo=1, routed)           0.640    10.689    Mario/temp_char[5]_i_5_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  Mario/temp_char[5]_i_1/O
                         net (fo=1, routed)           0.000    10.813    Mario/temp_char[5]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  Mario/temp_char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.518    14.941    Mario/CLK_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  Mario/temp_char_reg[5]/C
                         clock pessimism              0.277    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)        0.031    15.213    Mario/temp_char_reg[5]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 Mario/current_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_spi_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 1.080ns (20.855%)  route 4.099ns (79.145%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.629     5.232    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.456     5.688 r  Mario/current_state_reg[1]/Q
                         net (fo=100, routed)         2.792     8.479    Mario/current_state[1]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.152     8.631 f  Mario/temp_spi_data[5]_i_3/O
                         net (fo=1, routed)           0.289     8.921    Mario/temp_spi_data[5]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.348     9.269 r  Mario/temp_spi_data[5]_i_1/O
                         net (fo=9, routed)           0.479     9.747    Mario/temp_spi_data[5]_i_1_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.871 r  Mario/temp_spi_data[3]_i_1__0/O
                         net (fo=2, routed)           0.539    10.410    Mario/temp_spi_data[3]_i_1__0_n_0
    SLICE_X3Y88          FDRE                                         r  Mario/temp_spi_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.602    15.025    Mario/CLK_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  Mario/temp_spi_data_reg[2]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    14.819    Mario/temp_spi_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 Mario/current_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_state_reg_rep[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.574ns (28.567%)  route 3.936ns (71.433%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.629     5.232    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.456     5.688 r  Mario/current_state_reg[1]/Q
                         net (fo=100, routed)         1.428     7.116    Mario/current_state[1]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.240 r  Mario/current_state[6]_i_21/O
                         net (fo=1, routed)           0.000     7.240    Mario/current_state[6]_i_21_n_0
    SLICE_X7Y80          MUXF7 (Prop_muxf7_I1_O)      0.217     7.457 r  Mario/current_state_reg[6]_i_15/O
                         net (fo=1, routed)           0.433     7.890    Mario/current_state_reg[6]_i_15_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.299     8.189 r  Mario/current_state[6]_i_12/O
                         net (fo=12, routed)          0.865     9.055    Mario/current_state[6]_i_12_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I4_O)        0.150     9.205 r  Mario/current_state[3]_i_3/O
                         net (fo=1, routed)           0.469     9.674    Mario/current_state[3]_i_3_n_0
    SLICE_X8Y79          LUT5 (Prop_lut5_I3_O)        0.328    10.002 r  Mario/current_state[3]_i_1/O
                         net (fo=4, routed)           0.740    10.742    Mario/current_state[3]_i_1_n_0
    SLICE_X7Y78          FDSE                                         r  Mario/current_state_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.591    15.014    Mario/CLK_IBUF_BUFG
    SLICE_X7Y78          FDSE                                         r  Mario/current_state_reg_rep[3]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDSE (Setup_fdse_C_D)       -0.081    15.156    Mario/current_state_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 Mario/current_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_spi_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.080ns (21.434%)  route 3.959ns (78.566%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.629     5.232    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.456     5.688 r  Mario/current_state_reg[1]/Q
                         net (fo=100, routed)         2.792     8.479    Mario/current_state[1]
    SLICE_X6Y85          LUT4 (Prop_lut4_I1_O)        0.152     8.631 f  Mario/temp_spi_data[5]_i_3/O
                         net (fo=1, routed)           0.289     8.921    Mario/temp_spi_data[5]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.348     9.269 r  Mario/temp_spi_data[5]_i_1/O
                         net (fo=9, routed)           0.479     9.747    Mario/temp_spi_data[5]_i_1_n_0
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     9.871 r  Mario/temp_spi_data[3]_i_1__0/O
                         net (fo=2, routed)           0.399    10.270    Mario/temp_spi_data[3]_i_1__0_n_0
    SLICE_X2Y87          FDRE                                         r  Mario/temp_spi_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.601    15.024    Mario/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  Mario/temp_spi_data_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    14.723    Mario/temp_spi_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.502ns  (required time - arrival time)
  Source:                 Mario/current_screen_reg[3,0]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 3.236ns (59.525%)  route 2.200ns (40.475%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.675     5.277    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.731 r  Mario/current_screen_reg[3,0]/DOADO[1]
                         net (fo=1, routed)           1.217     8.948    Mario/current_screen_reg[3,0]__0[1]
    SLICE_X11Y81         LUT6 (Prop_lut6_I2_O)        0.124     9.072 r  Mario/temp_char[1]_i_20/O
                         net (fo=1, routed)           0.000     9.072    Mario/temp_char[1]_i_20_n_0
    SLICE_X11Y81         MUXF7 (Prop_muxf7_I0_O)      0.238     9.310 r  Mario/temp_char_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     9.310    Mario/temp_char_reg[1]_i_12_n_0
    SLICE_X11Y81         MUXF8 (Prop_muxf8_I0_O)      0.104     9.414 r  Mario/temp_char_reg[1]_i_5/O
                         net (fo=1, routed)           0.983    10.398    Mario/temp_char_reg[1]_i_5_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.316    10.714 r  Mario/temp_char[1]_i_1/O
                         net (fo=1, routed)           0.000    10.714    Mario/temp_char[1]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  Mario/temp_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.519    14.942    Mario/CLK_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  Mario/temp_char_reg[1]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.032    15.215    Mario/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 Mario/current_screen_reg[3,1]/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/temp_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 3.242ns (60.552%)  route 2.112ns (39.448%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.681     5.283    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.737 r  Mario/current_screen_reg[3,1]/DOADO[2]
                         net (fo=1, routed)           1.303     9.040    Mario/current_screen_reg[3,1]__0[2]
    SLICE_X10Y81         LUT5 (Prop_lut5_I1_O)        0.124     9.164 r  Mario/temp_char[2]_i_21/O
                         net (fo=1, routed)           0.000     9.164    Mario/temp_char[2]_i_21_n_0
    SLICE_X10Y81         MUXF7 (Prop_muxf7_I1_O)      0.247     9.411 r  Mario/temp_char_reg[2]_i_12/O
                         net (fo=1, routed)           0.000     9.411    Mario/temp_char_reg[2]_i_12_n_0
    SLICE_X10Y81         MUXF8 (Prop_muxf8_I0_O)      0.098     9.509 r  Mario/temp_char_reg[2]_i_5/O
                         net (fo=1, routed)           0.809    10.318    Mario/temp_char_reg[2]_i_5_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I5_O)        0.319    10.637 r  Mario/temp_char[2]_i_1/O
                         net (fo=1, routed)           0.000    10.637    Mario/temp_char[2]_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  Mario/temp_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.519    14.942    Mario/CLK_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  Mario/temp_char_reg[2]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X9Y85          FDRE (Setup_fdre_C_D)        0.031    15.214    Mario/temp_char_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 Mario/current_state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.265ns  (logic 1.344ns (25.525%)  route 3.921ns (74.475%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.629     5.232    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.456     5.688 r  Mario/current_state_reg[1]/Q
                         net (fo=100, routed)         1.428     7.116    Mario/current_state[1]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.124     7.240 r  Mario/current_state[6]_i_21/O
                         net (fo=1, routed)           0.000     7.240    Mario/current_state[6]_i_21_n_0
    SLICE_X7Y80          MUXF7 (Prop_muxf7_I1_O)      0.217     7.457 r  Mario/current_state_reg[6]_i_15/O
                         net (fo=1, routed)           0.433     7.890    Mario/current_state_reg[6]_i_15_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.299     8.189 r  Mario/current_state[6]_i_12/O
                         net (fo=12, routed)          0.867     9.056    Mario/current_state[6]_i_12_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.124     9.180 r  Mario/current_state[4]_i_2__0/O
                         net (fo=1, routed)           0.432     9.612    Mario/current_state[4]_i_2__0_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124     9.736 r  Mario/current_state[4]_i_1__0/O
                         net (fo=4, routed)           0.761    10.497    Mario/current_state[4]_i_1__0_n_0
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.510    14.933    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg[4]/C
                         clock pessimism              0.299    15.232    
                         clock uncertainty           -0.035    15.196    
    SLICE_X9Y77          FDSE (Setup_fdse_C_D)       -0.081    15.115    Mario/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 Mario/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 1.120ns (20.698%)  route 4.291ns (79.302%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.634     5.237    Mario/CLK_IBUF_BUFG
    SLICE_X8Y80          FDSE                                         r  Mario/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDSE (Prop_fdse_C_Q)         0.518     5.755 f  Mario/current_state_reg[0]/Q
                         net (fo=83, routed)          2.906     8.661    Mario/current_state[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I1_O)        0.152     8.813 r  Mario/FSM_onehot_current_state[1]_i_3/O
                         net (fo=1, routed)           0.711     9.524    Mario/FSM_onehot_current_state[1]_i_3_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.326     9.850 f  Mario/FSM_onehot_current_state[1]_i_2/O
                         net (fo=1, routed)           0.674    10.524    Mario/mario_done
    SLICE_X4Y80          LUT5 (Prop_lut5_I2_O)        0.124    10.648 r  Mario/FSM_onehot_current_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.648    Mario_n_5
    SLICE_X4Y80          FDRE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.592    15.015    CLK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.029    15.267    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  4.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,0]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.619%)  route 0.148ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.563     1.482    Mario/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Mario/current_state_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  Mario/current_state_reg_rep[6]/Q
                         net (fo=1, routed)           0.148     1.794    Mario/current_state_reg_rep_n_0_[6]
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.724    Mario/current_screen_reg[3,0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,0]/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.565     1.484    Mario/CLK_IBUF_BUFG
    SLICE_X9Y77          FDSE                                         r  Mario/current_state_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.141     1.625 r  Mario/current_state_reg_rep[5]/Q
                         net (fo=1, routed)           0.210     1.835    Mario/current_state_reg_rep_n_0_[5]
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.724    Mario/current_screen_reg[3,0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Init/after_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Init/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.698%)  route 0.063ns (25.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.595     1.514    Init/CLK_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  Init/after_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Init/after_state_reg[0]/Q
                         net (fo=2, routed)           0.063     1.718    Init/after_state[0]
    SLICE_X2Y79          LUT6 (Prop_lut6_I3_O)        0.045     1.763 r  Init/current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.763    Init/current_state[0]_i_1__0_n_0
    SLICE_X2Y79          FDSE                                         r  Init/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.866     2.031    Init/CLK_IBUF_BUFG
    SLICE_X2Y79          FDSE                                         r  Init/current_state_reg[0]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X2Y79          FDSE (Hold_fdse_C_D)         0.121     1.648    Init/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[1]__0/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[1,0]/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.885%)  route 0.231ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.563     1.482    Mario/CLK_IBUF_BUFG
    SLICE_X9Y76          FDSE                                         r  Mario/current_state_reg_rep[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDSE (Prop_fdse_C_Q)         0.141     1.623 r  Mario/current_state_reg_rep[1]__0/Q
                         net (fo=1, routed)           0.231     1.855    Mario/current_state_reg_rep[1]__0_n_0
    RAMB18_X0Y32         RAMB18E1                                     r  Mario/current_screen_reg[1,0]/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.881     2.046    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  Mario/current_screen_reg[1,0]/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.729    Mario/current_screen_reg[1,0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[6]__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,1]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    Mario/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  Mario/current_state_reg_rep[6]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Mario/current_state_reg_rep[6]__1/Q
                         net (fo=1, routed)           0.208     1.857    Mario/current_state_reg_rep[6]__1_n_0
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.881     2.046    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    Mario/current_screen_reg[3,1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[6]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[1,0]/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.990%)  route 0.209ns (56.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    Mario/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  Mario/current_state_reg_rep[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.649 r  Mario/current_state_reg_rep[6]__0/Q
                         net (fo=1, routed)           0.209     1.858    Mario/current_state_reg_rep[6]__0_n_0
    RAMB18_X0Y32         RAMB18E1                                     r  Mario/current_screen_reg[1,0]/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.881     2.046    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  Mario/current_screen_reg[1,0]/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    Mario/current_screen_reg[1,0]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,0]/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.112%)  route 0.208ns (55.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.563     1.482    Mario/CLK_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  Mario/current_state_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  Mario/current_state_reg_rep[2]/Q
                         net (fo=1, routed)           0.208     1.854    Mario/current_state_reg_rep_n_0_[2]
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.724    Mario/current_screen_reg[3,0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,0]/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.311%)  route 0.206ns (55.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.565     1.484    Mario/CLK_IBUF_BUFG
    SLICE_X8Y77          FDSE                                         r  Mario/current_state_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDSE (Prop_fdse_C_Q)         0.164     1.648 r  Mario/current_state_reg_rep[0]/Q
                         net (fo=1, routed)           0.206     1.854    Mario/current_state_reg_rep_n_0_[0]
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.724    Mario/current_screen_reg[3,0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[3]__1/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,1]/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.810%)  route 0.210ns (56.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.566     1.485    Mario/CLK_IBUF_BUFG
    SLICE_X8Y79          FDSE                                         r  Mario/current_state_reg_rep[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDSE (Prop_fdse_C_Q)         0.164     1.649 r  Mario/current_state_reg_rep[3]__1/Q
                         net (fo=1, routed)           0.210     1.860    Mario/current_state_reg_rep[3]__1_n_0
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.881     2.046    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y33         RAMB18E1                                     r  Mario/current_screen_reg[3,1]/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.729    Mario/current_screen_reg[3,1]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Mario/current_state_reg_rep[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mario/current_screen_reg[3,0]/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.786%)  route 0.211ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.565     1.484    Mario/CLK_IBUF_BUFG
    SLICE_X8Y77          FDSE                                         r  Mario/current_state_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDSE (Prop_fdse_C_Q)         0.164     1.648 r  Mario/current_state_reg_rep[4]/Q
                         net (fo=1, routed)           0.211     1.859    Mario/current_state_reg_rep_n_0_[4]
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.876     2.041    Mario/CLK_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  Mario/current_screen_reg[3,0]/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.724    Mario/current_screen_reg[3,0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    Mario/current_screen_reg[3,0]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33    Mario/current_screen_reg[3,1]/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    Mario/current_screen_reg[1,0]/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y80     FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y80     FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y80     FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y80     Init/DELAY_COMP/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y74     Init/DELAY_COMP/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y77     Init/DELAY_COMP/ms_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y87    Mario/current_screen_reg[2,2][0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     Mario/current_state_reg_rep[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     Mario/current_state_reg_rep[4]__0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     Mario/current_state_reg_rep[4]__1/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X9Y77     Mario/current_state_reg_rep[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y82    Mario/DELAY_COMP/clk_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y82    Mario/DELAY_COMP/ms_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y82    Mario/DELAY_COMP/ms_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y82    Mario/DELAY_COMP/ms_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y82    Mario/DELAY_COMP/ms_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y82    Mario/current_screen_reg[2,0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82    Mario/current_screen_reg[3,2][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82    Mario/current_screen_reg[3,2][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y82    Mario/current_screen_reg[3,3][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y82    Mario/current_screen_reg[3,4][3]/C



