Flow report for mjl_stratix
Tue May 25 13:24:47 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+--------------------------+------------------------------------------+
; Flow Status              ; Successful - Tue May 25 13:24:47 2010    ;
; Quartus II Version       ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name            ; mjl_stratix                              ;
; Top-level Entity Name    ; calc_top                                 ;
; Family                   ; Stratix                                  ;
; Device                   ; EP1S25F672C6                             ;
; Timing Models            ; Final                                    ;
; Met timing requirements  ; Yes                                      ;
; Total logic elements     ; 541 / 25,660 ( 2 % )                     ;
; Total pins               ; 19 / 474 ( 4 % )                         ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 98,304 / 1,944,576 ( 5 % )               ;
; DSP block 9-bit elements ; 0 / 80 ( 0 % )                           ;
; Total PLLs               ; 1 / 6 ( 17 % )                           ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
+--------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/25/2010 13:22:29 ;
; Main task         ; Compilation         ;
; Revision Name     ; mjl_stratix         ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                ;
+------------------------------------+-----------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                       ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+-----------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 91815334176.127478654920416 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                        ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim (VHDL)             ; <None>        ; --          ; --             ;
; MISC_FILE                          ; mjl_stratix.dpf             ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                    ; --            ; calc_top    ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                      ; --            ; calc_top    ; Top            ;
; TOP_LEVEL_ENTITY                   ; calc_top                    ; mjl_stratix   ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                         ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+-----------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:44     ; 1.0                     ; --                  ; 00:00:39                           ;
; Fitter                  ; 00:00:42     ; 1.5                     ; --                  ; 00:00:41                           ;
; Assembler               ; 00:00:07     ; 1.0                     ; --                  ; 00:00:07                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; --                  ; 00:00:01                           ;
; EDA Netlist Writer      ; 00:00:02     ; 1.0                     ; --                  ; 00:00:01                           ;
; Total                   ; 00:01:36     ; --                      ; --                  ; 00:01:29                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+-------------------------+------------------+---------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+-------------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis    ; ti4              ; Red Hat ; 5          ; x86_64         ;
; Fitter                  ; ti4              ; Red Hat ; 5          ; x86_64         ;
; Assembler               ; ti4              ; Red Hat ; 5          ; x86_64         ;
; Classic Timing Analyzer ; ti4              ; Red Hat ; 5          ; x86_64         ;
; EDA Netlist Writer      ; ti4              ; Red Hat ; 5          ; x86_64         ;
+-------------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off mjl_stratix -c mjl_stratix
quartus_fit --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix
quartus_asm --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix
quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only
quartus_eda --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix



