// Copyright (c) 2026 sankaran
// SPDX-License-Identifier: SHL-0.51
//
// AXI5 fork extension for NSAID-capable interface support.

// AXI5 interface extension with NSAID signals.
interface AXI5_BUS #(
  parameter int unsigned AXI_ADDR_WIDTH = 0,
  parameter int unsigned AXI_DATA_WIDTH = 0,
  parameter int unsigned AXI_ID_WIDTH   = 0,
  parameter int unsigned AXI_USER_WIDTH = 0
);

  localparam int unsigned AXI_STRB_WIDTH = AXI_DATA_WIDTH / 8;

  typedef logic [AXI_ID_WIDTH-1:0]   id_t;
  typedef logic [AXI_ADDR_WIDTH-1:0] addr_t;
  typedef logic [AXI_DATA_WIDTH-1:0] data_t;
  typedef logic [AXI_STRB_WIDTH-1:0] strb_t;
  typedef logic [AXI_USER_WIDTH-1:0] user_t;

  id_t               aw_id;
  addr_t             aw_addr;
  axi_pkg::len_t     aw_len;
  axi_pkg::size_t    aw_size;
  axi_pkg::burst_t   aw_burst;
  logic              aw_lock;
  axi_pkg::cache_t   aw_cache;
  axi_pkg::prot_t    aw_prot;
  axi_pkg::qos_t     aw_qos;
  axi_pkg::region_t  aw_region;
  axi_pkg::atop_t    aw_atop;
  axi_pkg::nsaid_t   aw_nsaid;
  user_t             aw_user;
  logic              aw_valid;
  logic              aw_ready;

  data_t             w_data;
  strb_t             w_strb;
  logic              w_last;
  user_t             w_user;
  logic              w_valid;
  logic              w_ready;

  id_t               b_id;
  axi_pkg::resp_t    b_resp;
  user_t             b_user;
  logic              b_valid;
  logic              b_ready;

  id_t               ar_id;
  addr_t             ar_addr;
  axi_pkg::len_t     ar_len;
  axi_pkg::size_t    ar_size;
  axi_pkg::burst_t   ar_burst;
  logic              ar_lock;
  axi_pkg::cache_t   ar_cache;
  axi_pkg::prot_t    ar_prot;
  axi_pkg::qos_t     ar_qos;
  axi_pkg::region_t  ar_region;
  axi_pkg::nsaid_t   ar_nsaid;
  user_t             ar_user;
  logic              ar_valid;
  logic              ar_ready;

  id_t               r_id;
  data_t             r_data;
  axi_pkg::resp_t    r_resp;
  logic              r_last;
  user_t             r_user;
  logic              r_valid;
  logic              r_ready;

  modport Master (
    output aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_nsaid, aw_user, aw_valid,
    input  aw_ready,
    output w_data, w_strb, w_last, w_user, w_valid,
    input  w_ready,
    input  b_id, b_resp, b_user, b_valid,
    output b_ready,
    output ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_nsaid, ar_user, ar_valid,
    input  ar_ready,
    input  r_id, r_data, r_resp, r_last, r_user, r_valid,
    output r_ready
  );

  modport Slave (
    input  aw_id, aw_addr, aw_len, aw_size, aw_burst, aw_lock, aw_cache, aw_prot, aw_qos, aw_region, aw_atop, aw_nsaid, aw_user, aw_valid,
    output aw_ready,
    input  w_data, w_strb, w_last, w_user, w_valid,
    output w_ready,
    output b_id, b_resp, b_user, b_valid,
    input  b_ready,
    input  ar_id, ar_addr, ar_len, ar_size, ar_burst, ar_lock, ar_cache, ar_prot, ar_qos, ar_region, ar_nsaid, ar_user, ar_valid,
    output ar_ready,
    output r_id, r_data, r_resp, r_last, r_user, r_valid,
    input  r_ready
  );

endinterface
