`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 20.06.2026 13:00:52
// Design Name: 
// Module Name: Immediate_Generator
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module imm_gen(
    input  [31:0] instruction,
    output reg [31:0] imm
);

wire [6:0] opcode = instruction[6:0];

always @(*) begin
    case(opcode)

        // I-type: ADDI, SLTI, ANDI, ORI, XORI, etc.
        7'b0010011,
        // I-type: LW, LH, LB (load)
        7'b0000011,
        // I-type: JALR
        7'b1100111:
            imm = {{20{instruction[31]}}, instruction[31:20]};

        // S-type: SW, SH, SB
        7'b0100011:
            imm = {{20{instruction[31]}}, instruction[31:25], instruction[11:7]};

        // B-type: BEQ, BNE, BLT, BGE
        7'b1100011:
            imm = {{19{instruction[31]}}, instruction[31], instruction[7],
                   instruction[30:25], instruction[11:8], 1'b0};

        // U-type: LUI
        7'b0110111,
        // U-type: AUIPC
        7'b0010111:
            imm = {instruction[31:12], 12'b0};

        // J-type: JAL
        7'b1101111:
            imm = {{11{instruction[31]}}, instruction[31], instruction[19:12],
                   instruction[20], instruction[30:21], 1'b0};

        default: imm = 32'b0;

    endcase
end

endmodule
