<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb3 › regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#define A_SG_CONTROL 0x0</span>

<span class="cp">#define S_CONGMODE    29</span>
<span class="cp">#define V_CONGMODE(x) ((x) &lt;&lt; S_CONGMODE)</span>
<span class="cp">#define F_CONGMODE    V_CONGMODE(1U)</span>

<span class="cp">#define S_TNLFLMODE    28</span>
<span class="cp">#define V_TNLFLMODE(x) ((x) &lt;&lt; S_TNLFLMODE)</span>
<span class="cp">#define F_TNLFLMODE    V_TNLFLMODE(1U)</span>

<span class="cp">#define S_FATLPERREN    27</span>
<span class="cp">#define V_FATLPERREN(x) ((x) &lt;&lt; S_FATLPERREN)</span>
<span class="cp">#define F_FATLPERREN    V_FATLPERREN(1U)</span>

<span class="cp">#define S_DROPPKT    20</span>
<span class="cp">#define V_DROPPKT(x) ((x) &lt;&lt; S_DROPPKT)</span>
<span class="cp">#define F_DROPPKT    V_DROPPKT(1U)</span>

<span class="cp">#define S_EGRGENCTRL    19</span>
<span class="cp">#define V_EGRGENCTRL(x) ((x) &lt;&lt; S_EGRGENCTRL)</span>
<span class="cp">#define F_EGRGENCTRL    V_EGRGENCTRL(1U)</span>

<span class="cp">#define S_USERSPACESIZE    14</span>
<span class="cp">#define M_USERSPACESIZE    0x1f</span>
<span class="cp">#define V_USERSPACESIZE(x) ((x) &lt;&lt; S_USERSPACESIZE)</span>

<span class="cp">#define S_HOSTPAGESIZE    11</span>
<span class="cp">#define M_HOSTPAGESIZE    0x7</span>
<span class="cp">#define V_HOSTPAGESIZE(x) ((x) &lt;&lt; S_HOSTPAGESIZE)</span>

<span class="cp">#define S_FLMODE    9</span>
<span class="cp">#define V_FLMODE(x) ((x) &lt;&lt; S_FLMODE)</span>
<span class="cp">#define F_FLMODE    V_FLMODE(1U)</span>

<span class="cp">#define S_PKTSHIFT    6</span>
<span class="cp">#define M_PKTSHIFT    0x7</span>
<span class="cp">#define V_PKTSHIFT(x) ((x) &lt;&lt; S_PKTSHIFT)</span>

<span class="cp">#define S_ONEINTMULTQ    5</span>
<span class="cp">#define V_ONEINTMULTQ(x) ((x) &lt;&lt; S_ONEINTMULTQ)</span>
<span class="cp">#define F_ONEINTMULTQ    V_ONEINTMULTQ(1U)</span>

<span class="cp">#define S_BIGENDIANINGRESS    2</span>
<span class="cp">#define V_BIGENDIANINGRESS(x) ((x) &lt;&lt; S_BIGENDIANINGRESS)</span>
<span class="cp">#define F_BIGENDIANINGRESS    V_BIGENDIANINGRESS(1U)</span>

<span class="cp">#define S_ISCSICOALESCING    1</span>
<span class="cp">#define V_ISCSICOALESCING(x) ((x) &lt;&lt; S_ISCSICOALESCING)</span>
<span class="cp">#define F_ISCSICOALESCING    V_ISCSICOALESCING(1U)</span>

<span class="cp">#define S_GLOBALENABLE    0</span>
<span class="cp">#define V_GLOBALENABLE(x) ((x) &lt;&lt; S_GLOBALENABLE)</span>
<span class="cp">#define F_GLOBALENABLE    V_GLOBALENABLE(1U)</span>

<span class="cp">#define S_AVOIDCQOVFL    24</span>
<span class="cp">#define V_AVOIDCQOVFL(x) ((x) &lt;&lt; S_AVOIDCQOVFL)</span>
<span class="cp">#define F_AVOIDCQOVFL    V_AVOIDCQOVFL(1U)</span>

<span class="cp">#define S_OPTONEINTMULTQ    23</span>
<span class="cp">#define V_OPTONEINTMULTQ(x) ((x) &lt;&lt; S_OPTONEINTMULTQ)</span>
<span class="cp">#define F_OPTONEINTMULTQ    V_OPTONEINTMULTQ(1U)</span>

<span class="cp">#define S_CQCRDTCTRL    22</span>
<span class="cp">#define V_CQCRDTCTRL(x) ((x) &lt;&lt; S_CQCRDTCTRL)</span>
<span class="cp">#define F_CQCRDTCTRL    V_CQCRDTCTRL(1U)</span>

<span class="cp">#define A_SG_KDOORBELL 0x4</span>

<span class="cp">#define S_SELEGRCNTX    31</span>
<span class="cp">#define V_SELEGRCNTX(x) ((x) &lt;&lt; S_SELEGRCNTX)</span>
<span class="cp">#define F_SELEGRCNTX    V_SELEGRCNTX(1U)</span>

<span class="cp">#define S_EGRCNTX    0</span>
<span class="cp">#define M_EGRCNTX    0xffff</span>
<span class="cp">#define V_EGRCNTX(x) ((x) &lt;&lt; S_EGRCNTX)</span>

<span class="cp">#define A_SG_GTS 0x8</span>

<span class="cp">#define S_RSPQ    29</span>
<span class="cp">#define M_RSPQ    0x7</span>
<span class="cp">#define V_RSPQ(x) ((x) &lt;&lt; S_RSPQ)</span>
<span class="cp">#define G_RSPQ(x) (((x) &gt;&gt; S_RSPQ) &amp; M_RSPQ)</span>

<span class="cp">#define S_NEWTIMER    16</span>
<span class="cp">#define M_NEWTIMER    0x1fff</span>
<span class="cp">#define V_NEWTIMER(x) ((x) &lt;&lt; S_NEWTIMER)</span>

<span class="cp">#define S_NEWINDEX    0</span>
<span class="cp">#define M_NEWINDEX    0xffff</span>
<span class="cp">#define V_NEWINDEX(x) ((x) &lt;&lt; S_NEWINDEX)</span>

<span class="cp">#define A_SG_CONTEXT_CMD 0xc</span>

<span class="cp">#define S_CONTEXT_CMD_OPCODE    28</span>
<span class="cp">#define M_CONTEXT_CMD_OPCODE    0xf</span>
<span class="cp">#define V_CONTEXT_CMD_OPCODE(x) ((x) &lt;&lt; S_CONTEXT_CMD_OPCODE)</span>

<span class="cp">#define S_CONTEXT_CMD_BUSY    27</span>
<span class="cp">#define V_CONTEXT_CMD_BUSY(x) ((x) &lt;&lt; S_CONTEXT_CMD_BUSY)</span>
<span class="cp">#define F_CONTEXT_CMD_BUSY    V_CONTEXT_CMD_BUSY(1U)</span>

<span class="cp">#define S_CQ_CREDIT    20</span>

<span class="cp">#define M_CQ_CREDIT    0x7f</span>

<span class="cp">#define V_CQ_CREDIT(x) ((x) &lt;&lt; S_CQ_CREDIT)</span>

<span class="cp">#define G_CQ_CREDIT(x) (((x) &gt;&gt; S_CQ_CREDIT) &amp; M_CQ_CREDIT)</span>

<span class="cp">#define S_CQ    19</span>

<span class="cp">#define V_CQ(x) ((x) &lt;&lt; S_CQ)</span>
<span class="cp">#define F_CQ    V_CQ(1U)</span>

<span class="cp">#define S_RESPONSEQ    18</span>
<span class="cp">#define V_RESPONSEQ(x) ((x) &lt;&lt; S_RESPONSEQ)</span>
<span class="cp">#define F_RESPONSEQ    V_RESPONSEQ(1U)</span>

<span class="cp">#define S_EGRESS    17</span>
<span class="cp">#define V_EGRESS(x) ((x) &lt;&lt; S_EGRESS)</span>
<span class="cp">#define F_EGRESS    V_EGRESS(1U)</span>

<span class="cp">#define S_FREELIST    16</span>
<span class="cp">#define V_FREELIST(x) ((x) &lt;&lt; S_FREELIST)</span>
<span class="cp">#define F_FREELIST    V_FREELIST(1U)</span>

<span class="cp">#define S_CONTEXT    0</span>
<span class="cp">#define M_CONTEXT    0xffff</span>
<span class="cp">#define V_CONTEXT(x) ((x) &lt;&lt; S_CONTEXT)</span>

<span class="cp">#define G_CONTEXT(x) (((x) &gt;&gt; S_CONTEXT) &amp; M_CONTEXT)</span>

<span class="cp">#define A_SG_CONTEXT_DATA0 0x10</span>

<span class="cp">#define A_SG_CONTEXT_DATA1 0x14</span>

<span class="cp">#define A_SG_CONTEXT_DATA2 0x18</span>

<span class="cp">#define A_SG_CONTEXT_DATA3 0x1c</span>

<span class="cp">#define A_SG_CONTEXT_MASK0 0x20</span>

<span class="cp">#define A_SG_CONTEXT_MASK1 0x24</span>

<span class="cp">#define A_SG_CONTEXT_MASK2 0x28</span>

<span class="cp">#define A_SG_CONTEXT_MASK3 0x2c</span>

<span class="cp">#define A_SG_RSPQ_CREDIT_RETURN 0x30</span>

<span class="cp">#define S_CREDITS    0</span>
<span class="cp">#define M_CREDITS    0xffff</span>
<span class="cp">#define V_CREDITS(x) ((x) &lt;&lt; S_CREDITS)</span>

<span class="cp">#define A_SG_DATA_INTR 0x34</span>

<span class="cp">#define S_ERRINTR    31</span>
<span class="cp">#define V_ERRINTR(x) ((x) &lt;&lt; S_ERRINTR)</span>
<span class="cp">#define F_ERRINTR    V_ERRINTR(1U)</span>

<span class="cp">#define A_SG_HI_DRB_HI_THRSH 0x38</span>

<span class="cp">#define A_SG_HI_DRB_LO_THRSH 0x3c</span>

<span class="cp">#define A_SG_LO_DRB_HI_THRSH 0x40</span>

<span class="cp">#define A_SG_LO_DRB_LO_THRSH 0x44</span>

<span class="cp">#define A_SG_RSPQ_FL_STATUS 0x4c</span>

<span class="cp">#define S_RSPQ0DISABLED    8</span>

<span class="cp">#define S_FL0EMPTY    16</span>
<span class="cp">#define V_FL0EMPTY(x) ((x) &lt;&lt; S_FL0EMPTY)</span>
<span class="cp">#define F_FL0EMPTY    V_FL0EMPTY(1U)</span>

<span class="cp">#define A_SG_EGR_RCQ_DRB_THRSH 0x54</span>

<span class="cp">#define S_HIRCQDRBTHRSH    16</span>
<span class="cp">#define M_HIRCQDRBTHRSH    0x7ff</span>
<span class="cp">#define V_HIRCQDRBTHRSH(x) ((x) &lt;&lt; S_HIRCQDRBTHRSH)</span>

<span class="cp">#define S_LORCQDRBTHRSH    0</span>
<span class="cp">#define M_LORCQDRBTHRSH    0x7ff</span>
<span class="cp">#define V_LORCQDRBTHRSH(x) ((x) &lt;&lt; S_LORCQDRBTHRSH)</span>

<span class="cp">#define A_SG_EGR_CNTX_BADDR 0x58</span>

<span class="cp">#define A_SG_INT_CAUSE 0x5c</span>

<span class="cp">#define S_HIRCQPARITYERROR    31</span>
<span class="cp">#define V_HIRCQPARITYERROR(x) ((x) &lt;&lt; S_HIRCQPARITYERROR)</span>
<span class="cp">#define F_HIRCQPARITYERROR    V_HIRCQPARITYERROR(1U)</span>

<span class="cp">#define S_LORCQPARITYERROR    30</span>
<span class="cp">#define V_LORCQPARITYERROR(x) ((x) &lt;&lt; S_LORCQPARITYERROR)</span>
<span class="cp">#define F_LORCQPARITYERROR    V_LORCQPARITYERROR(1U)</span>

<span class="cp">#define S_HIDRBPARITYERROR    29</span>
<span class="cp">#define V_HIDRBPARITYERROR(x) ((x) &lt;&lt; S_HIDRBPARITYERROR)</span>
<span class="cp">#define F_HIDRBPARITYERROR    V_HIDRBPARITYERROR(1U)</span>

<span class="cp">#define S_LODRBPARITYERROR    28</span>
<span class="cp">#define V_LODRBPARITYERROR(x) ((x) &lt;&lt; S_LODRBPARITYERROR)</span>
<span class="cp">#define F_LODRBPARITYERROR    V_LODRBPARITYERROR(1U)</span>

<span class="cp">#define S_FLPARITYERROR    22</span>
<span class="cp">#define M_FLPARITYERROR    0x3f</span>
<span class="cp">#define V_FLPARITYERROR(x) ((x) &lt;&lt; S_FLPARITYERROR)</span>
<span class="cp">#define G_FLPARITYERROR(x) (((x) &gt;&gt; S_FLPARITYERROR) &amp; M_FLPARITYERROR)</span>

<span class="cp">#define S_ITPARITYERROR    20</span>
<span class="cp">#define M_ITPARITYERROR    0x3</span>
<span class="cp">#define V_ITPARITYERROR(x) ((x) &lt;&lt; S_ITPARITYERROR)</span>
<span class="cp">#define G_ITPARITYERROR(x) (((x) &gt;&gt; S_ITPARITYERROR) &amp; M_ITPARITYERROR)</span>

<span class="cp">#define S_IRPARITYERROR    19</span>
<span class="cp">#define V_IRPARITYERROR(x) ((x) &lt;&lt; S_IRPARITYERROR)</span>
<span class="cp">#define F_IRPARITYERROR    V_IRPARITYERROR(1U)</span>

<span class="cp">#define S_RCPARITYERROR    18</span>
<span class="cp">#define V_RCPARITYERROR(x) ((x) &lt;&lt; S_RCPARITYERROR)</span>
<span class="cp">#define F_RCPARITYERROR    V_RCPARITYERROR(1U)</span>

<span class="cp">#define S_OCPARITYERROR    17</span>
<span class="cp">#define V_OCPARITYERROR(x) ((x) &lt;&lt; S_OCPARITYERROR)</span>
<span class="cp">#define F_OCPARITYERROR    V_OCPARITYERROR(1U)</span>

<span class="cp">#define S_CPPARITYERROR    16</span>
<span class="cp">#define V_CPPARITYERROR(x) ((x) &lt;&lt; S_CPPARITYERROR)</span>
<span class="cp">#define F_CPPARITYERROR    V_CPPARITYERROR(1U)</span>

<span class="cp">#define S_R_REQ_FRAMINGERROR    15</span>
<span class="cp">#define V_R_REQ_FRAMINGERROR(x) ((x) &lt;&lt; S_R_REQ_FRAMINGERROR)</span>
<span class="cp">#define F_R_REQ_FRAMINGERROR    V_R_REQ_FRAMINGERROR(1U)</span>

<span class="cp">#define S_UC_REQ_FRAMINGERROR    14</span>
<span class="cp">#define V_UC_REQ_FRAMINGERROR(x) ((x) &lt;&lt; S_UC_REQ_FRAMINGERROR)</span>
<span class="cp">#define F_UC_REQ_FRAMINGERROR    V_UC_REQ_FRAMINGERROR(1U)</span>

<span class="cp">#define S_HICTLDRBDROPERR    13</span>
<span class="cp">#define V_HICTLDRBDROPERR(x) ((x) &lt;&lt; S_HICTLDRBDROPERR)</span>
<span class="cp">#define F_HICTLDRBDROPERR    V_HICTLDRBDROPERR(1U)</span>

<span class="cp">#define S_LOCTLDRBDROPERR    12</span>
<span class="cp">#define V_LOCTLDRBDROPERR(x) ((x) &lt;&lt; S_LOCTLDRBDROPERR)</span>
<span class="cp">#define F_LOCTLDRBDROPERR    V_LOCTLDRBDROPERR(1U)</span>

<span class="cp">#define S_HIPIODRBDROPERR    11</span>
<span class="cp">#define V_HIPIODRBDROPERR(x) ((x) &lt;&lt; S_HIPIODRBDROPERR)</span>
<span class="cp">#define F_HIPIODRBDROPERR    V_HIPIODRBDROPERR(1U)</span>

<span class="cp">#define S_LOPIODRBDROPERR    10</span>
<span class="cp">#define V_LOPIODRBDROPERR(x) ((x) &lt;&lt; S_LOPIODRBDROPERR)</span>
<span class="cp">#define F_LOPIODRBDROPERR    V_LOPIODRBDROPERR(1U)</span>

<span class="cp">#define S_HIPRIORITYDBFULL    7</span>
<span class="cp">#define V_HIPRIORITYDBFULL(x) ((x) &lt;&lt; S_HIPRIORITYDBFULL)</span>
<span class="cp">#define F_HIPRIORITYDBFULL    V_HIPRIORITYDBFULL(1U)</span>

<span class="cp">#define S_HIPRIORITYDBEMPTY   6</span>
<span class="cp">#define V_HIPRIORITYDBEMPTY(x) ((x) &lt;&lt; S_HIPRIORITYDBEMPTY)</span>
<span class="cp">#define F_HIPRIORITYDBEMPTY    V_HIPRIORITYDBEMPTY(1U)</span>

<span class="cp">#define S_LOPRIORITYDBFULL    5</span>
<span class="cp">#define V_LOPRIORITYDBFULL(x) ((x) &lt;&lt; S_LOPRIORITYDBFULL)</span>
<span class="cp">#define F_LOPRIORITYDBFULL    V_LOPRIORITYDBFULL(1U)</span>

<span class="cp">#define S_LOPRIORITYDBEMPTY   4</span>
<span class="cp">#define V_LOPRIORITYDBEMPTY(x) ((x) &lt;&lt; S_LOPRIORITYDBEMPTY)</span>
<span class="cp">#define F_LOPRIORITYDBEMPTY    V_LOPRIORITYDBEMPTY(1U)</span>

<span class="cp">#define S_RSPQDISABLED    3</span>
<span class="cp">#define V_RSPQDISABLED(x) ((x) &lt;&lt; S_RSPQDISABLED)</span>
<span class="cp">#define F_RSPQDISABLED    V_RSPQDISABLED(1U)</span>

<span class="cp">#define S_RSPQCREDITOVERFOW    2</span>
<span class="cp">#define V_RSPQCREDITOVERFOW(x) ((x) &lt;&lt; S_RSPQCREDITOVERFOW)</span>
<span class="cp">#define F_RSPQCREDITOVERFOW    V_RSPQCREDITOVERFOW(1U)</span>

<span class="cp">#define S_FLEMPTY    1</span>
<span class="cp">#define V_FLEMPTY(x) ((x) &lt;&lt; S_FLEMPTY)</span>
<span class="cp">#define F_FLEMPTY    V_FLEMPTY(1U)</span>

<span class="cp">#define A_SG_INT_ENABLE 0x60</span>

<span class="cp">#define A_SG_CMDQ_CREDIT_TH 0x64</span>

<span class="cp">#define S_TIMEOUT    8</span>
<span class="cp">#define M_TIMEOUT    0xffffff</span>
<span class="cp">#define V_TIMEOUT(x) ((x) &lt;&lt; S_TIMEOUT)</span>

<span class="cp">#define S_THRESHOLD    0</span>
<span class="cp">#define M_THRESHOLD    0xff</span>
<span class="cp">#define V_THRESHOLD(x) ((x) &lt;&lt; S_THRESHOLD)</span>

<span class="cp">#define A_SG_TIMER_TICK 0x68</span>

<span class="cp">#define A_SG_CQ_CONTEXT_BADDR 0x6c</span>

<span class="cp">#define A_SG_OCO_BASE 0x70</span>

<span class="cp">#define S_BASE1    16</span>
<span class="cp">#define M_BASE1    0xffff</span>
<span class="cp">#define V_BASE1(x) ((x) &lt;&lt; S_BASE1)</span>

<span class="cp">#define A_SG_DRB_PRI_THRESH 0x74</span>

<span class="cp">#define A_PCIX_INT_ENABLE 0x80</span>

<span class="cp">#define S_MSIXPARERR    22</span>
<span class="cp">#define M_MSIXPARERR    0x7</span>

<span class="cp">#define V_MSIXPARERR(x) ((x) &lt;&lt; S_MSIXPARERR)</span>

<span class="cp">#define S_CFPARERR    18</span>
<span class="cp">#define M_CFPARERR    0xf</span>

<span class="cp">#define V_CFPARERR(x) ((x) &lt;&lt; S_CFPARERR)</span>

<span class="cp">#define S_RFPARERR    14</span>
<span class="cp">#define M_RFPARERR    0xf</span>

<span class="cp">#define V_RFPARERR(x) ((x) &lt;&lt; S_RFPARERR)</span>

<span class="cp">#define S_WFPARERR    12</span>
<span class="cp">#define M_WFPARERR    0x3</span>

<span class="cp">#define V_WFPARERR(x) ((x) &lt;&lt; S_WFPARERR)</span>

<span class="cp">#define S_PIOPARERR    11</span>
<span class="cp">#define V_PIOPARERR(x) ((x) &lt;&lt; S_PIOPARERR)</span>
<span class="cp">#define F_PIOPARERR    V_PIOPARERR(1U)</span>

<span class="cp">#define S_DETUNCECCERR    10</span>
<span class="cp">#define V_DETUNCECCERR(x) ((x) &lt;&lt; S_DETUNCECCERR)</span>
<span class="cp">#define F_DETUNCECCERR    V_DETUNCECCERR(1U)</span>

<span class="cp">#define S_DETCORECCERR    9</span>
<span class="cp">#define V_DETCORECCERR(x) ((x) &lt;&lt; S_DETCORECCERR)</span>
<span class="cp">#define F_DETCORECCERR    V_DETCORECCERR(1U)</span>

<span class="cp">#define S_RCVSPLCMPERR    8</span>
<span class="cp">#define V_RCVSPLCMPERR(x) ((x) &lt;&lt; S_RCVSPLCMPERR)</span>
<span class="cp">#define F_RCVSPLCMPERR    V_RCVSPLCMPERR(1U)</span>

<span class="cp">#define S_UNXSPLCMP    7</span>
<span class="cp">#define V_UNXSPLCMP(x) ((x) &lt;&lt; S_UNXSPLCMP)</span>
<span class="cp">#define F_UNXSPLCMP    V_UNXSPLCMP(1U)</span>

<span class="cp">#define S_SPLCMPDIS    6</span>
<span class="cp">#define V_SPLCMPDIS(x) ((x) &lt;&lt; S_SPLCMPDIS)</span>
<span class="cp">#define F_SPLCMPDIS    V_SPLCMPDIS(1U)</span>

<span class="cp">#define S_DETPARERR    5</span>
<span class="cp">#define V_DETPARERR(x) ((x) &lt;&lt; S_DETPARERR)</span>
<span class="cp">#define F_DETPARERR    V_DETPARERR(1U)</span>

<span class="cp">#define S_SIGSYSERR    4</span>
<span class="cp">#define V_SIGSYSERR(x) ((x) &lt;&lt; S_SIGSYSERR)</span>
<span class="cp">#define F_SIGSYSERR    V_SIGSYSERR(1U)</span>

<span class="cp">#define S_RCVMSTABT    3</span>
<span class="cp">#define V_RCVMSTABT(x) ((x) &lt;&lt; S_RCVMSTABT)</span>
<span class="cp">#define F_RCVMSTABT    V_RCVMSTABT(1U)</span>

<span class="cp">#define S_RCVTARABT    2</span>
<span class="cp">#define V_RCVTARABT(x) ((x) &lt;&lt; S_RCVTARABT)</span>
<span class="cp">#define F_RCVTARABT    V_RCVTARABT(1U)</span>

<span class="cp">#define S_SIGTARABT    1</span>
<span class="cp">#define V_SIGTARABT(x) ((x) &lt;&lt; S_SIGTARABT)</span>
<span class="cp">#define F_SIGTARABT    V_SIGTARABT(1U)</span>

<span class="cp">#define S_MSTDETPARERR    0</span>
<span class="cp">#define V_MSTDETPARERR(x) ((x) &lt;&lt; S_MSTDETPARERR)</span>
<span class="cp">#define F_MSTDETPARERR    V_MSTDETPARERR(1U)</span>

<span class="cp">#define A_PCIX_INT_CAUSE 0x84</span>

<span class="cp">#define A_PCIX_CFG 0x88</span>

<span class="cp">#define S_DMASTOPEN    19</span>
<span class="cp">#define V_DMASTOPEN(x) ((x) &lt;&lt; S_DMASTOPEN)</span>
<span class="cp">#define F_DMASTOPEN    V_DMASTOPEN(1U)</span>

<span class="cp">#define S_CLIDECEN    18</span>
<span class="cp">#define V_CLIDECEN(x) ((x) &lt;&lt; S_CLIDECEN)</span>
<span class="cp">#define F_CLIDECEN    V_CLIDECEN(1U)</span>

<span class="cp">#define A_PCIX_MODE 0x8c</span>

<span class="cp">#define S_PCLKRANGE    6</span>
<span class="cp">#define M_PCLKRANGE    0x3</span>
<span class="cp">#define V_PCLKRANGE(x) ((x) &lt;&lt; S_PCLKRANGE)</span>
<span class="cp">#define G_PCLKRANGE(x) (((x) &gt;&gt; S_PCLKRANGE) &amp; M_PCLKRANGE)</span>

<span class="cp">#define S_PCIXINITPAT    2</span>
<span class="cp">#define M_PCIXINITPAT    0xf</span>
<span class="cp">#define V_PCIXINITPAT(x) ((x) &lt;&lt; S_PCIXINITPAT)</span>
<span class="cp">#define G_PCIXINITPAT(x) (((x) &gt;&gt; S_PCIXINITPAT) &amp; M_PCIXINITPAT)</span>

<span class="cp">#define S_64BIT    0</span>
<span class="cp">#define V_64BIT(x) ((x) &lt;&lt; S_64BIT)</span>
<span class="cp">#define F_64BIT    V_64BIT(1U)</span>

<span class="cp">#define A_PCIE_INT_ENABLE 0x80</span>

<span class="cp">#define S_BISTERR    15</span>
<span class="cp">#define M_BISTERR    0xff</span>

<span class="cp">#define V_BISTERR(x) ((x) &lt;&lt; S_BISTERR)</span>

<span class="cp">#define S_TXPARERR    18</span>
<span class="cp">#define V_TXPARERR(x) ((x) &lt;&lt; S_TXPARERR)</span>
<span class="cp">#define F_TXPARERR    V_TXPARERR(1U)</span>

<span class="cp">#define S_RXPARERR    17</span>
<span class="cp">#define V_RXPARERR(x) ((x) &lt;&lt; S_RXPARERR)</span>
<span class="cp">#define F_RXPARERR    V_RXPARERR(1U)</span>

<span class="cp">#define S_RETRYLUTPARERR    16</span>
<span class="cp">#define V_RETRYLUTPARERR(x) ((x) &lt;&lt; S_RETRYLUTPARERR)</span>
<span class="cp">#define F_RETRYLUTPARERR    V_RETRYLUTPARERR(1U)</span>

<span class="cp">#define S_RETRYBUFPARERR    15</span>
<span class="cp">#define V_RETRYBUFPARERR(x) ((x) &lt;&lt; S_RETRYBUFPARERR)</span>
<span class="cp">#define F_RETRYBUFPARERR    V_RETRYBUFPARERR(1U)</span>

<span class="cp">#define S_PCIE_MSIXPARERR    12</span>
<span class="cp">#define M_PCIE_MSIXPARERR    0x7</span>

<span class="cp">#define V_PCIE_MSIXPARERR(x) ((x) &lt;&lt; S_PCIE_MSIXPARERR)</span>

<span class="cp">#define S_PCIE_CFPARERR    11</span>
<span class="cp">#define V_PCIE_CFPARERR(x) ((x) &lt;&lt; S_PCIE_CFPARERR)</span>
<span class="cp">#define F_PCIE_CFPARERR    V_PCIE_CFPARERR(1U)</span>

<span class="cp">#define S_PCIE_RFPARERR    10</span>
<span class="cp">#define V_PCIE_RFPARERR(x) ((x) &lt;&lt; S_PCIE_RFPARERR)</span>
<span class="cp">#define F_PCIE_RFPARERR    V_PCIE_RFPARERR(1U)</span>

<span class="cp">#define S_PCIE_WFPARERR    9</span>
<span class="cp">#define V_PCIE_WFPARERR(x) ((x) &lt;&lt; S_PCIE_WFPARERR)</span>
<span class="cp">#define F_PCIE_WFPARERR    V_PCIE_WFPARERR(1U)</span>

<span class="cp">#define S_PCIE_PIOPARERR    8</span>
<span class="cp">#define V_PCIE_PIOPARERR(x) ((x) &lt;&lt; S_PCIE_PIOPARERR)</span>
<span class="cp">#define F_PCIE_PIOPARERR    V_PCIE_PIOPARERR(1U)</span>

<span class="cp">#define S_UNXSPLCPLERRC    7</span>
<span class="cp">#define V_UNXSPLCPLERRC(x) ((x) &lt;&lt; S_UNXSPLCPLERRC)</span>
<span class="cp">#define F_UNXSPLCPLERRC    V_UNXSPLCPLERRC(1U)</span>

<span class="cp">#define S_UNXSPLCPLERRR    6</span>
<span class="cp">#define V_UNXSPLCPLERRR(x) ((x) &lt;&lt; S_UNXSPLCPLERRR)</span>
<span class="cp">#define F_UNXSPLCPLERRR    V_UNXSPLCPLERRR(1U)</span>

<span class="cp">#define S_PEXERR    0</span>
<span class="cp">#define V_PEXERR(x) ((x) &lt;&lt; S_PEXERR)</span>
<span class="cp">#define F_PEXERR    V_PEXERR(1U)</span>

<span class="cp">#define A_PCIE_INT_CAUSE 0x84</span>

<span class="cp">#define S_PCIE_DMASTOPEN    24</span>
<span class="cp">#define V_PCIE_DMASTOPEN(x) ((x) &lt;&lt; S_PCIE_DMASTOPEN)</span>
<span class="cp">#define F_PCIE_DMASTOPEN    V_PCIE_DMASTOPEN(1U)</span>

<span class="cp">#define A_PCIE_CFG 0x88</span>

<span class="cp">#define S_ENABLELINKDWNDRST    21</span>
<span class="cp">#define V_ENABLELINKDWNDRST(x) ((x) &lt;&lt; S_ENABLELINKDWNDRST)</span>
<span class="cp">#define F_ENABLELINKDWNDRST    V_ENABLELINKDWNDRST(1U)</span>

<span class="cp">#define S_ENABLELINKDOWNRST    20</span>
<span class="cp">#define V_ENABLELINKDOWNRST(x) ((x) &lt;&lt; S_ENABLELINKDOWNRST)</span>
<span class="cp">#define F_ENABLELINKDOWNRST    V_ENABLELINKDOWNRST(1U)</span>

<span class="cp">#define S_PCIE_CLIDECEN    16</span>
<span class="cp">#define V_PCIE_CLIDECEN(x) ((x) &lt;&lt; S_PCIE_CLIDECEN)</span>
<span class="cp">#define F_PCIE_CLIDECEN    V_PCIE_CLIDECEN(1U)</span>

<span class="cp">#define S_CRSTWRMMODE    0</span>
<span class="cp">#define V_CRSTWRMMODE(x) ((x) &lt;&lt; S_CRSTWRMMODE)</span>
<span class="cp">#define F_CRSTWRMMODE    V_CRSTWRMMODE(1U)</span>

<span class="cp">#define A_PCIE_MODE 0x8c</span>

<span class="cp">#define S_NUMFSTTRNSEQRX    10</span>
<span class="cp">#define M_NUMFSTTRNSEQRX    0xff</span>
<span class="cp">#define V_NUMFSTTRNSEQRX(x) ((x) &lt;&lt; S_NUMFSTTRNSEQRX)</span>
<span class="cp">#define G_NUMFSTTRNSEQRX(x) (((x) &gt;&gt; S_NUMFSTTRNSEQRX) &amp; M_NUMFSTTRNSEQRX)</span>

<span class="cp">#define A_PCIE_PEX_CTRL0 0x98</span>

<span class="cp">#define S_NUMFSTTRNSEQ    22</span>
<span class="cp">#define M_NUMFSTTRNSEQ    0xff</span>
<span class="cp">#define V_NUMFSTTRNSEQ(x) ((x) &lt;&lt; S_NUMFSTTRNSEQ)</span>
<span class="cp">#define G_NUMFSTTRNSEQ(x) (((x) &gt;&gt; S_NUMFSTTRNSEQ) &amp; M_NUMFSTTRNSEQ)</span>

<span class="cp">#define S_REPLAYLMT    2</span>
<span class="cp">#define M_REPLAYLMT    0xfffff</span>

<span class="cp">#define V_REPLAYLMT(x) ((x) &lt;&lt; S_REPLAYLMT)</span>

<span class="cp">#define A_PCIE_PEX_CTRL1 0x9c</span>

<span class="cp">#define S_T3A_ACKLAT    0</span>
<span class="cp">#define M_T3A_ACKLAT    0x7ff</span>

<span class="cp">#define V_T3A_ACKLAT(x) ((x) &lt;&lt; S_T3A_ACKLAT)</span>

<span class="cp">#define S_ACKLAT    0</span>
<span class="cp">#define M_ACKLAT    0x1fff</span>

<span class="cp">#define V_ACKLAT(x) ((x) &lt;&lt; S_ACKLAT)</span>

<span class="cp">#define A_PCIE_PEX_ERR 0xa4</span>

<span class="cp">#define A_T3DBG_GPIO_EN 0xd0</span>

<span class="cp">#define S_GPIO11_OEN    27</span>
<span class="cp">#define V_GPIO11_OEN(x) ((x) &lt;&lt; S_GPIO11_OEN)</span>
<span class="cp">#define F_GPIO11_OEN    V_GPIO11_OEN(1U)</span>

<span class="cp">#define S_GPIO10_OEN    26</span>
<span class="cp">#define V_GPIO10_OEN(x) ((x) &lt;&lt; S_GPIO10_OEN)</span>
<span class="cp">#define F_GPIO10_OEN    V_GPIO10_OEN(1U)</span>

<span class="cp">#define S_GPIO7_OEN    23</span>
<span class="cp">#define V_GPIO7_OEN(x) ((x) &lt;&lt; S_GPIO7_OEN)</span>
<span class="cp">#define F_GPIO7_OEN    V_GPIO7_OEN(1U)</span>

<span class="cp">#define S_GPIO6_OEN    22</span>
<span class="cp">#define V_GPIO6_OEN(x) ((x) &lt;&lt; S_GPIO6_OEN)</span>
<span class="cp">#define F_GPIO6_OEN    V_GPIO6_OEN(1U)</span>

<span class="cp">#define S_GPIO5_OEN    21</span>
<span class="cp">#define V_GPIO5_OEN(x) ((x) &lt;&lt; S_GPIO5_OEN)</span>
<span class="cp">#define F_GPIO5_OEN    V_GPIO5_OEN(1U)</span>

<span class="cp">#define S_GPIO4_OEN    20</span>
<span class="cp">#define V_GPIO4_OEN(x) ((x) &lt;&lt; S_GPIO4_OEN)</span>
<span class="cp">#define F_GPIO4_OEN    V_GPIO4_OEN(1U)</span>

<span class="cp">#define S_GPIO2_OEN    18</span>
<span class="cp">#define V_GPIO2_OEN(x) ((x) &lt;&lt; S_GPIO2_OEN)</span>
<span class="cp">#define F_GPIO2_OEN    V_GPIO2_OEN(1U)</span>

<span class="cp">#define S_GPIO1_OEN    17</span>
<span class="cp">#define V_GPIO1_OEN(x) ((x) &lt;&lt; S_GPIO1_OEN)</span>
<span class="cp">#define F_GPIO1_OEN    V_GPIO1_OEN(1U)</span>

<span class="cp">#define S_GPIO0_OEN    16</span>
<span class="cp">#define V_GPIO0_OEN(x) ((x) &lt;&lt; S_GPIO0_OEN)</span>
<span class="cp">#define F_GPIO0_OEN    V_GPIO0_OEN(1U)</span>

<span class="cp">#define S_GPIO10_OUT_VAL    10</span>
<span class="cp">#define V_GPIO10_OUT_VAL(x) ((x) &lt;&lt; S_GPIO10_OUT_VAL)</span>
<span class="cp">#define F_GPIO10_OUT_VAL    V_GPIO10_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO7_OUT_VAL    7</span>
<span class="cp">#define V_GPIO7_OUT_VAL(x) ((x) &lt;&lt; S_GPIO7_OUT_VAL)</span>
<span class="cp">#define F_GPIO7_OUT_VAL    V_GPIO7_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO6_OUT_VAL    6</span>
<span class="cp">#define V_GPIO6_OUT_VAL(x) ((x) &lt;&lt; S_GPIO6_OUT_VAL)</span>
<span class="cp">#define F_GPIO6_OUT_VAL    V_GPIO6_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO5_OUT_VAL    5</span>
<span class="cp">#define V_GPIO5_OUT_VAL(x) ((x) &lt;&lt; S_GPIO5_OUT_VAL)</span>
<span class="cp">#define F_GPIO5_OUT_VAL    V_GPIO5_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO4_OUT_VAL    4</span>
<span class="cp">#define V_GPIO4_OUT_VAL(x) ((x) &lt;&lt; S_GPIO4_OUT_VAL)</span>
<span class="cp">#define F_GPIO4_OUT_VAL    V_GPIO4_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO2_OUT_VAL    2</span>
<span class="cp">#define V_GPIO2_OUT_VAL(x) ((x) &lt;&lt; S_GPIO2_OUT_VAL)</span>
<span class="cp">#define F_GPIO2_OUT_VAL    V_GPIO2_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO1_OUT_VAL    1</span>
<span class="cp">#define V_GPIO1_OUT_VAL(x) ((x) &lt;&lt; S_GPIO1_OUT_VAL)</span>
<span class="cp">#define F_GPIO1_OUT_VAL    V_GPIO1_OUT_VAL(1U)</span>

<span class="cp">#define S_GPIO0_OUT_VAL    0</span>
<span class="cp">#define V_GPIO0_OUT_VAL(x) ((x) &lt;&lt; S_GPIO0_OUT_VAL)</span>
<span class="cp">#define F_GPIO0_OUT_VAL    V_GPIO0_OUT_VAL(1U)</span>

<span class="cp">#define A_T3DBG_INT_ENABLE 0xd8</span>

<span class="cp">#define S_GPIO11    11</span>
<span class="cp">#define V_GPIO11(x) ((x) &lt;&lt; S_GPIO11)</span>
<span class="cp">#define F_GPIO11    V_GPIO11(1U)</span>

<span class="cp">#define S_GPIO10    10</span>
<span class="cp">#define V_GPIO10(x) ((x) &lt;&lt; S_GPIO10)</span>
<span class="cp">#define F_GPIO10    V_GPIO10(1U)</span>

<span class="cp">#define S_GPIO9    9</span>
<span class="cp">#define V_GPIO9(x) ((x) &lt;&lt; S_GPIO9)</span>
<span class="cp">#define F_GPIO9    V_GPIO9(1U)</span>

<span class="cp">#define S_GPIO7    7</span>
<span class="cp">#define V_GPIO7(x) ((x) &lt;&lt; S_GPIO7)</span>
<span class="cp">#define F_GPIO7    V_GPIO7(1U)</span>

<span class="cp">#define S_GPIO6    6</span>
<span class="cp">#define V_GPIO6(x) ((x) &lt;&lt; S_GPIO6)</span>
<span class="cp">#define F_GPIO6    V_GPIO6(1U)</span>

<span class="cp">#define S_GPIO5    5</span>
<span class="cp">#define V_GPIO5(x) ((x) &lt;&lt; S_GPIO5)</span>
<span class="cp">#define F_GPIO5    V_GPIO5(1U)</span>

<span class="cp">#define S_GPIO4    4</span>
<span class="cp">#define V_GPIO4(x) ((x) &lt;&lt; S_GPIO4)</span>
<span class="cp">#define F_GPIO4    V_GPIO4(1U)</span>

<span class="cp">#define S_GPIO3    3</span>
<span class="cp">#define V_GPIO3(x) ((x) &lt;&lt; S_GPIO3)</span>
<span class="cp">#define F_GPIO3    V_GPIO3(1U)</span>

<span class="cp">#define S_GPIO2    2</span>
<span class="cp">#define V_GPIO2(x) ((x) &lt;&lt; S_GPIO2)</span>
<span class="cp">#define F_GPIO2    V_GPIO2(1U)</span>

<span class="cp">#define S_GPIO1    1</span>
<span class="cp">#define V_GPIO1(x) ((x) &lt;&lt; S_GPIO1)</span>
<span class="cp">#define F_GPIO1    V_GPIO1(1U)</span>

<span class="cp">#define S_GPIO0    0</span>
<span class="cp">#define V_GPIO0(x) ((x) &lt;&lt; S_GPIO0)</span>
<span class="cp">#define F_GPIO0    V_GPIO0(1U)</span>

<span class="cp">#define A_T3DBG_INT_CAUSE 0xdc</span>

<span class="cp">#define A_T3DBG_GPIO_ACT_LOW 0xf0</span>

<span class="cp">#define MC7_PMRX_BASE_ADDR 0x100</span>

<span class="cp">#define A_MC7_CFG 0x100</span>

<span class="cp">#define S_IFEN    13</span>
<span class="cp">#define V_IFEN(x) ((x) &lt;&lt; S_IFEN)</span>
<span class="cp">#define F_IFEN    V_IFEN(1U)</span>

<span class="cp">#define S_TERM150    11</span>
<span class="cp">#define V_TERM150(x) ((x) &lt;&lt; S_TERM150)</span>
<span class="cp">#define F_TERM150    V_TERM150(1U)</span>

<span class="cp">#define S_SLOW    10</span>
<span class="cp">#define V_SLOW(x) ((x) &lt;&lt; S_SLOW)</span>
<span class="cp">#define F_SLOW    V_SLOW(1U)</span>

<span class="cp">#define S_WIDTH    8</span>
<span class="cp">#define M_WIDTH    0x3</span>
<span class="cp">#define V_WIDTH(x) ((x) &lt;&lt; S_WIDTH)</span>
<span class="cp">#define G_WIDTH(x) (((x) &gt;&gt; S_WIDTH) &amp; M_WIDTH)</span>

<span class="cp">#define S_BKS    6</span>
<span class="cp">#define V_BKS(x) ((x) &lt;&lt; S_BKS)</span>
<span class="cp">#define F_BKS    V_BKS(1U)</span>

<span class="cp">#define S_ORG    5</span>
<span class="cp">#define V_ORG(x) ((x) &lt;&lt; S_ORG)</span>
<span class="cp">#define F_ORG    V_ORG(1U)</span>

<span class="cp">#define S_DEN    2</span>
<span class="cp">#define M_DEN    0x7</span>
<span class="cp">#define V_DEN(x) ((x) &lt;&lt; S_DEN)</span>
<span class="cp">#define G_DEN(x) (((x) &gt;&gt; S_DEN) &amp; M_DEN)</span>

<span class="cp">#define S_RDY    1</span>
<span class="cp">#define V_RDY(x) ((x) &lt;&lt; S_RDY)</span>
<span class="cp">#define F_RDY    V_RDY(1U)</span>

<span class="cp">#define S_CLKEN    0</span>
<span class="cp">#define V_CLKEN(x) ((x) &lt;&lt; S_CLKEN)</span>
<span class="cp">#define F_CLKEN    V_CLKEN(1U)</span>

<span class="cp">#define A_MC7_MODE 0x104</span>

<span class="cp">#define S_BUSY    31</span>
<span class="cp">#define V_BUSY(x) ((x) &lt;&lt; S_BUSY)</span>
<span class="cp">#define F_BUSY    V_BUSY(1U)</span>

<span class="cp">#define S_BUSY    31</span>
<span class="cp">#define V_BUSY(x) ((x) &lt;&lt; S_BUSY)</span>
<span class="cp">#define F_BUSY    V_BUSY(1U)</span>

<span class="cp">#define A_MC7_EXT_MODE1 0x108</span>

<span class="cp">#define A_MC7_EXT_MODE2 0x10c</span>

<span class="cp">#define A_MC7_EXT_MODE3 0x110</span>

<span class="cp">#define A_MC7_PRE 0x114</span>

<span class="cp">#define A_MC7_REF 0x118</span>

<span class="cp">#define S_PREREFDIV    1</span>
<span class="cp">#define M_PREREFDIV    0x3fff</span>
<span class="cp">#define V_PREREFDIV(x) ((x) &lt;&lt; S_PREREFDIV)</span>

<span class="cp">#define S_PERREFEN    0</span>
<span class="cp">#define V_PERREFEN(x) ((x) &lt;&lt; S_PERREFEN)</span>
<span class="cp">#define F_PERREFEN    V_PERREFEN(1U)</span>

<span class="cp">#define A_MC7_DLL 0x11c</span>

<span class="cp">#define S_DLLENB    1</span>
<span class="cp">#define V_DLLENB(x) ((x) &lt;&lt; S_DLLENB)</span>
<span class="cp">#define F_DLLENB    V_DLLENB(1U)</span>

<span class="cp">#define S_DLLRST    0</span>
<span class="cp">#define V_DLLRST(x) ((x) &lt;&lt; S_DLLRST)</span>
<span class="cp">#define F_DLLRST    V_DLLRST(1U)</span>

<span class="cp">#define A_MC7_PARM 0x120</span>

<span class="cp">#define S_ACTTOPREDLY    26</span>
<span class="cp">#define M_ACTTOPREDLY    0xf</span>
<span class="cp">#define V_ACTTOPREDLY(x) ((x) &lt;&lt; S_ACTTOPREDLY)</span>

<span class="cp">#define S_ACTTORDWRDLY    23</span>
<span class="cp">#define M_ACTTORDWRDLY    0x7</span>
<span class="cp">#define V_ACTTORDWRDLY(x) ((x) &lt;&lt; S_ACTTORDWRDLY)</span>

<span class="cp">#define S_PRECYC    20</span>
<span class="cp">#define M_PRECYC    0x7</span>
<span class="cp">#define V_PRECYC(x) ((x) &lt;&lt; S_PRECYC)</span>

<span class="cp">#define S_REFCYC    13</span>
<span class="cp">#define M_REFCYC    0x7f</span>
<span class="cp">#define V_REFCYC(x) ((x) &lt;&lt; S_REFCYC)</span>

<span class="cp">#define S_BKCYC    8</span>
<span class="cp">#define M_BKCYC    0x1f</span>
<span class="cp">#define V_BKCYC(x) ((x) &lt;&lt; S_BKCYC)</span>

<span class="cp">#define S_WRTORDDLY    4</span>
<span class="cp">#define M_WRTORDDLY    0xf</span>
<span class="cp">#define V_WRTORDDLY(x) ((x) &lt;&lt; S_WRTORDDLY)</span>

<span class="cp">#define S_RDTOWRDLY    0</span>
<span class="cp">#define M_RDTOWRDLY    0xf</span>
<span class="cp">#define V_RDTOWRDLY(x) ((x) &lt;&lt; S_RDTOWRDLY)</span>

<span class="cp">#define A_MC7_CAL 0x128</span>

<span class="cp">#define S_BUSY    31</span>
<span class="cp">#define V_BUSY(x) ((x) &lt;&lt; S_BUSY)</span>
<span class="cp">#define F_BUSY    V_BUSY(1U)</span>

<span class="cp">#define S_BUSY    31</span>
<span class="cp">#define V_BUSY(x) ((x) &lt;&lt; S_BUSY)</span>
<span class="cp">#define F_BUSY    V_BUSY(1U)</span>

<span class="cp">#define S_CAL_FAULT    30</span>
<span class="cp">#define V_CAL_FAULT(x) ((x) &lt;&lt; S_CAL_FAULT)</span>
<span class="cp">#define F_CAL_FAULT    V_CAL_FAULT(1U)</span>

<span class="cp">#define S_SGL_CAL_EN    20</span>
<span class="cp">#define V_SGL_CAL_EN(x) ((x) &lt;&lt; S_SGL_CAL_EN)</span>
<span class="cp">#define F_SGL_CAL_EN    V_SGL_CAL_EN(1U)</span>

<span class="cp">#define A_MC7_ERR_ADDR 0x12c</span>

<span class="cp">#define A_MC7_ECC 0x130</span>

<span class="cp">#define S_ECCCHKEN    1</span>
<span class="cp">#define V_ECCCHKEN(x) ((x) &lt;&lt; S_ECCCHKEN)</span>
<span class="cp">#define F_ECCCHKEN    V_ECCCHKEN(1U)</span>

<span class="cp">#define S_ECCGENEN    0</span>
<span class="cp">#define V_ECCGENEN(x) ((x) &lt;&lt; S_ECCGENEN)</span>
<span class="cp">#define F_ECCGENEN    V_ECCGENEN(1U)</span>

<span class="cp">#define A_MC7_CE_ADDR 0x134</span>

<span class="cp">#define A_MC7_CE_DATA0 0x138</span>

<span class="cp">#define A_MC7_CE_DATA1 0x13c</span>

<span class="cp">#define A_MC7_CE_DATA2 0x140</span>

<span class="cp">#define S_DATA    0</span>
<span class="cp">#define M_DATA    0xff</span>

<span class="cp">#define G_DATA(x) (((x) &gt;&gt; S_DATA) &amp; M_DATA)</span>

<span class="cp">#define A_MC7_UE_ADDR 0x144</span>

<span class="cp">#define A_MC7_UE_DATA0 0x148</span>

<span class="cp">#define A_MC7_UE_DATA1 0x14c</span>

<span class="cp">#define A_MC7_UE_DATA2 0x150</span>

<span class="cp">#define A_MC7_BD_ADDR 0x154</span>

<span class="cp">#define S_ADDR    3</span>

<span class="cp">#define M_ADDR    0x1fffffff</span>

<span class="cp">#define A_MC7_BD_DATA0 0x158</span>

<span class="cp">#define A_MC7_BD_DATA1 0x15c</span>

<span class="cp">#define A_MC7_BD_OP 0x164</span>

<span class="cp">#define S_OP    0</span>

<span class="cp">#define V_OP(x) ((x) &lt;&lt; S_OP)</span>
<span class="cp">#define F_OP    V_OP(1U)</span>

<span class="cp">#define F_OP    V_OP(1U)</span>
<span class="cp">#define A_SF_OP 0x6dc</span>

<span class="cp">#define A_MC7_BIST_ADDR_BEG 0x168</span>

<span class="cp">#define A_MC7_BIST_ADDR_END 0x16c</span>

<span class="cp">#define A_MC7_BIST_DATA 0x170</span>

<span class="cp">#define A_MC7_BIST_OP 0x174</span>

<span class="cp">#define S_CONT    3</span>
<span class="cp">#define V_CONT(x) ((x) &lt;&lt; S_CONT)</span>
<span class="cp">#define F_CONT    V_CONT(1U)</span>

<span class="cp">#define F_CONT    V_CONT(1U)</span>

<span class="cp">#define A_MC7_INT_ENABLE 0x178</span>

<span class="cp">#define S_AE    17</span>
<span class="cp">#define V_AE(x) ((x) &lt;&lt; S_AE)</span>
<span class="cp">#define F_AE    V_AE(1U)</span>

<span class="cp">#define S_PE    2</span>
<span class="cp">#define M_PE    0x7fff</span>

<span class="cp">#define V_PE(x) ((x) &lt;&lt; S_PE)</span>

<span class="cp">#define G_PE(x) (((x) &gt;&gt; S_PE) &amp; M_PE)</span>

<span class="cp">#define S_UE    1</span>
<span class="cp">#define V_UE(x) ((x) &lt;&lt; S_UE)</span>
<span class="cp">#define F_UE    V_UE(1U)</span>

<span class="cp">#define S_CE    0</span>
<span class="cp">#define V_CE(x) ((x) &lt;&lt; S_CE)</span>
<span class="cp">#define F_CE    V_CE(1U)</span>

<span class="cp">#define A_MC7_INT_CAUSE 0x17c</span>

<span class="cp">#define MC7_PMTX_BASE_ADDR 0x180</span>

<span class="cp">#define MC7_CM_BASE_ADDR 0x200</span>

<span class="cp">#define A_CIM_BOOT_CFG 0x280</span>

<span class="cp">#define S_BOOTADDR    2</span>
<span class="cp">#define M_BOOTADDR    0x3fffffff</span>
<span class="cp">#define V_BOOTADDR(x) ((x) &lt;&lt; S_BOOTADDR)</span>

<span class="cp">#define A_CIM_SDRAM_BASE_ADDR 0x28c</span>

<span class="cp">#define A_CIM_SDRAM_ADDR_SIZE 0x290</span>

<span class="cp">#define A_CIM_HOST_INT_ENABLE 0x298</span>

<span class="cp">#define S_DTAGPARERR    28</span>
<span class="cp">#define V_DTAGPARERR(x) ((x) &lt;&lt; S_DTAGPARERR)</span>
<span class="cp">#define F_DTAGPARERR    V_DTAGPARERR(1U)</span>

<span class="cp">#define S_ITAGPARERR    27</span>
<span class="cp">#define V_ITAGPARERR(x) ((x) &lt;&lt; S_ITAGPARERR)</span>
<span class="cp">#define F_ITAGPARERR    V_ITAGPARERR(1U)</span>

<span class="cp">#define S_IBQTPPARERR    26</span>
<span class="cp">#define V_IBQTPPARERR(x) ((x) &lt;&lt; S_IBQTPPARERR)</span>
<span class="cp">#define F_IBQTPPARERR    V_IBQTPPARERR(1U)</span>

<span class="cp">#define S_IBQULPPARERR    25</span>
<span class="cp">#define V_IBQULPPARERR(x) ((x) &lt;&lt; S_IBQULPPARERR)</span>
<span class="cp">#define F_IBQULPPARERR    V_IBQULPPARERR(1U)</span>

<span class="cp">#define S_IBQSGEHIPARERR    24</span>
<span class="cp">#define V_IBQSGEHIPARERR(x) ((x) &lt;&lt; S_IBQSGEHIPARERR)</span>
<span class="cp">#define F_IBQSGEHIPARERR    V_IBQSGEHIPARERR(1U)</span>

<span class="cp">#define S_IBQSGELOPARERR    23</span>
<span class="cp">#define V_IBQSGELOPARERR(x) ((x) &lt;&lt; S_IBQSGELOPARERR)</span>
<span class="cp">#define F_IBQSGELOPARERR    V_IBQSGELOPARERR(1U)</span>

<span class="cp">#define S_OBQULPLOPARERR    22</span>
<span class="cp">#define V_OBQULPLOPARERR(x) ((x) &lt;&lt; S_OBQULPLOPARERR)</span>
<span class="cp">#define F_OBQULPLOPARERR    V_OBQULPLOPARERR(1U)</span>

<span class="cp">#define S_OBQULPHIPARERR    21</span>
<span class="cp">#define V_OBQULPHIPARERR(x) ((x) &lt;&lt; S_OBQULPHIPARERR)</span>
<span class="cp">#define F_OBQULPHIPARERR    V_OBQULPHIPARERR(1U)</span>

<span class="cp">#define S_OBQSGEPARERR    20</span>
<span class="cp">#define V_OBQSGEPARERR(x) ((x) &lt;&lt; S_OBQSGEPARERR)</span>
<span class="cp">#define F_OBQSGEPARERR    V_OBQSGEPARERR(1U)</span>

<span class="cp">#define S_DCACHEPARERR    19</span>
<span class="cp">#define V_DCACHEPARERR(x) ((x) &lt;&lt; S_DCACHEPARERR)</span>
<span class="cp">#define F_DCACHEPARERR    V_DCACHEPARERR(1U)</span>

<span class="cp">#define S_ICACHEPARERR    18</span>
<span class="cp">#define V_ICACHEPARERR(x) ((x) &lt;&lt; S_ICACHEPARERR)</span>
<span class="cp">#define F_ICACHEPARERR    V_ICACHEPARERR(1U)</span>

<span class="cp">#define S_DRAMPARERR    17</span>
<span class="cp">#define V_DRAMPARERR(x) ((x) &lt;&lt; S_DRAMPARERR)</span>
<span class="cp">#define F_DRAMPARERR    V_DRAMPARERR(1U)</span>

<span class="cp">#define A_CIM_HOST_INT_CAUSE 0x29c</span>

<span class="cp">#define S_BLKWRPLINT    12</span>
<span class="cp">#define V_BLKWRPLINT(x) ((x) &lt;&lt; S_BLKWRPLINT)</span>
<span class="cp">#define F_BLKWRPLINT    V_BLKWRPLINT(1U)</span>

<span class="cp">#define S_BLKRDPLINT    11</span>
<span class="cp">#define V_BLKRDPLINT(x) ((x) &lt;&lt; S_BLKRDPLINT)</span>
<span class="cp">#define F_BLKRDPLINT    V_BLKRDPLINT(1U)</span>

<span class="cp">#define S_BLKWRCTLINT    10</span>
<span class="cp">#define V_BLKWRCTLINT(x) ((x) &lt;&lt; S_BLKWRCTLINT)</span>
<span class="cp">#define F_BLKWRCTLINT    V_BLKWRCTLINT(1U)</span>

<span class="cp">#define S_BLKRDCTLINT    9</span>
<span class="cp">#define V_BLKRDCTLINT(x) ((x) &lt;&lt; S_BLKRDCTLINT)</span>
<span class="cp">#define F_BLKRDCTLINT    V_BLKRDCTLINT(1U)</span>

<span class="cp">#define S_BLKWRFLASHINT    8</span>
<span class="cp">#define V_BLKWRFLASHINT(x) ((x) &lt;&lt; S_BLKWRFLASHINT)</span>
<span class="cp">#define F_BLKWRFLASHINT    V_BLKWRFLASHINT(1U)</span>

<span class="cp">#define S_BLKRDFLASHINT    7</span>
<span class="cp">#define V_BLKRDFLASHINT(x) ((x) &lt;&lt; S_BLKRDFLASHINT)</span>
<span class="cp">#define F_BLKRDFLASHINT    V_BLKRDFLASHINT(1U)</span>

<span class="cp">#define S_SGLWRFLASHINT    6</span>
<span class="cp">#define V_SGLWRFLASHINT(x) ((x) &lt;&lt; S_SGLWRFLASHINT)</span>
<span class="cp">#define F_SGLWRFLASHINT    V_SGLWRFLASHINT(1U)</span>

<span class="cp">#define S_WRBLKFLASHINT    5</span>
<span class="cp">#define V_WRBLKFLASHINT(x) ((x) &lt;&lt; S_WRBLKFLASHINT)</span>
<span class="cp">#define F_WRBLKFLASHINT    V_WRBLKFLASHINT(1U)</span>

<span class="cp">#define S_BLKWRBOOTINT    4</span>
<span class="cp">#define V_BLKWRBOOTINT(x) ((x) &lt;&lt; S_BLKWRBOOTINT)</span>
<span class="cp">#define F_BLKWRBOOTINT    V_BLKWRBOOTINT(1U)</span>

<span class="cp">#define S_FLASHRANGEINT    2</span>
<span class="cp">#define V_FLASHRANGEINT(x) ((x) &lt;&lt; S_FLASHRANGEINT)</span>
<span class="cp">#define F_FLASHRANGEINT    V_FLASHRANGEINT(1U)</span>

<span class="cp">#define S_SDRAMRANGEINT    1</span>
<span class="cp">#define V_SDRAMRANGEINT(x) ((x) &lt;&lt; S_SDRAMRANGEINT)</span>
<span class="cp">#define F_SDRAMRANGEINT    V_SDRAMRANGEINT(1U)</span>

<span class="cp">#define S_RSVDSPACEINT    0</span>
<span class="cp">#define V_RSVDSPACEINT(x) ((x) &lt;&lt; S_RSVDSPACEINT)</span>
<span class="cp">#define F_RSVDSPACEINT    V_RSVDSPACEINT(1U)</span>

<span class="cp">#define A_CIM_HOST_ACC_CTRL 0x2b0</span>

<span class="cp">#define S_HOSTBUSY    17</span>
<span class="cp">#define V_HOSTBUSY(x) ((x) &lt;&lt; S_HOSTBUSY)</span>
<span class="cp">#define F_HOSTBUSY    V_HOSTBUSY(1U)</span>

<span class="cp">#define A_CIM_HOST_ACC_DATA 0x2b4</span>

<span class="cp">#define A_CIM_IBQ_DBG_CFG 0x2c0</span>

<span class="cp">#define S_IBQDBGADDR    16</span>
<span class="cp">#define M_IBQDBGADDR    0x1ff</span>
<span class="cp">#define V_IBQDBGADDR(x) ((x) &lt;&lt; S_IBQDBGADDR)</span>
<span class="cp">#define G_IBQDBGADDR(x) (((x) &gt;&gt; S_IBQDBGADDR) &amp; M_IBQDBGADDR)</span>

<span class="cp">#define S_IBQDBGQID    3</span>
<span class="cp">#define M_IBQDBGQID    0x3</span>
<span class="cp">#define V_IBQDBGQID(x) ((x) &lt;&lt; S_IBQDBGQID)</span>
<span class="cp">#define G_IBQDBGQID(x) (((x) &gt;&gt; S_IBQDBGQID) &amp; M_IBQDBGQID)</span>

<span class="cp">#define S_IBQDBGWR    2</span>
<span class="cp">#define V_IBQDBGWR(x) ((x) &lt;&lt; S_IBQDBGWR)</span>
<span class="cp">#define F_IBQDBGWR    V_IBQDBGWR(1U)</span>

<span class="cp">#define S_IBQDBGBUSY    1</span>
<span class="cp">#define V_IBQDBGBUSY(x) ((x) &lt;&lt; S_IBQDBGBUSY)</span>
<span class="cp">#define F_IBQDBGBUSY    V_IBQDBGBUSY(1U)</span>

<span class="cp">#define S_IBQDBGEN    0</span>
<span class="cp">#define V_IBQDBGEN(x) ((x) &lt;&lt; S_IBQDBGEN)</span>
<span class="cp">#define F_IBQDBGEN    V_IBQDBGEN(1U)</span>

<span class="cp">#define A_CIM_IBQ_DBG_DATA 0x2c8</span>

<span class="cp">#define A_TP_IN_CONFIG 0x300</span>

<span class="cp">#define S_RXFBARBPRIO    25</span>
<span class="cp">#define V_RXFBARBPRIO(x) ((x) &lt;&lt; S_RXFBARBPRIO)</span>
<span class="cp">#define F_RXFBARBPRIO    V_RXFBARBPRIO(1U)</span>

<span class="cp">#define S_TXFBARBPRIO    24</span>
<span class="cp">#define V_TXFBARBPRIO(x) ((x) &lt;&lt; S_TXFBARBPRIO)</span>
<span class="cp">#define F_TXFBARBPRIO    V_TXFBARBPRIO(1U)</span>

<span class="cp">#define S_NICMODE    14</span>
<span class="cp">#define V_NICMODE(x) ((x) &lt;&lt; S_NICMODE)</span>
<span class="cp">#define F_NICMODE    V_NICMODE(1U)</span>

<span class="cp">#define F_NICMODE    V_NICMODE(1U)</span>

<span class="cp">#define S_IPV6ENABLE    15</span>
<span class="cp">#define V_IPV6ENABLE(x) ((x) &lt;&lt; S_IPV6ENABLE)</span>
<span class="cp">#define F_IPV6ENABLE    V_IPV6ENABLE(1U)</span>

<span class="cp">#define A_TP_OUT_CONFIG 0x304</span>

<span class="cp">#define S_VLANEXTRACTIONENABLE    12</span>

<span class="cp">#define A_TP_GLOBAL_CONFIG 0x308</span>

<span class="cp">#define S_TXPACINGENABLE    24</span>
<span class="cp">#define V_TXPACINGENABLE(x) ((x) &lt;&lt; S_TXPACINGENABLE)</span>
<span class="cp">#define F_TXPACINGENABLE    V_TXPACINGENABLE(1U)</span>

<span class="cp">#define S_PATHMTU    15</span>
<span class="cp">#define V_PATHMTU(x) ((x) &lt;&lt; S_PATHMTU)</span>
<span class="cp">#define F_PATHMTU    V_PATHMTU(1U)</span>

<span class="cp">#define S_IPCHECKSUMOFFLOAD    13</span>
<span class="cp">#define V_IPCHECKSUMOFFLOAD(x) ((x) &lt;&lt; S_IPCHECKSUMOFFLOAD)</span>
<span class="cp">#define F_IPCHECKSUMOFFLOAD    V_IPCHECKSUMOFFLOAD(1U)</span>

<span class="cp">#define S_UDPCHECKSUMOFFLOAD    12</span>
<span class="cp">#define V_UDPCHECKSUMOFFLOAD(x) ((x) &lt;&lt; S_UDPCHECKSUMOFFLOAD)</span>
<span class="cp">#define F_UDPCHECKSUMOFFLOAD    V_UDPCHECKSUMOFFLOAD(1U)</span>

<span class="cp">#define S_TCPCHECKSUMOFFLOAD    11</span>
<span class="cp">#define V_TCPCHECKSUMOFFLOAD(x) ((x) &lt;&lt; S_TCPCHECKSUMOFFLOAD)</span>
<span class="cp">#define F_TCPCHECKSUMOFFLOAD    V_TCPCHECKSUMOFFLOAD(1U)</span>

<span class="cp">#define S_IPTTL    0</span>
<span class="cp">#define M_IPTTL    0xff</span>
<span class="cp">#define V_IPTTL(x) ((x) &lt;&lt; S_IPTTL)</span>

<span class="cp">#define A_TP_CMM_MM_BASE 0x314</span>

<span class="cp">#define A_TP_CMM_TIMER_BASE 0x318</span>

<span class="cp">#define S_CMTIMERMAXNUM    28</span>
<span class="cp">#define M_CMTIMERMAXNUM    0x3</span>
<span class="cp">#define V_CMTIMERMAXNUM(x) ((x) &lt;&lt; S_CMTIMERMAXNUM)</span>

<span class="cp">#define A_TP_PMM_SIZE 0x31c</span>

<span class="cp">#define A_TP_PMM_TX_BASE 0x320</span>

<span class="cp">#define A_TP_PMM_RX_BASE 0x328</span>

<span class="cp">#define A_TP_PMM_RX_PAGE_SIZE 0x32c</span>

<span class="cp">#define A_TP_PMM_RX_MAX_PAGE 0x330</span>

<span class="cp">#define A_TP_PMM_TX_PAGE_SIZE 0x334</span>

<span class="cp">#define A_TP_PMM_TX_MAX_PAGE 0x338</span>

<span class="cp">#define A_TP_TCP_OPTIONS 0x340</span>

<span class="cp">#define S_MTUDEFAULT    16</span>
<span class="cp">#define M_MTUDEFAULT    0xffff</span>
<span class="cp">#define V_MTUDEFAULT(x) ((x) &lt;&lt; S_MTUDEFAULT)</span>

<span class="cp">#define S_MTUENABLE    10</span>
<span class="cp">#define V_MTUENABLE(x) ((x) &lt;&lt; S_MTUENABLE)</span>
<span class="cp">#define F_MTUENABLE    V_MTUENABLE(1U)</span>

<span class="cp">#define S_SACKRX    8</span>
<span class="cp">#define V_SACKRX(x) ((x) &lt;&lt; S_SACKRX)</span>
<span class="cp">#define F_SACKRX    V_SACKRX(1U)</span>

<span class="cp">#define S_SACKMODE    4</span>

<span class="cp">#define M_SACKMODE    0x3</span>

<span class="cp">#define V_SACKMODE(x) ((x) &lt;&lt; S_SACKMODE)</span>

<span class="cp">#define S_WINDOWSCALEMODE    2</span>
<span class="cp">#define M_WINDOWSCALEMODE    0x3</span>
<span class="cp">#define V_WINDOWSCALEMODE(x) ((x) &lt;&lt; S_WINDOWSCALEMODE)</span>

<span class="cp">#define S_TIMESTAMPSMODE    0</span>

<span class="cp">#define M_TIMESTAMPSMODE    0x3</span>

<span class="cp">#define V_TIMESTAMPSMODE(x) ((x) &lt;&lt; S_TIMESTAMPSMODE)</span>

<span class="cp">#define A_TP_DACK_CONFIG 0x344</span>

<span class="cp">#define S_AUTOSTATE3    30</span>
<span class="cp">#define M_AUTOSTATE3    0x3</span>
<span class="cp">#define V_AUTOSTATE3(x) ((x) &lt;&lt; S_AUTOSTATE3)</span>

<span class="cp">#define S_AUTOSTATE2    28</span>
<span class="cp">#define M_AUTOSTATE2    0x3</span>
<span class="cp">#define V_AUTOSTATE2(x) ((x) &lt;&lt; S_AUTOSTATE2)</span>

<span class="cp">#define S_AUTOSTATE1    26</span>
<span class="cp">#define M_AUTOSTATE1    0x3</span>
<span class="cp">#define V_AUTOSTATE1(x) ((x) &lt;&lt; S_AUTOSTATE1)</span>

<span class="cp">#define S_BYTETHRESHOLD    5</span>
<span class="cp">#define M_BYTETHRESHOLD    0xfffff</span>
<span class="cp">#define V_BYTETHRESHOLD(x) ((x) &lt;&lt; S_BYTETHRESHOLD)</span>

<span class="cp">#define S_MSSTHRESHOLD    3</span>
<span class="cp">#define M_MSSTHRESHOLD    0x3</span>
<span class="cp">#define V_MSSTHRESHOLD(x) ((x) &lt;&lt; S_MSSTHRESHOLD)</span>

<span class="cp">#define S_AUTOCAREFUL    2</span>
<span class="cp">#define V_AUTOCAREFUL(x) ((x) &lt;&lt; S_AUTOCAREFUL)</span>
<span class="cp">#define F_AUTOCAREFUL    V_AUTOCAREFUL(1U)</span>

<span class="cp">#define S_AUTOENABLE    1</span>
<span class="cp">#define V_AUTOENABLE(x) ((x) &lt;&lt; S_AUTOENABLE)</span>
<span class="cp">#define F_AUTOENABLE    V_AUTOENABLE(1U)</span>

<span class="cp">#define S_DACK_MODE    0</span>
<span class="cp">#define V_DACK_MODE(x) ((x) &lt;&lt; S_DACK_MODE)</span>
<span class="cp">#define F_DACK_MODE    V_DACK_MODE(1U)</span>

<span class="cp">#define A_TP_PC_CONFIG 0x348</span>

<span class="cp">#define S_TXTOSQUEUEMAPMODE    26</span>
<span class="cp">#define V_TXTOSQUEUEMAPMODE(x) ((x) &lt;&lt; S_TXTOSQUEUEMAPMODE)</span>
<span class="cp">#define F_TXTOSQUEUEMAPMODE    V_TXTOSQUEUEMAPMODE(1U)</span>

<span class="cp">#define S_ENABLEEPCMDAFULL    23</span>
<span class="cp">#define V_ENABLEEPCMDAFULL(x) ((x) &lt;&lt; S_ENABLEEPCMDAFULL)</span>
<span class="cp">#define F_ENABLEEPCMDAFULL    V_ENABLEEPCMDAFULL(1U)</span>

<span class="cp">#define S_MODULATEUNIONMODE    22</span>
<span class="cp">#define V_MODULATEUNIONMODE(x) ((x) &lt;&lt; S_MODULATEUNIONMODE)</span>
<span class="cp">#define F_MODULATEUNIONMODE    V_MODULATEUNIONMODE(1U)</span>

<span class="cp">#define S_TXDEFERENABLE    20</span>
<span class="cp">#define V_TXDEFERENABLE(x) ((x) &lt;&lt; S_TXDEFERENABLE)</span>
<span class="cp">#define F_TXDEFERENABLE    V_TXDEFERENABLE(1U)</span>

<span class="cp">#define S_RXCONGESTIONMODE    19</span>
<span class="cp">#define V_RXCONGESTIONMODE(x) ((x) &lt;&lt; S_RXCONGESTIONMODE)</span>
<span class="cp">#define F_RXCONGESTIONMODE    V_RXCONGESTIONMODE(1U)</span>

<span class="cp">#define S_HEARBEATDACK    16</span>
<span class="cp">#define V_HEARBEATDACK(x) ((x) &lt;&lt; S_HEARBEATDACK)</span>
<span class="cp">#define F_HEARBEATDACK    V_HEARBEATDACK(1U)</span>

<span class="cp">#define S_TXCONGESTIONMODE    15</span>
<span class="cp">#define V_TXCONGESTIONMODE(x) ((x) &lt;&lt; S_TXCONGESTIONMODE)</span>
<span class="cp">#define F_TXCONGESTIONMODE    V_TXCONGESTIONMODE(1U)</span>

<span class="cp">#define S_ENABLEOCSPIFULL    30</span>
<span class="cp">#define V_ENABLEOCSPIFULL(x) ((x) &lt;&lt; S_ENABLEOCSPIFULL)</span>
<span class="cp">#define F_ENABLEOCSPIFULL    V_ENABLEOCSPIFULL(1U)</span>

<span class="cp">#define S_LOCKTID    28</span>
<span class="cp">#define V_LOCKTID(x) ((x) &lt;&lt; S_LOCKTID)</span>
<span class="cp">#define F_LOCKTID    V_LOCKTID(1U)</span>

<span class="cp">#define S_TABLELATENCYDELTA    0</span>
<span class="cp">#define M_TABLELATENCYDELTA    0xf</span>
<span class="cp">#define V_TABLELATENCYDELTA(x) ((x) &lt;&lt; S_TABLELATENCYDELTA)</span>
<span class="cp">#define G_TABLELATENCYDELTA(x) \</span>
<span class="cp">	(((x) &gt;&gt; S_TABLELATENCYDELTA) &amp; M_TABLELATENCYDELTA)</span>

<span class="cp">#define A_TP_PC_CONFIG2 0x34c</span>

<span class="cp">#define S_DISBLEDAPARBIT0    15</span>
<span class="cp">#define V_DISBLEDAPARBIT0(x) ((x) &lt;&lt; S_DISBLEDAPARBIT0)</span>
<span class="cp">#define F_DISBLEDAPARBIT0    V_DISBLEDAPARBIT0(1U)</span>

<span class="cp">#define S_ENABLEARPMISS    13</span>
<span class="cp">#define V_ENABLEARPMISS(x) ((x) &lt;&lt; S_ENABLEARPMISS)</span>
<span class="cp">#define F_ENABLEARPMISS    V_ENABLEARPMISS(1U)</span>

<span class="cp">#define S_ENABLENONOFDTNLSYN    12</span>
<span class="cp">#define V_ENABLENONOFDTNLSYN(x) ((x) &lt;&lt; S_ENABLENONOFDTNLSYN)</span>
<span class="cp">#define F_ENABLENONOFDTNLSYN    V_ENABLENONOFDTNLSYN(1U)</span>

<span class="cp">#define S_ENABLEIPV6RSS    11</span>
<span class="cp">#define V_ENABLEIPV6RSS(x) ((x) &lt;&lt; S_ENABLEIPV6RSS)</span>
<span class="cp">#define F_ENABLEIPV6RSS    V_ENABLEIPV6RSS(1U)</span>

<span class="cp">#define S_CHDRAFULL    4</span>
<span class="cp">#define V_CHDRAFULL(x) ((x) &lt;&lt; S_CHDRAFULL)</span>
<span class="cp">#define F_CHDRAFULL    V_CHDRAFULL(1U)</span>

<span class="cp">#define A_TP_TCP_BACKOFF_REG0 0x350</span>

<span class="cp">#define A_TP_TCP_BACKOFF_REG1 0x354</span>

<span class="cp">#define A_TP_TCP_BACKOFF_REG2 0x358</span>

<span class="cp">#define A_TP_TCP_BACKOFF_REG3 0x35c</span>

<span class="cp">#define A_TP_PARA_REG2 0x368</span>

<span class="cp">#define S_MAXRXDATA    16</span>
<span class="cp">#define M_MAXRXDATA    0xffff</span>
<span class="cp">#define V_MAXRXDATA(x) ((x) &lt;&lt; S_MAXRXDATA)</span>

<span class="cp">#define S_RXCOALESCESIZE    0</span>
<span class="cp">#define M_RXCOALESCESIZE    0xffff</span>
<span class="cp">#define V_RXCOALESCESIZE(x) ((x) &lt;&lt; S_RXCOALESCESIZE)</span>

<span class="cp">#define A_TP_PARA_REG3 0x36c</span>

<span class="cp">#define S_TXDATAACKIDX    16</span>
<span class="cp">#define M_TXDATAACKIDX    0xf</span>

<span class="cp">#define V_TXDATAACKIDX(x) ((x) &lt;&lt; S_TXDATAACKIDX)</span>

<span class="cp">#define S_TXPACEAUTOSTRICT    10</span>
<span class="cp">#define V_TXPACEAUTOSTRICT(x) ((x) &lt;&lt; S_TXPACEAUTOSTRICT)</span>
<span class="cp">#define F_TXPACEAUTOSTRICT    V_TXPACEAUTOSTRICT(1U)</span>

<span class="cp">#define S_TXPACEFIXED    9</span>
<span class="cp">#define V_TXPACEFIXED(x) ((x) &lt;&lt; S_TXPACEFIXED)</span>
<span class="cp">#define F_TXPACEFIXED    V_TXPACEFIXED(1U)</span>

<span class="cp">#define S_TXPACEAUTO    8</span>
<span class="cp">#define V_TXPACEAUTO(x) ((x) &lt;&lt; S_TXPACEAUTO)</span>
<span class="cp">#define F_TXPACEAUTO    V_TXPACEAUTO(1U)</span>

<span class="cp">#define S_RXCOALESCEENABLE    1</span>
<span class="cp">#define V_RXCOALESCEENABLE(x) ((x) &lt;&lt; S_RXCOALESCEENABLE)</span>
<span class="cp">#define F_RXCOALESCEENABLE    V_RXCOALESCEENABLE(1U)</span>

<span class="cp">#define S_RXCOALESCEPSHEN    0</span>
<span class="cp">#define V_RXCOALESCEPSHEN(x) ((x) &lt;&lt; S_RXCOALESCEPSHEN)</span>
<span class="cp">#define F_RXCOALESCEPSHEN    V_RXCOALESCEPSHEN(1U)</span>

<span class="cp">#define A_TP_PARA_REG4 0x370</span>

<span class="cp">#define A_TP_PARA_REG5 0x374</span>

<span class="cp">#define S_RXDDPOFFINIT    3</span>
<span class="cp">#define V_RXDDPOFFINIT(x) ((x) &lt;&lt; S_RXDDPOFFINIT)</span>
<span class="cp">#define F_RXDDPOFFINIT    V_RXDDPOFFINIT(1U)</span>

<span class="cp">#define A_TP_PARA_REG6 0x378</span>

<span class="cp">#define S_T3A_ENABLEESND    13</span>
<span class="cp">#define V_T3A_ENABLEESND(x) ((x) &lt;&lt; S_T3A_ENABLEESND)</span>
<span class="cp">#define F_T3A_ENABLEESND    V_T3A_ENABLEESND(1U)</span>

<span class="cp">#define S_ENABLEESND    11</span>
<span class="cp">#define V_ENABLEESND(x) ((x) &lt;&lt; S_ENABLEESND)</span>
<span class="cp">#define F_ENABLEESND    V_ENABLEESND(1U)</span>

<span class="cp">#define A_TP_PARA_REG7 0x37c</span>

<span class="cp">#define S_PMMAXXFERLEN1    16</span>
<span class="cp">#define M_PMMAXXFERLEN1    0xffff</span>
<span class="cp">#define V_PMMAXXFERLEN1(x) ((x) &lt;&lt; S_PMMAXXFERLEN1)</span>

<span class="cp">#define S_PMMAXXFERLEN0    0</span>
<span class="cp">#define M_PMMAXXFERLEN0    0xffff</span>
<span class="cp">#define V_PMMAXXFERLEN0(x) ((x) &lt;&lt; S_PMMAXXFERLEN0)</span>

<span class="cp">#define A_TP_TIMER_RESOLUTION 0x390</span>

<span class="cp">#define S_TIMERRESOLUTION    16</span>
<span class="cp">#define M_TIMERRESOLUTION    0xff</span>
<span class="cp">#define V_TIMERRESOLUTION(x) ((x) &lt;&lt; S_TIMERRESOLUTION)</span>

<span class="cp">#define S_TIMESTAMPRESOLUTION    8</span>
<span class="cp">#define M_TIMESTAMPRESOLUTION    0xff</span>
<span class="cp">#define V_TIMESTAMPRESOLUTION(x) ((x) &lt;&lt; S_TIMESTAMPRESOLUTION)</span>

<span class="cp">#define S_DELAYEDACKRESOLUTION    0</span>
<span class="cp">#define M_DELAYEDACKRESOLUTION    0xff</span>
<span class="cp">#define V_DELAYEDACKRESOLUTION(x) ((x) &lt;&lt; S_DELAYEDACKRESOLUTION)</span>

<span class="cp">#define A_TP_MSL 0x394</span>

<span class="cp">#define A_TP_RXT_MIN 0x398</span>

<span class="cp">#define A_TP_RXT_MAX 0x39c</span>

<span class="cp">#define A_TP_PERS_MIN 0x3a0</span>

<span class="cp">#define A_TP_PERS_MAX 0x3a4</span>

<span class="cp">#define A_TP_KEEP_IDLE 0x3a8</span>

<span class="cp">#define A_TP_KEEP_INTVL 0x3ac</span>

<span class="cp">#define A_TP_INIT_SRTT 0x3b0</span>

<span class="cp">#define A_TP_DACK_TIMER 0x3b4</span>

<span class="cp">#define A_TP_FINWAIT2_TIMER 0x3b8</span>

<span class="cp">#define A_TP_SHIFT_CNT 0x3c0</span>

<span class="cp">#define S_SYNSHIFTMAX    24</span>

<span class="cp">#define M_SYNSHIFTMAX    0xff</span>

<span class="cp">#define V_SYNSHIFTMAX(x) ((x) &lt;&lt; S_SYNSHIFTMAX)</span>

<span class="cp">#define S_RXTSHIFTMAXR1    20</span>

<span class="cp">#define M_RXTSHIFTMAXR1    0xf</span>

<span class="cp">#define V_RXTSHIFTMAXR1(x) ((x) &lt;&lt; S_RXTSHIFTMAXR1)</span>

<span class="cp">#define S_RXTSHIFTMAXR2    16</span>

<span class="cp">#define M_RXTSHIFTMAXR2    0xf</span>

<span class="cp">#define V_RXTSHIFTMAXR2(x) ((x) &lt;&lt; S_RXTSHIFTMAXR2)</span>

<span class="cp">#define S_PERSHIFTBACKOFFMAX    12</span>
<span class="cp">#define M_PERSHIFTBACKOFFMAX    0xf</span>
<span class="cp">#define V_PERSHIFTBACKOFFMAX(x) ((x) &lt;&lt; S_PERSHIFTBACKOFFMAX)</span>

<span class="cp">#define S_PERSHIFTMAX    8</span>
<span class="cp">#define M_PERSHIFTMAX    0xf</span>
<span class="cp">#define V_PERSHIFTMAX(x) ((x) &lt;&lt; S_PERSHIFTMAX)</span>

<span class="cp">#define S_KEEPALIVEMAX    0</span>

<span class="cp">#define M_KEEPALIVEMAX    0xff</span>

<span class="cp">#define V_KEEPALIVEMAX(x) ((x) &lt;&lt; S_KEEPALIVEMAX)</span>

<span class="cp">#define A_TP_MTU_PORT_TABLE 0x3d0</span>

<span class="cp">#define A_TP_CCTRL_TABLE 0x3dc</span>

<span class="cp">#define A_TP_MTU_TABLE 0x3e4</span>

<span class="cp">#define A_TP_RSS_MAP_TABLE 0x3e8</span>

<span class="cp">#define A_TP_RSS_LKP_TABLE 0x3ec</span>

<span class="cp">#define A_TP_RSS_CONFIG 0x3f0</span>

<span class="cp">#define S_TNL4TUPEN    29</span>
<span class="cp">#define V_TNL4TUPEN(x) ((x) &lt;&lt; S_TNL4TUPEN)</span>
<span class="cp">#define F_TNL4TUPEN    V_TNL4TUPEN(1U)</span>

<span class="cp">#define S_TNL2TUPEN    28</span>
<span class="cp">#define V_TNL2TUPEN(x) ((x) &lt;&lt; S_TNL2TUPEN)</span>
<span class="cp">#define F_TNL2TUPEN    V_TNL2TUPEN(1U)</span>

<span class="cp">#define S_TNLPRTEN    26</span>
<span class="cp">#define V_TNLPRTEN(x) ((x) &lt;&lt; S_TNLPRTEN)</span>
<span class="cp">#define F_TNLPRTEN    V_TNLPRTEN(1U)</span>

<span class="cp">#define S_TNLMAPEN    25</span>
<span class="cp">#define V_TNLMAPEN(x) ((x) &lt;&lt; S_TNLMAPEN)</span>
<span class="cp">#define F_TNLMAPEN    V_TNLMAPEN(1U)</span>

<span class="cp">#define S_TNLLKPEN    24</span>
<span class="cp">#define V_TNLLKPEN(x) ((x) &lt;&lt; S_TNLLKPEN)</span>
<span class="cp">#define F_TNLLKPEN    V_TNLLKPEN(1U)</span>

<span class="cp">#define S_RRCPLMAPEN    7</span>
<span class="cp">#define V_RRCPLMAPEN(x) ((x) &lt;&lt; S_RRCPLMAPEN)</span>
<span class="cp">#define F_RRCPLMAPEN    V_RRCPLMAPEN(1U)</span>

<span class="cp">#define S_RRCPLCPUSIZE    4</span>
<span class="cp">#define M_RRCPLCPUSIZE    0x7</span>
<span class="cp">#define V_RRCPLCPUSIZE(x) ((x) &lt;&lt; S_RRCPLCPUSIZE)</span>

<span class="cp">#define S_RQFEEDBACKENABLE    3</span>
<span class="cp">#define V_RQFEEDBACKENABLE(x) ((x) &lt;&lt; S_RQFEEDBACKENABLE)</span>
<span class="cp">#define F_RQFEEDBACKENABLE    V_RQFEEDBACKENABLE(1U)</span>

<span class="cp">#define S_HASHTOEPLITZ    2</span>
<span class="cp">#define V_HASHTOEPLITZ(x) ((x) &lt;&lt; S_HASHTOEPLITZ)</span>
<span class="cp">#define F_HASHTOEPLITZ    V_HASHTOEPLITZ(1U)</span>

<span class="cp">#define S_DISABLE    0</span>

<span class="cp">#define A_TP_TM_PIO_ADDR 0x418</span>

<span class="cp">#define A_TP_TM_PIO_DATA 0x41c</span>

<span class="cp">#define A_TP_TX_MOD_QUE_TABLE 0x420</span>

<span class="cp">#define A_TP_TX_RESOURCE_LIMIT 0x424</span>

<span class="cp">#define A_TP_TX_MOD_QUEUE_REQ_MAP 0x428</span>

<span class="cp">#define S_TX_MOD_QUEUE_REQ_MAP    0</span>
<span class="cp">#define M_TX_MOD_QUEUE_REQ_MAP    0xff</span>
<span class="cp">#define V_TX_MOD_QUEUE_REQ_MAP(x) ((x) &lt;&lt; S_TX_MOD_QUEUE_REQ_MAP)</span>

<span class="cp">#define A_TP_TX_MOD_QUEUE_WEIGHT1 0x42c</span>

<span class="cp">#define A_TP_TX_MOD_QUEUE_WEIGHT0 0x430</span>

<span class="cp">#define A_TP_MOD_CHANNEL_WEIGHT 0x434</span>

<span class="cp">#define A_TP_MOD_RATE_LIMIT 0x438</span>

<span class="cp">#define A_TP_PIO_ADDR 0x440</span>

<span class="cp">#define A_TP_PIO_DATA 0x444</span>

<span class="cp">#define A_TP_RESET 0x44c</span>

<span class="cp">#define S_FLSTINITENABLE    1</span>
<span class="cp">#define V_FLSTINITENABLE(x) ((x) &lt;&lt; S_FLSTINITENABLE)</span>
<span class="cp">#define F_FLSTINITENABLE    V_FLSTINITENABLE(1U)</span>

<span class="cp">#define S_TPRESET    0</span>
<span class="cp">#define V_TPRESET(x) ((x) &lt;&lt; S_TPRESET)</span>
<span class="cp">#define F_TPRESET    V_TPRESET(1U)</span>

<span class="cp">#define A_TP_CMM_MM_RX_FLST_BASE 0x460</span>

<span class="cp">#define A_TP_CMM_MM_TX_FLST_BASE 0x464</span>

<span class="cp">#define A_TP_CMM_MM_PS_FLST_BASE 0x468</span>

<span class="cp">#define A_TP_MIB_INDEX 0x450</span>

<span class="cp">#define A_TP_MIB_RDATA 0x454</span>

<span class="cp">#define A_TP_CMM_MM_MAX_PSTRUCT 0x46c</span>

<span class="cp">#define A_TP_INT_ENABLE 0x470</span>

<span class="cp">#define S_FLMTXFLSTEMPTY    30</span>
<span class="cp">#define V_FLMTXFLSTEMPTY(x) ((x) &lt;&lt; S_FLMTXFLSTEMPTY)</span>
<span class="cp">#define F_FLMTXFLSTEMPTY    V_FLMTXFLSTEMPTY(1U)</span>

<span class="cp">#define S_FLMRXFLSTEMPTY    29</span>
<span class="cp">#define V_FLMRXFLSTEMPTY(x) ((x) &lt;&lt; S_FLMRXFLSTEMPTY)</span>
<span class="cp">#define F_FLMRXFLSTEMPTY    V_FLMRXFLSTEMPTY(1U)</span>

<span class="cp">#define S_ARPLUTPERR    26</span>
<span class="cp">#define V_ARPLUTPERR(x) ((x) &lt;&lt; S_ARPLUTPERR)</span>
<span class="cp">#define F_ARPLUTPERR    V_ARPLUTPERR(1U)</span>

<span class="cp">#define S_CMCACHEPERR    24</span>
<span class="cp">#define V_CMCACHEPERR(x) ((x) &lt;&lt; S_CMCACHEPERR)</span>
<span class="cp">#define F_CMCACHEPERR    V_CMCACHEPERR(1U)</span>

<span class="cp">#define A_TP_INT_CAUSE 0x474</span>

<span class="cp">#define A_TP_TX_MOD_Q1_Q0_RATE_LIMIT 0x8</span>

<span class="cp">#define A_TP_TX_DROP_CFG_CH0 0x12b</span>

<span class="cp">#define A_TP_TX_DROP_MODE 0x12f</span>

<span class="cp">#define A_TP_EGRESS_CONFIG 0x145</span>

<span class="cp">#define S_REWRITEFORCETOSIZE    0</span>
<span class="cp">#define V_REWRITEFORCETOSIZE(x) ((x) &lt;&lt; S_REWRITEFORCETOSIZE)</span>
<span class="cp">#define F_REWRITEFORCETOSIZE    V_REWRITEFORCETOSIZE(1U)</span>

<span class="cp">#define A_TP_TX_TRC_KEY0 0x20</span>

<span class="cp">#define A_TP_RX_TRC_KEY0 0x120</span>

<span class="cp">#define A_TP_TX_DROP_CNT_CH0 0x12d</span>

<span class="cp">#define S_TXDROPCNTCH0RCVD    0</span>
<span class="cp">#define M_TXDROPCNTCH0RCVD    0xffff</span>
<span class="cp">#define V_TXDROPCNTCH0RCVD(x) ((x) &lt;&lt; S_TXDROPCNTCH0RCVD)</span>
<span class="cp">#define G_TXDROPCNTCH0RCVD(x) (((x) &gt;&gt; S_TXDROPCNTCH0RCVD) &amp; \</span>
<span class="cp">			       M_TXDROPCNTCH0RCVD)</span>

<span class="cp">#define A_TP_PROXY_FLOW_CNTL 0x4b0</span>

<span class="cp">#define A_TP_EMBED_OP_FIELD0 0x4e8</span>
<span class="cp">#define A_TP_EMBED_OP_FIELD1 0x4ec</span>
<span class="cp">#define A_TP_EMBED_OP_FIELD2 0x4f0</span>
<span class="cp">#define A_TP_EMBED_OP_FIELD3 0x4f4</span>
<span class="cp">#define A_TP_EMBED_OP_FIELD4 0x4f8</span>
<span class="cp">#define A_TP_EMBED_OP_FIELD5 0x4fc</span>

<span class="cp">#define A_ULPRX_CTL 0x500</span>

<span class="cp">#define S_ROUND_ROBIN    4</span>
<span class="cp">#define V_ROUND_ROBIN(x) ((x) &lt;&lt; S_ROUND_ROBIN)</span>
<span class="cp">#define F_ROUND_ROBIN    V_ROUND_ROBIN(1U)</span>

<span class="cp">#define A_ULPRX_INT_ENABLE 0x504</span>

<span class="cp">#define S_DATASELFRAMEERR0    7</span>
<span class="cp">#define V_DATASELFRAMEERR0(x) ((x) &lt;&lt; S_DATASELFRAMEERR0)</span>
<span class="cp">#define F_DATASELFRAMEERR0    V_DATASELFRAMEERR0(1U)</span>

<span class="cp">#define S_DATASELFRAMEERR1    6</span>
<span class="cp">#define V_DATASELFRAMEERR1(x) ((x) &lt;&lt; S_DATASELFRAMEERR1)</span>
<span class="cp">#define F_DATASELFRAMEERR1    V_DATASELFRAMEERR1(1U)</span>

<span class="cp">#define S_PCMDMUXPERR    5</span>
<span class="cp">#define V_PCMDMUXPERR(x) ((x) &lt;&lt; S_PCMDMUXPERR)</span>
<span class="cp">#define F_PCMDMUXPERR    V_PCMDMUXPERR(1U)</span>

<span class="cp">#define S_ARBFPERR    4</span>
<span class="cp">#define V_ARBFPERR(x) ((x) &lt;&lt; S_ARBFPERR)</span>
<span class="cp">#define F_ARBFPERR    V_ARBFPERR(1U)</span>

<span class="cp">#define S_ARBPF0PERR    3</span>
<span class="cp">#define V_ARBPF0PERR(x) ((x) &lt;&lt; S_ARBPF0PERR)</span>
<span class="cp">#define F_ARBPF0PERR    V_ARBPF0PERR(1U)</span>

<span class="cp">#define S_ARBPF1PERR    2</span>
<span class="cp">#define V_ARBPF1PERR(x) ((x) &lt;&lt; S_ARBPF1PERR)</span>
<span class="cp">#define F_ARBPF1PERR    V_ARBPF1PERR(1U)</span>

<span class="cp">#define S_PARERRPCMD    1</span>
<span class="cp">#define V_PARERRPCMD(x) ((x) &lt;&lt; S_PARERRPCMD)</span>
<span class="cp">#define F_PARERRPCMD    V_PARERRPCMD(1U)</span>

<span class="cp">#define S_PARERRDATA    0</span>
<span class="cp">#define V_PARERRDATA(x) ((x) &lt;&lt; S_PARERRDATA)</span>
<span class="cp">#define F_PARERRDATA    V_PARERRDATA(1U)</span>

<span class="cp">#define A_ULPRX_INT_CAUSE 0x508</span>

<span class="cp">#define A_ULPRX_ISCSI_LLIMIT 0x50c</span>

<span class="cp">#define A_ULPRX_ISCSI_ULIMIT 0x510</span>

<span class="cp">#define A_ULPRX_ISCSI_TAGMASK 0x514</span>

<span class="cp">#define A_ULPRX_ISCSI_PSZ 0x518</span>

<span class="cp">#define A_ULPRX_TDDP_LLIMIT 0x51c</span>

<span class="cp">#define A_ULPRX_TDDP_ULIMIT 0x520</span>
<span class="cp">#define A_ULPRX_TDDP_PSZ 0x528</span>

<span class="cp">#define S_HPZ0    0</span>
<span class="cp">#define M_HPZ0    0xf</span>
<span class="cp">#define V_HPZ0(x) ((x) &lt;&lt; S_HPZ0)</span>
<span class="cp">#define G_HPZ0(x) (((x) &gt;&gt; S_HPZ0) &amp; M_HPZ0)</span>

<span class="cp">#define A_ULPRX_STAG_LLIMIT 0x52c</span>

<span class="cp">#define A_ULPRX_STAG_ULIMIT 0x530</span>

<span class="cp">#define A_ULPRX_RQ_LLIMIT 0x534</span>
<span class="cp">#define A_ULPRX_RQ_LLIMIT 0x534</span>

<span class="cp">#define A_ULPRX_RQ_ULIMIT 0x538</span>
<span class="cp">#define A_ULPRX_RQ_ULIMIT 0x538</span>

<span class="cp">#define A_ULPRX_PBL_LLIMIT 0x53c</span>

<span class="cp">#define A_ULPRX_PBL_ULIMIT 0x540</span>
<span class="cp">#define A_ULPRX_PBL_ULIMIT 0x540</span>

<span class="cp">#define A_ULPRX_TDDP_TAGMASK 0x524</span>

<span class="cp">#define A_ULPRX_RQ_LLIMIT 0x534</span>
<span class="cp">#define A_ULPRX_RQ_LLIMIT 0x534</span>

<span class="cp">#define A_ULPRX_RQ_ULIMIT 0x538</span>
<span class="cp">#define A_ULPRX_RQ_ULIMIT 0x538</span>

<span class="cp">#define A_ULPRX_PBL_ULIMIT 0x540</span>
<span class="cp">#define A_ULPRX_PBL_ULIMIT 0x540</span>

<span class="cp">#define A_ULPTX_CONFIG 0x580</span>

<span class="cp">#define S_CFG_CQE_SOP_MASK    1</span>
<span class="cp">#define V_CFG_CQE_SOP_MASK(x) ((x) &lt;&lt; S_CFG_CQE_SOP_MASK)</span>
<span class="cp">#define F_CFG_CQE_SOP_MASK    V_CFG_CQE_SOP_MASK(1U)</span>

<span class="cp">#define S_CFG_RR_ARB    0</span>
<span class="cp">#define V_CFG_RR_ARB(x) ((x) &lt;&lt; S_CFG_RR_ARB)</span>
<span class="cp">#define F_CFG_RR_ARB    V_CFG_RR_ARB(1U)</span>

<span class="cp">#define A_ULPTX_INT_ENABLE 0x584</span>

<span class="cp">#define S_PBL_BOUND_ERR_CH1    1</span>
<span class="cp">#define V_PBL_BOUND_ERR_CH1(x) ((x) &lt;&lt; S_PBL_BOUND_ERR_CH1)</span>
<span class="cp">#define F_PBL_BOUND_ERR_CH1    V_PBL_BOUND_ERR_CH1(1U)</span>

<span class="cp">#define S_PBL_BOUND_ERR_CH0    0</span>
<span class="cp">#define V_PBL_BOUND_ERR_CH0(x) ((x) &lt;&lt; S_PBL_BOUND_ERR_CH0)</span>
<span class="cp">#define F_PBL_BOUND_ERR_CH0    V_PBL_BOUND_ERR_CH0(1U)</span>

<span class="cp">#define A_ULPTX_INT_CAUSE 0x588</span>

<span class="cp">#define A_ULPTX_TPT_LLIMIT 0x58c</span>

<span class="cp">#define A_ULPTX_TPT_ULIMIT 0x590</span>

<span class="cp">#define A_ULPTX_PBL_LLIMIT 0x594</span>

<span class="cp">#define A_ULPTX_PBL_ULIMIT 0x598</span>

<span class="cp">#define A_ULPTX_DMA_WEIGHT 0x5ac</span>

<span class="cp">#define S_D1_WEIGHT    16</span>
<span class="cp">#define M_D1_WEIGHT    0xffff</span>
<span class="cp">#define V_D1_WEIGHT(x) ((x) &lt;&lt; S_D1_WEIGHT)</span>

<span class="cp">#define S_D0_WEIGHT    0</span>
<span class="cp">#define M_D0_WEIGHT    0xffff</span>
<span class="cp">#define V_D0_WEIGHT(x) ((x) &lt;&lt; S_D0_WEIGHT)</span>

<span class="cp">#define A_PM1_RX_CFG 0x5c0</span>
<span class="cp">#define A_PM1_RX_MODE 0x5c4</span>

<span class="cp">#define A_PM1_RX_INT_ENABLE 0x5d8</span>

<span class="cp">#define S_ZERO_E_CMD_ERROR    18</span>
<span class="cp">#define V_ZERO_E_CMD_ERROR(x) ((x) &lt;&lt; S_ZERO_E_CMD_ERROR)</span>
<span class="cp">#define F_ZERO_E_CMD_ERROR    V_ZERO_E_CMD_ERROR(1U)</span>

<span class="cp">#define S_IESPI0_FIFO2X_RX_FRAMING_ERROR    17</span>
<span class="cp">#define V_IESPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI0_FIFO2X_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI0_FIFO2X_RX_FRAMING_ERROR    V_IESPI0_FIFO2X_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI1_FIFO2X_RX_FRAMING_ERROR    16</span>
<span class="cp">#define V_IESPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI1_FIFO2X_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI1_FIFO2X_RX_FRAMING_ERROR    V_IESPI1_FIFO2X_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI0_RX_FRAMING_ERROR    15</span>
<span class="cp">#define V_IESPI0_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI0_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI0_RX_FRAMING_ERROR    V_IESPI0_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI1_RX_FRAMING_ERROR    14</span>
<span class="cp">#define V_IESPI1_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI1_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI1_RX_FRAMING_ERROR    V_IESPI1_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI0_TX_FRAMING_ERROR    13</span>
<span class="cp">#define V_IESPI0_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI0_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI0_TX_FRAMING_ERROR    V_IESPI0_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI1_TX_FRAMING_ERROR    12</span>
<span class="cp">#define V_IESPI1_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_IESPI1_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_IESPI1_TX_FRAMING_ERROR    V_IESPI1_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI0_RX_FRAMING_ERROR    11</span>
<span class="cp">#define V_OCSPI0_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI0_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI0_RX_FRAMING_ERROR    V_OCSPI0_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI1_RX_FRAMING_ERROR    10</span>
<span class="cp">#define V_OCSPI1_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI1_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI1_RX_FRAMING_ERROR    V_OCSPI1_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI0_TX_FRAMING_ERROR    9</span>
<span class="cp">#define V_OCSPI0_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI0_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI0_TX_FRAMING_ERROR    V_OCSPI0_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI1_TX_FRAMING_ERROR    8</span>
<span class="cp">#define V_OCSPI1_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI1_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI1_TX_FRAMING_ERROR    V_OCSPI1_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR    7</span>
<span class="cp">#define V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI0_OFIFO2X_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI0_OFIFO2X_TX_FRAMING_ERROR    V_OCSPI0_OFIFO2X_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR    6</span>
<span class="cp">#define V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OCSPI1_OFIFO2X_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OCSPI1_OFIFO2X_TX_FRAMING_ERROR    V_OCSPI1_OFIFO2X_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_IESPI_PAR_ERROR    3</span>
<span class="cp">#define M_IESPI_PAR_ERROR    0x7</span>

<span class="cp">#define V_IESPI_PAR_ERROR(x) ((x) &lt;&lt; S_IESPI_PAR_ERROR)</span>

<span class="cp">#define S_OCSPI_PAR_ERROR    0</span>
<span class="cp">#define M_OCSPI_PAR_ERROR    0x7</span>

<span class="cp">#define V_OCSPI_PAR_ERROR(x) ((x) &lt;&lt; S_OCSPI_PAR_ERROR)</span>

<span class="cp">#define A_PM1_RX_INT_CAUSE 0x5dc</span>

<span class="cp">#define A_PM1_TX_CFG 0x5e0</span>
<span class="cp">#define A_PM1_TX_MODE 0x5e4</span>

<span class="cp">#define A_PM1_TX_INT_ENABLE 0x5f8</span>

<span class="cp">#define S_ZERO_C_CMD_ERROR    18</span>
<span class="cp">#define V_ZERO_C_CMD_ERROR(x) ((x) &lt;&lt; S_ZERO_C_CMD_ERROR)</span>
<span class="cp">#define F_ZERO_C_CMD_ERROR    V_ZERO_C_CMD_ERROR(1U)</span>

<span class="cp">#define S_ICSPI0_FIFO2X_RX_FRAMING_ERROR    17</span>
<span class="cp">#define V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI0_FIFO2X_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI0_FIFO2X_RX_FRAMING_ERROR    V_ICSPI0_FIFO2X_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI1_FIFO2X_RX_FRAMING_ERROR    16</span>
<span class="cp">#define V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI1_FIFO2X_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI1_FIFO2X_RX_FRAMING_ERROR    V_ICSPI1_FIFO2X_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI0_RX_FRAMING_ERROR    15</span>
<span class="cp">#define V_ICSPI0_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI0_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI0_RX_FRAMING_ERROR    V_ICSPI0_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI1_RX_FRAMING_ERROR    14</span>
<span class="cp">#define V_ICSPI1_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI1_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI1_RX_FRAMING_ERROR    V_ICSPI1_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI0_TX_FRAMING_ERROR    13</span>
<span class="cp">#define V_ICSPI0_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI0_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI0_TX_FRAMING_ERROR    V_ICSPI0_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI1_TX_FRAMING_ERROR    12</span>
<span class="cp">#define V_ICSPI1_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_ICSPI1_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_ICSPI1_TX_FRAMING_ERROR    V_ICSPI1_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI0_RX_FRAMING_ERROR    11</span>
<span class="cp">#define V_OESPI0_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI0_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI0_RX_FRAMING_ERROR    V_OESPI0_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI1_RX_FRAMING_ERROR    10</span>
<span class="cp">#define V_OESPI1_RX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI1_RX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI1_RX_FRAMING_ERROR    V_OESPI1_RX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI0_TX_FRAMING_ERROR    9</span>
<span class="cp">#define V_OESPI0_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI0_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI0_TX_FRAMING_ERROR    V_OESPI0_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI1_TX_FRAMING_ERROR    8</span>
<span class="cp">#define V_OESPI1_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI1_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI1_TX_FRAMING_ERROR    V_OESPI1_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI0_OFIFO2X_TX_FRAMING_ERROR    7</span>
<span class="cp">#define V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI0_OFIFO2X_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI0_OFIFO2X_TX_FRAMING_ERROR    V_OESPI0_OFIFO2X_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_OESPI1_OFIFO2X_TX_FRAMING_ERROR    6</span>
<span class="cp">#define V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(x) ((x) &lt;&lt; S_OESPI1_OFIFO2X_TX_FRAMING_ERROR)</span>
<span class="cp">#define F_OESPI1_OFIFO2X_TX_FRAMING_ERROR    V_OESPI1_OFIFO2X_TX_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ICSPI_PAR_ERROR    3</span>
<span class="cp">#define M_ICSPI_PAR_ERROR    0x7</span>

<span class="cp">#define V_ICSPI_PAR_ERROR(x) ((x) &lt;&lt; S_ICSPI_PAR_ERROR)</span>

<span class="cp">#define S_OESPI_PAR_ERROR    0</span>
<span class="cp">#define M_OESPI_PAR_ERROR    0x7</span>

<span class="cp">#define V_OESPI_PAR_ERROR(x) ((x) &lt;&lt; S_OESPI_PAR_ERROR)</span>

<span class="cp">#define A_PM1_TX_INT_CAUSE 0x5fc</span>

<span class="cp">#define A_MPS_CFG 0x600</span>

<span class="cp">#define S_TPRXPORTEN    4</span>
<span class="cp">#define V_TPRXPORTEN(x) ((x) &lt;&lt; S_TPRXPORTEN)</span>
<span class="cp">#define F_TPRXPORTEN    V_TPRXPORTEN(1U)</span>

<span class="cp">#define S_TPTXPORT1EN    3</span>
<span class="cp">#define V_TPTXPORT1EN(x) ((x) &lt;&lt; S_TPTXPORT1EN)</span>
<span class="cp">#define F_TPTXPORT1EN    V_TPTXPORT1EN(1U)</span>

<span class="cp">#define S_TPTXPORT0EN    2</span>
<span class="cp">#define V_TPTXPORT0EN(x) ((x) &lt;&lt; S_TPTXPORT0EN)</span>
<span class="cp">#define F_TPTXPORT0EN    V_TPTXPORT0EN(1U)</span>

<span class="cp">#define S_PORT1ACTIVE    1</span>
<span class="cp">#define V_PORT1ACTIVE(x) ((x) &lt;&lt; S_PORT1ACTIVE)</span>
<span class="cp">#define F_PORT1ACTIVE    V_PORT1ACTIVE(1U)</span>

<span class="cp">#define S_PORT0ACTIVE    0</span>
<span class="cp">#define V_PORT0ACTIVE(x) ((x) &lt;&lt; S_PORT0ACTIVE)</span>
<span class="cp">#define F_PORT0ACTIVE    V_PORT0ACTIVE(1U)</span>

<span class="cp">#define S_ENFORCEPKT    11</span>
<span class="cp">#define V_ENFORCEPKT(x) ((x) &lt;&lt; S_ENFORCEPKT)</span>
<span class="cp">#define F_ENFORCEPKT    V_ENFORCEPKT(1U)</span>

<span class="cp">#define A_MPS_INT_ENABLE 0x61c</span>

<span class="cp">#define S_MCAPARERRENB    6</span>
<span class="cp">#define M_MCAPARERRENB    0x7</span>

<span class="cp">#define V_MCAPARERRENB(x) ((x) &lt;&lt; S_MCAPARERRENB)</span>

<span class="cp">#define S_RXTPPARERRENB    4</span>
<span class="cp">#define M_RXTPPARERRENB    0x3</span>

<span class="cp">#define V_RXTPPARERRENB(x) ((x) &lt;&lt; S_RXTPPARERRENB)</span>

<span class="cp">#define S_TX1TPPARERRENB    2</span>
<span class="cp">#define M_TX1TPPARERRENB    0x3</span>

<span class="cp">#define V_TX1TPPARERRENB(x) ((x) &lt;&lt; S_TX1TPPARERRENB)</span>

<span class="cp">#define S_TX0TPPARERRENB    0</span>
<span class="cp">#define M_TX0TPPARERRENB    0x3</span>

<span class="cp">#define V_TX0TPPARERRENB(x) ((x) &lt;&lt; S_TX0TPPARERRENB)</span>

<span class="cp">#define A_MPS_INT_CAUSE 0x620</span>

<span class="cp">#define S_MCAPARERR    6</span>
<span class="cp">#define M_MCAPARERR    0x7</span>

<span class="cp">#define V_MCAPARERR(x) ((x) &lt;&lt; S_MCAPARERR)</span>

<span class="cp">#define S_RXTPPARERR    4</span>
<span class="cp">#define M_RXTPPARERR    0x3</span>

<span class="cp">#define V_RXTPPARERR(x) ((x) &lt;&lt; S_RXTPPARERR)</span>

<span class="cp">#define S_TX1TPPARERR    2</span>
<span class="cp">#define M_TX1TPPARERR    0x3</span>

<span class="cp">#define V_TX1TPPARERR(x) ((x) &lt;&lt; S_TX1TPPARERR)</span>

<span class="cp">#define S_TX0TPPARERR    0</span>
<span class="cp">#define M_TX0TPPARERR    0x3</span>

<span class="cp">#define V_TX0TPPARERR(x) ((x) &lt;&lt; S_TX0TPPARERR)</span>

<span class="cp">#define A_CPL_SWITCH_CNTRL 0x640</span>

<span class="cp">#define A_CPL_INTR_ENABLE 0x650</span>

<span class="cp">#define S_CIM_OP_MAP_PERR    5</span>
<span class="cp">#define V_CIM_OP_MAP_PERR(x) ((x) &lt;&lt; S_CIM_OP_MAP_PERR)</span>
<span class="cp">#define F_CIM_OP_MAP_PERR    V_CIM_OP_MAP_PERR(1U)</span>

<span class="cp">#define S_CIM_OVFL_ERROR    4</span>
<span class="cp">#define V_CIM_OVFL_ERROR(x) ((x) &lt;&lt; S_CIM_OVFL_ERROR)</span>
<span class="cp">#define F_CIM_OVFL_ERROR    V_CIM_OVFL_ERROR(1U)</span>

<span class="cp">#define S_TP_FRAMING_ERROR    3</span>
<span class="cp">#define V_TP_FRAMING_ERROR(x) ((x) &lt;&lt; S_TP_FRAMING_ERROR)</span>
<span class="cp">#define F_TP_FRAMING_ERROR    V_TP_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_SGE_FRAMING_ERROR    2</span>
<span class="cp">#define V_SGE_FRAMING_ERROR(x) ((x) &lt;&lt; S_SGE_FRAMING_ERROR)</span>
<span class="cp">#define F_SGE_FRAMING_ERROR    V_SGE_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_CIM_FRAMING_ERROR    1</span>
<span class="cp">#define V_CIM_FRAMING_ERROR(x) ((x) &lt;&lt; S_CIM_FRAMING_ERROR)</span>
<span class="cp">#define F_CIM_FRAMING_ERROR    V_CIM_FRAMING_ERROR(1U)</span>

<span class="cp">#define S_ZERO_SWITCH_ERROR    0</span>
<span class="cp">#define V_ZERO_SWITCH_ERROR(x) ((x) &lt;&lt; S_ZERO_SWITCH_ERROR)</span>
<span class="cp">#define F_ZERO_SWITCH_ERROR    V_ZERO_SWITCH_ERROR(1U)</span>

<span class="cp">#define A_CPL_INTR_CAUSE 0x654</span>

<span class="cp">#define A_CPL_MAP_TBL_DATA 0x65c</span>

<span class="cp">#define A_SMB_GLOBAL_TIME_CFG 0x660</span>

<span class="cp">#define A_I2C_CFG 0x6a0</span>

<span class="cp">#define S_I2C_CLKDIV    0</span>
<span class="cp">#define M_I2C_CLKDIV    0xfff</span>
<span class="cp">#define V_I2C_CLKDIV(x) ((x) &lt;&lt; S_I2C_CLKDIV)</span>

<span class="cp">#define A_MI1_CFG 0x6b0</span>

<span class="cp">#define S_CLKDIV    5</span>
<span class="cp">#define M_CLKDIV    0xff</span>
<span class="cp">#define V_CLKDIV(x) ((x) &lt;&lt; S_CLKDIV)</span>

<span class="cp">#define S_ST    3</span>

<span class="cp">#define M_ST    0x3</span>

<span class="cp">#define V_ST(x) ((x) &lt;&lt; S_ST)</span>

<span class="cp">#define G_ST(x) (((x) &gt;&gt; S_ST) &amp; M_ST)</span>

<span class="cp">#define S_PREEN    2</span>
<span class="cp">#define V_PREEN(x) ((x) &lt;&lt; S_PREEN)</span>
<span class="cp">#define F_PREEN    V_PREEN(1U)</span>

<span class="cp">#define S_MDIINV    1</span>
<span class="cp">#define V_MDIINV(x) ((x) &lt;&lt; S_MDIINV)</span>
<span class="cp">#define F_MDIINV    V_MDIINV(1U)</span>

<span class="cp">#define S_MDIEN    0</span>
<span class="cp">#define V_MDIEN(x) ((x) &lt;&lt; S_MDIEN)</span>
<span class="cp">#define F_MDIEN    V_MDIEN(1U)</span>

<span class="cp">#define A_MI1_ADDR 0x6b4</span>

<span class="cp">#define S_PHYADDR    5</span>
<span class="cp">#define M_PHYADDR    0x1f</span>
<span class="cp">#define V_PHYADDR(x) ((x) &lt;&lt; S_PHYADDR)</span>

<span class="cp">#define S_REGADDR    0</span>
<span class="cp">#define M_REGADDR    0x1f</span>
<span class="cp">#define V_REGADDR(x) ((x) &lt;&lt; S_REGADDR)</span>

<span class="cp">#define A_MI1_DATA 0x6b8</span>

<span class="cp">#define A_MI1_OP 0x6bc</span>

<span class="cp">#define S_MDI_OP    0</span>
<span class="cp">#define M_MDI_OP    0x3</span>
<span class="cp">#define V_MDI_OP(x) ((x) &lt;&lt; S_MDI_OP)</span>

<span class="cp">#define A_SF_DATA 0x6d8</span>

<span class="cp">#define A_SF_OP 0x6dc</span>

<span class="cp">#define S_BYTECNT    1</span>
<span class="cp">#define M_BYTECNT    0x3</span>
<span class="cp">#define V_BYTECNT(x) ((x) &lt;&lt; S_BYTECNT)</span>

<span class="cp">#define A_PL_INT_ENABLE0 0x6e0</span>

<span class="cp">#define S_T3DBG    23</span>
<span class="cp">#define V_T3DBG(x) ((x) &lt;&lt; S_T3DBG)</span>
<span class="cp">#define F_T3DBG    V_T3DBG(1U)</span>

<span class="cp">#define S_XGMAC0_1    20</span>
<span class="cp">#define V_XGMAC0_1(x) ((x) &lt;&lt; S_XGMAC0_1)</span>
<span class="cp">#define F_XGMAC0_1    V_XGMAC0_1(1U)</span>

<span class="cp">#define S_XGMAC0_0    19</span>
<span class="cp">#define V_XGMAC0_0(x) ((x) &lt;&lt; S_XGMAC0_0)</span>
<span class="cp">#define F_XGMAC0_0    V_XGMAC0_0(1U)</span>

<span class="cp">#define S_MC5A    18</span>
<span class="cp">#define V_MC5A(x) ((x) &lt;&lt; S_MC5A)</span>
<span class="cp">#define F_MC5A    V_MC5A(1U)</span>

<span class="cp">#define S_CPL_SWITCH    12</span>
<span class="cp">#define V_CPL_SWITCH(x) ((x) &lt;&lt; S_CPL_SWITCH)</span>
<span class="cp">#define F_CPL_SWITCH    V_CPL_SWITCH(1U)</span>

<span class="cp">#define S_MPS0    11</span>
<span class="cp">#define V_MPS0(x) ((x) &lt;&lt; S_MPS0)</span>
<span class="cp">#define F_MPS0    V_MPS0(1U)</span>

<span class="cp">#define S_PM1_TX    10</span>
<span class="cp">#define V_PM1_TX(x) ((x) &lt;&lt; S_PM1_TX)</span>
<span class="cp">#define F_PM1_TX    V_PM1_TX(1U)</span>

<span class="cp">#define S_PM1_RX    9</span>
<span class="cp">#define V_PM1_RX(x) ((x) &lt;&lt; S_PM1_RX)</span>
<span class="cp">#define F_PM1_RX    V_PM1_RX(1U)</span>

<span class="cp">#define S_ULP2_TX    8</span>
<span class="cp">#define V_ULP2_TX(x) ((x) &lt;&lt; S_ULP2_TX)</span>
<span class="cp">#define F_ULP2_TX    V_ULP2_TX(1U)</span>

<span class="cp">#define S_ULP2_RX    7</span>
<span class="cp">#define V_ULP2_RX(x) ((x) &lt;&lt; S_ULP2_RX)</span>
<span class="cp">#define F_ULP2_RX    V_ULP2_RX(1U)</span>

<span class="cp">#define S_TP1    6</span>
<span class="cp">#define V_TP1(x) ((x) &lt;&lt; S_TP1)</span>
<span class="cp">#define F_TP1    V_TP1(1U)</span>

<span class="cp">#define S_CIM    5</span>
<span class="cp">#define V_CIM(x) ((x) &lt;&lt; S_CIM)</span>
<span class="cp">#define F_CIM    V_CIM(1U)</span>

<span class="cp">#define S_MC7_CM    4</span>
<span class="cp">#define V_MC7_CM(x) ((x) &lt;&lt; S_MC7_CM)</span>
<span class="cp">#define F_MC7_CM    V_MC7_CM(1U)</span>

<span class="cp">#define S_MC7_PMTX    3</span>
<span class="cp">#define V_MC7_PMTX(x) ((x) &lt;&lt; S_MC7_PMTX)</span>
<span class="cp">#define F_MC7_PMTX    V_MC7_PMTX(1U)</span>

<span class="cp">#define S_MC7_PMRX    2</span>
<span class="cp">#define V_MC7_PMRX(x) ((x) &lt;&lt; S_MC7_PMRX)</span>
<span class="cp">#define F_MC7_PMRX    V_MC7_PMRX(1U)</span>

<span class="cp">#define S_PCIM0    1</span>
<span class="cp">#define V_PCIM0(x) ((x) &lt;&lt; S_PCIM0)</span>
<span class="cp">#define F_PCIM0    V_PCIM0(1U)</span>

<span class="cp">#define S_SGE3    0</span>
<span class="cp">#define V_SGE3(x) ((x) &lt;&lt; S_SGE3)</span>
<span class="cp">#define F_SGE3    V_SGE3(1U)</span>

<span class="cp">#define A_PL_INT_CAUSE0 0x6e4</span>

<span class="cp">#define A_PL_RST 0x6f0</span>

<span class="cp">#define S_FATALPERREN    4</span>
<span class="cp">#define V_FATALPERREN(x) ((x) &lt;&lt; S_FATALPERREN)</span>
<span class="cp">#define F_FATALPERREN    V_FATALPERREN(1U)</span>

<span class="cp">#define S_CRSTWRM    1</span>
<span class="cp">#define V_CRSTWRM(x) ((x) &lt;&lt; S_CRSTWRM)</span>
<span class="cp">#define F_CRSTWRM    V_CRSTWRM(1U)</span>

<span class="cp">#define A_PL_REV 0x6f4</span>

<span class="cp">#define A_PL_CLI 0x6f8</span>

<span class="cp">#define A_MC5_DB_CONFIG 0x704</span>

<span class="cp">#define S_TMTYPEHI    30</span>
<span class="cp">#define V_TMTYPEHI(x) ((x) &lt;&lt; S_TMTYPEHI)</span>
<span class="cp">#define F_TMTYPEHI    V_TMTYPEHI(1U)</span>

<span class="cp">#define S_TMPARTSIZE    28</span>
<span class="cp">#define M_TMPARTSIZE    0x3</span>
<span class="cp">#define V_TMPARTSIZE(x) ((x) &lt;&lt; S_TMPARTSIZE)</span>
<span class="cp">#define G_TMPARTSIZE(x) (((x) &gt;&gt; S_TMPARTSIZE) &amp; M_TMPARTSIZE)</span>

<span class="cp">#define S_TMTYPE    26</span>
<span class="cp">#define M_TMTYPE    0x3</span>
<span class="cp">#define V_TMTYPE(x) ((x) &lt;&lt; S_TMTYPE)</span>
<span class="cp">#define G_TMTYPE(x) (((x) &gt;&gt; S_TMTYPE) &amp; M_TMTYPE)</span>

<span class="cp">#define S_COMPEN    17</span>
<span class="cp">#define V_COMPEN(x) ((x) &lt;&lt; S_COMPEN)</span>
<span class="cp">#define F_COMPEN    V_COMPEN(1U)</span>

<span class="cp">#define S_PRTYEN    6</span>
<span class="cp">#define V_PRTYEN(x) ((x) &lt;&lt; S_PRTYEN)</span>
<span class="cp">#define F_PRTYEN    V_PRTYEN(1U)</span>

<span class="cp">#define S_MBUSEN    5</span>
<span class="cp">#define V_MBUSEN(x) ((x) &lt;&lt; S_MBUSEN)</span>
<span class="cp">#define F_MBUSEN    V_MBUSEN(1U)</span>

<span class="cp">#define S_DBGIEN    4</span>
<span class="cp">#define V_DBGIEN(x) ((x) &lt;&lt; S_DBGIEN)</span>
<span class="cp">#define F_DBGIEN    V_DBGIEN(1U)</span>

<span class="cp">#define S_TMRDY    2</span>
<span class="cp">#define V_TMRDY(x) ((x) &lt;&lt; S_TMRDY)</span>
<span class="cp">#define F_TMRDY    V_TMRDY(1U)</span>

<span class="cp">#define S_TMRST    1</span>
<span class="cp">#define V_TMRST(x) ((x) &lt;&lt; S_TMRST)</span>
<span class="cp">#define F_TMRST    V_TMRST(1U)</span>

<span class="cp">#define S_TMMODE    0</span>
<span class="cp">#define V_TMMODE(x) ((x) &lt;&lt; S_TMMODE)</span>
<span class="cp">#define F_TMMODE    V_TMMODE(1U)</span>

<span class="cp">#define F_TMMODE    V_TMMODE(1U)</span>

<span class="cp">#define A_MC5_DB_ROUTING_TABLE_INDEX 0x70c</span>

<span class="cp">#define A_MC5_DB_FILTER_TABLE 0x710</span>

<span class="cp">#define A_MC5_DB_SERVER_INDEX 0x714</span>

<span class="cp">#define A_MC5_DB_RSP_LATENCY 0x720</span>

<span class="cp">#define S_RDLAT    16</span>
<span class="cp">#define M_RDLAT    0x1f</span>
<span class="cp">#define V_RDLAT(x) ((x) &lt;&lt; S_RDLAT)</span>

<span class="cp">#define S_LRNLAT    8</span>
<span class="cp">#define M_LRNLAT    0x1f</span>
<span class="cp">#define V_LRNLAT(x) ((x) &lt;&lt; S_LRNLAT)</span>

<span class="cp">#define S_SRCHLAT    0</span>
<span class="cp">#define M_SRCHLAT    0x1f</span>
<span class="cp">#define V_SRCHLAT(x) ((x) &lt;&lt; S_SRCHLAT)</span>

<span class="cp">#define A_MC5_DB_PART_ID_INDEX 0x72c</span>

<span class="cp">#define A_MC5_DB_INT_ENABLE 0x740</span>

<span class="cp">#define S_DELACTEMPTY    18</span>
<span class="cp">#define V_DELACTEMPTY(x) ((x) &lt;&lt; S_DELACTEMPTY)</span>
<span class="cp">#define F_DELACTEMPTY    V_DELACTEMPTY(1U)</span>

<span class="cp">#define S_DISPQPARERR    17</span>
<span class="cp">#define V_DISPQPARERR(x) ((x) &lt;&lt; S_DISPQPARERR)</span>
<span class="cp">#define F_DISPQPARERR    V_DISPQPARERR(1U)</span>

<span class="cp">#define S_REQQPARERR    16</span>
<span class="cp">#define V_REQQPARERR(x) ((x) &lt;&lt; S_REQQPARERR)</span>
<span class="cp">#define F_REQQPARERR    V_REQQPARERR(1U)</span>

<span class="cp">#define S_UNKNOWNCMD    15</span>
<span class="cp">#define V_UNKNOWNCMD(x) ((x) &lt;&lt; S_UNKNOWNCMD)</span>
<span class="cp">#define F_UNKNOWNCMD    V_UNKNOWNCMD(1U)</span>

<span class="cp">#define S_NFASRCHFAIL    8</span>
<span class="cp">#define V_NFASRCHFAIL(x) ((x) &lt;&lt; S_NFASRCHFAIL)</span>
<span class="cp">#define F_NFASRCHFAIL    V_NFASRCHFAIL(1U)</span>

<span class="cp">#define S_ACTRGNFULL    7</span>
<span class="cp">#define V_ACTRGNFULL(x) ((x) &lt;&lt; S_ACTRGNFULL)</span>
<span class="cp">#define F_ACTRGNFULL    V_ACTRGNFULL(1U)</span>

<span class="cp">#define S_PARITYERR    6</span>
<span class="cp">#define V_PARITYERR(x) ((x) &lt;&lt; S_PARITYERR)</span>
<span class="cp">#define F_PARITYERR    V_PARITYERR(1U)</span>

<span class="cp">#define A_MC5_DB_INT_CAUSE 0x744</span>

<span class="cp">#define A_MC5_DB_DBGI_CONFIG 0x774</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_CMD 0x778</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_ADDR0 0x77c</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_ADDR1 0x780</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_ADDR2 0x784</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_DATA0 0x788</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_DATA1 0x78c</span>

<span class="cp">#define A_MC5_DB_DBGI_REQ_DATA2 0x790</span>

<span class="cp">#define A_MC5_DB_DBGI_RSP_STATUS 0x7b0</span>

<span class="cp">#define S_DBGIRSPVALID    0</span>
<span class="cp">#define V_DBGIRSPVALID(x) ((x) &lt;&lt; S_DBGIRSPVALID)</span>
<span class="cp">#define F_DBGIRSPVALID    V_DBGIRSPVALID(1U)</span>

<span class="cp">#define A_MC5_DB_DBGI_RSP_DATA0 0x7b4</span>

<span class="cp">#define A_MC5_DB_DBGI_RSP_DATA1 0x7b8</span>

<span class="cp">#define A_MC5_DB_DBGI_RSP_DATA2 0x7bc</span>

<span class="cp">#define A_MC5_DB_POPEN_DATA_WR_CMD 0x7cc</span>

<span class="cp">#define A_MC5_DB_POPEN_MASK_WR_CMD 0x7d0</span>

<span class="cp">#define A_MC5_DB_AOPEN_SRCH_CMD 0x7d4</span>

<span class="cp">#define A_MC5_DB_AOPEN_LRN_CMD 0x7d8</span>

<span class="cp">#define A_MC5_DB_SYN_SRCH_CMD 0x7dc</span>

<span class="cp">#define A_MC5_DB_SYN_LRN_CMD 0x7e0</span>

<span class="cp">#define A_MC5_DB_ACK_SRCH_CMD 0x7e4</span>

<span class="cp">#define A_MC5_DB_ACK_LRN_CMD 0x7e8</span>

<span class="cp">#define A_MC5_DB_ILOOKUP_CMD 0x7ec</span>

<span class="cp">#define A_MC5_DB_ELOOKUP_CMD 0x7f0</span>

<span class="cp">#define A_MC5_DB_DATA_WRITE_CMD 0x7f4</span>

<span class="cp">#define A_MC5_DB_DATA_READ_CMD 0x7f8</span>

<span class="cp">#define XGMAC0_0_BASE_ADDR 0x800</span>

<span class="cp">#define A_XGM_TX_CTRL 0x800</span>

<span class="cp">#define S_TXEN    0</span>
<span class="cp">#define V_TXEN(x) ((x) &lt;&lt; S_TXEN)</span>
<span class="cp">#define F_TXEN    V_TXEN(1U)</span>

<span class="cp">#define A_XGM_TX_CFG 0x804</span>

<span class="cp">#define S_TXPAUSEEN    0</span>
<span class="cp">#define V_TXPAUSEEN(x) ((x) &lt;&lt; S_TXPAUSEEN)</span>
<span class="cp">#define F_TXPAUSEEN    V_TXPAUSEEN(1U)</span>

<span class="cp">#define A_XGM_TX_PAUSE_QUANTA 0x808</span>

<span class="cp">#define A_XGM_RX_CTRL 0x80c</span>

<span class="cp">#define S_RXEN    0</span>
<span class="cp">#define V_RXEN(x) ((x) &lt;&lt; S_RXEN)</span>
<span class="cp">#define F_RXEN    V_RXEN(1U)</span>

<span class="cp">#define A_XGM_RX_CFG 0x810</span>

<span class="cp">#define S_DISPAUSEFRAMES    9</span>
<span class="cp">#define V_DISPAUSEFRAMES(x) ((x) &lt;&lt; S_DISPAUSEFRAMES)</span>
<span class="cp">#define F_DISPAUSEFRAMES    V_DISPAUSEFRAMES(1U)</span>

<span class="cp">#define S_EN1536BFRAMES    8</span>
<span class="cp">#define V_EN1536BFRAMES(x) ((x) &lt;&lt; S_EN1536BFRAMES)</span>
<span class="cp">#define F_EN1536BFRAMES    V_EN1536BFRAMES(1U)</span>

<span class="cp">#define S_ENJUMBO    7</span>
<span class="cp">#define V_ENJUMBO(x) ((x) &lt;&lt; S_ENJUMBO)</span>
<span class="cp">#define F_ENJUMBO    V_ENJUMBO(1U)</span>

<span class="cp">#define S_RMFCS    6</span>
<span class="cp">#define V_RMFCS(x) ((x) &lt;&lt; S_RMFCS)</span>
<span class="cp">#define F_RMFCS    V_RMFCS(1U)</span>

<span class="cp">#define S_ENHASHMCAST    2</span>
<span class="cp">#define V_ENHASHMCAST(x) ((x) &lt;&lt; S_ENHASHMCAST)</span>
<span class="cp">#define F_ENHASHMCAST    V_ENHASHMCAST(1U)</span>

<span class="cp">#define S_COPYALLFRAMES    0</span>
<span class="cp">#define V_COPYALLFRAMES(x) ((x) &lt;&lt; S_COPYALLFRAMES)</span>
<span class="cp">#define F_COPYALLFRAMES    V_COPYALLFRAMES(1U)</span>

<span class="cp">#define S_DISBCAST    1</span>
<span class="cp">#define V_DISBCAST(x) ((x) &lt;&lt; S_DISBCAST)</span>
<span class="cp">#define F_DISBCAST    V_DISBCAST(1U)</span>

<span class="cp">#define A_XGM_RX_HASH_LOW 0x814</span>

<span class="cp">#define A_XGM_RX_HASH_HIGH 0x818</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_1 0x81c</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_HIGH_1 0x820</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_2 0x824</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_3 0x82c</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_4 0x834</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_5 0x83c</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_6 0x844</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_7 0x84c</span>

<span class="cp">#define A_XGM_RX_EXACT_MATCH_LOW_8 0x854</span>

<span class="cp">#define A_XGM_INT_STATUS 0x86c</span>

<span class="cp">#define S_LINKFAULTCHANGE    9</span>
<span class="cp">#define V_LINKFAULTCHANGE(x) ((x) &lt;&lt; S_LINKFAULTCHANGE)</span>
<span class="cp">#define F_LINKFAULTCHANGE    V_LINKFAULTCHANGE(1U)</span>

<span class="cp">#define A_XGM_XGM_INT_ENABLE 0x874</span>
<span class="cp">#define A_XGM_XGM_INT_DISABLE 0x878</span>

<span class="cp">#define A_XGM_STAT_CTRL 0x880</span>

<span class="cp">#define S_CLRSTATS    2</span>
<span class="cp">#define V_CLRSTATS(x) ((x) &lt;&lt; S_CLRSTATS)</span>
<span class="cp">#define F_CLRSTATS    V_CLRSTATS(1U)</span>

<span class="cp">#define A_XGM_RXFIFO_CFG 0x884</span>

<span class="cp">#define S_RXFIFO_EMPTY    31</span>
<span class="cp">#define V_RXFIFO_EMPTY(x) ((x) &lt;&lt; S_RXFIFO_EMPTY)</span>
<span class="cp">#define F_RXFIFO_EMPTY    V_RXFIFO_EMPTY(1U)</span>

<span class="cp">#define S_RXFIFOPAUSEHWM    17</span>
<span class="cp">#define M_RXFIFOPAUSEHWM    0xfff</span>

<span class="cp">#define V_RXFIFOPAUSEHWM(x) ((x) &lt;&lt; S_RXFIFOPAUSEHWM)</span>

<span class="cp">#define G_RXFIFOPAUSEHWM(x) (((x) &gt;&gt; S_RXFIFOPAUSEHWM) &amp; M_RXFIFOPAUSEHWM)</span>

<span class="cp">#define S_RXFIFOPAUSELWM    5</span>
<span class="cp">#define M_RXFIFOPAUSELWM    0xfff</span>

<span class="cp">#define V_RXFIFOPAUSELWM(x) ((x) &lt;&lt; S_RXFIFOPAUSELWM)</span>

<span class="cp">#define G_RXFIFOPAUSELWM(x) (((x) &gt;&gt; S_RXFIFOPAUSELWM) &amp; M_RXFIFOPAUSELWM)</span>

<span class="cp">#define S_RXSTRFRWRD    1</span>
<span class="cp">#define V_RXSTRFRWRD(x) ((x) &lt;&lt; S_RXSTRFRWRD)</span>
<span class="cp">#define F_RXSTRFRWRD    V_RXSTRFRWRD(1U)</span>

<span class="cp">#define S_DISERRFRAMES    0</span>
<span class="cp">#define V_DISERRFRAMES(x) ((x) &lt;&lt; S_DISERRFRAMES)</span>
<span class="cp">#define F_DISERRFRAMES    V_DISERRFRAMES(1U)</span>

<span class="cp">#define A_XGM_TXFIFO_CFG 0x888</span>

<span class="cp">#define S_UNDERUNFIX    22</span>
<span class="cp">#define V_UNDERUNFIX(x) ((x) &lt;&lt; S_UNDERUNFIX)</span>
<span class="cp">#define F_UNDERUNFIX    V_UNDERUNFIX(1U)</span>

<span class="cp">#define S_TXIPG    13</span>
<span class="cp">#define M_TXIPG    0xff</span>
<span class="cp">#define V_TXIPG(x) ((x) &lt;&lt; S_TXIPG)</span>
<span class="cp">#define G_TXIPG(x) (((x) &gt;&gt; S_TXIPG) &amp; M_TXIPG)</span>

<span class="cp">#define S_TXFIFOTHRESH    4</span>
<span class="cp">#define M_TXFIFOTHRESH    0x1ff</span>

<span class="cp">#define V_TXFIFOTHRESH(x) ((x) &lt;&lt; S_TXFIFOTHRESH)</span>

<span class="cp">#define S_ENDROPPKT    21</span>
<span class="cp">#define V_ENDROPPKT(x) ((x) &lt;&lt; S_ENDROPPKT)</span>
<span class="cp">#define F_ENDROPPKT    V_ENDROPPKT(1U)</span>

<span class="cp">#define A_XGM_SERDES_CTRL 0x890</span>
<span class="cp">#define A_XGM_SERDES_CTRL0 0x8e0</span>

<span class="cp">#define S_SERDESRESET_    24</span>
<span class="cp">#define V_SERDESRESET_(x) ((x) &lt;&lt; S_SERDESRESET_)</span>
<span class="cp">#define F_SERDESRESET_    V_SERDESRESET_(1U)</span>

<span class="cp">#define S_RXENABLE    4</span>
<span class="cp">#define V_RXENABLE(x) ((x) &lt;&lt; S_RXENABLE)</span>
<span class="cp">#define F_RXENABLE    V_RXENABLE(1U)</span>

<span class="cp">#define S_TXENABLE    3</span>
<span class="cp">#define V_TXENABLE(x) ((x) &lt;&lt; S_TXENABLE)</span>
<span class="cp">#define F_TXENABLE    V_TXENABLE(1U)</span>

<span class="cp">#define A_XGM_PAUSE_TIMER 0x890</span>

<span class="cp">#define A_XGM_RGMII_IMP 0x89c</span>

<span class="cp">#define S_XGM_IMPSETUPDATE    6</span>
<span class="cp">#define V_XGM_IMPSETUPDATE(x) ((x) &lt;&lt; S_XGM_IMPSETUPDATE)</span>
<span class="cp">#define F_XGM_IMPSETUPDATE    V_XGM_IMPSETUPDATE(1U)</span>

<span class="cp">#define S_RGMIIIMPPD    3</span>
<span class="cp">#define M_RGMIIIMPPD    0x7</span>
<span class="cp">#define V_RGMIIIMPPD(x) ((x) &lt;&lt; S_RGMIIIMPPD)</span>

<span class="cp">#define S_RGMIIIMPPU    0</span>
<span class="cp">#define M_RGMIIIMPPU    0x7</span>
<span class="cp">#define V_RGMIIIMPPU(x) ((x) &lt;&lt; S_RGMIIIMPPU)</span>

<span class="cp">#define S_CALRESET    8</span>
<span class="cp">#define V_CALRESET(x) ((x) &lt;&lt; S_CALRESET)</span>
<span class="cp">#define F_CALRESET    V_CALRESET(1U)</span>

<span class="cp">#define S_CALUPDATE    7</span>
<span class="cp">#define V_CALUPDATE(x) ((x) &lt;&lt; S_CALUPDATE)</span>
<span class="cp">#define F_CALUPDATE    V_CALUPDATE(1U)</span>

<span class="cp">#define A_XGM_XAUI_IMP 0x8a0</span>

<span class="cp">#define S_CALBUSY    31</span>
<span class="cp">#define V_CALBUSY(x) ((x) &lt;&lt; S_CALBUSY)</span>
<span class="cp">#define F_CALBUSY    V_CALBUSY(1U)</span>

<span class="cp">#define S_XGM_CALFAULT    29</span>
<span class="cp">#define V_XGM_CALFAULT(x) ((x) &lt;&lt; S_XGM_CALFAULT)</span>
<span class="cp">#define F_XGM_CALFAULT    V_XGM_CALFAULT(1U)</span>

<span class="cp">#define S_CALIMP    24</span>
<span class="cp">#define M_CALIMP    0x1f</span>
<span class="cp">#define V_CALIMP(x) ((x) &lt;&lt; S_CALIMP)</span>
<span class="cp">#define G_CALIMP(x) (((x) &gt;&gt; S_CALIMP) &amp; M_CALIMP)</span>

<span class="cp">#define S_XAUIIMP    0</span>
<span class="cp">#define M_XAUIIMP    0x7</span>
<span class="cp">#define V_XAUIIMP(x) ((x) &lt;&lt; S_XAUIIMP)</span>

<span class="cp">#define A_XGM_RX_MAX_PKT_SIZE 0x8a8</span>

<span class="cp">#define S_RXMAXFRAMERSIZE    17</span>
<span class="cp">#define M_RXMAXFRAMERSIZE    0x3fff</span>
<span class="cp">#define V_RXMAXFRAMERSIZE(x) ((x) &lt;&lt; S_RXMAXFRAMERSIZE)</span>
<span class="cp">#define G_RXMAXFRAMERSIZE(x) (((x) &gt;&gt; S_RXMAXFRAMERSIZE) &amp; M_RXMAXFRAMERSIZE)</span>

<span class="cp">#define S_RXENFRAMER    14</span>
<span class="cp">#define V_RXENFRAMER(x) ((x) &lt;&lt; S_RXENFRAMER)</span>
<span class="cp">#define F_RXENFRAMER    V_RXENFRAMER(1U)</span>

<span class="cp">#define S_RXMAXPKTSIZE    0</span>
<span class="cp">#define M_RXMAXPKTSIZE    0x3fff</span>
<span class="cp">#define V_RXMAXPKTSIZE(x) ((x) &lt;&lt; S_RXMAXPKTSIZE)</span>
<span class="cp">#define G_RXMAXPKTSIZE(x) (((x) &gt;&gt; S_RXMAXPKTSIZE) &amp; M_RXMAXPKTSIZE)</span>

<span class="cp">#define A_XGM_RESET_CTRL 0x8ac</span>

<span class="cp">#define S_XGMAC_STOP_EN    4</span>
<span class="cp">#define V_XGMAC_STOP_EN(x) ((x) &lt;&lt; S_XGMAC_STOP_EN)</span>
<span class="cp">#define F_XGMAC_STOP_EN    V_XGMAC_STOP_EN(1U)</span>

<span class="cp">#define S_XG2G_RESET_    3</span>
<span class="cp">#define V_XG2G_RESET_(x) ((x) &lt;&lt; S_XG2G_RESET_)</span>
<span class="cp">#define F_XG2G_RESET_    V_XG2G_RESET_(1U)</span>

<span class="cp">#define S_RGMII_RESET_    2</span>
<span class="cp">#define V_RGMII_RESET_(x) ((x) &lt;&lt; S_RGMII_RESET_)</span>
<span class="cp">#define F_RGMII_RESET_    V_RGMII_RESET_(1U)</span>

<span class="cp">#define S_PCS_RESET_    1</span>
<span class="cp">#define V_PCS_RESET_(x) ((x) &lt;&lt; S_PCS_RESET_)</span>
<span class="cp">#define F_PCS_RESET_    V_PCS_RESET_(1U)</span>

<span class="cp">#define S_MAC_RESET_    0</span>
<span class="cp">#define V_MAC_RESET_(x) ((x) &lt;&lt; S_MAC_RESET_)</span>
<span class="cp">#define F_MAC_RESET_    V_MAC_RESET_(1U)</span>

<span class="cp">#define A_XGM_PORT_CFG 0x8b8</span>

<span class="cp">#define S_CLKDIVRESET_    3</span>
<span class="cp">#define V_CLKDIVRESET_(x) ((x) &lt;&lt; S_CLKDIVRESET_)</span>
<span class="cp">#define F_CLKDIVRESET_    V_CLKDIVRESET_(1U)</span>

<span class="cp">#define S_PORTSPEED    1</span>
<span class="cp">#define M_PORTSPEED    0x3</span>

<span class="cp">#define V_PORTSPEED(x) ((x) &lt;&lt; S_PORTSPEED)</span>

<span class="cp">#define S_ENRGMII    0</span>
<span class="cp">#define V_ENRGMII(x) ((x) &lt;&lt; S_ENRGMII)</span>
<span class="cp">#define F_ENRGMII    V_ENRGMII(1U)</span>

<span class="cp">#define A_XGM_INT_ENABLE 0x8d4</span>

<span class="cp">#define S_TXFIFO_PRTY_ERR    17</span>
<span class="cp">#define M_TXFIFO_PRTY_ERR    0x7</span>

<span class="cp">#define V_TXFIFO_PRTY_ERR(x) ((x) &lt;&lt; S_TXFIFO_PRTY_ERR)</span>

<span class="cp">#define S_RXFIFO_PRTY_ERR    14</span>
<span class="cp">#define M_RXFIFO_PRTY_ERR    0x7</span>

<span class="cp">#define V_RXFIFO_PRTY_ERR(x) ((x) &lt;&lt; S_RXFIFO_PRTY_ERR)</span>

<span class="cp">#define S_TXFIFO_UNDERRUN    13</span>
<span class="cp">#define V_TXFIFO_UNDERRUN(x) ((x) &lt;&lt; S_TXFIFO_UNDERRUN)</span>
<span class="cp">#define F_TXFIFO_UNDERRUN    V_TXFIFO_UNDERRUN(1U)</span>

<span class="cp">#define S_RXFIFO_OVERFLOW    12</span>
<span class="cp">#define V_RXFIFO_OVERFLOW(x) ((x) &lt;&lt; S_RXFIFO_OVERFLOW)</span>
<span class="cp">#define F_RXFIFO_OVERFLOW    V_RXFIFO_OVERFLOW(1U)</span>

<span class="cp">#define S_SERDES_LOS    4</span>
<span class="cp">#define M_SERDES_LOS    0xf</span>

<span class="cp">#define V_SERDES_LOS(x) ((x) &lt;&lt; S_SERDES_LOS)</span>

<span class="cp">#define S_XAUIPCSCTCERR    3</span>
<span class="cp">#define V_XAUIPCSCTCERR(x) ((x) &lt;&lt; S_XAUIPCSCTCERR)</span>
<span class="cp">#define F_XAUIPCSCTCERR    V_XAUIPCSCTCERR(1U)</span>

<span class="cp">#define S_XAUIPCSALIGNCHANGE    2</span>
<span class="cp">#define V_XAUIPCSALIGNCHANGE(x) ((x) &lt;&lt; S_XAUIPCSALIGNCHANGE)</span>
<span class="cp">#define F_XAUIPCSALIGNCHANGE    V_XAUIPCSALIGNCHANGE(1U)</span>

<span class="cp">#define S_XGM_INT    0</span>
<span class="cp">#define V_XGM_INT(x) ((x) &lt;&lt; S_XGM_INT)</span>
<span class="cp">#define F_XGM_INT    V_XGM_INT(1U)</span>

<span class="cp">#define A_XGM_INT_CAUSE 0x8d8</span>

<span class="cp">#define A_XGM_XAUI_ACT_CTRL 0x8dc</span>

<span class="cp">#define S_TXACTENABLE    1</span>
<span class="cp">#define V_TXACTENABLE(x) ((x) &lt;&lt; S_TXACTENABLE)</span>
<span class="cp">#define F_TXACTENABLE    V_TXACTENABLE(1U)</span>

<span class="cp">#define A_XGM_SERDES_CTRL0 0x8e0</span>

<span class="cp">#define S_RESET3    23</span>
<span class="cp">#define V_RESET3(x) ((x) &lt;&lt; S_RESET3)</span>
<span class="cp">#define F_RESET3    V_RESET3(1U)</span>

<span class="cp">#define S_RESET2    22</span>
<span class="cp">#define V_RESET2(x) ((x) &lt;&lt; S_RESET2)</span>
<span class="cp">#define F_RESET2    V_RESET2(1U)</span>

<span class="cp">#define S_RESET1    21</span>
<span class="cp">#define V_RESET1(x) ((x) &lt;&lt; S_RESET1)</span>
<span class="cp">#define F_RESET1    V_RESET1(1U)</span>

<span class="cp">#define S_RESET0    20</span>
<span class="cp">#define V_RESET0(x) ((x) &lt;&lt; S_RESET0)</span>
<span class="cp">#define F_RESET0    V_RESET0(1U)</span>

<span class="cp">#define S_PWRDN3    19</span>
<span class="cp">#define V_PWRDN3(x) ((x) &lt;&lt; S_PWRDN3)</span>
<span class="cp">#define F_PWRDN3    V_PWRDN3(1U)</span>

<span class="cp">#define S_PWRDN2    18</span>
<span class="cp">#define V_PWRDN2(x) ((x) &lt;&lt; S_PWRDN2)</span>
<span class="cp">#define F_PWRDN2    V_PWRDN2(1U)</span>

<span class="cp">#define S_PWRDN1    17</span>
<span class="cp">#define V_PWRDN1(x) ((x) &lt;&lt; S_PWRDN1)</span>
<span class="cp">#define F_PWRDN1    V_PWRDN1(1U)</span>

<span class="cp">#define S_PWRDN0    16</span>
<span class="cp">#define V_PWRDN0(x) ((x) &lt;&lt; S_PWRDN0)</span>
<span class="cp">#define F_PWRDN0    V_PWRDN0(1U)</span>

<span class="cp">#define S_RESETPLL23    15</span>
<span class="cp">#define V_RESETPLL23(x) ((x) &lt;&lt; S_RESETPLL23)</span>
<span class="cp">#define F_RESETPLL23    V_RESETPLL23(1U)</span>

<span class="cp">#define S_RESETPLL01    14</span>
<span class="cp">#define V_RESETPLL01(x) ((x) &lt;&lt; S_RESETPLL01)</span>
<span class="cp">#define F_RESETPLL01    V_RESETPLL01(1U)</span>

<span class="cp">#define A_XGM_SERDES_STAT0 0x8f0</span>
<span class="cp">#define A_XGM_SERDES_STAT1 0x8f4</span>
<span class="cp">#define A_XGM_SERDES_STAT2 0x8f8</span>

<span class="cp">#define S_LOWSIG0    0</span>
<span class="cp">#define V_LOWSIG0(x) ((x) &lt;&lt; S_LOWSIG0)</span>
<span class="cp">#define F_LOWSIG0    V_LOWSIG0(1U)</span>

<span class="cp">#define A_XGM_SERDES_STAT3 0x8fc</span>

<span class="cp">#define A_XGM_STAT_TX_BYTE_LOW 0x900</span>

<span class="cp">#define A_XGM_STAT_TX_BYTE_HIGH 0x904</span>

<span class="cp">#define A_XGM_STAT_TX_FRAME_LOW 0x908</span>

<span class="cp">#define A_XGM_STAT_TX_FRAME_HIGH 0x90c</span>

<span class="cp">#define A_XGM_STAT_TX_BCAST 0x910</span>

<span class="cp">#define A_XGM_STAT_TX_MCAST 0x914</span>

<span class="cp">#define A_XGM_STAT_TX_PAUSE 0x918</span>

<span class="cp">#define A_XGM_STAT_TX_64B_FRAMES 0x91c</span>

<span class="cp">#define A_XGM_STAT_TX_65_127B_FRAMES 0x920</span>

<span class="cp">#define A_XGM_STAT_TX_128_255B_FRAMES 0x924</span>

<span class="cp">#define A_XGM_STAT_TX_256_511B_FRAMES 0x928</span>

<span class="cp">#define A_XGM_STAT_TX_512_1023B_FRAMES 0x92c</span>

<span class="cp">#define A_XGM_STAT_TX_1024_1518B_FRAMES 0x930</span>

<span class="cp">#define A_XGM_STAT_TX_1519_MAXB_FRAMES 0x934</span>

<span class="cp">#define A_XGM_STAT_TX_ERR_FRAMES 0x938</span>

<span class="cp">#define A_XGM_STAT_RX_BYTES_LOW 0x93c</span>

<span class="cp">#define A_XGM_STAT_RX_BYTES_HIGH 0x940</span>

<span class="cp">#define A_XGM_STAT_RX_FRAMES_LOW 0x944</span>

<span class="cp">#define A_XGM_STAT_RX_FRAMES_HIGH 0x948</span>

<span class="cp">#define A_XGM_STAT_RX_BCAST_FRAMES 0x94c</span>

<span class="cp">#define A_XGM_STAT_RX_MCAST_FRAMES 0x950</span>

<span class="cp">#define A_XGM_STAT_RX_PAUSE_FRAMES 0x954</span>

<span class="cp">#define A_XGM_STAT_RX_64B_FRAMES 0x958</span>

<span class="cp">#define A_XGM_STAT_RX_65_127B_FRAMES 0x95c</span>

<span class="cp">#define A_XGM_STAT_RX_128_255B_FRAMES 0x960</span>

<span class="cp">#define A_XGM_STAT_RX_256_511B_FRAMES 0x964</span>

<span class="cp">#define A_XGM_STAT_RX_512_1023B_FRAMES 0x968</span>

<span class="cp">#define A_XGM_STAT_RX_1024_1518B_FRAMES 0x96c</span>

<span class="cp">#define A_XGM_STAT_RX_1519_MAXB_FRAMES 0x970</span>

<span class="cp">#define A_XGM_STAT_RX_SHORT_FRAMES 0x974</span>

<span class="cp">#define A_XGM_STAT_RX_OVERSIZE_FRAMES 0x978</span>

<span class="cp">#define A_XGM_STAT_RX_JABBER_FRAMES 0x97c</span>

<span class="cp">#define A_XGM_STAT_RX_CRC_ERR_FRAMES 0x980</span>

<span class="cp">#define A_XGM_STAT_RX_LENGTH_ERR_FRAMES 0x984</span>

<span class="cp">#define A_XGM_STAT_RX_SYM_CODE_ERR_FRAMES 0x988</span>

<span class="cp">#define A_XGM_SERDES_STATUS0 0x98c</span>

<span class="cp">#define A_XGM_SERDES_STATUS1 0x990</span>

<span class="cp">#define S_CMULOCK    31</span>
<span class="cp">#define V_CMULOCK(x) ((x) &lt;&lt; S_CMULOCK)</span>
<span class="cp">#define F_CMULOCK    V_CMULOCK(1U)</span>

<span class="cp">#define A_XGM_RX_MAX_PKT_SIZE_ERR_CNT 0x9a4</span>

<span class="cp">#define A_XGM_TX_SPI4_SOP_EOP_CNT 0x9a8</span>

<span class="cp">#define S_TXSPI4SOPCNT    16</span>
<span class="cp">#define M_TXSPI4SOPCNT    0xffff</span>
<span class="cp">#define V_TXSPI4SOPCNT(x) ((x) &lt;&lt; S_TXSPI4SOPCNT)</span>
<span class="cp">#define G_TXSPI4SOPCNT(x) (((x) &gt;&gt; S_TXSPI4SOPCNT) &amp; M_TXSPI4SOPCNT)</span>

<span class="cp">#define A_XGM_RX_SPI4_SOP_EOP_CNT 0x9ac</span>

<span class="cp">#define XGMAC0_1_BASE_ADDR 0xa00</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
