<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Thu Jul 10 17:42:28 2014">
<section name="Project Information" visible="false">
<property name="ProjectID" value="1647084F4294135946B20F0422E2C589" type="project"/>
<property name="ProjectIteration" value="0" type="project"/>
<property name="ProjectFile" value="C:/Users/chirag/Documents/GitHub/c65gs/c64accel.xise" type="project"/>
<property name="ProjectCreationTimestamp" value="2014-02-12T11:51:07" type="project"/>
</section>
<section name="Project Statistics" visible="true">
<property name="PROPEXT_xilxBitgCfg_Rate_virtex7" value="66" type="process"/>
<property name="PROPEXT_xilxMapPackRegInto_virtex5" value="For Inputs and Outputs" type="process"/>
<property name="PROP_Enable_Message_Filtering" value="false" type="design"/>
<property name="PROP_LastAppliedGoal" value="Timing Performance" type="design"/>
<property name="PROP_LastAppliedStrategy" value="Tweaked for c64accel;/home/gardners/c64accel.xds" type="design"/>
<property name="PROP_ManualCompileOrderImp" value="false" type="design"/>
<property name="PROP_MapLogicOptimization_virtex5" value="true" type="process"/>
<property name="PROP_PropSpecInProjFile" value="Store all values" type="design"/>
<property name="PROP_Simulator" value="ISim (VHDL/Verilog)" type="design"/>
<property name="PROP_SynthOptEffort_virtex6" value="High" type="process"/>
<property name="PROP_SynthTopFile" value="changed" type="process"/>
<property name="PROP_Top_Level_Module_Type" value="HDL" type="design"/>
<property name="PROP_UseSmartGuide" value="false" type="design"/>
<property name="PROP_UserBrowsedStrategyFiles" value="/opt/Xilinx/14.7/ISE_DS/ISE/data/default.xds" type="process"/>
<property name="PROP_bitg_SPI32bitAddressing" value="Yes" type="process"/>
<property name="PROP_bitg_SetSPIConfigBusWidth" value="4" type="process"/>
<property name="PROP_intProjectCreationTimestamp" value="2014-02-12T11:51:07" type="design"/>
<property name="PROP_intWbtProjectID" value="1647084F4294135946B20F0422E2C589" type="design"/>
<property name="PROP_intWorkingDirLocWRTProjDir" value="Same" type="design"/>
<property name="PROP_intWorkingDirUsed" value="No" type="design"/>
<property name="PROP_lockPinsUcfFile" value="changed" type="process"/>
<property name="PROP_xilxMapAllowLogicOpt" value="true" type="process"/>
<property name="PROP_xilxSynthRegBalancing" value="Yes" type="process"/>
<property name="PROP_xstOptimizeInsPrimtives" value="true" type="process"/>
<property name="PROP_xstPackIORegister" value="Yes" type="process"/>
<property name="PROP_AutoTop" value="true" type="design"/>
<property name="PROP_CompxlibEdkSimLib" value="false" type="process"/>
<property name="PROP_DevFamily" value="Artix7" type="design"/>
<property name="PROP_MapExtraEffort_virtex5" value="Continue on Impossible" type="process"/>
<property name="PROP_MapRegDuplication_virtex5" value="On" type="process"/>
<property name="PROPEXT_xilxPARextraEffortLevel_virtex5" value="Continue on Impossible" type="process"/>
<property name="PROP_DevDevice" value="xc7a100t" type="design"/>
<property name="PROP_DevFamilyPMName" value="artix7" type="design"/>
<property name="PROP_DevPackage" value="csg324" type="design"/>
<property name="PROP_Synthesis_Tool" value="XST (VHDL/Verilog)" type="design"/>
<property name="PROP_DevSpeed" value="-1" type="design"/>
<property name="PROP_PreferredLanguage" value="VHDL" type="design"/>
<property name="FILE_UCF" value="1" type="source"/>
<property name="FILE_VHDL" value="21" type="source"/>
</section>
</application>
</document>
