verilog work "MULTIPLY6BIT.v"
verilog work "ADDER.v"
