// Seed: 3297943805
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri void id_6,
    output tri1 id_7,
    output wand id_8,
    output tri id_9,
    input supply1 id_10
);
  logic id_12;
  ;
  assign module_1.id_17 = 0;
  assign id_12 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4,
    input wor id_5
    , id_21,
    output supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    output wor id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input wor id_17,
    output wor id_18,
    output logic id_19
);
  always id_19 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_18,
      id_8,
      id_0,
      id_8,
      id_14,
      id_18,
      id_18,
      id_1,
      id_12
  );
endmodule
