# üß† CH∆Ø∆†NG 1 ‚Äì GI·ªöI THI·ªÜU T·ªîNG QUAN V·ªÄ M·∫†CH S·ªê

## I. T·ªïng quan v·ªÅ k·ªπ thu·∫≠t s·ªë
- **K·ªπ thu·∫≠t s·ªë (Digital Technology)** xu·∫•t hi·ªán ph·ªï bi·∫øn trong c√°c thi·∫øt b·ªã hi·ªán nay: m√°y t√≠nh, ƒëi·ªán tho·∫°i, m√°y ·∫£nh, robot, truy·ªÅn th√¥ng, v.v.  
- **Gordon Moore** (ƒë·ªìng s√°ng l·∫≠p Intel, 1968) ph√°t bi·ªÉu **ƒê·ªãnh lu·∫≠t Moore (1965)**:  
  > ‚ÄúS·ªë l∆∞·ª£ng transistor tr√™n m·∫°ch t√≠ch h·ª£p tƒÉng g·∫•p ƒë√¥i sau kho·∫£ng **2 nƒÉm**.‚Äù
- S·ª± ph√°t tri·ªÉn c·ªßa c√¥ng ngh·ªá b√°n d·∫´n theo ƒë·ªãnh lu·∫≠t Moore ƒë√£ th√∫c ƒë·∫©y s·ª± nh·ªè g·ªçn, m·∫°nh m·∫Ω v√† r·∫ª h∆°n c·ªßa vi m·∫°ch s·ªë.

---

## II. H·ªá th·ªëng t∆∞∆°ng t·ª± (Analog) v√† h·ªá th·ªëng s·ªë (Digital)

| ƒê·∫∑c ƒëi·ªÉm | H·ªá th·ªëng t∆∞∆°ng t·ª± (Analog) | H·ªá th·ªëng s·ªë (Digital) |
|-----------|-----------------------------|------------------------|
| **D·∫°ng t√≠n hi·ªáu** | Li√™n t·ª•c theo th·ªùi gian | R·ªùi r·∫°c theo th·ªùi gian |
| **Gi√° tr·ªã t√≠n hi·ªáu** | V√¥ h·∫°n gi√° tr·ªã | Ch·ªâ 0 ho·∫∑c 1 |
| **V√≠ d·ª•** | Khu·∫øch ƒë·∫°i √¢m thanh, c·∫£m bi·∫øn nhi·ªát ƒë·ªô | M√°y t√≠nh, ·ªï ƒëƒ©a, x·ª≠ l√Ω d·ªØ li·ªáu nh·ªã ph√¢n |
| **Thi·∫øt b·ªã chuy·ªÉn ƒë·ªïi** | - | **ADC** (Analog ‚Üí Digital) v√† **DAC** (Digital ‚Üí Analog) |

**·ª®ng d·ª•ng:**  
- N√©n √¢m thanh/·∫£nh/video (MP3, MP4, JPEG, PNG) l√† v√≠ d·ª• c·ªßa x·ª≠ l√Ω t√≠n hi·ªáu s·ªë.

---

## III. ƒê·∫∑c ƒëi·ªÉm c·ªßa t√≠n hi·ªáu s·ªë

1. **Tr·∫°ng th√°i ƒëi·ªán √°p:**
   - M·ª©c **Cao (High): 2V ‚Äì 5V**  
   - M·ª©c **Th·∫•p (Low): 0V ‚Äì 0.8V**  
   - M·ª©c **Kh√¥ng x√°c ƒë·ªãnh (Invalid): 0.8V ‚Äì 2V** ‚Üí c√≥ th·ªÉ g√¢y l·ªói m·∫°ch.

2. **D·∫°ng s√≥ng s·ªë (Digital waveform):**  
   - Bi·ªÉu di·ªÖn s·ª± thay ƒë·ªïi gi·ªØa m·ª©c cao v√† th·∫•p.  
   - **Xung d∆∞∆°ng (Positive-going pulse):** t·ª´ Low ‚Üí High.  
   - **Xung √¢m (Negative-going pulse):** t·ª´ High ‚Üí Low.

3. **Gi·∫£n ƒë·ªì ƒë·ªãnh th·ªùi (Timing diagram):**  
   - M√¥ t·∫£ quan h·ªá gi·ªØa nhi·ªÅu d·∫°ng s√≥ng theo th·ªùi gian.

4. **Truy·ªÅn d·ªØ li·ªáu s·ªë:**  
   - **N·ªëi ti·∫øp (Serial):** t·ª´ng bit theo th·ªùi gian.  
   - **Song song (Parallel):** nhi·ªÅu bit c√πng l√∫c.

---

## IV. Quy tr√¨nh thi·∫øt k·∫ø m·∫°ch s·ªë (Digital Design Process)

1. **X√°c ƒë·ªãnh y√™u c·∫ßu thi·∫øt k·∫ø**  
2. **M√¥ t·∫£ k·ªπ thu·∫≠t:** s∆° ƒë·ªì kh·ªëi, l∆∞u ƒë·ªì ho·∫°t ƒë·ªông  
3. **Thi·∫øt k·∫ø s∆° ƒë·ªì logic**  
4. **M√¥ ph·ªèng ki·ªÉm tra**  
5. **Hi·ªáu ch·ªânh, s·ª≠a l·ªói**  
6. **Ki·ªÉm th·ª≠ th·ª±c t·∫ø (th·ª≠ nghi·ªám tr√™n kit/board)**  
7. **Ho√†n thi·ªán s·∫£n ph·∫©m**

**Ph∆∞∆°ng ph√°p thi·∫øt k·∫ø:**
- **Truy·ªÅn th·ªëng:** d·ª±a v√†o m√¥ h√¨nh to√°n h·ªçc, ph√π h·ª£p thi·∫øt k·∫ø nh·ªè.  
- **Hi·ªán ƒë·∫°i (CAD ‚Äì Computer-Aided Design):**  
  - Thi·∫øt k·∫ø b·∫±ng ph·∫ßn m·ªÅm, t·ª± ƒë·ªông h√≥a cao, d·ªÖ ki·ªÉm tra v√† m√¥ ph·ªèng.  
  - Ph√π h·ª£p thi·∫øt k·∫ø ph·ª©c t·∫°p (FPGA, ASIC).

**Thi·∫øt b·ªã h·ªó tr·ª£:**  
- **Logic Analyzer:** quan s√°t nhi·ªÅu k√™nh t√≠n hi·ªáu s·ªë ƒë·ªìng th·ªùi, hi·ªÉn th·ªã d·∫°ng s√≥ng v√† gi√° tr·ªã theo th·ªùi gian.

---

## V. Ph√¢n lo·∫°i chip s·ªë

### 1. Theo t√≠nh nƒÉng
- **Standard chips:**  
  - Th·ª±c hi·ªán ch·ª©c nƒÉng c·ªë ƒë·ªãnh, v√≠ d·ª• h·ªç **74xx** (7400 ‚Äì NAND, 7404 ‚Äì INV,‚Ä¶).
- **Programmable Logic Devices (PLD) / FPGA:**  
  - C√≥ th·ªÉ l·∫≠p tr√¨nh ƒë·ªÉ thay ƒë·ªïi ch·ª©c nƒÉng logic.  
  - S·ª≠ d·ª•ng c√¥ng c·ª• **CAD** ƒë·ªÉ m√¥ t·∫£ v√† n·∫°p c·∫•u h√¨nh.
- **ASIC (Application-Specific Integrated Circuit):**  
  - Chip chuy√™n d·ª•ng, t·ªëi ∆∞u hi·ªáu su·∫•t, t·ªëc ƒë·ªô v√† ti√™u th·ª• ƒëi·ªán.  
  - D√πng cho s·∫£n ph·∫©m th∆∞∆°ng m·∫°i, nh∆∞ng gi√° th√†nh cao.

### 2. Theo m·ª©c ƒë·ªô t√≠ch h·ª£p
| Lo·∫°i | S·ªë l∆∞·ª£ng c·ªïng logic | Vi·∫øt t·∫Øt |
|-------|---------------------|-----------|
| Small Scale Integration | 1‚Äì20 c·ªïng | SSI |
| Medium Scale Integration | 20‚Äì200 c·ªïng | MSI |
| Large Scale Integration | 200‚Äì1.000.000 c·ªïng | LSI |
| Very Large Scale Integration | >1.000.000 c·ªïng | VLSI |

---

## VI. C√°c thu·∫≠t ng·ªØ c∆° b·∫£n

| Thu·∫≠t ng·ªØ | √ù nghƒ©a |
|------------|----------|
| **Analog** | T√≠n hi·ªáu li√™n t·ª•c |
| **Digital** | T√≠n hi·ªáu r·ªùi r·∫°c |
| **Binary (Nh·ªã ph√¢n)** | H·ªá c∆° s·ªë 2, ch·ªâ c√≥ gi√° tr·ªã 0 ho·∫∑c 1 |
| **Bit** | ƒê∆°n v·ªã nh·ªè nh·∫•t c·ªßa d·ªØ li·ªáu s·ªë (0 ho·∫∑c 1) |
| **Programmable Logic Chip (FPGA)** | Chip logic c√≥ th·ªÉ l·∫≠p tr√¨nh ƒë∆∞·ª£c |
| **Fixed-function Logic Chip (ASIC, 74xx)** | Chip logic c√≥ ch·ª©c nƒÉng c·ªë ƒë·ªãnh |

---

## VII. K·∫øt lu·∫≠n ch∆∞∆°ng
Sinh vi√™n c·∫ßn n·∫Øm ƒë∆∞·ª£c:
- S·ª± kh√°c bi·ªát gi·ªØa **t√≠n hi·ªáu t∆∞∆°ng t·ª±** v√† **t√≠n hi·ªáu s·ªë**.  
- **Quy tr√¨nh thi·∫øt k·∫ø m·∫°ch s·ªë** v√† vai tr√≤ c·ªßa **CAD tools**.  
- **Ph√¢n lo·∫°i chip s·ªë** v√† m·ª©c ƒë·ªô t√≠ch h·ª£p (SSI ‚Üí VLSI).  
- √ù nghƒ©a c·ªßa **ƒë·ªãnh lu·∫≠t Moore** trong s·ª± ph√°t tri·ªÉn c√¥ng ngh·ªá vi m·∫°ch.  
- C√°c **thu·∫≠t ng·ªØ c∆° b·∫£n**: bit, digital, analog, FPGA, ASIC.
