Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Sep 13 03:16:37 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/square22/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  484         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (484)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (484)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (484)
--------------------------
 There are 484 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[21]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[21]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[21]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[21]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[21]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[21]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[21]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[21]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[21]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[21]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[21]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[21]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[21]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[21]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[21]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[21]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[21]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[21]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[21]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[21]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[21]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (484)
--------------------------------------------------
 There are 484 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[21]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[21]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[21]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[21]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[21]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[21]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[21]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[21]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[21]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[21]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[21]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[21]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[21]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[21]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[21]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[21]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[21]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[21]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[21]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[21]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[21]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  511          inf        0.000                      0                  511           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           511 Endpoints
Min Delay           511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.195ns  (logic 5.539ns (49.477%)  route 5.656ns (50.523%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src13_reg[2]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_9/lut6_2_inst2/I1
    SLICE_X3Y82                                                       r  compressor/chain0_9/lut6_2_inst2/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.097     1.681 r  compressor/chain0_9/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_9/prop[2]
    SLICE_X3Y82                                                       r  compressor/chain0_9/carry4_inst0/S[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.982 r  compressor/chain0_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.982    compressor/chain0_9/carryout[3]
    SLICE_X3Y83                                                       r  compressor/chain0_9/carry4_inst1/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.212 r  compressor/chain0_9/carry4_inst1/O[1]
                         net (fo=4, routed)           1.148     3.360    compressor/chain1_4/src6[0]
    SLICE_X11Y82                                                      r  compressor/chain1_4/lut5_prop7/I0
    SLICE_X11Y82         LUT5 (Prop_lut5_I0_O)        0.225     3.585 r  compressor/chain1_4/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.585    compressor/chain1_4/prop[7]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/S[3]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.884 r  compressor/chain1_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.884    compressor/chain1_4/carryout[7]
    SLICE_X11Y83                                                      r  compressor/chain1_4/carry4_inst2/CI
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.114 r  compressor/chain1_4/carry4_inst2/O[1]
                         net (fo=4, routed)           0.902     5.015    compressor/chain2_2/lut6_2_inst11/I0
    SLICE_X7Y82                                                       r  compressor/chain2_2/lut6_2_inst11/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.225     5.240 r  compressor/chain2_2/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.240    compressor/chain2_2/prop[11]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/S[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.539 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.539    compressor/chain2_2/carryout[11]
    SLICE_X7Y83                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.720 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.725     6.445    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X5Y82                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.230     6.675 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.675    compressor/chain3_0/prop[21]
    SLICE_X5Y82                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.107 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.691     8.798    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.397    11.195 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.195    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 5.682ns (50.913%)  route 5.478ns (49.087%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src13_reg[2]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_9/lut6_2_inst2/I1
    SLICE_X3Y82                                                       r  compressor/chain0_9/lut6_2_inst2/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.097     1.681 r  compressor/chain0_9/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_9/prop[2]
    SLICE_X3Y82                                                       r  compressor/chain0_9/carry4_inst0/S[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.982 r  compressor/chain0_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.982    compressor/chain0_9/carryout[3]
    SLICE_X3Y83                                                       r  compressor/chain0_9/carry4_inst1/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.212 r  compressor/chain0_9/carry4_inst1/O[1]
                         net (fo=4, routed)           1.148     3.360    compressor/chain1_4/src6[0]
    SLICE_X11Y82                                                      r  compressor/chain1_4/lut5_prop7/I0
    SLICE_X11Y82         LUT5 (Prop_lut5_I0_O)        0.225     3.585 r  compressor/chain1_4/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.585    compressor/chain1_4/prop[7]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/S[3]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.884 r  compressor/chain1_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.884    compressor/chain1_4/carryout[7]
    SLICE_X11Y83                                                      r  compressor/chain1_4/carry4_inst2/CI
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.114 r  compressor/chain1_4/carry4_inst2/O[1]
                         net (fo=4, routed)           0.902     5.015    compressor/chain2_2/lut6_2_inst11/I0
    SLICE_X7Y82                                                       r  compressor/chain2_2/lut6_2_inst11/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.225     5.240 r  compressor/chain2_2/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.240    compressor/chain2_2/prop[11]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/S[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.539 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.539    compressor/chain2_2/carryout[11]
    SLICE_X7Y83                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.769 r  compressor/chain2_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.550     6.319    compressor/chain3_0/lut2_prop23_0[13]
    SLICE_X5Y81                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.225     6.544 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     6.544    compressor/chain3_0/prop[19]
    SLICE_X5Y81                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.843 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/carryout[19]
    SLICE_X5Y82                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.073 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.688     8.761    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399    11.161 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.161    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.127ns  (logic 5.655ns (50.823%)  route 5.472ns (49.177%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  src1_reg[16]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[16]/Q
                         net (fo=5, routed)           1.134     1.475    compressor/chain0_4/lut6_2_inst0/I3
    SLICE_X6Y75                                                       r  compressor/chain0_4/lut6_2_inst0/LUT6/I3
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.097     1.572 r  compressor/chain0_4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.572    compressor/chain0_4/prop[0]
    SLICE_X6Y75                                                       r  compressor/chain0_4/carry4_inst0/S[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.951 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.951    compressor/chain0_4/carryout[3]
    SLICE_X6Y76                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.108 r  compressor/chain0_4/carry4_inst1/O[0]
                         net (fo=4, routed)           0.922     3.030    compressor/chain1_1/lut6_2_inst4/I1
    SLICE_X10Y77                                                      r  compressor/chain1_1/lut6_2_inst4/LUT6/I1
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.209     3.239 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.239    compressor/chain1_1/prop[4]
    SLICE_X10Y77                                                      r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.618 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.618    compressor/chain1_1/carryout[7]
    SLICE_X10Y78                                                      r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.798 r  compressor/chain1_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.910     4.708    compressor/chain2_2/stage2_11[0]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.217     4.925 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.925    compressor/chain2_2/prop[3]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.224 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.224    compressor/chain2_2/carryout[3]
    SLICE_X7Y81                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.454 r  compressor/chain2_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.550     6.004    compressor/chain3_0/lut2_prop23_0[5]
    SLICE_X5Y79                                                       r  compressor/chain3_0/lut2_prop11/I0
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.225     6.229 r  compressor/chain3_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     6.229    compressor/chain3_0/prop[11]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.528 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.528    compressor/chain3_0/carryout[11]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.758 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.956     8.714    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.413    11.127 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.127    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.126ns  (logic 5.369ns (48.256%)  route 5.757ns (51.744%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src13_reg[2]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_9/lut6_2_inst2/I1
    SLICE_X3Y82                                                       r  compressor/chain0_9/lut6_2_inst2/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.097     1.681 r  compressor/chain0_9/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_9/prop[2]
    SLICE_X3Y82                                                       r  compressor/chain0_9/carry4_inst0/S[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.982 r  compressor/chain0_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.982    compressor/chain0_9/carryout[3]
    SLICE_X3Y83                                                       r  compressor/chain0_9/carry4_inst1/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.212 r  compressor/chain0_9/carry4_inst1/O[1]
                         net (fo=4, routed)           1.148     3.360    compressor/chain1_4/src6[0]
    SLICE_X11Y82                                                      r  compressor/chain1_4/lut5_prop7/I0
    SLICE_X11Y82         LUT5 (Prop_lut5_I0_O)        0.225     3.585 r  compressor/chain1_4/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.585    compressor/chain1_4/prop[7]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/S[3]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.884 r  compressor/chain1_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.884    compressor/chain1_4/carryout[7]
    SLICE_X11Y83                                                      r  compressor/chain1_4/carry4_inst2/CI
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.114 r  compressor/chain1_4/carry4_inst2/O[1]
                         net (fo=4, routed)           0.902     5.015    compressor/chain2_2/lut6_2_inst11/I0
    SLICE_X7Y82                                                       r  compressor/chain2_2/lut6_2_inst11/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.225     5.240 r  compressor/chain2_2/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.240    compressor/chain2_2/prop[11]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/S[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.539 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.539    compressor/chain2_2/carryout[11]
    SLICE_X7Y83                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.720 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.725     6.445    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X5Y82                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.230     6.675 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.675    compressor/chain3_0/prop[21]
    SLICE_X5Y82                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.087 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.792     8.879    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.247    11.126 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.126    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.125ns  (logic 5.592ns (50.266%)  route 5.533ns (49.734%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src13_reg[2]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_9/lut6_2_inst2/I1
    SLICE_X3Y82                                                       r  compressor/chain0_9/lut6_2_inst2/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.097     1.681 r  compressor/chain0_9/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_9/prop[2]
    SLICE_X3Y82                                                       r  compressor/chain0_9/carry4_inst0/S[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.982 r  compressor/chain0_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.982    compressor/chain0_9/carryout[3]
    SLICE_X3Y83                                                       r  compressor/chain0_9/carry4_inst1/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.212 r  compressor/chain0_9/carry4_inst1/O[1]
                         net (fo=4, routed)           1.148     3.360    compressor/chain1_4/src6[0]
    SLICE_X11Y82                                                      r  compressor/chain1_4/lut5_prop7/I0
    SLICE_X11Y82         LUT5 (Prop_lut5_I0_O)        0.225     3.585 r  compressor/chain1_4/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.585    compressor/chain1_4/prop[7]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/S[3]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.884 r  compressor/chain1_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.884    compressor/chain1_4/carryout[7]
    SLICE_X11Y83                                                      r  compressor/chain1_4/carry4_inst2/CI
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.114 r  compressor/chain1_4/carry4_inst2/O[1]
                         net (fo=4, routed)           0.902     5.015    compressor/chain2_2/lut6_2_inst11/I0
    SLICE_X7Y82                                                       r  compressor/chain2_2/lut6_2_inst11/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.225     5.240 r  compressor/chain2_2/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.240    compressor/chain2_2/prop[11]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/S[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.539 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.539    compressor/chain2_2/carryout[11]
    SLICE_X7Y83                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.720 r  compressor/chain2_2/carry4_inst3/O[2]
                         net (fo=6, routed)           0.725     6.445    compressor/chain3_0/lut6_2_inst21/I0
    SLICE_X5Y82                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I0
    SLICE_X5Y82          LUT6 (Prop_lut6_I0_O)        0.230     6.675 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.675    compressor/chain3_0/prop[21]
    SLICE_X5Y82                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.152 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.568     8.720    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.405    11.125 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.125    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.099ns  (logic 5.730ns (51.623%)  route 5.369ns (48.377%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE                         0.000     0.000 r  src3_reg[14]/C
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[14]/Q
                         net (fo=5, routed)           1.032     1.373    compressor/chain0_6/src3[3]
    SLICE_X12Y77                                                      r  compressor/chain0_6/lut4_prop1/I2
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.097     1.470 r  compressor/chain0_6/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.470    compressor/chain0_6/prop[1]
    SLICE_X12Y77                                                      r  compressor/chain0_6/carry4_inst0/S[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.872 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.872    compressor/chain0_6/carryout[3]
    SLICE_X12Y78                                                      r  compressor/chain0_6/carry4_inst1/CI
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.109 r  compressor/chain0_6/carry4_inst1/O[3]
                         net (fo=4, routed)           0.817     2.926    compressor/chain1_4/stage1_10[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/lut4_prop1/I1
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.222     3.148 r  compressor/chain1_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.148    compressor/chain1_4/prop[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/carry4_inst0/S[1]
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.560 r  compressor/chain1_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.560    compressor/chain1_4/carryout[3]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/CI
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.790 r  compressor/chain1_4/carry4_inst1/O[1]
                         net (fo=4, routed)           1.000     4.791    compressor/chain2_2/lut6_2_inst7/I0
    SLICE_X7Y81                                                       r  compressor/chain2_2/lut6_2_inst7/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.225     5.016 r  compressor/chain2_2/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     5.016    compressor/chain2_2/prop[7]
    SLICE_X7Y81                                                       r  compressor/chain2_2/carry4_inst1/S[3]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.315 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.315    compressor/chain2_2/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.474 r  compressor/chain2_2/carry4_inst2/O[0]
                         net (fo=2, routed)           0.688     6.162    compressor/chain3_0/lut2_prop23_0[8]
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut2_prop14/I0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.224     6.386 r  compressor/chain3_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     6.386    compressor/chain3_0/prop[14]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst3/S[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.687 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.687    compressor/chain3_0/carryout[15]
    SLICE_X5Y81                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.846 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.832     8.677    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.422    11.099 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.099    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.083ns  (logic 5.604ns (50.565%)  route 5.479ns (49.435%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src13_reg[2]/Q
                         net (fo=5, routed)           1.191     1.584    compressor/chain0_9/lut6_2_inst2/I1
    SLICE_X3Y82                                                       r  compressor/chain0_9/lut6_2_inst2/LUT6/I1
    SLICE_X3Y82          LUT6 (Prop_lut6_I1_O)        0.097     1.681 r  compressor/chain0_9/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.681    compressor/chain0_9/prop[2]
    SLICE_X3Y82                                                       r  compressor/chain0_9/carry4_inst0/S[2]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.982 r  compressor/chain0_9/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.982    compressor/chain0_9/carryout[3]
    SLICE_X3Y83                                                       r  compressor/chain0_9/carry4_inst1/CI
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.212 r  compressor/chain0_9/carry4_inst1/O[1]
                         net (fo=4, routed)           1.148     3.360    compressor/chain1_4/src6[0]
    SLICE_X11Y82                                                      r  compressor/chain1_4/lut5_prop7/I0
    SLICE_X11Y82         LUT5 (Prop_lut5_I0_O)        0.225     3.585 r  compressor/chain1_4/lut5_prop7/O
                         net (fo=1, routed)           0.000     3.585    compressor/chain1_4/prop[7]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/S[3]
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.884 r  compressor/chain1_4/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.884    compressor/chain1_4/carryout[7]
    SLICE_X11Y83                                                      r  compressor/chain1_4/carry4_inst2/CI
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.114 r  compressor/chain1_4/carry4_inst2/O[1]
                         net (fo=4, routed)           0.902     5.015    compressor/chain2_2/lut6_2_inst11/I0
    SLICE_X7Y82                                                       r  compressor/chain2_2/lut6_2_inst11/LUT6/I0
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.225     5.240 r  compressor/chain2_2/lut6_2_inst11/LUT6/O
                         net (fo=1, routed)           0.000     5.240    compressor/chain2_2/prop[11]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/S[3]
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.539 r  compressor/chain2_2/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.539    compressor/chain2_2/carryout[11]
    SLICE_X7Y83                                                       r  compressor/chain2_2/carry4_inst3/CI
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.769 r  compressor/chain2_2/carry4_inst3/O[1]
                         net (fo=2, routed)           0.550     6.319    compressor/chain3_0/lut2_prop23_0[13]
    SLICE_X5Y81                                                       r  compressor/chain3_0/lut2_prop19/I0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.225     6.544 r  compressor/chain3_0/lut2_prop19/O
                         net (fo=1, routed)           0.000     6.544    compressor/chain3_0/prop[19]
    SLICE_X5Y81                                                       r  compressor/chain3_0/carry4_inst4/S[3]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.843 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.843    compressor/chain3_0/carryout[19]
    SLICE_X5Y82                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.002 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.689     8.691    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392    11.083 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.083    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.055ns  (logic 5.788ns (52.355%)  route 5.267ns (47.645%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE                         0.000     0.000 r  src3_reg[14]/C
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[14]/Q
                         net (fo=5, routed)           1.032     1.373    compressor/chain0_6/src3[3]
    SLICE_X12Y77                                                      r  compressor/chain0_6/lut4_prop1/I2
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.097     1.470 r  compressor/chain0_6/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.470    compressor/chain0_6/prop[1]
    SLICE_X12Y77                                                      r  compressor/chain0_6/carry4_inst0/S[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.872 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.872    compressor/chain0_6/carryout[3]
    SLICE_X12Y78                                                      r  compressor/chain0_6/carry4_inst1/CI
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.109 r  compressor/chain0_6/carry4_inst1/O[3]
                         net (fo=4, routed)           0.817     2.926    compressor/chain1_4/stage1_10[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/lut4_prop1/I1
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.222     3.148 r  compressor/chain1_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.148    compressor/chain1_4/prop[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/carry4_inst0/S[1]
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.560 r  compressor/chain1_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.560    compressor/chain1_4/carryout[3]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/CI
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.790 r  compressor/chain1_4/carry4_inst1/O[1]
                         net (fo=4, routed)           1.000     4.791    compressor/chain2_2/lut6_2_inst7/I0
    SLICE_X7Y81                                                       r  compressor/chain2_2/lut6_2_inst7/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.225     5.016 r  compressor/chain2_2/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     5.016    compressor/chain2_2/prop[7]
    SLICE_X7Y81                                                       r  compressor/chain2_2/carry4_inst1/S[3]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.315 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.315    compressor/chain2_2/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.474 r  compressor/chain2_2/carry4_inst2/O[0]
                         net (fo=2, routed)           0.688     6.162    compressor/chain3_0/lut2_prop23_0[8]
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut2_prop14/I0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.224     6.386 r  compressor/chain3_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     6.386    compressor/chain3_0/prop[14]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst3/S[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.687 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.687    compressor/chain3_0/carryout[15]
    SLICE_X5Y81                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.917 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.730     8.646    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.409    11.055 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.055    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.054ns  (logic 5.567ns (50.361%)  route 5.487ns (49.639%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE                         0.000     0.000 r  src1_reg[16]/C
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[16]/Q
                         net (fo=5, routed)           1.134     1.475    compressor/chain0_4/lut6_2_inst0/I3
    SLICE_X6Y75                                                       r  compressor/chain0_4/lut6_2_inst0/LUT6/I3
    SLICE_X6Y75          LUT6 (Prop_lut6_I3_O)        0.097     1.572 r  compressor/chain0_4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.572    compressor/chain0_4/prop[0]
    SLICE_X6Y75                                                       r  compressor/chain0_4/carry4_inst0/S[0]
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.951 r  compressor/chain0_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.951    compressor/chain0_4/carryout[3]
    SLICE_X6Y76                                                       r  compressor/chain0_4/carry4_inst1/CI
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.108 r  compressor/chain0_4/carry4_inst1/O[0]
                         net (fo=4, routed)           0.922     3.030    compressor/chain1_1/lut6_2_inst4/I1
    SLICE_X10Y77                                                      r  compressor/chain1_1/lut6_2_inst4/LUT6/I1
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.209     3.239 r  compressor/chain1_1/lut6_2_inst4/LUT6/O
                         net (fo=1, routed)           0.000     3.239    compressor/chain1_1/prop[4]
    SLICE_X10Y77                                                      r  compressor/chain1_1/carry4_inst1/S[0]
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.618 r  compressor/chain1_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.618    compressor/chain1_1/carryout[7]
    SLICE_X10Y78                                                      r  compressor/chain1_1/carry4_inst2/CI
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     3.798 r  compressor/chain1_1/carry4_inst2/O[2]
                         net (fo=4, routed)           0.910     4.708    compressor/chain2_2/stage2_11[0]
    SLICE_X7Y80                                                       r  compressor/chain2_2/lut4_prop3/I0
    SLICE_X7Y80          LUT4 (Prop_lut4_I0_O)        0.217     4.925 r  compressor/chain2_2/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.925    compressor/chain2_2/prop[3]
    SLICE_X7Y80                                                       r  compressor/chain2_2/carry4_inst0/S[3]
    SLICE_X7Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.224 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.224    compressor/chain2_2/carryout[3]
    SLICE_X7Y81                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.454 r  compressor/chain2_2/carry4_inst1/O[1]
                         net (fo=2, routed)           0.550     6.004    compressor/chain3_0/lut2_prop23_0[5]
    SLICE_X5Y79                                                       r  compressor/chain3_0/lut2_prop11/I0
    SLICE_X5Y79          LUT2 (Prop_lut2_I0_O)        0.225     6.229 r  compressor/chain3_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     6.229    compressor/chain3_0/prop[11]
    SLICE_X5Y79                                                       r  compressor/chain3_0/carry4_inst2/S[3]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.528 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.528    compressor/chain3_0/carryout[11]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.687 r  compressor/chain3_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.971     8.658    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.396    11.054 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.054    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.033ns  (logic 5.792ns (52.496%)  route 5.241ns (47.504%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE                         0.000     0.000 r  src3_reg[14]/C
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src3_reg[14]/Q
                         net (fo=5, routed)           1.032     1.373    compressor/chain0_6/src3[3]
    SLICE_X12Y77                                                      r  compressor/chain0_6/lut4_prop1/I2
    SLICE_X12Y77         LUT4 (Prop_lut4_I2_O)        0.097     1.470 r  compressor/chain0_6/lut4_prop1/O
                         net (fo=1, routed)           0.000     1.470    compressor/chain0_6/prop[1]
    SLICE_X12Y77                                                      r  compressor/chain0_6/carry4_inst0/S[1]
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.872 r  compressor/chain0_6/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.872    compressor/chain0_6/carryout[3]
    SLICE_X12Y78                                                      r  compressor/chain0_6/carry4_inst1/CI
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.109 r  compressor/chain0_6/carry4_inst1/O[3]
                         net (fo=4, routed)           0.817     2.926    compressor/chain1_4/stage1_10[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/lut4_prop1/I1
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.222     3.148 r  compressor/chain1_4/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.148    compressor/chain1_4/prop[1]
    SLICE_X11Y81                                                      r  compressor/chain1_4/carry4_inst0/S[1]
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.560 r  compressor/chain1_4/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.560    compressor/chain1_4/carryout[3]
    SLICE_X11Y82                                                      r  compressor/chain1_4/carry4_inst1/CI
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.790 r  compressor/chain1_4/carry4_inst1/O[1]
                         net (fo=4, routed)           1.000     4.791    compressor/chain2_2/lut6_2_inst7/I0
    SLICE_X7Y81                                                       r  compressor/chain2_2/lut6_2_inst7/LUT6/I0
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.225     5.016 r  compressor/chain2_2/lut6_2_inst7/LUT6/O
                         net (fo=1, routed)           0.000     5.016    compressor/chain2_2/prop[7]
    SLICE_X7Y81                                                       r  compressor/chain2_2/carry4_inst1/S[3]
    SLICE_X7Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.315 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.315    compressor/chain2_2/carryout[7]
    SLICE_X7Y82                                                       r  compressor/chain2_2/carry4_inst2/CI
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.474 r  compressor/chain2_2/carry4_inst2/O[0]
                         net (fo=2, routed)           0.688     6.162    compressor/chain3_0/lut2_prop23_0[8]
    SLICE_X5Y80                                                       r  compressor/chain3_0/lut2_prop14/I0
    SLICE_X5Y80          LUT2 (Prop_lut2_I0_O)        0.224     6.386 r  compressor/chain3_0/lut2_prop14/O
                         net (fo=1, routed)           0.000     6.386    compressor/chain3_0/prop[14]
    SLICE_X5Y80                                                       r  compressor/chain3_0/carry4_inst3/S[2]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.687 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.687    compressor/chain3_0/carryout[15]
    SLICE_X5Y81                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.921 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.703     8.624    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409    11.033 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.033    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src19_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE                         0.000     0.000 r  src19_reg[9]/C
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src19[9]
    SLICE_X11Y86         FDRE                                         r  src19_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.322%)  route 0.074ns (36.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE                         0.000     0.000 r  src18_reg[9]/C
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src18_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src18[9]
    SLICE_X15Y84         FDRE                                         r  src18_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE                         0.000     0.000 r  src3_reg[17]/C
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[17]/Q
                         net (fo=5, routed)           0.066     0.207    src3[17]
    SLICE_X12Y76         FDRE                                         r  src3_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.148ns (69.716%)  route 0.064ns (30.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.064     0.212    src8[9]
    SLICE_X8Y79          FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE                         0.000     0.000 r  src14_reg[1]/C
    SLICE_X10Y80         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src14_reg[1]/Q
                         net (fo=5, routed)           0.061     0.225    src14[1]
    SLICE_X11Y80         FDRE                                         r  src14_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE                         0.000     0.000 r  src14_reg[6]/C
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src14_reg[6]/Q
                         net (fo=2, routed)           0.061     0.225    src14[6]
    SLICE_X15Y83         FDRE                                         r  src14_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.971%)  route 0.105ns (45.029%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE                         0.000     0.000 r  src20_reg[19]/C
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[19]/Q
                         net (fo=5, routed)           0.105     0.233    src20[19]
    SLICE_X7Y83          FDRE                                         r  src20_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.164ns (70.335%)  route 0.069ns (29.665%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE                         0.000     0.000 r  src17_reg[10]/C
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src17_reg[10]/Q
                         net (fo=5, routed)           0.069     0.233    src17[10]
    SLICE_X11Y85         FDRE                                         r  src17_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.678%)  route 0.115ns (47.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE                         0.000     0.000 r  src16_reg[11]/C
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[11]/Q
                         net (fo=5, routed)           0.115     0.243    src16[11]
    SLICE_X15Y82         FDRE                                         r  src16_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.728%)  route 0.119ns (48.272%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  src4_reg[13]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[13]/Q
                         net (fo=5, routed)           0.119     0.247    src4[13]
    SLICE_X11Y78         FDRE                                         r  src4_reg[14]/D
  -------------------------------------------------------------------    -------------------





