# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vsim -gui work.tb_top_integration -voptargs=+acc
# vsim -gui work.tb_top_integration -voptargs="+acc" 
# Start time: 19:28:29 on Nov 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/camera_line_follower_top.sv(59): Module 'HSOSC' is not defined.
#  For instance 'hf_osc' at path 'tb_top_integration.top'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 19:28:30 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim -gui -voptargs=+acc work.tb_top_integration iCE40UP.HSOSC
# vsim -gui -voptargs="+acc" work.tb_top_integration iCE40UP.HSOSC 
# Start time: 19:29:02 on Nov 18,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_top_integration(fast)
# Loading work.camera_line_follower_top(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.camera_capture_threshold(fast)
# Loading work.spram_pingpong_1bit(fast)
# Loading work.SP256K(fast)
# Loading work.spi_slave_camera(fast)
# Loading iCE40UP.HSOSC(fast)
add wave -position insertpoint  \
sim:/tb_top_integration/cam_pclk \
sim:/tb_top_integration/cam_vsync \
sim:/tb_top_integration/cam_href
add wave -position insertpoint  \
sim:/tb_top_integration/cam_data
add wave -position insertpoint  \
sim:/tb_top_integration/spi_sck
add wave -position insertpoint  \
sim:/tb_top_integration/spi_mosi
add wave -position insertpoint  \
sim:/tb_top_integration/spi_miso
add wave -position insertpoint  \
sim:/tb_top_integration/top/cam_cap/wr_data \
sim:/tb_top_integration/top/cam_cap/wr_en
add wave -position insertpoint  \
sim:/tb_top_integration/top/cam_cap/frame_done
add wave -position insertpoint  \
sim:/tb_top_integration/top/frame_buffer/cam_frame_done
add wave -position insertpoint  \
sim:/tb_top_integration/top/frame_buffer/buffer_ready
add wave -position insertpoint  \
sim:/tb_top_integration/top/frame_buffer/spi_rd_data
add wave -position insertpoint  \
sim:/tb_top_integration/top/frame_buffer/buf0_full
add wave -position insertpoint  \
sim:/tb_top_integration/top/frame_buffer/buf0_full \
sim:/tb_top_integration/top/frame_buffer/buf1_full
add wave -position insertpoint  \
sim:/tb_top_integration/top/spi_ctrl/IDLE \
sim:/tb_top_integration/top/spi_ctrl/TRANSFER \
sim:/tb_top_integration/top/spi_ctrl/DONE
add wave -position insertpoint  \
sim:/tb_top_integration/top/spi_ctrl/state
add wave -position insertpoint  \
sim:/tb_top_integration/top/spi_ctrl/state
add wave -position insertpoint  \
sim:/tb_top_integration/top/spi_ctrl/shift_reg
add wave -position insertpoint  \
sim:/tb_top_integration/top/spi_ctrl/spi_miso
run -all
# TB: top integration start
# LEDs: red=0 green=1 blue=0
# TB: top integration done
# ** Note: $finish    : C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv(102)
#    Time: 48200 ns  Iteration: 0  Instance: /tb_top_integration
# 1
# Break in Module tb_top_integration at C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv line 102
add wave -position insertpoint  \
sim:/tb_top_integration/top/clk_48mhz
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top_integration(fast)
# Loading work.camera_line_follower_top(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.camera_capture_threshold(fast)
# Loading work.spram_pingpong_1bit(fast)
# Loading work.SP256K(fast)
# Loading work.spi_slave_camera(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# TB: top integration start
# LEDs: red=0 green=1 blue=0
# TB: top integration done
# ** Note: $finish    : C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv(102)
#    Time: 48200 ns  Iteration: 0  Instance: /tb_top_integration
# 1
# Break in Module tb_top_integration at C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv line 102
# Causality operation skipped due to absence of debug database file
add wave -position insertpoint  \
sim:/tb_top_integration/top/cam_cap/wr_data
add wave -position insertpoint  \
sim:/tb_top_integration/top/cam_cap/data_d1
restart -
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top_integration(fast)
# Loading work.camera_line_follower_top(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.camera_capture_threshold(fast)
# Loading work.spram_pingpong_1bit(fast)
# Loading work.SP256K(fast)
# Loading work.spi_slave_camera(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# TB: top integration start
# LEDs: red=0 green=1 blue=0
# TB: top integration done
# ** Note: $finish    : C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv(102)
#    Time: 48200 ns  Iteration: 0  Instance: /tb_top_integration
# 1
# Break in Module tb_top_integration at C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv line 102
add wave -position insertpoint  \
sim:/tb_top_integration/top/cam_cap/threshold
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top_integration(fast)
# Loading work.camera_line_follower_top(fast)
# Loading iCE40UP.HSOSC(fast__1)
# Loading work.camera_capture_threshold(fast)
# Loading work.spram_pingpong_1bit(fast)
# Loading work.SP256K(fast)
# Loading work.spi_slave_camera(fast)
# Loading iCE40UP.HSOSC(fast)
run -all
# TB: top integration start
# LEDs: red=0 green=1 blue=0
# TB: top integration done
# ** Note: $finish    : C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv(102)
#    Time: 48200 ns  Iteration: 0  Instance: /tb_top_integration
# 1
# Break in Module tb_top_integration at C:/Users/dweiss/Documents/GitHub/E155-project/fpga/src/tb_top_integration.sv line 102
# End time: 22:42:15 on Nov 18,2025, Elapsed time: 3:13:13
# Errors: 0, Warnings: 0
