Search.setIndex({"docnames": ["index", "mult-2b-aig", "mult-2b-mapped", "tutorial_toy"], "filenames": ["index.rst", "mult-2b-aig.rst", "mult-2b-mapped.rst", "tutorial_toy.rst"], "titles": ["Welcome to verilog-to-pyg\u2019s documentation!", "Verilog-to-PyG - Toy Example 1", "Verilog-to-PyG - Toy Example 2", "Verilog-to-PyG - A framework for Graph Learning on RTL Designs"], "terms": {"A": 0, "framework": 0, "graph": 0, "learn": 0, "rtl": 0, "design": 0, "setup": 0, "toi": 0, "exampl": 0, "tutori": 0, "1": [0, 3], "2": [0, 3], "bit": 0, "multipli": 0, "And": 0, "inv": 0, "aig": [0, 3], "represent": 0, "technologi": [0, 3], "map": [0, 3], "netlist": 0, "index": 0, "modul": [0, 3], "search": 0, "page": [0, 3], "author": [1, 2], "cunxi": [1, 2], "yu": [1, 2], "thi": [1, 2, 3], "i": [1, 2, 3], "an": [1, 2, 3], "intefac": [1, 2], "01": [1, 2], "read": [1, 2], "blif": 1, "hierarchi": 1, "reader": 1, "flatten": 1, "10": [1, 2], "instanc": 1, "logic": 1, "box": 1, "left": 1, "0": [1, 2], "black": 1, "02": [1, 2], "strash": 1, "03": 1, "write_edgelist": [1, 2], "writeedgelist": [1, 2], "http": [1, 2], "github": [1, 2], "com": [1, 2], "ycunxi": [1, 2], "start": [1, 2], "write": [1, 2], "04": [1, 2], "h": [1, 2], "usag": [1, 2], "n": [1, 2], "network": [1, 2], "part": [1, 2], "pytorch": [1, 2], "geometr": [1, 2], "more": [1, 2], "detail": [1, 2], "toggl": [1, 2], "keep": [1, 2], "origin": [1, 2], "name": [1, 2], "default": [1, 2], "fals": [1, 2], "print": [1, 2], "help": [1, 2], "massag": [1, 2], "extens": [1, 2], "specif": 1, "here": [1, 3], "pi": [1, 2], "po": [1, 2], "ar": 1, "hash": 1, "from": [1, 2], "id": 1, "8": [1, 2], "a0": [1, 3], "9": [1, 2], "b0": [1, 3], "b1": [1, 3], "11": [1, 2], "a1": [1, 3], "4": [1, 2], "12": [1, 2], "m0": [1, 3], "23": [1, 2], "5": [1, 2], "m1": [1, 3], "24": [1, 2], "6": [1, 2], "m2": [1, 3], "25": [1, 2], "7": [1, 2], "m3": [1, 3], "26": [1, 2], "note": 1, "node": 1, "have": 1, "pin": 1, "2nd": 1, "valu": 1, "other": 1, "benchmark": [1, 2], "dump": [1, 2], "beta": [1, 2], "multi2": [1, 2, 3], "sun": [1, 2], "apr": [1, 2], "17": 1, "50": 1, "2023": [1, 2], "00": [1, 2], "27": [1, 2], "28": [1, 2], "29": [1, 2], "30": [1, 2], "31": [1, 2], "32": [1, 2], "For": 1, "one": 1, "path": 1, "solid": 1, "edg": 1, "7nm_lvt_ff": [2, 3], "lib": [2, 3], "librari": 2, "asap7_7nm_lvt_ff": 2, "ha": 2, "159": 2, "cell": 2, "skip": 2, "seq": 2, "tri": 2, "state": 2, "func": 2, "dont_us": 2, "time": 2, "70": 2, "sec": 2, "warn": 2, "detect": 2, "multi": 2, "output": [2, 3], "gate": 2, "fax1_asap7_75t_l": 2, "m": 2, "v": [2, 3], "19": 2, "06": 2, "42": 2, "invx1_asap7_75t_l": [2, 3], "nor2xp33_asap7_75t_l": [2, 3], "and4x1_asap7_75t_l": [2, 3], "aoi22xp33_asap7_75t_l": [2, 3], "aoi211xp5_asap7_75t_l": [2, 3], "nor4xp25_asap7_75t_l": [2, 3], "make": 3, "sure": 3, "you": 3, "compil": 3, "abc": 3, "link": 3, "binari": 3, "work": 3, "folder": 3, "us": 3, "ln": 3, "": 3, "welcom": 3, "project": 3, "outlin": 3, "what": 3, "can": 3, "expect": 3, "find": 3, "repres": 3, "behavior": 3, "full": 3, "found": 3, "mult": 3, "2b": 3, "input": 3, "wire": 3, "new_multi2": 3, "x0_0_": 3, "x0_1_": 3, "x0_2_": 3, "x0_3_": 3, "y0_0_": 3, "y0_1_": 3, "y0_2_": 3, "y0_3_": 3, "y1_0_": 3, "y1_1_": 3, "y1_2_": 3, "y1_3_": 3, "add4": 3, "c_": 3, "new_n60_": 3, "new_n62_": 3, "new_n64_": 3, "assign": 3, "x2_0_": 3, "x2_1_": 3, "x2_2_": 3, "x2_3_": 3, "endmodul": 3, "circuit": 3, "new_n9_": 3, "new_n10_": 3, "new_n12_": 3, "new_n13_": 3, "new_n15_": 3, "new_n16_": 3, "g0": 3, "y": 3, "g1": 3, "g2": 3, "b": 3, "g3": 3, "c": 3, "d": 3, "g4": 3, "a2": 3, "b2": 3, "g5": 3, "g6": 3, "g7": 3, "g8": 3, "g9": 3}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "verilog": [0, 1, 2, 3], "pyg": [0, 1, 2, 3], "": 0, "document": 0, "content": 0, "indic": 0, "tabl": 0, "toi": [1, 2, 3], "exampl": [1, 2, 3], "1": [1, 2], "2": [1, 2], "bit": [1, 2], "multipli": [1, 2], "And": 1, "inv": 1, "graph": [1, 3], "aig": 1, "represent": [1, 2], "step": [1, 2], "process": [1, 2], "abc": [1, 2], "check": [1, 2], "edgelist": [1, 2], "file": [1, 2], "written": [1, 2], "mult": [1, 2], "2b": [1, 2], "el": [1, 2], "3": [1, 2], "topologi": [1, 2], "netlist": [1, 2], "technologi": 2, "map": 2, "A": 3, "framework": 3, "learn": 3, "rtl": 3, "design": 3, "setup": 3, "tutori": 3}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Welcome to verilog-to-pyg\u2019s documentation!": [[0, "welcome-to-verilog-to-pyg-s-documentation"]], "Contents:": [[0, null]], "Indices and tables": [[0, "indices-and-tables"]], "Verilog-to-PyG - Toy Example 1": [[1, "verilog-to-pyg-toy-example-1"]], "2-bit Multiplier And-Inv-Graph (AIG) representation": [[1, "bit-multiplier-and-inv-graph-aig-representation"]], "Step 1: Process in ABC": [[1, "step-1-process-in-abc"], [2, "step-1-process-in-abc"]], "Step 2: Check edgelist file written (mult-2b.el)": [[1, "step-2-check-edgelist-file-written-mult-2b-el"], [2, "step-2-check-edgelist-file-written-mult-2b-el"]], "Step 3: Check the topology of the netlist": [[1, "step-3-check-the-topology-of-the-netlist"], [2, "step-3-check-the-topology-of-the-netlist"]], "Verilog-to-PyG - Toy Example 2": [[2, "verilog-to-pyg-toy-example-2"]], "2-bit Multiplier technology mapped netlist representation": [[2, "bit-multiplier-technology-mapped-netlist-representation"]], "Verilog-to-PyG - A framework for Graph Learning on RTL Designs": [[3, "verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs"]], "Setups": [[3, "setups"]], "Toy example tutorials": [[3, "toy-example-tutorials"]]}, "indexentries": {}})