//---------------------------------------------------------------------------
// 
//                  	 STMicroelectronics NOIDA
// 
//                       	  LIBRARY GROUP
// 
//---------------------------------------------------------------------------
// 
//---------------------------------------------------------------------------
// 
// VERILOG_LD for the CMOS028_FDSOI library C28SOI_IO_ALLF_CORESUPPLY_EG_6U1X2U2X2T8XLB
//              			(release 2.0)
// 
//
//---------------------------------------------------------------------------
// 
// Date          : Jan 2013
// 
// Copyright     : STMicroelectronics N.V. 1998-2006
//                 All rights reserved. Reproduction
//                 in whole or part is prohibited
//                 without the written consent of the
//                 copyright holder.
// 
// Address      : STMicroelectronics
//
//---------------------------------------------------------------------------
// STMicroelectronics RESERVES THE RIGHTS TO MAKE CHANGES WITHOUT 
// NOTICE AT ANY TIME. STMicroelectronics MAKES NO WARRANTY,
// EXPRESSED, IMPLIED OR STATUTARY, INCLUDING BUT NOT LIMITED TO ANY IMPLIED
// WARRANTY OR MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE,
// OR THAT THE USE WILL NOT INFRINGE ANY THIRD PARTY PATENT,
// COPYRIGHT OR TRADEMARK. STMicroelectronics SHALL NOT BE LIABLE 
// FOR ANY LOSS OR DAMAGE ARISING FROM THE USE OF ITS LIBRARIES OR
// SOFTWARE.
//---------------------------------------------------------------------------
// Verilog model view for CORECELL_B2B
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell CORECELL_B2B

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module CORECELL_B2B ();




endmodule // CORECELL_B2B

`endcelldefine


// Verilog model view for ESDCLAMP_1V8
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell ESDCLAMP_1V8

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module ESDCLAMP_1V8 ();




endmodule // ESDCLAMP_1V8

`endcelldefine


// Verilog model view for ESDCLAMP_3V3
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell ESDCLAMP_3V3

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module ESDCLAMP_3V3 ();




endmodule // ESDCLAMP_3V3

`endcelldefine


// Verilog model view for GNDCORE_3V3F_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell GNDCORE_3V3F_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDCORE_3V3F_CL_LIN ();




endmodule // GNDCORE_3V3F_CL_LIN

`endcelldefine


// Verilog model view for GNDCORE_3V3F_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell GNDCORE_3V3F_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDCORE_3V3F_FC_LIN ();




endmodule // GNDCORE_3V3F_FC_LIN

`endcelldefine


// Verilog model view for GNDCORE_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell GNDCORE_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDCORE_SF_CL_LIN ();




endmodule // GNDCORE_SF_CL_LIN

`endcelldefine


// Verilog model view for GNDCORE_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell GNDCORE_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module GNDCORE_SF_FC_LIN ();




endmodule // GNDCORE_SF_FC_LIN

`endcelldefine


// Verilog model view for SMALL_ESDCLAMP_1V0
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell SMALL_ESDCLAMP_1V0

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module SMALL_ESDCLAMP_1V0 ();




endmodule // SMALL_ESDCLAMP_1V0

`endcelldefine


// Verilog model view for VDDCORE_1V0_3V3F_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V0_3V3F_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V0_3V3F_CL_LIN ();




endmodule // VDDCORE_1V0_3V3F_CL_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V0_3V3F_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V0_3V3F_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V0_3V3F_FC_LIN ();




endmodule // VDDCORE_1V0_3V3F_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V0_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V0_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V0_SF_CL_LIN ();




endmodule // VDDCORE_1V0_SF_CL_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V0_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V0_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V0_SF_FC_LIN ();




endmodule // VDDCORE_1V0_SF_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V8_3V3F_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V8_3V3F_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V8_3V3F_CL_LIN ();




endmodule // VDDCORE_1V8_3V3F_CL_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V8_3V3F_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V8_3V3F_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V8_3V3F_FC_LIN ();




endmodule // VDDCORE_1V8_3V3F_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V8_SF_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V8_SF_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V8_SF_CL_LIN ();




endmodule // VDDCORE_1V8_SF_CL_LIN

`endcelldefine


// Verilog model view for VDDCORE_1V8_SF_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_1V8_SF_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_1V8_SF_FC_LIN ();




endmodule // VDDCORE_1V8_SF_FC_LIN

`endcelldefine


// Verilog model view for VDDCORE_3V3_3V3F_CL_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_3V3_3V3F_CL_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_3V3_3V3F_CL_LIN ();




endmodule // VDDCORE_3V3_3V3F_CL_LIN

`endcelldefine


// Verilog model view for VDDCORE_3V3_3V3F_FC_LIN
//(c) 1997-2011  STMicroelectronics TRND/CCDS 6.6@20120918.0 (Sep 18 2012 12:43:42) 22-Jan-2013
// Cell VDDCORE_3V3_3V3F_FC_LIN

`celldefine
`ifdef ST_TIMESCALE
    `ST_TIMESCALE
`else
    `timescale 1ns/1ps
`endif
`ifdef ST_NODELAYMODE
`else
	`delay_mode_path
`endif
`ifdef ST_MSG_CONTROL_TIME
  `define st_msg_cntrl_time `ST_MSG_CONTROL_TIME
`else
	`define st_msg_cntrl_time 0.001
`endif
`ifdef ST_DELAY_SEQ
	`define st_delay_seq `ST_DELAY_SEQ
`else
	`define st_delay_seq 0.001
`endif


module VDDCORE_3V3_3V3F_FC_LIN ();




endmodule // VDDCORE_3V3_3V3F_FC_LIN

`endcelldefine


