--
-- VHDL Architecture Cordic_test.cordicPipelined_tb.struct
--
-- Created:
--          by - silvan.zahno.UNKNOWN (WE6996)
--          at - 07:36:10 11.11.2019
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

LIBRARY Cordic;
LIBRARY Cordic_test;

ARCHITECTURE struct OF cordicPipelined_tb IS

    -- Architecture declarations
    constant phaseBitNb: positive := 16;
    constant signalBitNb: positive := 16;

    -- Internal signal declarations
    SIGNAL clock  : std_ulogic;
    SIGNAL cosine : signed(signalBitNb-1 DOWNTO 0);
    SIGNAL phase  : unsigned(phaseBitNb-1 DOWNTO 0);
    SIGNAL reset  : std_ulogic;
    SIGNAL sine   : signed(signalBitNb-1 DOWNTO 0);


    -- Component Declarations
    COMPONENT cordicPipelined
    GENERIC (
        phaseBitNb  : positive := 16;
        signalBitNb : positive := 16
    );
    PORT (
        clock  : IN     std_ulogic ;
        phase  : IN     unsigned (phaseBitNb-1 DOWNTO 0);
        reset  : IN     std_ulogic ;
        cosine : OUT    signed (signalBitNb-1 DOWNTO 0);
        sine   : OUT    signed (signalBitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT cordicPipelined_tester
    GENERIC (
        phaseBitNb  : positive := 16;
        signalBitNb : positive := 16
    );
    PORT (
        cosine : IN     signed (signalBitNb-1 DOWNTO 0);
        sine   : IN     signed (signalBitNb-1 DOWNTO 0);
        clock  : OUT    std_ulogic ;
        phase  : OUT    unsigned (phaseBitNb-1 DOWNTO 0);
        reset  : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : cordicPipelined USE ENTITY Cordic.cordicPipelined;
    FOR ALL : cordicPipelined_tester USE ENTITY Cordic_test.cordicPipelined_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    I0 : cordicPipelined
        GENERIC MAP (
            phaseBitNb  => phaseBitNb,
            signalBitNb => signalBitNb
        )
        PORT MAP (
            clock  => clock,
            phase  => phase,
            reset  => reset,
            cosine => cosine,
            sine   => sine
        );
    I1 : cordicPipelined_tester
        GENERIC MAP (
            phaseBitNb  => phaseBitNb,
            signalBitNb => signalBitNb
        )
        PORT MAP (
            cosine => cosine,
            sine   => sine,
            clock  => clock,
            phase  => phase,
            reset  => reset
        );

END struct;
