#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8fb0405380 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f8fb041e3a0_0 .var "clk", 0 0;
v0x7f8fb041e440_0 .var "fifo_empty", 0 0;
v0x7f8fb041e4f0_0 .net "re", 0 0, v0x7f8fb041e170_0;  1 drivers
v0x7f8fb041e5c0_0 .var "trg_wrd", 7 0;
S_0x7f8fb040e0e0 .scope module, "mod1" "TimingControlUnit" 2 27, 3 1 0, S_0x7f8fb0405380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "pop"
    .port_info 2 /INPUT 1 "fifo_empty"
    .port_info 3 /OUTPUT 1 "re"
v0x7f8fb04054e0_0 .var "amp", 6 0;
v0x7f8fb041de80_0 .net "clk", 0 0, v0x7f8fb041e3a0_0;  1 drivers
v0x7f8fb041df20_0 .net "fifo_empty", 0 0, v0x7f8fb041e440_0;  1 drivers
v0x7f8fb041dfd0_0 .var "out", 6 0;
v0x7f8fb041e080_0 .net "pop", 7 0, v0x7f8fb041e5c0_0;  1 drivers
v0x7f8fb041e170_0 .var "re", 0 0;
v0x7f8fb041e210_0 .var "status", 0 0;
v0x7f8fb041e2b0_0 .var "timer", 6 0;
E_0x7f8fb0409cc0 .event posedge, v0x7f8fb041de80_0;
    .scope S_0x7f8fb040e0e0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fb041dfd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fb041e2b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fb04054e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fb041e170_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7f8fb040e0e0;
T_1 ;
    %wait E_0x7f8fb0409cc0;
    %load/vec4 v0x7f8fb041e2b0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f8fb041df20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f8fb041e210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fb041e170_0, 0;
    %load/vec4 v0x7f8fb041e080_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x7f8fb041e080_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8fb041e2b0_0, 0;
    %load/vec4 v0x7f8fb041dfd0_0;
    %assign/vec4 v0x7f8fb041dfd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fb041e170_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7f8fb041e080_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8fb041dfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fb041e170_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7f8fb041dfd0_0;
    %assign/vec4 v0x7f8fb041dfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fb041e210_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fb041e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fb041e210_0, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8fb041e2b0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x7f8fb041e2b0_0, 0;
    %load/vec4 v0x7f8fb041dfd0_0;
    %assign/vec4 v0x7f8fb041dfd0_0, 0;
T_1.1 ;
    %vpi_call 3 69 "$display", "At time %t, amplitude %d and timer %d", $time, v0x7f8fb041dfd0_0, v0x7f8fb041e2b0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8fb0405380;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fb041e3a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f8fb0405380;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8fb0405380 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fb041e440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8fb041e5c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0x7f8fb041e5c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7f8fb041e5c0_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fb041e440_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f8fb0405380;
T_4 ;
    %delay 1, 0;
    %load/vec4 v0x7f8fb041e3a0_0;
    %nor/r;
    %store/vec4 v0x7f8fb041e3a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb/timctrl_tb.v";
    "../src/timctrl.v";
