###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          375   # Number of WRITE/WRITEP commands
num_reads_done                 =      2070885   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1703806   # Number of read row buffer hits
num_read_cmds                  =      2070869   # Number of READ/READP commands
num_writes_done                =          381   # Number of read requests issued
num_write_row_hits             =          295   # Number of write row buffer hits
num_act_cmds                   =       368793   # Number of ACT commands
num_pre_cmds                   =       368774   # Number of PRE commands
num_ondemand_pres              =       354068   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645294   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635140   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354706   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364860   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1883746   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        82865   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        31933   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        21344   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        18702   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10839   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6664   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4171   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2919   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1957   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6221   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            3   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            2   # Write cmd latency (cycles)
write_latency[200-]            =          367   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           22   # Read request latency (cycles)
read_latency[20-39]            =       507972   # Read request latency (cycles)
read_latency[40-59]            =       211222   # Read request latency (cycles)
read_latency[60-79]            =       209825   # Read request latency (cycles)
read_latency[80-99]            =       138601   # Read request latency (cycles)
read_latency[100-119]          =       116394   # Read request latency (cycles)
read_latency[120-139]          =       104192   # Read request latency (cycles)
read_latency[140-159]          =        80834   # Read request latency (cycles)
read_latency[160-179]          =        66373   # Read request latency (cycles)
read_latency[180-199]          =        55430   # Read request latency (cycles)
read_latency[200-]             =       580020   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =    1.872e+06   # Write energy
read_energy                    =  8.34974e+09   # Read energy
act_energy                     =  1.00902e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70259e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75133e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01866e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01233e+09   # Active standby energy rank.1
average_read_latency           =      212.237   # Average read request latency (cycles)
average_interarrival           =      4.82774   # Average request interarrival latency (cycles)
total_energy                   =  2.24417e+10   # Total energy (pJ)
average_power                  =      2244.17   # Average power (mW)
average_bandwidth              =      17.6748   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          505   # Number of WRITE/WRITEP commands
num_reads_done                 =      2182776   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1943695   # Number of read row buffer hits
num_read_cmds                  =      2182765   # Number of READ/READP commands
num_writes_done                =          509   # Number of read requests issued
num_write_row_hits             =          421   # Number of write row buffer hits
num_act_cmds                   =       240417   # Number of ACT commands
num_pre_cmds                   =       240395   # Number of PRE commands
num_ondemand_pres              =       222155   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9644281   # Cyles of rank active rank.0
rank_active_cycles.1           =      9641261   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       355719   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       358739   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1994917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        90052   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        30546   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        20242   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        17640   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10045   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6195   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3973   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2681   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1730   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         5280   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            3   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          493   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       579749   # Read request latency (cycles)
read_latency[40-59]            =       233105   # Read request latency (cycles)
read_latency[60-79]            =       180661   # Read request latency (cycles)
read_latency[80-99]            =       124217   # Read request latency (cycles)
read_latency[100-119]          =        99466   # Read request latency (cycles)
read_latency[120-139]          =        88308   # Read request latency (cycles)
read_latency[140-159]          =        70202   # Read request latency (cycles)
read_latency[160-179]          =        59480   # Read request latency (cycles)
read_latency[180-199]          =        51535   # Read request latency (cycles)
read_latency[200-]             =       696037   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.52096e+06   # Write energy
read_energy                    =  8.80091e+09   # Read energy
act_energy                     =  6.57781e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70745e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.72195e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01803e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01615e+09   # Active standby energy rank.1
average_read_latency           =      268.155   # Average read request latency (cycles)
average_interarrival           =      4.58022   # Average request interarrival latency (cycles)
total_energy                   =   2.2543e+10   # Total energy (pJ)
average_power                  =       2254.3   # Average power (mW)
average_bandwidth              =      18.6307   # Average bandwidth
