

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 21:17:32 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + Loop 2.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        | + Loop 2.3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    220|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    294|
|Register         |        -|      -|     385|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     385|    514|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |        Memory       |           Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |random_priorities_U  |runQueue_random_priorities  |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |Total                |                            |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_425_p2         |     +    |      0|  0|  32|          32|           1|
    |i_fu_501_p2           |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_419_p2         |     +    |      0|  0|  32|          32|           1|
    |j_s_fu_495_p2         |     +    |      0|  0|  14|          14|           1|
    |ap_sig_bdd_104        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_231        |    and   |      0|  0|   1|           1|           1|
    |p_result_1_fu_483_p2  |    and   |      0|  0|   1|           1|           1|
    |p_result_s_fu_457_p2  |    and   |      0|  0|   1|           1|           1|
    |result_1_s_fu_414_p2  |    and   |      0|  0|   1|           1|           1|
    |exitcond3_fu_489_p2   |   icmp   |      0|  0|  17|          14|          14|
    |tmp_3_fu_408_p2       |   icmp   |      0|  0|  40|          32|          32|
    |ult1_fu_472_p2        |   icmp   |      0|  0|   4|           4|           4|
    |ult_fu_445_p2         |   icmp   |      0|  0|  40|          32|          32|
    |rev1_fu_451_p2        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_477_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 220|         199|          95|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |currentPriority_V           |   4|          4|    4|         16|
    |currentPriority_V_preg      |   4|          3|    4|         12|
    |i_1_reg2mem_reg_241         |  32|          2|   32|         64|
    |i_3_reg2mem_reg_265         |  32|          2|   32|         64|
    |i_reg2mem_reg_351           |  32|          2|   32|         64|
    |j_1_reg2mem_0_ph_reg_338    |  14|          2|   14|         28|
    |j_1_reg2mem_1_ph_reg_186    |  14|          2|   14|         28|
    |j_1_reg2mem_1_reg_209       |  14|          2|   14|         28|
    |last_1_reg_163              |  32|          2|   32|         64|
    |last_fu_94                  |  32|          2|   32|         64|
    |last_reg2mem_0_ph_reg_311   |  32|          2|   32|         64|
    |op2_assign_reg2mem_reg_220  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          5|    4|         20|
    |priorityOut_V_preg          |   4|          4|    4|         16|
    |tmp_6_reg2mem_reg_276       |   4|          2|    4|          8|
    |tmp_reg2mem_reg_362         |   4|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 294|         47|  294|        626|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |cmdOut_V_preg                |   2|   0|    2|          0|
    |currentPriority_V_preg       |   4|   0|    4|          0|
    |fullOut_preg                 |   1|   0|    1|          0|
    |i_1_reg2mem_reg_241          |  32|   0|   32|          0|
    |i_1_reg_565                  |  32|   0|   32|          0|
    |i_3_reg2mem_reg_265          |  32|   0|   32|          0|
    |i_reg2mem_reg_351            |  32|   0|   32|          0|
    |j_1_reg2mem_0_ph_reg_338     |  14|   0|   14|          0|
    |j_1_reg2mem_1_ph_reg_186     |  14|   0|   14|          0|
    |j_1_reg2mem_1_reg_209        |  14|   0|   14|          0|
    |j_s_reg_604                  |  14|   0|   14|          0|
    |last_1_reg_163               |  32|   0|   32|          0|
    |last_fu_94                   |  32|   0|   32|          0|
    |last_reg2mem_0_ph_reg_311    |  32|   0|   32|          0|
    |localEmpty_fu_90             |   1|   0|    1|          0|
    |localEmpty_load_reg_535      |   1|   0|    1|          0|
    |localFull_fu_86              |   1|   0|    1|          0|
    |localFull_load_3_reg_558     |   1|   0|    1|          0|
    |localFull_load_reg_524       |   1|   0|    1|          0|
    |op2_assign_reg2mem_reg_220   |  32|   0|   32|          0|
    |p_result_3_reg2mem_reg_288   |   1|   0|    1|          0|
    |priorityIn_V_read_4_reg_588  |   4|   0|    4|          0|
    |priorityOut_V_preg           |   4|   0|    4|          0|
    |reg_394                      |  32|   0|   32|          0|
    |result_1_reg2mem_1_reg_254   |   1|   0|    1|          0|
    |result_1_reg2mem_reg_231     |   1|   0|    1|          0|
    |result_3_reg2mem_reg_298     |   1|   0|    1|          0|
    |result_reg2mem_0_ph_reg_324  |   1|   0|    1|          0|
    |result_reg2mem_1_ph_reg_174  |   1|   0|    1|          0|
    |result_reg2mem_1_reg_198     |   1|   0|    1|          0|
    |tmp_3_reg_539                |   1|   0|    1|          0|
    |tmp_6_reg2mem_reg_276        |   4|   0|    4|          0|
    |tmp_reg2mem_reg_362          |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 385|   0|  385|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    runQueue   | return value |
|ap_return               | out |    1| ap_ctrl_hs |    runQueue   | return value |
|priorityOut_V           | out |    4|   ap_none  | priorityOut_V |    pointer   |
|priorityIn_V            |  in |    4|   ap_none  |  priorityIn_V |    pointer   |
|cmdOut_V                | out |    2|   ap_none  |    cmdOut_V   |    pointer   |
|empty                   |  in |    1|   ap_none  |     empty     |    pointer   |
|full                    |  in |    1|   ap_none  |      full     |    pointer   |
|fullOut                 | out |    1|   ap_none  |    fullOut    |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (localFull_load)
	17  / (!localFull_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	7  / (localEmpty_load)
	6  / (!localEmpty_load)
6 --> 
	7  / true
7 --> 
	8  / (localEmpty_load) | (localEmpty_load_1)
	6  / (!localEmpty_load & !localEmpty_load_1)
8 --> 
	10  / (localFull_load_3)
	9  / (!localFull_load_3)
9 --> 
	10  / true
10 --> 
	11  / (!localFull_load_3 & !localFull_load_4)
	12  / (localFull_load_3) | (localFull_load_4)
11 --> 
	9  / true
12 --> 
	16  / (localEmpty_load_2)
	13  / (!localEmpty_load_2)
13 --> 
	14  / true
14 --> 
	15  / (!localEmpty_load_3)
	16  / (localEmpty_load_3)
15 --> 
	13  / true
16 --> 
	17  / (!exitcond3)
17 --> 
	4  / (localFull_load & localFull_load_1)
	18  / (!localFull_load) | (!localFull_load_1)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	3  / (localFull_load_2)
	18  / (!localFull_load_2)
* FSM state operations: 

 <State 1>: 1.58ns
ST_1: localFull [1/1] 0.00ns
:9  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:10  %localEmpty = alloca i1, align 1

ST_1: full_read [1/1] 0.00ns
:24  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_1: stg_24 [1/1] 1.58ns
:25  store volatile i1 %full_read, i1* %localFull, align 1


 <State 2>: 1.57ns
ST_2: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_2: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !11

ST_2: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_2: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_2: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_2: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !27

ST_2: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !31

ST_2: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !35

ST_2: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_2: stg_34 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_36 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_37 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_39 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_40 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_41 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_42 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_43 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: tmp_4 [1/1] 0.00ns
:21  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str5)

ST_2: stg_45 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_2: empty_2 [1/1] 0.00ns
:23  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_2: localFull_load [1/1] 0.00ns
:26  %localFull_load = load volatile i1* %localFull, align 1

ST_2: stg_48 [1/1] 1.57ns
:27  br i1 %localFull_load, label %.preheader, label %3

ST_2: stg_49 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_50 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_51 [1/1] 1.57ns
:2  br label %.preheader97


 <State 3>: 1.57ns
ST_3: last_1 [1/1] 0.00ns
.preheader:0  %last_1 = phi i32 [ 0, %0 ], [ %last_reg2mem_0_ph, %5 ]

ST_3: result_reg2mem_1_ph [1/1] 0.00ns
.preheader:1  %result_reg2mem_1_ph = phi i1 [ true, %0 ], [ %result_reg2mem_0_ph, %5 ]

ST_3: j_1_reg2mem_1_ph [1/1] 0.00ns
.preheader:2  %j_1_reg2mem_1_ph = phi i14 [ 1, %0 ], [ %j_1_reg2mem_0_ph, %5 ]

ST_3: last [1/1] 0.00ns
.preheader:3  %last = alloca i32, align 4

ST_3: stg_56 [1/1] 1.57ns
.preheader:4  store i32 %last_1, i32* %last, align 4

ST_3: stg_57 [1/1] 1.39ns
.preheader:5  br label %6


 <State 4>: 1.52ns
ST_4: stg_58 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_59 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
:5  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_61 [1/1] 1.52ns
:6  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 1.57ns
ST_5: result_reg2mem_1 [1/1] 0.00ns
:0  %result_reg2mem_1 = phi i1 [ %result_3_reg2mem, %1 ], [ %result_reg2mem_1_ph, %.preheader ]

ST_5: j_1_reg2mem_1 [1/1] 0.00ns
:1  %j_1_reg2mem_1 = phi i14 [ %j_s, %1 ], [ %j_1_reg2mem_1_ph, %.preheader ]

ST_5: last_load [1/1] 0.00ns
:2  %last_load = load i32* %last, align 4

ST_5: localEmpty_load [1/1] 0.00ns
:7  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_5: stg_66 [1/1] 1.30ns
:8  br i1 %localEmpty_load, label %.loopexit95, label %7

ST_5: stg_67 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_5: stg_68 [1/1] 1.57ns
:1  br label %9


 <State 6>: 2.52ns
ST_6: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %7 ], [ %i_1_reg2mem, %8 ]

ST_6: stg_70 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: priorityIn_V_read [1/1] 0.00ns
:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_6: tmp_2 [1/1] 0.00ns
:5  %tmp_2 = zext i4 %priorityIn_V_read to i32

ST_6: tmp_3 [1/1] 2.52ns
:6  %tmp_3 = icmp eq i32 %tmp_2, %op2_assign_reg2mem

ST_6: localEmpty_2 [1/1] 0.00ns
:10  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_6: stg_75 [1/1] 1.52ns
:11  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 7>: 2.67ns
ST_7: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ %result_reg2mem_1, %7 ], [ %result_1_s, %8 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %7 ], [ %i_s, %8 ]

ST_7: result_1_s [1/1] 1.37ns
:7  %result_1_s = and i1 %tmp_3, %result_1_reg2mem

ST_7: priorityIn_V_read_1 [1/1] 0.00ns
:8  %priorityIn_V_read_1 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: stg_80 [1/1] 0.00ns
:9  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_1)

ST_7: localEmpty_load_1 [1/1] 0.00ns
:12  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
:13  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_83 [1/1] 1.30ns
:14  br i1 %localEmpty_load_1, label %.loopexit95, label %8

ST_7: stg_84 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_85 [1/1] 0.00ns
:1  br label %9

ST_7: stg_86 [1/1] 0.00ns
.loopexit95:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_87 [1/1] 0.00ns
.loopexit95:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: localFull_2 [1/1] 0.00ns
.loopexit95:3  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_7: stg_89 [1/1] 1.58ns
.loopexit95:4  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 8>: 1.57ns
ST_8: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit95:0  %result_1_reg2mem_1 = phi i1 [ %result_reg2mem_1, %6 ], [ %result_1_s, %9 ]

ST_8: localFull_load_3 [1/1] 0.00ns
.loopexit95:5  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_8: stg_92 [1/1] 0.00ns
.loopexit95:6  br i1 %localFull_load_3, label %.loopexit94, label %10

ST_8: stg_93 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_8: stg_94 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_8: stg_95 [1/1] 1.57ns
:2  br label %12


 <State 9>: 1.58ns
ST_9: stg_96 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: localFull_3 [1/1] 0.00ns
:4  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_9: stg_98 [1/1] 1.58ns
:5  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 10>: 2.44ns
ST_10: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %10 ], [ %i_1, %11 ]

ST_10: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ 5, %10 ], [ %tmp_1, %11 ]

ST_10: stg_101 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_10: localFull_load_4 [1/1] 0.00ns
:6  %localFull_load_4 = load volatile i1* %localFull, align 1

ST_10: i_1 [1/1] 2.44ns
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_10: stg_104 [1/1] 0.00ns
:8  br i1 %localFull_load_4, label %.loopexit94, label %11

ST_10: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_10: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_10: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_10: stg_108 [1/1] 0.00ns
.loopexit94:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_109 [1/1] 0.00ns
.loopexit94:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localEmpty_3 [1/1] 0.00ns
.loopexit94:2  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_10: stg_111 [1/1] 1.52ns
.loopexit94:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 11>: 2.39ns
ST_11: stg_112 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_11: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_11: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_11: stg_115 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_11: stg_116 [1/1] 0.00ns
:6  br label %12


 <State 12>: 6.55ns
ST_12: localEmpty_load_2 [1/1] 0.00ns
.loopexit94:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_12: stg_118 [1/1] 1.30ns
.loopexit94:5  br i1 %localEmpty_load_2, label %16, label %13

ST_12: stg_119 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_12: priorityIn_V_read_2 [1/1] 0.00ns
:1  %priorityIn_V_read_2 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_12: tmp_1_cast [1/1] 0.00ns
:2  %tmp_1_cast = zext i4 %priorityIn_V_read_2 to i32

ST_12: ult [1/1] 2.52ns
:3  %ult = icmp ult i32 %tmp_1_cast, %last_load

ST_12: rev1 [1/1] 1.37ns
:4  %rev1 = xor i1 %ult, true

ST_12: p_result_s [1/1] 1.37ns
:5  %p_result_s = and i1 %rev1, %result_1_reg2mem_1

ST_12: stg_125 [1/1] 1.30ns
:6  br label %15


 <State 13>: 1.52ns
ST_13: stg_126 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: priorityIn_V_read_3 [1/1] 0.00ns
:2  %priorityIn_V_read_3 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_13: stg_128 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read_3)

ST_13: localEmpty_4 [1/1] 0.00ns
:6  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_13: stg_130 [1/1] 1.52ns
:7  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 14>: 1.57ns
ST_14: p_result_3_reg2mem [1/1] 0.00ns
:0  %p_result_3_reg2mem = phi i1 [ %p_result_s, %13 ], [ %p_result_1, %14 ]

ST_14: priorityIn_V_read_4 [1/1] 0.00ns
:4  %priorityIn_V_read_4 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_14: last_2 [1/1] 0.00ns
:5  %last_2 = zext i4 %priorityIn_V_read_4 to i32

ST_14: localEmpty_load_3 [1/1] 0.00ns
:8  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_14: stg_135 [1/1] 0.00ns
:9  br i1 %localEmpty_load_3, label %.loopexit, label %14

ST_14: stg_136 [1/1] 1.57ns
.loopexit:0  store i32 %last_2, i32* %last, align 4

ST_14: stg_137 [1/1] 1.30ns
.loopexit:1  br label %16


 <State 15>: 4.62ns
ST_15: stg_138 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_15: priorityIn_V_read_5 [1/1] 0.00ns
:1  %priorityIn_V_read_5 = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_15: ult1 [1/1] 1.88ns
:2  %ult1 = icmp ult i4 %priorityIn_V_read_5, %priorityIn_V_read_4

ST_15: rev [1/1] 1.37ns
:3  %rev = xor i1 %ult1, true

ST_15: p_result_1 [1/1] 1.37ns
:4  %p_result_1 = and i1 %rev, %p_result_3_reg2mem

ST_15: stg_143 [1/1] 0.00ns
:5  br label %15


 <State 16>: 2.21ns
ST_16: result_3_reg2mem [1/1] 0.00ns
:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit94 ], [ %p_result_3_reg2mem, %.loopexit ]

ST_16: last_load_1 [1/1] 0.00ns
:1  %last_load_1 = load i32* %last, align 4

ST_16: stg_146 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_147 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: exitcond3 [1/1] 2.21ns
:4  %exitcond3 = icmp eq i14 %j_1_reg2mem_1, -6384

ST_16: empty_3 [1/1] 0.00ns
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_16: j_s [1/1] 1.96ns
:6  %j_s = add i14 %j_1_reg2mem_1, 1

ST_16: stg_151 [1/1] 0.00ns
:7  br i1 %exitcond3, label %.loopexit96, label %1

ST_16: full_read_1 [1/1] 0.00ns
:0  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_16: stg_153 [1/1] 1.58ns
:1  store volatile i1 %full_read_1, i1* %localFull, align 1

ST_16: empty_4 [1/1] 0.00ns
.loopexit96:0  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str5, i32 %tmp_4)

ST_16: stg_155 [1/1] 0.00ns
.loopexit96:1  ret i1 %result_3_reg2mem


 <State 17>: 1.57ns
ST_17: localFull_load_1 [1/1] 0.00ns
:2  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_17: stg_157 [1/1] 0.00ns
:3  br i1 %localFull_load_1, label %6, label %4

ST_17: stg_158 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_17: stg_159 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_17: stg_160 [1/1] 1.57ns
:2  br label %.preheader97

ST_17: last_reg2mem_0_ph [1/1] 0.00ns
.preheader97:0  %last_reg2mem_0_ph = phi i32 [ %last_load_1, %4 ], [ 0, %3 ]

ST_17: result_reg2mem_0_ph [1/1] 0.00ns
.preheader97:1  %result_reg2mem_0_ph = phi i1 [ %result_3_reg2mem, %4 ], [ true, %3 ]

ST_17: j_1_reg2mem_0_ph [1/1] 0.00ns
.preheader97:2  %j_1_reg2mem_0_ph = phi i14 [ %j_s, %4 ], [ 1, %3 ]

ST_17: stg_164 [1/1] 1.57ns
.preheader97:3  br label %5


 <State 18>: 0.00ns
ST_18: stg_165 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_18: full_read_2 [1/1] 0.00ns
:4  %full_read_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_18: stg_167 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_2)


 <State 19>: 1.58ns
ST_19: localFull_1 [1/1] 0.00ns
:7  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_19: stg_169 [1/1] 1.58ns
:8  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 20>: 2.44ns
ST_20: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %2 ], [ 1, %.preheader97 ]

ST_20: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ %tmp, %2 ], [ 0, %.preheader97 ]

ST_20: stg_172 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_20: stg_173 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_20: localFull_load_2 [1/1] 0.00ns
:9  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_20: i [1/1] 2.44ns
:10  %i = add nsw i32 %i_reg2mem, 1

ST_20: stg_176 [1/1] 0.00ns
:11  br i1 %localFull_load_2, label %.preheader, label %2

ST_20: stg_177 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_20: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_20: stg_179 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_20: stg_180 [1/1] 0.00ns
:3  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4413c90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x443f9d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x44400c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4413c00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x43d3460; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x43a0230; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4412970; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x443ded0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
localFull              (alloca           ) [ 011111111111111111111]
localEmpty             (alloca           ) [ 001111111111111111111]
full_read              (read             ) [ 000000000000000000000]
stg_24                 (store            ) [ 000000000000000000000]
stg_25                 (specbitsmap      ) [ 000000000000000000000]
stg_26                 (specbitsmap      ) [ 000000000000000000000]
stg_27                 (specbitsmap      ) [ 000000000000000000000]
stg_28                 (specbitsmap      ) [ 000000000000000000000]
stg_29                 (specbitsmap      ) [ 000000000000000000000]
stg_30                 (specbitsmap      ) [ 000000000000000000000]
stg_31                 (specbitsmap      ) [ 000000000000000000000]
stg_32                 (specbitsmap      ) [ 000000000000000000000]
stg_33                 (spectopmodule    ) [ 000000000000000000000]
stg_34                 (specwire         ) [ 000000000000000000000]
stg_35                 (specwire         ) [ 000000000000000000000]
stg_36                 (specwire         ) [ 000000000000000000000]
stg_37                 (specwire         ) [ 000000000000000000000]
stg_38                 (specwire         ) [ 000000000000000000000]
stg_39                 (specwire         ) [ 000000000000000000000]
stg_40                 (specwire         ) [ 000000000000000000000]
stg_41                 (specwire         ) [ 000000000000000000000]
stg_42                 (specwire         ) [ 000000000000000000000]
stg_43                 (specifcore       ) [ 000000000000000000000]
tmp_4                  (specregionbegin  ) [ 000111111111111111111]
stg_45                 (specprotocol     ) [ 000000000000000000000]
empty_2                (speclooptripcount) [ 000000000000000000000]
localFull_load         (load             ) [ 001111111111111111111]
stg_48                 (br               ) [ 001111111111111111111]
stg_49                 (write            ) [ 000000000000000000000]
stg_50                 (write            ) [ 000000000000000000000]
stg_51                 (br               ) [ 001111111111111111111]
last_1                 (phi              ) [ 000100000000000000000]
result_reg2mem_1_ph    (phi              ) [ 000111111111111111000]
j_1_reg2mem_1_ph       (phi              ) [ 000111111111111111000]
last                   (alloca           ) [ 000111111111111111111]
stg_56                 (store            ) [ 000000000000000000000]
stg_57                 (br               ) [ 000111111111111111111]
stg_58                 (wait             ) [ 000000000000000000000]
stg_59                 (write            ) [ 000000000000000000000]
localEmpty_1           (read             ) [ 000000000000000000000]
stg_61                 (store            ) [ 000000000000000000000]
result_reg2mem_1       (phi              ) [ 000011111000000000000]
j_1_reg2mem_1          (phi              ) [ 000011111111111110000]
last_load              (load             ) [ 000000111111100000000]
localEmpty_load        (load             ) [ 000111111111111111111]
stg_66                 (br               ) [ 000111111111111111111]
stg_67                 (write            ) [ 000000000000000000000]
stg_68                 (br               ) [ 000111111111111111111]
op2_assign_reg2mem     (phi              ) [ 000000100000000000000]
stg_70                 (wait             ) [ 000000000000000000000]
priorityIn_V_read      (read             ) [ 000000000000000000000]
tmp_2                  (zext             ) [ 000000000000000000000]
tmp_3                  (icmp             ) [ 000111011111111111111]
localEmpty_2           (read             ) [ 000000000000000000000]
stg_75                 (store            ) [ 000000000000000000000]
result_1_reg2mem       (phi              ) [ 000000010000000000000]
i_1_reg2mem            (phi              ) [ 000111111111111111111]
result_1_s             (and              ) [ 000111111111111111111]
priorityIn_V_read_1    (read             ) [ 000000000000000000000]
stg_80                 (write            ) [ 000000000000000000000]
localEmpty_load_1      (load             ) [ 000111111111111111111]
i_s                    (add              ) [ 000111111111111111111]
stg_83                 (br               ) [ 000111111111111111111]
stg_84                 (write            ) [ 000000000000000000000]
stg_85                 (br               ) [ 000111111111111111111]
stg_86                 (wait             ) [ 000000000000000000000]
stg_87                 (write            ) [ 000000000000000000000]
localFull_2            (read             ) [ 000000000000000000000]
stg_89                 (store            ) [ 000000000000000000000]
result_1_reg2mem_1     (phi              ) [ 000000001111111110000]
localFull_load_3       (load             ) [ 000111111111111111111]
stg_92                 (br               ) [ 000000000000000000000]
stg_93                 (write            ) [ 000000000000000000000]
stg_94                 (write            ) [ 000000000000000000000]
stg_95                 (br               ) [ 000111111111111111111]
stg_96                 (wait             ) [ 000000000000000000000]
localFull_3            (read             ) [ 000000000000000000000]
stg_98                 (store            ) [ 000000000000000000000]
i_3_reg2mem            (phi              ) [ 000000000010000000000]
tmp_6_reg2mem          (phi              ) [ 000000000010000000000]
stg_101                (write            ) [ 000000000000000000000]
localFull_load_4       (load             ) [ 000111111111111111111]
i_1                    (add              ) [ 000111111111111111111]
stg_104                (br               ) [ 000000000000000000000]
tmp_s                  (sext             ) [ 000000000000000000000]
random_priorities_addr (getelementptr    ) [ 000000000001000000000]
stg_108                (wait             ) [ 000000000000000000000]
stg_109                (write            ) [ 000000000000000000000]
localEmpty_3           (read             ) [ 000000000000000000000]
stg_111                (store            ) [ 000000000000000000000]
stg_112                (write            ) [ 000000000000000000000]
random_priorities_load (load             ) [ 000000000000000000000]
tmp_1                  (trunc            ) [ 000111111111111111111]
stg_115                (write            ) [ 000000000000000000000]
stg_116                (br               ) [ 000111111111111111111]
localEmpty_load_2      (load             ) [ 000111111111111111111]
stg_118                (br               ) [ 000111111111111111111]
stg_119                (write            ) [ 000000000000000000000]
priorityIn_V_read_2    (read             ) [ 000000000000000000000]
tmp_1_cast             (zext             ) [ 000000000000000000000]
ult                    (icmp             ) [ 000000000000000000000]
rev1                   (xor              ) [ 000000000000000000000]
p_result_s             (and              ) [ 000111111111111111111]
stg_125                (br               ) [ 000111111111111111111]
stg_126                (wait             ) [ 000000000000000000000]
priorityIn_V_read_3    (read             ) [ 000000000000000000000]
stg_128                (write            ) [ 000000000000000000000]
localEmpty_4           (read             ) [ 000000000000000000000]
stg_130                (store            ) [ 000000000000000000000]
p_result_3_reg2mem     (phi              ) [ 000111111111111111111]
priorityIn_V_read_4    (read             ) [ 000000000000000100000]
last_2                 (zext             ) [ 000000000000000000000]
localEmpty_load_3      (load             ) [ 000111111111111111111]
stg_135                (br               ) [ 000000000000000000000]
stg_136                (store            ) [ 000000000000000000000]
stg_137                (br               ) [ 000111111111111111111]
stg_138                (write            ) [ 000000000000000000000]
priorityIn_V_read_5    (read             ) [ 000000000000000000000]
ult1                   (icmp             ) [ 000000000000000000000]
rev                    (xor              ) [ 000000000000000000000]
p_result_1             (and              ) [ 000111111111111111111]
stg_143                (br               ) [ 000111111111111111111]
result_3_reg2mem       (phi              ) [ 001111000000000011111]
last_load_1            (load             ) [ 001000000000000001000]
stg_146                (wait             ) [ 000000000000000000000]
stg_147                (write            ) [ 000000000000000000000]
exitcond3              (icmp             ) [ 000111111111111111111]
empty_3                (speclooptripcount) [ 000000000000000000000]
j_s                    (add              ) [ 001111000000000001111]
stg_151                (br               ) [ 000000000000000000000]
full_read_1            (read             ) [ 000000000000000000000]
stg_153                (store            ) [ 000000000000000000000]
empty_4                (specregionend    ) [ 000000000000000000000]
stg_155                (ret              ) [ 000000000000000000000]
localFull_load_1       (load             ) [ 000111111111111111111]
stg_157                (br               ) [ 000111111111111111111]
stg_158                (write            ) [ 000000000000000000000]
stg_159                (write            ) [ 000000000000000000000]
stg_160                (br               ) [ 000000000000000000000]
last_reg2mem_0_ph      (phi              ) [ 001111111111111111111]
result_reg2mem_0_ph    (phi              ) [ 001111111111111111111]
j_1_reg2mem_0_ph       (phi              ) [ 001111111111111111111]
stg_164                (br               ) [ 000111111111111111111]
stg_165                (wait             ) [ 000000000000000000000]
full_read_2            (read             ) [ 000000000000000000000]
stg_167                (write            ) [ 000000000000000000000]
localFull_1            (read             ) [ 000000000000000000000]
stg_169                (store            ) [ 000000000000000000000]
i_reg2mem              (phi              ) [ 000000000000000000001]
tmp_reg2mem            (phi              ) [ 000000000000000000001]
stg_172                (write            ) [ 000000000000000000000]
stg_173                (specifcore       ) [ 000000000000000000000]
localFull_load_2       (load             ) [ 000111111111111111111]
i                      (add              ) [ 000111111111111111111]
stg_176                (br               ) [ 001111111111111111111]
stg_177                (write            ) [ 000000000000000000000]
tmp                    (trunc            ) [ 000111111111111111111]
stg_179                (write            ) [ 000000000000000000000]
stg_180                (br               ) [ 000111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fullOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="random_priorities">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="localFull_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localEmpty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="last_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 localFull_2/7 localFull_3/9 full_read_1/16 full_read_2/18 localFull_1/19 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/2 stg_59/4 stg_67/5 stg_84/7 stg_87/7 stg_93/8 stg_109/10 stg_112/11 stg_119/12 stg_138/15 stg_147/16 stg_158/17 stg_177/20 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="4" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_50/2 stg_94/8 stg_115/11 stg_159/17 stg_179/20 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_read_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_2/6 localEmpty_3/10 localEmpty_4/13 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/6 priorityIn_V_read_1/7 priorityIn_V_read_2/12 priorityIn_V_read_3/13 priorityIn_V_read_4/14 priorityIn_V_read_5/15 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_80/7 stg_101/10 stg_128/13 stg_172/20 "/>
</bind>
</comp>

<comp id="143" class="1004" name="stg_167_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_167/18 "/>
</bind>
</comp>

<comp id="151" class="1004" name="random_priorities_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/10 "/>
</bind>
</comp>

<comp id="163" class="1005" name="last_1_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_1 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="last_1_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_1/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="result_reg2mem_1_ph_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_1_ph (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="result_reg2mem_1_ph_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1_ph/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_1_reg2mem_1_ph_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="14" slack="1"/>
<pin id="188" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1_ph (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="j_1_reg2mem_1_ph_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="14" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1_ph/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="result_reg2mem_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="2"/>
<pin id="200" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="result_reg2mem_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="2"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_1_reg2mem_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="9"/>
<pin id="211" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_1_reg2mem_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="14" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="14" slack="2"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_1/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="op2_assign_reg2mem_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="op2_assign_reg2mem_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/6 "/>
</bind>
</comp>

<comp id="231" class="1005" name="result_1_reg2mem_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="result_1_reg2mem_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_1_reg2mem_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_1_reg2mem_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="result_1_reg2mem_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="result_1_reg2mem_1_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="3"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_3_reg2mem_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_3_reg2mem_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="2"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_6_reg2mem_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="2"/>
<pin id="278" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_6_reg2mem_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="2"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="4" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/10 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_result_3_reg2mem_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_result_3_reg2mem_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="2"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem/14 "/>
</bind>
</comp>

<comp id="298" class="1005" name="result_3_reg2mem_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="result_3_reg2mem_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="6"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/16 "/>
</bind>
</comp>

<comp id="311" class="1005" name="last_reg2mem_0_ph_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="last_reg2mem_0_ph_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="13"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_reg2mem_0_ph/17 "/>
</bind>
</comp>

<comp id="324" class="1005" name="result_reg2mem_0_ph_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="result_reg2mem_0_ph_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="1" slack="13"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_0_ph/17 "/>
</bind>
</comp>

<comp id="338" class="1005" name="j_1_reg2mem_0_ph_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="1"/>
<pin id="340" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_1_reg2mem_0_ph_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="14" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="13"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem_0_ph/17 "/>
</bind>
</comp>

<comp id="351" class="1005" name="i_reg2mem_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="3"/>
<pin id="353" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="i_reg2mem_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="3"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/20 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_reg2mem_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="3"/>
<pin id="364" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_reg2mem_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="3"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/20 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 stg_89/7 stg_98/9 stg_153/16 stg_169/19 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/2 localFull_load_3/8 localFull_load_4/10 localFull_load_1/17 localFull_load_2/20 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="3"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/4 stg_75/6 stg_111/10 stg_130/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="2"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/5 last_load_1/16 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="4"/>
<pin id="393" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/5 localEmpty_load_1/7 localEmpty_load_2/12 localEmpty_load_3/14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="last_load last_load_1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="stg_56_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="result_1_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="i_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="i_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_s_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_1_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="ult_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="6"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="rev1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_result_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="3"/>
<pin id="460" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/12 "/>
</bind>
</comp>

<comp id="463" class="1004" name="last_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_2/14 "/>
</bind>
</comp>

<comp id="467" class="1004" name="stg_136_store_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="10"/>
<pin id="470" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_136/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="ult1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult1/15 "/>
</bind>
</comp>

<comp id="477" class="1004" name="rev_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/15 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_result_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="1"/>
<pin id="486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="exitcond3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="9"/>
<pin id="491" dir="0" index="1" bw="14" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="j_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="9"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/16 "/>
</bind>
</comp>

<comp id="501" class="1004" name="i_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/20 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="512" class="1005" name="localFull_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="518" class="1005" name="localEmpty_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="3"/>
<pin id="520" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="524" class="1005" name="localFull_load_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="13"/>
<pin id="526" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="last_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="535" class="1005" name="localEmpty_load_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="2"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="tmp_3_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="result_1_s_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_s_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="558" class="1005" name="localFull_load_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="2"/>
<pin id="560" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="i_1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="570" class="1005" name="random_priorities_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="4" slack="1"/>
<pin id="577" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_result_s_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="2"/>
<pin id="585" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

<comp id="588" class="1005" name="priorityIn_V_read_4_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_4 "/>
</bind>
</comp>

<comp id="596" class="1005" name="p_result_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="j_s_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="14" slack="1"/>
<pin id="606" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

<comp id="616" class="1005" name="i_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="132"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="76" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="98" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="207"><net_src comp="174" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="218"><net_src comp="186" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="240"><net_src comp="198" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="252"><net_src comp="241" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="263"><net_src comp="198" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="76" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="297"><net_src comp="291" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="308"><net_src comp="254" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="288" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="335"><net_src comp="298" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="349"><net_src comp="338" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="379"><net_src comp="98" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="387"><net_src comp="121" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="403"><net_src comp="167" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="128" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="224" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="234" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="246" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="269" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="269" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="439"><net_src comp="158" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="444"><net_src comp="128" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="394" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="62" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="254" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="128" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="128" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="288" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="209" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="80" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="209" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="64" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="355" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="68" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="355" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="515"><net_src comp="86" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="521"><net_src comp="90" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="527"><net_src comp="380" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="94" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="538"><net_src comp="391" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="408" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="547"><net_src comp="414" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="556"><net_src comp="419" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="561"><net_src comp="380" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="425" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="573"><net_src comp="151" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="578"><net_src comp="436" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="586"><net_src comp="457" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="591"><net_src comp="128" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="599"><net_src comp="483" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="607"><net_src comp="495" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="619"><net_src comp="501" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="624"><net_src comp="507" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="366" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {2 8 11 17 20 }
	Port: cmdOut_V | {2 4 5 7 8 10 11 12 15 16 17 20 }
	Port: currentPriority_V | {7 10 13 20 }
	Port: fullOut | {18 }
  - Chain level:
	State 1
	State 2
		stg_48 : 1
	State 3
		stg_56 : 1
	State 4
	State 5
		stg_66 : 1
	State 6
		tmp_3 : 1
	State 7
		result_1_s : 1
		i_s : 1
		stg_83 : 1
	State 8
		stg_92 : 1
	State 9
	State 10
		stg_101 : 1
		i_1 : 1
		stg_104 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
	State 11
		tmp_1 : 1
		stg_115 : 2
	State 12
		stg_118 : 1
		ult : 1
		rev1 : 2
		p_result_s : 2
	State 13
	State 14
		stg_135 : 1
		stg_136 : 1
	State 15
		rev : 1
		p_result_1 : 1
	State 16
		stg_151 : 1
		stg_155 : 1
	State 17
		stg_157 : 1
		last_reg2mem_0_ph : 1
		result_reg2mem_0_ph : 1
		j_1_reg2mem_0_ph : 1
	State 18
	State 19
	State 20
		stg_172 : 1
		i : 1
		stg_176 : 1
		tmp : 1
		stg_179 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      i_s_fu_419      |    0    |    32   |
|    add   |      i_1_fu_425      |    0    |    32   |
|          |      j_s_fu_495      |    0    |    14   |
|          |       i_fu_501       |    0    |    32   |
|----------|----------------------|---------|---------|
|          |     tmp_3_fu_408     |    0    |    40   |
|   icmp   |      ult_fu_445      |    0    |    40   |
|          |      ult1_fu_472     |    0    |    4    |
|          |   exitcond3_fu_489   |    0    |    17   |
|----------|----------------------|---------|---------|
|          |   result_1_s_fu_414  |    0    |    1    |
|    and   |   p_result_s_fu_457  |    0    |    1    |
|          |   p_result_1_fu_483  |    0    |    1    |
|----------|----------------------|---------|---------|
|    xor   |      rev1_fu_451     |    0    |    1    |
|          |      rev_fu_477      |    0    |    1    |
|----------|----------------------|---------|---------|
|          |    grp_read_fu_98    |    0    |    0    |
|   read   |    grp_read_fu_121   |    0    |    0    |
|          |    grp_read_fu_128   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   grp_write_fu_104   |    0    |    0    |
|   write  |   grp_write_fu_112   |    0    |    0    |
|          |   grp_write_fu_134   |    0    |    0    |
|          | stg_167_write_fu_143 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_2_fu_404     |    0    |    0    |
|   zext   |   tmp_1_cast_fu_441  |    0    |    0    |
|          |     last_2_fu_463    |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |     tmp_s_fu_431     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_1_fu_436     |    0    |    0    |
|          |      tmp_fu_507      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   216   |
|----------|----------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      i_1_reg2mem_reg_241     |   32   |
|          i_1_reg_565         |   32   |
|      i_3_reg2mem_reg_265     |   32   |
|       i_reg2mem_reg_351      |   32   |
|           i_reg_616          |   32   |
|          i_s_reg_553         |   32   |
|   j_1_reg2mem_0_ph_reg_338   |   14   |
|   j_1_reg2mem_1_ph_reg_186   |   14   |
|     j_1_reg2mem_1_reg_209    |   14   |
|          j_s_reg_604         |   14   |
|        last_1_reg_163        |   32   |
|   last_reg2mem_0_ph_reg_311  |   32   |
|         last_reg_528         |   32   |
|    localEmpty_load_reg_535   |    1   |
|      localEmpty_reg_518      |    1   |
|   localFull_load_3_reg_558   |    1   |
|    localFull_load_reg_524    |    1   |
|       localFull_reg_512      |    1   |
|  op2_assign_reg2mem_reg_220  |   32   |
|      p_result_1_reg_596      |    1   |
|  p_result_3_reg2mem_reg_288  |    1   |
|      p_result_s_reg_583      |    1   |
|  priorityIn_V_read_4_reg_588 |    4   |
|random_priorities_addr_reg_570|    8   |
|            reg_394           |   32   |
|  result_1_reg2mem_1_reg_254  |    1   |
|   result_1_reg2mem_reg_231   |    1   |
|      result_1_s_reg_544      |    1   |
|   result_3_reg2mem_reg_298   |    1   |
|  result_reg2mem_0_ph_reg_324 |    1   |
|  result_reg2mem_1_ph_reg_174 |    1   |
|   result_reg2mem_1_reg_198   |    1   |
|         tmp_1_reg_575        |    4   |
|         tmp_3_reg_539        |    1   |
|     tmp_6_reg2mem_reg_276    |    4   |
|      tmp_reg2mem_reg_362     |    4   |
|          tmp_reg_621         |    4   |
+------------------------------+--------+
|             Total            |   452  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_104      |  p2  |   3  |   2  |    6   |
|       grp_write_fu_112      |  p2  |   4  |   4  |   16   ||    4    |
|       grp_write_fu_134      |  p2  |   3  |   4  |   12   ||    4    |
|      grp_access_fu_158      |  p0  |   2  |   8  |   16   ||    8    |
| result_reg2mem_1_ph_reg_174 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_1_ph_reg_186  |  p0  |   2  |  14  |   28   ||    14   |
|     i_1_reg2mem_reg_241     |  p0  |   2  |  32  |   64   ||    32   |
|  last_reg2mem_0_ph_reg_311  |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_0_ph_reg_324 |  p0  |   2  |   1  |    2   ||    1    |
|   j_1_reg2mem_0_ph_reg_338  |  p0  |   2  |  14  |   28   ||    14   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   238  ||  14.264 ||   110   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   216  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   110  |
|  Register |    -   |    -   |   452  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   452  |   326  |
+-----------+--------+--------+--------+--------+
