/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_scpu_rgr_bridge.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 5/9/12 9:01a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed May  9 08:36:44 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_scpu_rgr_bridge.h $
 * 
 * Hydra_Software_Devel/1   5/9/12 9:01a tdo
 * SW7435-40: Resync header files
 *
 ***************************************************************************/

#ifndef BCHP_SCPU_RGR_BRIDGE_H__
#define BCHP_SCPU_RGR_BRIDGE_H__

/***************************************************************************
 *SCPU_RGR_BRIDGE - SCPU RBUS-GISB-RBUS Bridge Registers
 ***************************************************************************/
#define BCHP_SCPU_RGR_BRIDGE_REVISION            0x00308420 /* RGR Bridge Revision */
#define BCHP_SCPU_RGR_BRIDGE_CTRL                0x00308424 /* RGR Bridge Control Register */
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER          0x00308428 /* RGR Bridge RBUS Timer Register */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0           0x0030842c /* RGR Bridge Software Init 0 Register */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1           0x00308430 /* RGR Bridge Software Init 1 Register */

/***************************************************************************
 *REVISION - RGR Bridge Revision
 ***************************************************************************/
/* SCPU_RGR_BRIDGE :: REVISION :: reserved0 [31:16] */
#define BCHP_SCPU_RGR_BRIDGE_REVISION_reserved0_MASK               0xffff0000
#define BCHP_SCPU_RGR_BRIDGE_REVISION_reserved0_SHIFT              16

/* SCPU_RGR_BRIDGE :: REVISION :: MAJOR [15:08] */
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MAJOR_MASK                   0x0000ff00
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MAJOR_SHIFT                  8
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MAJOR_DEFAULT                0x00000002

/* SCPU_RGR_BRIDGE :: REVISION :: MINOR [07:00] */
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MINOR_MASK                   0x000000ff
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MINOR_SHIFT                  0
#define BCHP_SCPU_RGR_BRIDGE_REVISION_MINOR_DEFAULT                0x00000000

/***************************************************************************
 *CTRL - RGR Bridge Control Register
 ***************************************************************************/
/* SCPU_RGR_BRIDGE :: CTRL :: reserved0 [31:02] */
#define BCHP_SCPU_RGR_BRIDGE_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_SCPU_RGR_BRIDGE_CTRL_reserved0_SHIFT                  2

/* SCPU_RGR_BRIDGE :: CTRL :: rbus_error_intr [01:01] */
#define BCHP_SCPU_RGR_BRIDGE_CTRL_rbus_error_intr_MASK             0x00000002
#define BCHP_SCPU_RGR_BRIDGE_CTRL_rbus_error_intr_SHIFT            1
#define BCHP_SCPU_RGR_BRIDGE_CTRL_rbus_error_intr_DEFAULT          0x00000000
#define BCHP_SCPU_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_DISABLE     0
#define BCHP_SCPU_RGR_BRIDGE_CTRL_rbus_error_intr_INTR_ENABLE      1

/* SCPU_RGR_BRIDGE :: CTRL :: gisb_error_intr [00:00] */
#define BCHP_SCPU_RGR_BRIDGE_CTRL_gisb_error_intr_MASK             0x00000001
#define BCHP_SCPU_RGR_BRIDGE_CTRL_gisb_error_intr_SHIFT            0
#define BCHP_SCPU_RGR_BRIDGE_CTRL_gisb_error_intr_DEFAULT          0x00000000
#define BCHP_SCPU_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_DISABLE     0
#define BCHP_SCPU_RGR_BRIDGE_CTRL_gisb_error_intr_INTR_ENABLE      1

/***************************************************************************
 *RBUS_TIMER - RGR Bridge RBUS Timer Register
 ***************************************************************************/
/* SCPU_RGR_BRIDGE :: RBUS_TIMER :: reserved0 [31:16] */
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER_reserved0_MASK             0xffff0000
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER_reserved0_SHIFT            16

/* SCPU_RGR_BRIDGE :: RBUS_TIMER :: timer_value [15:00] */
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER_timer_value_MASK           0x0000ffff
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER_timer_value_SHIFT          0
#define BCHP_SCPU_RGR_BRIDGE_RBUS_TIMER_timer_value_DEFAULT        0x0000ffff

/***************************************************************************
 *SW_INIT_0 - RGR Bridge Software Init 0 Register
 ***************************************************************************/
/* SCPU_RGR_BRIDGE :: SW_INIT_0 :: reserved0 [31:01] */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_reserved0_MASK              0xfffffffe
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_reserved0_SHIFT             1

/* SCPU_RGR_BRIDGE :: SW_INIT_0 :: SCPU00_SW_INIT [00:00] */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_SCPU00_SW_INIT_MASK         0x00000001
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_SCPU00_SW_INIT_SHIFT        0
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_SCPU00_SW_INIT_DEFAULT      0x00000000
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_SCPU00_SW_INIT_DEASSERT     0
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_0_SCPU00_SW_INIT_ASSERT       1

/***************************************************************************
 *SW_INIT_1 - RGR Bridge Software Init 1 Register
 ***************************************************************************/
/* SCPU_RGR_BRIDGE :: SW_INIT_1 :: reserved0 [31:01] */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_reserved0_MASK              0xfffffffe
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_reserved0_SHIFT             1

/* SCPU_RGR_BRIDGE :: SW_INIT_1 :: SCPU00_SW_INIT [00:00] */
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_SCPU00_SW_INIT_MASK         0x00000001
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_SCPU00_SW_INIT_SHIFT        0
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_SCPU00_SW_INIT_DEFAULT      0x00000001
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_SCPU00_SW_INIT_DEASSERT     0
#define BCHP_SCPU_RGR_BRIDGE_SW_INIT_1_SCPU00_SW_INIT_ASSERT       1

#endif /* #ifndef BCHP_SCPU_RGR_BRIDGE_H__ */

/* End of File */
