module MulAddRecFN_postMul_3(
  input   clock,
  input   reset,
  input  [2:0] io_fromPreMul_highExpA,
  input   io_fromPreMul_isNaN_isQuietNaNA,
  input  [2:0] io_fromPreMul_highExpB,
  input   io_fromPreMul_isNaN_isQuietNaNB,
  input   io_fromPreMul_signProd,
  input   io_fromPreMul_isZeroProd,
  input   io_fromPreMul_opSignC,
  input  [2:0] io_fromPreMul_highExpC,
  input   io_fromPreMul_isNaN_isQuietNaNC,
  input   io_fromPreMul_isCDominant,
  input   io_fromPreMul_CAlignDist_0,
  input  [6:0] io_fromPreMul_CAlignDist,
  input   io_fromPreMul_bit0AlignedNegSigC,
  input  [25:0] io_fromPreMul_highAlignedNegSigC,
  input  [10:0] io_fromPreMul_sExpSum,
  input  [1:0] io_fromPreMul_roundingMode,
  input  [48:0] io_mulAddResult,
  output [32:0] io_out,
  output [4:0] io_exceptionFlags
);
  wire  isZeroA;
  wire [1:0] _T_43;
  wire  isSpecialA;
  wire  _T_45;
  wire  _T_47;
  wire  isInfA;
  wire  isNaNA;
  wire  _T_50;
  wire  isSigNaNA;
  wire  isZeroB;
  wire [1:0] _T_52;
  wire  isSpecialB;
  wire  _T_54;
  wire  _T_56;
  wire  isInfB;
  wire  isNaNB;
  wire  _T_59;
  wire  isSigNaNB;
  wire  isZeroC;
  wire [1:0] _T_61;
  wire  isSpecialC;
  wire  _T_63;
  wire  _T_65;
  wire  isInfC;
  wire  isNaNC;
  wire  _T_68;
  wire  isSigNaNC;
  wire  roundingMode_nearest_even;
  wire  roundingMode_min;
  wire  roundingMode_max;
  wire  doSubMags;
  wire  _T_71;
  wire [26:0] _T_73;
  wire [25:0] _T_74;
  wire [25:0] _T_75;
  wire [47:0] _T_76;
  wire [73:0] _T_77;
  wire [74:0] sigSum;
  wire [49:0] _T_79;
  wire [50:0] _GEN_0;
  wire [50:0] _T_82;
  wire [50:0] _T_83;
  wire [49:0] _T_85;
  wire [17:0] _T_86;
  wire [31:0] _T_87;
  wire  _T_89;
  wire [1:0] _T_90;
  wire [15:0] _T_91;
  wire  _T_93;
  wire  _T_94;
  wire [7:0] _T_95;
  wire [7:0] _T_96;
  wire  _T_98;
  wire [3:0] _T_99;
  wire [3:0] _T_100;
  wire  _T_102;
  wire  _T_103;
  wire  _T_105;
  wire  _T_107;
  wire [1:0] _T_109;
  wire [1:0] _T_110;
  wire  _T_111;
  wire  _T_113;
  wire  _T_115;
  wire [1:0] _T_117;
  wire [1:0] _T_118;
  wire [1:0] _T_119;
  wire [2:0] _T_120;
  wire [3:0] _T_121;
  wire [3:0] _T_122;
  wire  _T_124;
  wire  _T_125;
  wire  _T_127;
  wire  _T_129;
  wire [1:0] _T_131;
  wire [1:0] _T_132;
  wire  _T_133;
  wire  _T_135;
  wire  _T_137;
  wire [1:0] _T_139;
  wire [1:0] _T_140;
  wire [1:0] _T_141;
  wire [2:0] _T_142;
  wire [2:0] _T_143;
  wire [3:0] _T_144;
  wire [3:0] _T_146;
  wire [4:0] _T_147;
  wire [15:0] _T_148;
  wire [15:0] _T_149;
  wire  _T_151;
  wire [7:0] _T_152;
  wire [7:0] _T_153;
  wire  _T_155;
  wire [3:0] _T_156;
  wire [3:0] _T_157;
  wire  _T_159;
  wire  _T_160;
  wire  _T_162;
  wire  _T_164;
  wire [1:0] _T_166;
  wire [1:0] _T_167;
  wire  _T_168;
  wire  _T_170;
  wire  _T_172;
  wire [1:0] _T_174;
  wire [1:0] _T_175;
  wire [1:0] _T_176;
  wire [2:0] _T_177;
  wire [3:0] _T_178;
  wire [3:0] _T_179;
  wire  _T_181;
  wire  _T_182;
  wire  _T_184;
  wire  _T_186;
  wire [1:0] _T_188;
  wire [1:0] _T_189;
  wire  _T_190;
  wire  _T_192;
  wire  _T_194;
  wire [1:0] _T_196;
  wire [1:0] _T_197;
  wire [1:0] _T_198;
  wire [2:0] _T_199;
  wire [2:0] _T_200;
  wire [3:0] _T_201;
  wire [7:0] _T_202;
  wire [7:0] _T_203;
  wire  _T_205;
  wire [3:0] _T_206;
  wire [3:0] _T_207;
  wire  _T_209;
  wire  _T_210;
  wire  _T_212;
  wire  _T_214;
  wire [1:0] _T_216;
  wire [1:0] _T_217;
  wire  _T_218;
  wire  _T_220;
  wire  _T_222;
  wire [1:0] _T_224;
  wire [1:0] _T_225;
  wire [1:0] _T_226;
  wire [2:0] _T_227;
  wire [3:0] _T_228;
  wire [3:0] _T_229;
  wire  _T_231;
  wire  _T_232;
  wire  _T_234;
  wire  _T_236;
  wire [1:0] _T_238;
  wire [1:0] _T_239;
  wire  _T_240;
  wire  _T_242;
  wire  _T_244;
  wire [1:0] _T_246;
  wire [1:0] _T_247;
  wire [1:0] _T_248;
  wire [2:0] _T_249;
  wire [2:0] _T_250;
  wire [3:0] _T_251;
  wire [3:0] _T_252;
  wire [4:0] _T_253;
  wire [4:0] _T_254;
  wire [5:0] _T_255;
  wire [6:0] _GEN_2;
  wire [7:0] _T_256;
  wire [6:0] estNormNeg_dist;
  wire [15:0] _T_257;
  wire  _T_259;
  wire [17:0] _T_260;
  wire  _T_262;
  wire [1:0] firstReduceSigSum;
  wire [74:0] complSigSum;
  wire [15:0] _T_263;
  wire  _T_265;
  wire [17:0] _T_266;
  wire  _T_268;
  wire [1:0] firstReduceComplSigSum;
  wire  _T_269;
  wire [7:0] _T_271;
  wire [6:0] _T_272;
  wire [4:0] _T_273;
  wire [6:0] CDom_estNormDist;
  wire  _T_275;
  wire  _T_276;
  wire  _T_278;
  wire  _T_279;
  wire [40:0] _T_280;
  wire  _T_282;
  wire [41:0] _T_283;
  wire [41:0] _T_285;
  wire  _T_289;
  wire [40:0] _T_290;
  wire  _T_291;
  wire [41:0] _T_292;
  wire [41:0] _T_294;
  wire [41:0] _T_295;
  wire  _T_299;
  wire [40:0] _T_300;
  wire  _T_302;
  wire [41:0] _T_303;
  wire [41:0] _T_305;
  wire [41:0] _T_306;
  wire  _T_308;
  wire [40:0] _T_309;
  wire  _T_310;
  wire [41:0] _T_311;
  wire [41:0] _T_313;
  wire [41:0] CDom_firstNormAbsSigSum;
  wire [32:0] _T_314;
  wire  _T_317;
  wire  _T_319;
  wire [33:0] _T_320;
  wire [41:0] _T_321;
  wire  _T_322;
  wire  _T_323;
  wire [25:0] _T_324;
  wire [15:0] _T_328;
  wire [41:0] _T_329;
  wire [41:0] _T_330;
  wire [9:0] _T_332;
  wire [31:0] _T_336;
  wire [41:0] _T_337;
  wire [41:0] _T_338;
  wire [41:0] notCDom_pos_firstNormAbsSigSum;
  wire [31:0] _T_339;
  wire [32:0] _T_341;
  wire [41:0] _T_342;
  wire [26:0] _T_345;
  wire [42:0] _GEN_3;
  wire [42:0] _T_346;
  wire [42:0] _T_347;
  wire [10:0] _T_349;
  wire [42:0] _GEN_4;
  wire [42:0] _T_350;
  wire [42:0] _T_351;
  wire [42:0] notCDom_neg_cFirstNormAbsSigSum;
  wire  notCDom_signSigSum;
  wire  _T_353;
  wire  _T_354;
  wire  doNegSignSum;
  wire [6:0] estNormDist;
  wire [42:0] _T_356;
  wire [41:0] _T_357;
  wire [42:0] cFirstNormAbsSigSum;
  wire  _T_359;
  wire  _T_361;
  wire  _T_362;
  wire  doIncrSig;
  wire [3:0] estNormDist_5;
  wire [3:0] normTo2ShiftDist;
  wire [16:0] _T_364;
  wire [14:0] _T_365;
  wire [7:0] _T_366;
  wire [3:0] _T_371;
  wire [7:0] _T_372;
  wire [3:0] _T_373;
  wire [7:0] _GEN_5;
  wire [7:0] _T_374;
  wire [7:0] _T_376;
  wire [7:0] _T_377;
  wire [5:0] _T_381;
  wire [7:0] _GEN_6;
  wire [7:0] _T_382;
  wire [5:0] _T_383;
  wire [7:0] _GEN_7;
  wire [7:0] _T_384;
  wire [7:0] _T_386;
  wire [7:0] _T_387;
  wire [6:0] _T_391;
  wire [7:0] _GEN_8;
  wire [7:0] _T_392;
  wire [6:0] _T_393;
  wire [7:0] _GEN_9;
  wire [7:0] _T_394;
  wire [7:0] _T_396;
  wire [7:0] _T_397;
  wire [6:0] _T_398;
  wire [3:0] _T_399;
  wire [1:0] _T_400;
  wire  _T_401;
  wire  _T_402;
  wire [1:0] _T_403;
  wire [1:0] _T_404;
  wire  _T_405;
  wire  _T_406;
  wire [1:0] _T_407;
  wire [3:0] _T_408;
  wire [2:0] _T_409;
  wire [1:0] _T_410;
  wire  _T_411;
  wire  _T_412;
  wire [1:0] _T_413;
  wire  _T_414;
  wire [2:0] _T_415;
  wire [6:0] _T_416;
  wire [14:0] _T_417;
  wire [15:0] absSigSumExtraMask;
  wire [41:0] _T_419;
  wire [41:0] _T_420;
  wire [15:0] _T_421;
  wire [15:0] _T_422;
  wire [15:0] _T_423;
  wire  _T_425;
  wire [15:0] _T_427;
  wire  _T_429;
  wire  _T_430;
  wire [42:0] _T_431;
  wire [27:0] sigX3;
  wire [1:0] _T_432;
  wire  sigX3Shift1;
  wire [10:0] _GEN_10;
  wire [11:0] _T_434;
  wire [10:0] sExpX3;
  wire [2:0] _T_435;
  wire  isZeroY;
  wire  _T_437;
  wire  signY;
  wire [9:0] sExpX3_13;
  wire  _T_438;
  wire [26:0] _T_442;
  wire [9:0] _T_443;
  wire  _T_444;
  wire [8:0] _T_445;
  wire  _T_446;
  wire [7:0] _T_447;
  wire  _T_448;
  wire [6:0] _T_449;
  wire  _T_450;
  wire [5:0] _T_451;
  wire [64:0] _T_454;
  wire [20:0] _T_455;
  wire [15:0] _T_456;
  wire [7:0] _T_461;
  wire [15:0] _T_462;
  wire [7:0] _T_463;
  wire [15:0] _GEN_11;
  wire [15:0] _T_464;
  wire [15:0] _T_466;
  wire [15:0] _T_467;
  wire [11:0] _T_471;
  wire [15:0] _GEN_12;
  wire [15:0] _T_472;
  wire [11:0] _T_473;
  wire [15:0] _GEN_13;
  wire [15:0] _T_474;
  wire [15:0] _T_476;
  wire [15:0] _T_477;
  wire [13:0] _T_481;
  wire [15:0] _GEN_14;
  wire [15:0] _T_482;
  wire [13:0] _T_483;
  wire [15:0] _GEN_15;
  wire [15:0] _T_484;
  wire [15:0] _T_486;
  wire [15:0] _T_487;
  wire [14:0] _T_491;
  wire [15:0] _GEN_16;
  wire [15:0] _T_492;
  wire [14:0] _T_493;
  wire [15:0] _GEN_17;
  wire [15:0] _T_494;
  wire [15:0] _T_496;
  wire [15:0] _T_497;
  wire [4:0] _T_498;
  wire [3:0] _T_499;
  wire [1:0] _T_500;
  wire  _T_501;
  wire  _T_502;
  wire [1:0] _T_503;
  wire [1:0] _T_504;
  wire  _T_505;
  wire  _T_506;
  wire [1:0] _T_507;
  wire [3:0] _T_508;
  wire  _T_509;
  wire [4:0] _T_510;
  wire [20:0] _T_511;
  wire [20:0] _T_512;
  wire [20:0] _T_513;
  wire [20:0] _T_514;
  wire [24:0] _T_516;
  wire [3:0] _T_521;
  wire [1:0] _T_522;
  wire  _T_523;
  wire  _T_524;
  wire [1:0] _T_525;
  wire [1:0] _T_526;
  wire  _T_527;
  wire  _T_528;
  wire [1:0] _T_529;
  wire [3:0] _T_530;
  wire [3:0] _T_532;
  wire [24:0] _T_533;
  wire [24:0] _T_535;
  wire [24:0] _T_537;
  wire  _T_538;
  wire [24:0] _GEN_18;
  wire [24:0] _T_539;
  wire [26:0] _T_541;
  wire [26:0] roundMask;
  wire [25:0] _T_542;
  wire [25:0] _T_543;
  wire [26:0] _GEN_19;
  wire [26:0] roundPosMask;
  wire [27:0] _GEN_20;
  wire [27:0] _T_544;
  wire  roundPosBit;
  wire [27:0] _GEN_21;
  wire [27:0] _T_547;
  wire  anyRoundExtra;
  wire [27:0] _T_549;
  wire [27:0] _T_551;
  wire  allRoundExtra;
  wire  anyRound;
  wire  allRound;
  wire  roundDirectUp;
  wire  _T_554;
  wire  _T_555;
  wire  _T_556;
  wire  _T_557;
  wire  _T_560;
  wire  _T_561;
  wire  _T_562;
  wire  _T_563;
  wire  _T_564;
  wire  _T_565;
  wire  _T_566;
  wire  _T_567;
  wire  _T_568;
  wire  roundUp;
  wire  _T_572;
  wire  _T_573;
  wire  _T_574;
  wire  _T_575;
  wire  _T_577;
  wire  _T_578;
  wire  roundEven;
  wire  _T_580;
  wire  inexactY;
  wire [27:0] _GEN_23;
  wire [27:0] _T_581;
  wire [25:0] _T_582;
  wire [26:0] _T_584;
  wire [25:0] _T_585;
  wire  _T_587;
  wire  _T_589;
  wire  _T_590;
  wire [26:0] _T_591;
  wire [27:0] _GEN_24;
  wire [27:0] _T_592;
  wire [25:0] _T_593;
  wire [25:0] _T_595;
  wire [25:0] _T_597;
  wire [25:0] _T_598;
  wire [25:0] _T_601;
  wire [25:0] _T_603;
  wire [25:0] sigY3;
  wire  _T_604;
  wire [11:0] _T_606;
  wire [10:0] _T_607;
  wire [10:0] _T_609;
  wire  _T_610;
  wire [10:0] _T_612;
  wire [10:0] _T_613;
  wire [1:0] _T_614;
  wire  _T_616;
  wire [11:0] _T_618;
  wire [10:0] _T_619;
  wire [10:0] _T_621;
  wire [10:0] sExpY;
  wire [8:0] expY;
  wire [22:0] _T_622;
  wire [22:0] _T_623;
  wire [22:0] fractY;
  wire [2:0] _T_624;
  wire  overflowY;
  wire  _T_627;
  wire  _T_628;
  wire  _T_631;
  wire  _T_632;
  wire  totalUnderflowY;
  wire [7:0] _T_636;
  wire [9:0] _GEN_25;
  wire  _T_637;
  wire  _T_638;
  wire  underflowY;
  wire  _T_639;
  wire  _T_641;
  wire  _T_642;
  wire  roundMagUp;
  wire  overflowY_roundMagUp;
  wire  mulSpecial;
  wire  addSpecial;
  wire  notSpecial_addZeros;
  wire  _T_644;
  wire  _T_646;
  wire  commonCase;
  wire  _T_647;
  wire  _T_648;
  wire  _T_649;
  wire  _T_651;
  wire  _T_653;
  wire  _T_654;
  wire  _T_655;
  wire  _T_656;
  wire  _T_657;
  wire  _T_658;
  wire  notSigNaN_invalid;
  wire  _T_659;
  wire  _T_660;
  wire  invalid;
  wire  overflow;
  wire  underflow;
  wire  _T_661;
  wire  inexact;
  wire  _T_662;
  wire  notSpecial_isZeroOut;
  wire  _T_663;
  wire  pegMinFiniteMagOut;
  wire  _T_665;
  wire  pegMaxFiniteMagOut;
  wire  _T_667;
  wire  _T_668;
  wire  notNaN_isInfOut;
  wire  _T_669;
  wire  _T_670;
  wire  isNaNOut;
  wire  _T_673;
  wire  _T_675;
  wire  _T_676;
  wire  _T_677;
  wire  _T_678;
  wire  _T_680;
  wire  _T_681;
  wire  _T_682;
  wire  _T_683;
  wire  _T_686;
  wire  _T_687;
  wire  _T_688;
  wire  uncommonCaseSignOut;
  wire  _T_690;
  wire  _T_691;
  wire  _T_692;
  wire  signOut;
  wire [8:0] _T_695;
  wire [8:0] _T_696;
  wire [8:0] _T_697;
  wire [8:0] _T_701;
  wire [8:0] _T_702;
  wire [8:0] _T_703;
  wire [8:0] _T_706;
  wire [8:0] _T_707;
  wire [8:0] _T_708;
  wire [8:0] _T_711;
  wire [8:0] _T_712;
  wire [8:0] _T_713;
  wire [8:0] _T_716;
  wire [8:0] _T_717;
  wire [8:0] _T_720;
  wire [8:0] _T_721;
  wire [8:0] _T_724;
  wire [8:0] _T_725;
  wire [8:0] _T_728;
  wire [8:0] expOut;
  wire  _T_729;
  wire  _T_730;
  wire [22:0] _T_734;
  wire [22:0] _T_735;
  wire [22:0] _T_739;
  wire [22:0] fractOut;
  wire [9:0] _T_740;
  wire [32:0] _T_741;
  wire [1:0] _T_743;
  wire [1:0] _T_744;
  wire [2:0] _T_745;
  wire [4:0] _T_746;
  assign io_out = _T_741;
  assign io_exceptionFlags = _T_746;
  assign isZeroA = io_fromPreMul_highExpA == 3'h0;
  assign _T_43 = io_fromPreMul_highExpA[2:1];
  assign isSpecialA = _T_43 == 2'h3;
  assign _T_45 = io_fromPreMul_highExpA[0];
  assign _T_47 = _T_45 == 1'h0;
  assign isInfA = isSpecialA & _T_47;
  assign isNaNA = isSpecialA & _T_45;
  assign _T_50 = io_fromPreMul_isNaN_isQuietNaNA == 1'h0;
  assign isSigNaNA = isNaNA & _T_50;
  assign isZeroB = io_fromPreMul_highExpB == 3'h0;
  assign _T_52 = io_fromPreMul_highExpB[2:1];
  assign isSpecialB = _T_52 == 2'h3;
  assign _T_54 = io_fromPreMul_highExpB[0];
  assign _T_56 = _T_54 == 1'h0;
  assign isInfB = isSpecialB & _T_56;
  assign isNaNB = isSpecialB & _T_54;
  assign _T_59 = io_fromPreMul_isNaN_isQuietNaNB == 1'h0;
  assign isSigNaNB = isNaNB & _T_59;
  assign isZeroC = io_fromPreMul_highExpC == 3'h0;
  assign _T_61 = io_fromPreMul_highExpC[2:1];
  assign isSpecialC = _T_61 == 2'h3;
  assign _T_63 = io_fromPreMul_highExpC[0];
  assign _T_65 = _T_63 == 1'h0;
  assign isInfC = isSpecialC & _T_65;
  assign isNaNC = isSpecialC & _T_63;
  assign _T_68 = io_fromPreMul_isNaN_isQuietNaNC == 1'h0;
  assign isSigNaNC = isNaNC & _T_68;
  assign roundingMode_nearest_even = io_fromPreMul_roundingMode == 2'h0;
  assign roundingMode_min = io_fromPreMul_roundingMode == 2'h2;
  assign roundingMode_max = io_fromPreMul_roundingMode == 2'h3;
  assign doSubMags = io_fromPreMul_signProd ^ io_fromPreMul_opSignC;
  assign _T_71 = io_mulAddResult[48];
  assign _T_73 = io_fromPreMul_highAlignedNegSigC + 26'h1;
  assign _T_74 = _T_73[25:0];
  assign _T_75 = _T_71 ? _T_74 : io_fromPreMul_highAlignedNegSigC;
  assign _T_76 = io_mulAddResult[47:0];
  assign _T_77 = {_T_75,_T_76};
  assign sigSum = {_T_77,io_fromPreMul_bit0AlignedNegSigC};
  assign _T_79 = sigSum[50:1];
  assign _GEN_0 = {{1'd0}, _T_79};
  assign _T_82 = _GEN_0 << 1;
  assign _T_83 = _GEN_0 ^ _T_82;
  assign _T_85 = _T_83[49:0];
  assign _T_86 = _T_85[49:32];
  assign _T_87 = _T_85[31:0];
  assign _T_89 = _T_86 != 18'h0;
  assign _T_90 = _T_86[17:16];
  assign _T_91 = _T_86[15:0];
  assign _T_93 = _T_90 != 2'h0;
  assign _T_94 = _T_90[1];
  assign _T_95 = _T_91[15:8];
  assign _T_96 = _T_91[7:0];
  assign _T_98 = _T_95 != 8'h0;
  assign _T_99 = _T_95[7:4];
  assign _T_100 = _T_95[3:0];
  assign _T_102 = _T_99 != 4'h0;
  assign _T_103 = _T_99[3];
  assign _T_105 = _T_99[2];
  assign _T_107 = _T_99[1];
  assign _T_109 = _T_105 ? 2'h2 : {{1'd0}, _T_107};
  assign _T_110 = _T_103 ? 2'h3 : _T_109;
  assign _T_111 = _T_100[3];
  assign _T_113 = _T_100[2];
  assign _T_115 = _T_100[1];
  assign _T_117 = _T_113 ? 2'h2 : {{1'd0}, _T_115};
  assign _T_118 = _T_111 ? 2'h3 : _T_117;
  assign _T_119 = _T_102 ? _T_110 : _T_118;
  assign _T_120 = {_T_102,_T_119};
  assign _T_121 = _T_96[7:4];
  assign _T_122 = _T_96[3:0];
  assign _T_124 = _T_121 != 4'h0;
  assign _T_125 = _T_121[3];
  assign _T_127 = _T_121[2];
  assign _T_129 = _T_121[1];
  assign _T_131 = _T_127 ? 2'h2 : {{1'd0}, _T_129};
  assign _T_132 = _T_125 ? 2'h3 : _T_131;
  assign _T_133 = _T_122[3];
  assign _T_135 = _T_122[2];
  assign _T_137 = _T_122[1];
  assign _T_139 = _T_135 ? 2'h2 : {{1'd0}, _T_137};
  assign _T_140 = _T_133 ? 2'h3 : _T_139;
  assign _T_141 = _T_124 ? _T_132 : _T_140;
  assign _T_142 = {_T_124,_T_141};
  assign _T_143 = _T_98 ? _T_120 : _T_142;
  assign _T_144 = {_T_98,_T_143};
  assign _T_146 = _T_93 ? {{3'd0}, _T_94} : _T_144;
  assign _T_147 = {_T_93,_T_146};
  assign _T_148 = _T_87[31:16];
  assign _T_149 = _T_87[15:0];
  assign _T_151 = _T_148 != 16'h0;
  assign _T_152 = _T_148[15:8];
  assign _T_153 = _T_148[7:0];
  assign _T_155 = _T_152 != 8'h0;
  assign _T_156 = _T_152[7:4];
  assign _T_157 = _T_152[3:0];
  assign _T_159 = _T_156 != 4'h0;
  assign _T_160 = _T_156[3];
  assign _T_162 = _T_156[2];
  assign _T_164 = _T_156[1];
  assign _T_166 = _T_162 ? 2'h2 : {{1'd0}, _T_164};
  assign _T_167 = _T_160 ? 2'h3 : _T_166;
  assign _T_168 = _T_157[3];
  assign _T_170 = _T_157[2];
  assign _T_172 = _T_157[1];
  assign _T_174 = _T_170 ? 2'h2 : {{1'd0}, _T_172};
  assign _T_175 = _T_168 ? 2'h3 : _T_174;
  assign _T_176 = _T_159 ? _T_167 : _T_175;
  assign _T_177 = {_T_159,_T_176};
  assign _T_178 = _T_153[7:4];
  assign _T_179 = _T_153[3:0];
  assign _T_181 = _T_178 != 4'h0;
  assign _T_182 = _T_178[3];
  assign _T_184 = _T_178[2];
  assign _T_186 = _T_178[1];
  assign _T_188 = _T_184 ? 2'h2 : {{1'd0}, _T_186};
  assign _T_189 = _T_182 ? 2'h3 : _T_188;
  assign _T_190 = _T_179[3];
  assign _T_192 = _T_179[2];
  assign _T_194 = _T_179[1];
  assign _T_196 = _T_192 ? 2'h2 : {{1'd0}, _T_194};
  assign _T_197 = _T_190 ? 2'h3 : _T_196;
  assign _T_198 = _T_181 ? _T_189 : _T_197;
  assign _T_199 = {_T_181,_T_198};
  assign _T_200 = _T_155 ? _T_177 : _T_199;
  assign _T_201 = {_T_155,_T_200};
  assign _T_202 = _T_149[15:8];
  assign _T_203 = _T_149[7:0];
  assign _T_205 = _T_202 != 8'h0;
  assign _T_206 = _T_202[7:4];
  assign _T_207 = _T_202[3:0];
  assign _T_209 = _T_206 != 4'h0;
  assign _T_210 = _T_206[3];
  assign _T_212 = _T_206[2];
  assign _T_214 = _T_206[1];
  assign _T_216 = _T_212 ? 2'h2 : {{1'd0}, _T_214};
  assign _T_217 = _T_210 ? 2'h3 : _T_216;
  assign _T_218 = _T_207[3];
  assign _T_220 = _T_207[2];
  assign _T_222 = _T_207[1];
  assign _T_224 = _T_220 ? 2'h2 : {{1'd0}, _T_222};
  assign _T_225 = _T_218 ? 2'h3 : _T_224;
  assign _T_226 = _T_209 ? _T_217 : _T_225;
  assign _T_227 = {_T_209,_T_226};
  assign _T_228 = _T_203[7:4];
  assign _T_229 = _T_203[3:0];
  assign _T_231 = _T_228 != 4'h0;
  assign _T_232 = _T_228[3];
  assign _T_234 = _T_228[2];
  assign _T_236 = _T_228[1];
  assign _T_238 = _T_234 ? 2'h2 : {{1'd0}, _T_236};
  assign _T_239 = _T_232 ? 2'h3 : _T_238;
  assign _T_240 = _T_229[3];
  assign _T_242 = _T_229[2];
  assign _T_244 = _T_229[1];
  assign _T_246 = _T_242 ? 2'h2 : {{1'd0}, _T_244};
  assign _T_247 = _T_240 ? 2'h3 : _T_246;
  assign _T_248 = _T_231 ? _T_239 : _T_247;
  assign _T_249 = {_T_231,_T_248};
  assign _T_250 = _T_205 ? _T_227 : _T_249;
  assign _T_251 = {_T_205,_T_250};
  assign _T_252 = _T_151 ? _T_201 : _T_251;
  assign _T_253 = {_T_151,_T_252};
  assign _T_254 = _T_89 ? _T_147 : _T_253;
  assign _T_255 = {_T_89,_T_254};
  assign _GEN_2 = {{1'd0}, _T_255};
  assign _T_256 = 7'h49 - _GEN_2;
  assign estNormNeg_dist = _T_256[6:0];
  assign _T_257 = sigSum[33:18];
  assign _T_259 = _T_257 != 16'h0;
  assign _T_260 = sigSum[17:0];
  assign _T_262 = _T_260 != 18'h0;
  assign firstReduceSigSum = {_T_259,_T_262};
  assign complSigSum = ~ sigSum;
  assign _T_263 = complSigSum[33:18];
  assign _T_265 = _T_263 != 16'h0;
  assign _T_266 = complSigSum[17:0];
  assign _T_268 = _T_266 != 18'h0;
  assign firstReduceComplSigSum = {_T_265,_T_268};
  assign _T_269 = io_fromPreMul_CAlignDist_0 | doSubMags;
  assign _T_271 = io_fromPreMul_CAlignDist - 7'h1;
  assign _T_272 = _T_271[6:0];
  assign _T_273 = _T_272[4:0];
  assign CDom_estNormDist = _T_269 ? io_fromPreMul_CAlignDist : {{2'd0}, _T_273};
  assign _T_275 = doSubMags == 1'h0;
  assign _T_276 = CDom_estNormDist[4];
  assign _T_278 = _T_276 == 1'h0;
  assign _T_279 = _T_275 & _T_278;
  assign _T_280 = sigSum[74:34];
  assign _T_282 = firstReduceSigSum != 2'h0;
  assign _T_283 = {_T_280,_T_282};
  assign _T_285 = _T_279 ? _T_283 : 42'h0;
  assign _T_289 = _T_275 & _T_276;
  assign _T_290 = sigSum[58:18];
  assign _T_291 = firstReduceSigSum[0];
  assign _T_292 = {_T_290,_T_291};
  assign _T_294 = _T_289 ? _T_292 : 42'h0;
  assign _T_295 = _T_285 | _T_294;
  assign _T_299 = doSubMags & _T_278;
  assign _T_300 = complSigSum[74:34];
  assign _T_302 = firstReduceComplSigSum != 2'h0;
  assign _T_303 = {_T_300,_T_302};
  assign _T_305 = _T_299 ? _T_303 : 42'h0;
  assign _T_306 = _T_295 | _T_305;
  assign _T_308 = doSubMags & _T_276;
  assign _T_309 = complSigSum[58:18];
  assign _T_310 = firstReduceComplSigSum[0];
  assign _T_311 = {_T_309,_T_310};
  assign _T_313 = _T_308 ? _T_311 : 42'h0;
  assign CDom_firstNormAbsSigSum = _T_306 | _T_313;
  assign _T_314 = sigSum[50:18];
  assign _T_317 = _T_310 == 1'h0;
  assign _T_319 = doSubMags ? _T_317 : _T_291;
  assign _T_320 = {_T_314,_T_319};
  assign _T_321 = sigSum[42:1];
  assign _T_322 = estNormNeg_dist[5];
  assign _T_323 = estNormNeg_dist[4];
  assign _T_324 = sigSum[26:1];
  assign _T_328 = doSubMags ? 16'hffff : 16'h0;
  assign _T_329 = {_T_324,_T_328};
  assign _T_330 = _T_323 ? _T_329 : _T_321;
  assign _T_332 = sigSum[10:1];
  assign _T_336 = doSubMags ? 32'hffffffff : 32'h0;
  assign _T_337 = {_T_332,_T_336};
  assign _T_338 = _T_323 ? {{8'd0}, _T_320} : _T_337;
  assign notCDom_pos_firstNormAbsSigSum = _T_322 ? _T_330 : _T_338;
  assign _T_339 = complSigSum[49:18];
  assign _T_341 = {_T_339,_T_310};
  assign _T_342 = complSigSum[42:1];
  assign _T_345 = complSigSum[27:1];
  assign _GEN_3 = {{16'd0}, _T_345};
  assign _T_346 = _GEN_3 << 16;
  assign _T_347 = _T_323 ? _T_346 : {{1'd0}, _T_342};
  assign _T_349 = complSigSum[11:1];
  assign _GEN_4 = {{32'd0}, _T_349};
  assign _T_350 = _GEN_4 << 32;
  assign _T_351 = _T_323 ? {{10'd0}, _T_341} : _T_350;
  assign notCDom_neg_cFirstNormAbsSigSum = _T_322 ? _T_347 : _T_351;
  assign notCDom_signSigSum = sigSum[51];
  assign _T_353 = isZeroC == 1'h0;
  assign _T_354 = doSubMags & _T_353;
  assign doNegSignSum = io_fromPreMul_isCDominant ? _T_354 : notCDom_signSigSum;
  assign estNormDist = io_fromPreMul_isCDominant ? CDom_estNormDist : estNormNeg_dist;
  assign _T_356 = io_fromPreMul_isCDominant ? {{1'd0}, CDom_firstNormAbsSigSum} : notCDom_neg_cFirstNormAbsSigSum;
  assign _T_357 = io_fromPreMul_isCDominant ? CDom_firstNormAbsSigSum : notCDom_pos_firstNormAbsSigSum;
  assign cFirstNormAbsSigSum = notCDom_signSigSum ? _T_356 : {{1'd0}, _T_357};
  assign _T_359 = io_fromPreMul_isCDominant == 1'h0;
  assign _T_361 = notCDom_signSigSum == 1'h0;
  assign _T_362 = _T_359 & _T_361;
  assign doIncrSig = _T_362 & doSubMags;
  assign estNormDist_5 = estNormDist[3:0];
  assign normTo2ShiftDist = ~ estNormDist_5;
  assign _T_364 = $signed(17'sh10000) >>> normTo2ShiftDist;
  assign _T_365 = _T_364[15:1];
  assign _T_366 = _T_365[7:0];
  assign _T_371 = _T_366[7:4];
  assign _T_372 = {{4'd0}, _T_371};
  assign _T_373 = _T_366[3:0];
  assign _GEN_5 = {{4'd0}, _T_373};
  assign _T_374 = _GEN_5 << 4;
  assign _T_376 = _T_374 & 8'hf0;
  assign _T_377 = _T_372 | _T_376;
  assign _T_381 = _T_377[7:2];
  assign _GEN_6 = {{2'd0}, _T_381};
  assign _T_382 = _GEN_6 & 8'h33;
  assign _T_383 = _T_377[5:0];
  assign _GEN_7 = {{2'd0}, _T_383};
  assign _T_384 = _GEN_7 << 2;
  assign _T_386 = _T_384 & 8'hcc;
  assign _T_387 = _T_382 | _T_386;
  assign _T_391 = _T_387[7:1];
  assign _GEN_8 = {{1'd0}, _T_391};
  assign _T_392 = _GEN_8 & 8'h55;
  assign _T_393 = _T_387[6:0];
  assign _GEN_9 = {{1'd0}, _T_393};
  assign _T_394 = _GEN_9 << 1;
  assign _T_396 = _T_394 & 8'haa;
  assign _T_397 = _T_392 | _T_396;
  assign _T_398 = _T_365[14:8];
  assign _T_399 = _T_398[3:0];
  assign _T_400 = _T_399[1:0];
  assign _T_401 = _T_400[0];
  assign _T_402 = _T_400[1];
  assign _T_403 = {_T_401,_T_402};
  assign _T_404 = _T_399[3:2];
  assign _T_405 = _T_404[0];
  assign _T_406 = _T_404[1];
  assign _T_407 = {_T_405,_T_406};
  assign _T_408 = {_T_403,_T_407};
  assign _T_409 = _T_398[6:4];
  assign _T_410 = _T_409[1:0];
  assign _T_411 = _T_410[0];
  assign _T_412 = _T_410[1];
  assign _T_413 = {_T_411,_T_412};
  assign _T_414 = _T_409[2];
  assign _T_415 = {_T_413,_T_414};
  assign _T_416 = {_T_408,_T_415};
  assign _T_417 = {_T_397,_T_416};
  assign absSigSumExtraMask = {_T_417,1'h1};
  assign _T_419 = cFirstNormAbsSigSum[42:1];
  assign _T_420 = _T_419 >> normTo2ShiftDist;
  assign _T_421 = cFirstNormAbsSigSum[15:0];
  assign _T_422 = ~ _T_421;
  assign _T_423 = _T_422 & absSigSumExtraMask;
  assign _T_425 = _T_423 == 16'h0;
  assign _T_427 = _T_421 & absSigSumExtraMask;
  assign _T_429 = _T_427 != 16'h0;
  assign _T_430 = doIncrSig ? _T_425 : _T_429;
  assign _T_431 = {_T_420,_T_430};
  assign sigX3 = _T_431[27:0];
  assign _T_432 = sigX3[27:26];
  assign sigX3Shift1 = _T_432 == 2'h0;
  assign _GEN_10 = {{4'd0}, estNormDist};
  assign _T_434 = io_fromPreMul_sExpSum - _GEN_10;
  assign sExpX3 = _T_434[10:0];
  assign _T_435 = sigX3[27:25];
  assign isZeroY = _T_435 == 3'h0;
  assign _T_437 = io_fromPreMul_signProd ^ doNegSignSum;
  assign signY = isZeroY ? roundingMode_min : _T_437;
  assign sExpX3_13 = sExpX3[9:0];
  assign _T_438 = sExpX3[10];
  assign _T_442 = _T_438 ? 27'h7ffffff : 27'h0;
  assign _T_443 = ~ sExpX3_13;
  assign _T_444 = _T_443[9];
  assign _T_445 = _T_443[8:0];
  assign _T_446 = _T_445[8];
  assign _T_447 = _T_445[7:0];
  assign _T_448 = _T_447[7];
  assign _T_449 = _T_447[6:0];
  assign _T_450 = _T_449[6];
  assign _T_451 = _T_449[5:0];
  assign _T_454 = $signed(65'sh10000000000000000) >>> _T_451;
  assign _T_455 = _T_454[63:43];
  assign _T_456 = _T_455[15:0];
  assign _T_461 = _T_456[15:8];
  assign _T_462 = {{8'd0}, _T_461};
  assign _T_463 = _T_456[7:0];
  assign _GEN_11 = {{8'd0}, _T_463};
  assign _T_464 = _GEN_11 << 8;
  assign _T_466 = _T_464 & 16'hff00;
  assign _T_467 = _T_462 | _T_466;
  assign _T_471 = _T_467[15:4];
  assign _GEN_12 = {{4'd0}, _T_471};
  assign _T_472 = _GEN_12 & 16'hf0f;
  assign _T_473 = _T_467[11:0];
  assign _GEN_13 = {{4'd0}, _T_473};
  assign _T_474 = _GEN_13 << 4;
  assign _T_476 = _T_474 & 16'hf0f0;
  assign _T_477 = _T_472 | _T_476;
  assign _T_481 = _T_477[15:2];
  assign _GEN_14 = {{2'd0}, _T_481};
  assign _T_482 = _GEN_14 & 16'h3333;
  assign _T_483 = _T_477[13:0];
  assign _GEN_15 = {{2'd0}, _T_483};
  assign _T_484 = _GEN_15 << 2;
  assign _T_486 = _T_484 & 16'hcccc;
  assign _T_487 = _T_482 | _T_486;
  assign _T_491 = _T_487[15:1];
  assign _GEN_16 = {{1'd0}, _T_491};
  assign _T_492 = _GEN_16 & 16'h5555;
  assign _T_493 = _T_487[14:0];
  assign _GEN_17 = {{1'd0}, _T_493};
  assign _T_494 = _GEN_17 << 1;
  assign _T_496 = _T_494 & 16'haaaa;
  assign _T_497 = _T_492 | _T_496;
  assign _T_498 = _T_455[20:16];
  assign _T_499 = _T_498[3:0];
  assign _T_500 = _T_499[1:0];
  assign _T_501 = _T_500[0];
  assign _T_502 = _T_500[1];
  assign _T_503 = {_T_501,_T_502};
  assign _T_504 = _T_499[3:2];
  assign _T_505 = _T_504[0];
  assign _T_506 = _T_504[1];
  assign _T_507 = {_T_505,_T_506};
  assign _T_508 = {_T_503,_T_507};
  assign _T_509 = _T_498[4];
  assign _T_510 = {_T_508,_T_509};
  assign _T_511 = {_T_497,_T_510};
  assign _T_512 = ~ _T_511;
  assign _T_513 = _T_450 ? 21'h0 : _T_512;
  assign _T_514 = ~ _T_513;
  assign _T_516 = {_T_514,4'hf};
  assign _T_521 = _T_454[3:0];
  assign _T_522 = _T_521[1:0];
  assign _T_523 = _T_522[0];
  assign _T_524 = _T_522[1];
  assign _T_525 = {_T_523,_T_524};
  assign _T_526 = _T_521[3:2];
  assign _T_527 = _T_526[0];
  assign _T_528 = _T_526[1];
  assign _T_529 = {_T_527,_T_528};
  assign _T_530 = {_T_525,_T_529};
  assign _T_532 = _T_450 ? _T_530 : 4'h0;
  assign _T_533 = _T_448 ? _T_516 : {{21'd0}, _T_532};
  assign _T_535 = _T_446 ? _T_533 : 25'h0;
  assign _T_537 = _T_444 ? _T_535 : 25'h0;
  assign _T_538 = sigX3[26];
  assign _GEN_18 = {{24'd0}, _T_538};
  assign _T_539 = _T_537 | _GEN_18;
  assign _T_541 = {_T_539,2'h3};
  assign roundMask = _T_442 | _T_541;
  assign _T_542 = roundMask[26:1];
  assign _T_543 = ~ _T_542;
  assign _GEN_19 = {{1'd0}, _T_543};
  assign roundPosMask = _GEN_19 & roundMask;
  assign _GEN_20 = {{1'd0}, roundPosMask};
  assign _T_544 = sigX3 & _GEN_20;
  assign roundPosBit = _T_544 != 28'h0;
  assign _GEN_21 = {{2'd0}, _T_542};
  assign _T_547 = sigX3 & _GEN_21;
  assign anyRoundExtra = _T_547 != 28'h0;
  assign _T_549 = ~ sigX3;
  assign _T_551 = _T_549 & _GEN_21;
  assign allRoundExtra = _T_551 == 28'h0;
  assign anyRound = roundPosBit | anyRoundExtra;
  assign allRound = roundPosBit & allRoundExtra;
  assign roundDirectUp = signY ? roundingMode_min : roundingMode_max;
  assign _T_554 = doIncrSig == 1'h0;
  assign _T_555 = _T_554 & roundingMode_nearest_even;
  assign _T_556 = _T_555 & roundPosBit;
  assign _T_557 = _T_556 & anyRoundExtra;
  assign _T_560 = _T_554 & roundDirectUp;
  assign _T_561 = _T_560 & anyRound;
  assign _T_562 = _T_557 | _T_561;
  assign _T_563 = doIncrSig & allRound;
  assign _T_564 = _T_562 | _T_563;
  assign _T_565 = doIncrSig & roundingMode_nearest_even;
  assign _T_566 = _T_565 & roundPosBit;
  assign _T_567 = _T_564 | _T_566;
  assign _T_568 = doIncrSig & roundDirectUp;
  assign roundUp = _T_567 | _T_568;
  assign _T_572 = roundPosBit == 1'h0;
  assign _T_573 = roundingMode_nearest_even & _T_572;
  assign _T_574 = _T_573 & allRoundExtra;
  assign _T_575 = roundingMode_nearest_even & roundPosBit;
  assign _T_577 = anyRoundExtra == 1'h0;
  assign _T_578 = _T_575 & _T_577;
  assign roundEven = doIncrSig ? _T_574 : _T_578;
  assign _T_580 = allRound == 1'h0;
  assign inexactY = doIncrSig ? _T_580 : anyRound;
  assign _GEN_23 = {{1'd0}, roundMask};
  assign _T_581 = sigX3 | _GEN_23;
  assign _T_582 = _T_581[27:2];
  assign _T_584 = _T_582 + 26'h1;
  assign _T_585 = _T_584[25:0];
  assign _T_587 = roundUp == 1'h0;
  assign _T_589 = roundEven == 1'h0;
  assign _T_590 = _T_587 & _T_589;
  assign _T_591 = ~ roundMask;
  assign _GEN_24 = {{1'd0}, _T_591};
  assign _T_592 = sigX3 & _GEN_24;
  assign _T_593 = _T_592[27:2];
  assign _T_595 = _T_590 ? _T_593 : 26'h0;
  assign _T_597 = roundUp ? _T_585 : 26'h0;
  assign _T_598 = _T_595 | _T_597;
  assign _T_601 = _T_585 & _T_543;
  assign _T_603 = roundEven ? _T_601 : 26'h0;
  assign sigY3 = _T_598 | _T_603;
  assign _T_604 = sigY3[25];
  assign _T_606 = sExpX3 + 11'h1;
  assign _T_607 = _T_606[10:0];
  assign _T_609 = _T_604 ? _T_607 : 11'h0;
  assign _T_610 = sigY3[24];
  assign _T_612 = _T_610 ? sExpX3 : 11'h0;
  assign _T_613 = _T_609 | _T_612;
  assign _T_614 = sigY3[25:24];
  assign _T_616 = _T_614 == 2'h0;
  assign _T_618 = sExpX3 - 11'h1;
  assign _T_619 = _T_618[10:0];
  assign _T_621 = _T_616 ? _T_619 : 11'h0;
  assign sExpY = _T_613 | _T_621;
  assign expY = sExpY[8:0];
  assign _T_622 = sigY3[22:0];
  assign _T_623 = sigY3[23:1];
  assign fractY = sigX3Shift1 ? _T_622 : _T_623;
  assign _T_624 = sExpY[9:7];
  assign overflowY = _T_624 == 3'h3;
  assign _T_627 = isZeroY == 1'h0;
  assign _T_628 = sExpY[9];
  assign _T_631 = expY < 9'h6b;
  assign _T_632 = _T_628 | _T_631;
  assign totalUnderflowY = _T_627 & _T_632;
  assign _T_636 = sigX3Shift1 ? 8'h82 : 8'h81;
  assign _GEN_25 = {{2'd0}, _T_636};
  assign _T_637 = sExpX3_13 <= _GEN_25;
  assign _T_638 = _T_438 | _T_637;
  assign underflowY = inexactY & _T_638;
  assign _T_639 = roundingMode_min & signY;
  assign _T_641 = signY == 1'h0;
  assign _T_642 = roundingMode_max & _T_641;
  assign roundMagUp = _T_639 | _T_642;
  assign overflowY_roundMagUp = roundingMode_nearest_even | roundMagUp;
  assign mulSpecial = isSpecialA | isSpecialB;
  assign addSpecial = mulSpecial | isSpecialC;
  assign notSpecial_addZeros = io_fromPreMul_isZeroProd & isZeroC;
  assign _T_644 = addSpecial == 1'h0;
  assign _T_646 = notSpecial_addZeros == 1'h0;
  assign commonCase = _T_644 & _T_646;
  assign _T_647 = isInfA & isZeroB;
  assign _T_648 = isZeroA & isInfB;
  assign _T_649 = _T_647 | _T_648;
  assign _T_651 = isNaNA == 1'h0;
  assign _T_653 = isNaNB == 1'h0;
  assign _T_654 = _T_651 & _T_653;
  assign _T_655 = isInfA | isInfB;
  assign _T_656 = _T_654 & _T_655;
  assign _T_657 = _T_656 & isInfC;
  assign _T_658 = _T_657 & doSubMags;
  assign notSigNaN_invalid = _T_649 | _T_658;
  assign _T_659 = isSigNaNA | isSigNaNB;
  assign _T_660 = _T_659 | isSigNaNC;
  assign invalid = _T_660 | notSigNaN_invalid;
  assign overflow = commonCase & overflowY;
  assign underflow = commonCase & underflowY;
  assign _T_661 = commonCase & inexactY;
  assign inexact = overflow | _T_661;
  assign _T_662 = notSpecial_addZeros | isZeroY;
  assign notSpecial_isZeroOut = _T_662 | totalUnderflowY;
  assign _T_663 = commonCase & totalUnderflowY;
  assign pegMinFiniteMagOut = _T_663 & roundMagUp;
  assign _T_665 = overflowY_roundMagUp == 1'h0;
  assign pegMaxFiniteMagOut = overflow & _T_665;
  assign _T_667 = _T_655 | isInfC;
  assign _T_668 = overflow & overflowY_roundMagUp;
  assign notNaN_isInfOut = _T_667 | _T_668;
  assign _T_669 = isNaNA | isNaNB;
  assign _T_670 = _T_669 | isNaNC;
  assign isNaNOut = _T_670 | notSigNaN_invalid;
  assign _T_673 = _T_275 & io_fromPreMul_opSignC;
  assign _T_675 = isSpecialC == 1'h0;
  assign _T_676 = mulSpecial & _T_675;
  assign _T_677 = _T_676 & io_fromPreMul_signProd;
  assign _T_678 = _T_673 | _T_677;
  assign _T_680 = mulSpecial == 1'h0;
  assign _T_681 = _T_680 & isSpecialC;
  assign _T_682 = _T_681 & io_fromPreMul_opSignC;
  assign _T_683 = _T_678 | _T_682;
  assign _T_686 = _T_680 & notSpecial_addZeros;
  assign _T_687 = _T_686 & doSubMags;
  assign _T_688 = _T_687 & roundingMode_min;
  assign uncommonCaseSignOut = _T_683 | _T_688;
  assign _T_690 = isNaNOut == 1'h0;
  assign _T_691 = _T_690 & uncommonCaseSignOut;
  assign _T_692 = commonCase & signY;
  assign signOut = _T_691 | _T_692;
  assign _T_695 = notSpecial_isZeroOut ? 9'h1c0 : 9'h0;
  assign _T_696 = ~ _T_695;
  assign _T_697 = expY & _T_696;
  assign _T_701 = pegMinFiniteMagOut ? 9'h194 : 9'h0;
  assign _T_702 = ~ _T_701;
  assign _T_703 = _T_697 & _T_702;
  assign _T_706 = pegMaxFiniteMagOut ? 9'h80 : 9'h0;
  assign _T_707 = ~ _T_706;
  assign _T_708 = _T_703 & _T_707;
  assign _T_711 = notNaN_isInfOut ? 9'h40 : 9'h0;
  assign _T_712 = ~ _T_711;
  assign _T_713 = _T_708 & _T_712;
  assign _T_716 = pegMinFiniteMagOut ? 9'h6b : 9'h0;
  assign _T_717 = _T_713 | _T_716;
  assign _T_720 = pegMaxFiniteMagOut ? 9'h17f : 9'h0;
  assign _T_721 = _T_717 | _T_720;
  assign _T_724 = notNaN_isInfOut ? 9'h180 : 9'h0;
  assign _T_725 = _T_721 | _T_724;
  assign _T_728 = isNaNOut ? 9'h1c0 : 9'h0;
  assign expOut = _T_725 | _T_728;
  assign _T_729 = totalUnderflowY & roundMagUp;
  assign _T_730 = _T_729 | isNaNOut;
  assign _T_734 = isNaNOut ? 23'h400000 : 23'h0;
  assign _T_735 = _T_730 ? _T_734 : fractY;
  assign _T_739 = pegMaxFiniteMagOut ? 23'h7fffff : 23'h0;
  assign fractOut = _T_735 | _T_739;
  assign _T_740 = {signOut,expOut};
  assign _T_741 = {_T_740,fractOut};
  assign _T_743 = {underflow,inexact};
  assign _T_744 = {invalid,1'h0};
  assign _T_745 = {_T_744,overflow};
  assign _T_746 = {_T_745,_T_743};
endmodule