
*** Running vivado
    with args -log FifoTDL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FifoTDL.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source FifoTDL.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.117 ; gain = 76.000 ; free physical = 1149 ; free virtual = 9024
INFO: [Synth 8-638] synthesizing module 'FifoTDL' [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/FifoTDL/synth/FifoTDL.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'FifoTDL' (25#1) [/home/arkady/Documents/Vivado Projects/TDCTwoStage/TDCTwoStage.srcs/sources_1/ip/FifoTDL/synth/FifoTDL.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1399.289 ; gain = 288.172 ; free physical = 1650 ; free virtual = 9537
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1399.289 ; gain = 288.172 ; free physical = 1657 ; free virtual = 9544
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1638.391 ; gain = 0.000 ; free physical = 1301 ; free virtual = 9206
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.391 ; gain = 527.273 ; free physical = 1393 ; free virtual = 9293
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.391 ; gain = 527.273 ; free physical = 1393 ; free virtual = 9293
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.391 ; gain = 527.273 ; free physical = 1391 ; free virtual = 9294
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.391 ; gain = 527.273 ; free physical = 1377 ; free virtual = 9286
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1638.391 ; gain = 527.273 ; free physical = 1367 ; free virtual = 9277
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1649.391 ; gain = 538.273 ; free physical = 1360 ; free virtual = 9240
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1659.406 ; gain = 548.289 ; free physical = 1359 ; free virtual = 9239
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |     8|
|3     |LUT3     |     3|
|4     |LUT4     |     5|
|5     |LUT5     |     2|
|6     |LUT6     |     3|
|7     |RAMB18E1 |     1|
|8     |FDCE     |    14|
|9     |FDPE     |    21|
|10    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1669.422 ; gain = 558.305 ; free physical = 1358 ; free virtual = 9239
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1674.422 ; gain = 583.891 ; free physical = 1375 ; free virtual = 9256
