# do state_mealy.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:52 on Apr 18,2025
# vlog -work work state_mealy.vo 
# -- Compiling module state_mealy
# 
# Top level modules:
# 	state_mealy
# End time: 14:55:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:52 on Apr 18,2025
# vlog -work work Waveform_mealy.vwf.vt 
# -- Compiling module state_mealy_vlg_vec_tst
# 
# Top level modules:
# 	state_mealy_vlg_vec_tst
# End time: 14:55:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.state_mealy_vlg_vec_tst 
# Start time: 14:55:52 on Apr 18,2025
# Loading work.state_mealy_vlg_vec_tst
# Loading work.state_mealy
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : Waveform_mealy.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /state_mealy_vlg_vec_tst
# End time: 14:55:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
