# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name e_in_imag_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_7 \
    op interface \
    ports { e_in_imag_V_7_address0 { O 2 vector } e_in_imag_V_7_ce0 { O 1 bit } e_in_imag_V_7_we0 { O 1 bit } e_in_imag_V_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name e_in_imag_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_6 \
    op interface \
    ports { e_in_imag_V_6_address0 { O 2 vector } e_in_imag_V_6_ce0 { O 1 bit } e_in_imag_V_6_we0 { O 1 bit } e_in_imag_V_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name e_in_imag_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_5 \
    op interface \
    ports { e_in_imag_V_5_address0 { O 2 vector } e_in_imag_V_5_ce0 { O 1 bit } e_in_imag_V_5_we0 { O 1 bit } e_in_imag_V_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name e_in_imag_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_4 \
    op interface \
    ports { e_in_imag_V_4_address0 { O 2 vector } e_in_imag_V_4_ce0 { O 1 bit } e_in_imag_V_4_we0 { O 1 bit } e_in_imag_V_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name e_in_imag_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_3 \
    op interface \
    ports { e_in_imag_V_3_address0 { O 2 vector } e_in_imag_V_3_ce0 { O 1 bit } e_in_imag_V_3_we0 { O 1 bit } e_in_imag_V_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name e_in_imag_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_2 \
    op interface \
    ports { e_in_imag_V_2_address0 { O 2 vector } e_in_imag_V_2_ce0 { O 1 bit } e_in_imag_V_2_we0 { O 1 bit } e_in_imag_V_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name e_in_imag_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V_1 \
    op interface \
    ports { e_in_imag_V_1_address0 { O 2 vector } e_in_imag_V_1_ce0 { O 1 bit } e_in_imag_V_1_we0 { O 1 bit } e_in_imag_V_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name e_in_imag_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_imag_V \
    op interface \
    ports { e_in_imag_V_address0 { O 2 vector } e_in_imag_V_ce0 { O 1 bit } e_in_imag_V_we0 { O 1 bit } e_in_imag_V_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_imag_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name e_in_real_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_7 \
    op interface \
    ports { e_in_real_V_7_address0 { O 2 vector } e_in_real_V_7_ce0 { O 1 bit } e_in_real_V_7_we0 { O 1 bit } e_in_real_V_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name e_in_real_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_6 \
    op interface \
    ports { e_in_real_V_6_address0 { O 2 vector } e_in_real_V_6_ce0 { O 1 bit } e_in_real_V_6_we0 { O 1 bit } e_in_real_V_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name e_in_real_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_5 \
    op interface \
    ports { e_in_real_V_5_address0 { O 2 vector } e_in_real_V_5_ce0 { O 1 bit } e_in_real_V_5_we0 { O 1 bit } e_in_real_V_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name e_in_real_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_4 \
    op interface \
    ports { e_in_real_V_4_address0 { O 2 vector } e_in_real_V_4_ce0 { O 1 bit } e_in_real_V_4_we0 { O 1 bit } e_in_real_V_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name e_in_real_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_3 \
    op interface \
    ports { e_in_real_V_3_address0 { O 2 vector } e_in_real_V_3_ce0 { O 1 bit } e_in_real_V_3_we0 { O 1 bit } e_in_real_V_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name e_in_real_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_2 \
    op interface \
    ports { e_in_real_V_2_address0 { O 2 vector } e_in_real_V_2_ce0 { O 1 bit } e_in_real_V_2_we0 { O 1 bit } e_in_real_V_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name e_in_real_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V_1 \
    op interface \
    ports { e_in_real_V_1_address0 { O 2 vector } e_in_real_V_1_ce0 { O 1 bit } e_in_real_V_1_we0 { O 1 bit } e_in_real_V_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name e_in_real_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename e_in_real_V \
    op interface \
    ports { e_in_real_V_address0 { O 2 vector } e_in_real_V_ce0 { O 1 bit } e_in_real_V_we0 { O 1 bit } e_in_real_V_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'e_in_real_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name in_real_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_0 \
    op interface \
    ports { in_real_0_address0 { O 3 vector } in_real_0_ce0 { O 1 bit } in_real_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name in_real_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_1 \
    op interface \
    ports { in_real_1_address0 { O 3 vector } in_real_1_ce0 { O 1 bit } in_real_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name in_real_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_2 \
    op interface \
    ports { in_real_2_address0 { O 3 vector } in_real_2_ce0 { O 1 bit } in_real_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name in_real_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_3 \
    op interface \
    ports { in_real_3_address0 { O 3 vector } in_real_3_ce0 { O 1 bit } in_real_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name in_real_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_4 \
    op interface \
    ports { in_real_4_address0 { O 3 vector } in_real_4_ce0 { O 1 bit } in_real_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name in_real_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_5 \
    op interface \
    ports { in_real_5_address0 { O 3 vector } in_real_5_ce0 { O 1 bit } in_real_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name in_real_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_6 \
    op interface \
    ports { in_real_6_address0 { O 3 vector } in_real_6_ce0 { O 1 bit } in_real_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name in_real_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_real_7 \
    op interface \
    ports { in_real_7_address0 { O 3 vector } in_real_7_ce0 { O 1 bit } in_real_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_real_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name in_imag_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_0 \
    op interface \
    ports { in_imag_0_address0 { O 3 vector } in_imag_0_ce0 { O 1 bit } in_imag_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name in_imag_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_1 \
    op interface \
    ports { in_imag_1_address0 { O 3 vector } in_imag_1_ce0 { O 1 bit } in_imag_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name in_imag_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_2 \
    op interface \
    ports { in_imag_2_address0 { O 3 vector } in_imag_2_ce0 { O 1 bit } in_imag_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name in_imag_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_3 \
    op interface \
    ports { in_imag_3_address0 { O 3 vector } in_imag_3_ce0 { O 1 bit } in_imag_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name in_imag_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_4 \
    op interface \
    ports { in_imag_4_address0 { O 3 vector } in_imag_4_ce0 { O 1 bit } in_imag_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name in_imag_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_5 \
    op interface \
    ports { in_imag_5_address0 { O 3 vector } in_imag_5_ce0 { O 1 bit } in_imag_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name in_imag_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_6 \
    op interface \
    ports { in_imag_6_address0 { O 3 vector } in_imag_6_ce0 { O 1 bit } in_imag_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name in_imag_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename in_imag_7 \
    op interface \
    ports { in_imag_7_address0 { O 3 vector } in_imag_7_ce0 { O 1 bit } in_imag_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'in_imag_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sr_fft_flow_control_loop_pipe_sequential_init_U
set CompName sr_fft_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sr_fft_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


