

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2'
================================================================
* Date:           Sat Sep 14 02:48:31 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   921709|   921709|  6.145 ms|  6.145 ms|  921603|  921603|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   921707|   921707|       111|          3|          1|  307200|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    9154|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    14|    1029|     931|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|     560|    -|
|Register         |        -|     -|    4328|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|    14|    5357|   10869|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_8_full_dsp_1_U3  |dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|  687|  711|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U4   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|  206|    0|
    |fpext_32ns_64_2_no_dsp_1_U2        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    |sitodp_32ns_64_5_no_dsp_1_U5       |sitodp_32ns_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    |sparsemux_9_3_64_1_1_U6            |sparsemux_9_3_64_1_1            |        0|   0|    0|   14|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14| 1029|  931|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mask_table_U  |edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2_mask_table_ROM_AUTO_1R  |        2|  0|   0|    0|    64|   52|     1|         3328|
    +--------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                                                            |        2|  0|   0|    0|    64|   52|     1|         3328|
    +--------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln10_1_fu_368_p2       |         +|   0|  0|    16|           9|           1|
    |add_ln10_fu_331_p2         |         +|   0|  0|    26|          19|           1|
    |add_ln13_fu_477_p2         |         +|   0|  0|    17|          10|           1|
    |add_ln15_1_fu_445_p2       |         +|   0|  0|    71|          64|          64|
    |add_ln15_2_fu_535_p2       |         +|   0|  0|    71|          64|          64|
    |add_ln15_3_fu_554_p2       |         +|   0|  0|    71|          64|          64|
    |add_ln15_fu_440_p2         |         +|   0|  0|    71|          64|          64|
    |add_ln18_fu_465_p2         |         +|   0|  0|    18|          11|           2|
    |add_ln36_fu_742_p2         |         +|   0|  0|    71|          64|          64|
    |add_ln486_fu_932_p2        |         +|   0|  0|    19|          12|          11|
    |empty_fu_402_p2            |         -|   0|  0|    27|          20|          20|
    |sub_ln71_fu_946_p2         |         -|   0|  0|    18|          10|          11|
    |and_ln19_1_fu_858_p2       |       and|   0|  0|     2|           1|           1|
    |and_ln19_fu_853_p2         |       and|   0|  0|     2|           1|           1|
    |and_ln24_fu_819_p2         |       and|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|     2|           1|           1|
    |ap_block_state112_io       |       and|   0|  0|     2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|     2|           1|           1|
    |xs_sig_3_fu_793_p2         |       and|   0|  0|    52|          52|          52|
    |xs_sign_2_fu_770_p2        |       and|   0|  0|     2|           1|           1|
    |icmp_ln10_fu_325_p2        |      icmp|   0|  0|    26|          19|          19|
    |icmp_ln13_fu_346_p2        |      icmp|   0|  0|    17|          10|          10|
    |icmp_ln18_fu_710_p2        |      icmp|   0|  0|    18|          11|          10|
    |icmp_ln19_1_fu_842_p2      |      icmp|   0|  0|    18|          11|           1|
    |icmp_ln19_fu_837_p2        |      icmp|   0|  0|    59|          52|           1|
    |icmp_ln21_fu_471_p2        |      icmp|   0|  0|    13|           6|           2|
    |icmp_ln24_fu_715_p2        |      icmp|   0|  0|    18|          11|          11|
    |lshr_ln15_1_fu_624_p2      |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln15_2_fu_648_p2      |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln15_fu_604_p2        |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln71_fu_972_p2        |      lshr|   0|  0|   370|         113|         113|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|     2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|     2|           1|           1|
    |or_ln19_fu_847_p2          |        or|   0|  0|     2|           1|           1|
    |or_ln24_fu_825_p2          |        or|   0|  0|     2|           1|           1|
    |select_ln10_1_fu_360_p3    |    select|   0|  0|    10|           1|           1|
    |select_ln10_2_fu_991_p3    |    select|   0|  0|   497|           1|           1|
    |select_ln10_3_fu_374_p3    |    select|   0|  0|     9|           1|           9|
    |select_ln10_fu_352_p3      |    select|   0|  0|    10|           1|           1|
    |select_ln21_fu_1044_p3     |    select|   0|  0|   497|           1|           1|
    |select_ln71_1_fu_1012_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln71_fu_956_p3      |    select|   0|  0|    11|           1|          12|
    |xs_exp_2_fu_775_p3         |    select|   0|  0|    10|           1|          11|
    |xs_sig_2_fu_781_p3         |    select|   0|  0|    50|           1|          52|
    |shl_ln71_fu_998_p2         |       shl|   0|  0|   370|         113|         113|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    |xor_ln18_fu_813_p2         |       xor|   0|  0|     2|           1|           2|
    |xor_ln24_fu_831_p2         |       xor|   0|  0|     2|           1|           2|
    |xor_ln39_fu_787_p2         |       xor|   0|  0|    52|          52|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0|  9154|        2421|        2351|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  20|          4|    1|          4|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter37           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter27_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter28_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter29_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter30_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter31_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter32_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter33_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter34_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter35_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter36_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |gmem_blk_n_W                       |   9|          2|    1|          2|
    |grp_fu_279_p0                      |  14|          3|   64|        192|
    |grp_fu_279_p1                      |  14|          3|   64|        192|
    |grp_fu_283_p0                      |  20|          4|   64|        256|
    |grp_fu_283_p1                      |  20|          4|   64|        256|
    |grp_fu_290_p0                      |  20|          4|   32|        128|
    |i_fu_196                           |   9|          2|    9|         18|
    |indvar_flatten_fu_200              |   9|          2|   19|         38|
    |j_fu_188                           |   9|          2|   10|         20|
    |jj_fu_192                          |   9|          2|   11|         22|
    |m_axi_gmem_ARADDR                  |  20|          4|   64|        256|
    |phi_ln21_fu_184                    |   9|          2|  504|       1008|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 560|        122|  949|       2476|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add24_i_reg_1260                   |   64|   0|   64|          0|
    |add28_i_reg_1265                   |   64|   0|   64|          0|
    |add_ln15_reg_1126                  |   64|   0|   64|          0|
    |ap_CS_fsm                          |    3|   0|    3|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |b_reg_1215                         |    8|   0|    8|          0|
    |conv19_i_reg_1230                  |   64|   0|   64|          0|
    |conv22_i_reg_1235                  |   64|   0|   64|          0|
    |conv26_i_reg_1240                  |   64|   0|   64|          0|
    |dc_1_reg_1313                      |   64|   0|   64|          0|
    |dc_reg_1275                        |   64|   0|   64|          0|
    |g_reg_1200                         |    8|   0|    8|          0|
    |gmem_addr_10_read_reg_1185         |  512|   0|  512|          0|
    |gmem_addr_11_read_reg_1195         |  512|   0|  512|          0|
    |gmem_addr_12_read_reg_1205         |  512|   0|  512|          0|
    |gray_reg_1270                      |   32|   0|   32|          0|
    |i_fu_196                           |    9|   0|    9|          0|
    |icmp_ln10_reg_1107                 |    1|   0|    1|          0|
    |icmp_ln13_reg_1111                 |    1|   0|    1|          0|
    |icmp_ln21_reg_1142                 |    1|   0|    1|          0|
    |indvar_flatten_fu_200              |   19|   0|   19|          0|
    |j_fu_188                           |   10|   0|   10|          0|
    |jj_fu_192                          |   11|   0|   11|          0|
    |mul20_i_reg_1245                   |   64|   0|   64|          0|
    |mul23_i_reg_1250                   |   64|   0|   64|          0|
    |mul27_i_reg_1255                   |   64|   0|   64|          0|
    |or_ln_reg_1338                     |  512|   0|  512|          0|
    |phi_ln21_fu_184                    |  504|   0|  504|          0|
    |r_reg_1190                         |    8|   0|    8|          0|
    |tmp_1_reg_1116                     |   13|   0|   19|          6|
    |tmp_3_reg_1121                     |   13|   0|   18|          5|
    |tmp_8_reg_1323                     |    1|   0|    1|          0|
    |tmp_9_reg_1333                     |    8|   0|    8|          0|
    |trunc_ln15_1_reg_1132              |   58|   0|   58|          0|
    |trunc_ln15_3_reg_1158              |    6|   0|    6|          0|
    |trunc_ln15_5_reg_1153              |   58|   0|   58|          0|
    |trunc_ln15_6_reg_1168              |    6|   0|    6|          0|
    |trunc_ln15_7_reg_1163              |   58|   0|   58|          0|
    |trunc_ln15_reg_1137                |    6|   0|    6|          0|
    |trunc_ln479_reg_1308               |   63|   0|   63|          0|
    |xs_exp_reg_1289                    |   11|   0|   11|          0|
    |xs_sig_reg_1297                    |   52|   0|   52|          0|
    |xs_sign_reg_1280                   |    1|   0|    1|          0|
    |zext_ln68_reg_1318                 |   52|   0|  113|         61|
    |zext_ln71_reg_1328                 |   32|   0|  113|         81|
    |icmp_ln10_reg_1107                 |   64|  32|    1|          0|
    |icmp_ln13_reg_1111                 |   64|  32|    1|          0|
    |icmp_ln21_reg_1142                 |   64|  32|    1|          0|
    |mul27_i_reg_1255                   |   64|  32|   64|          0|
    |trunc_ln15_3_reg_1158              |   64|  32|    6|          0|
    |trunc_ln15_6_reg_1168              |   64|  32|    6|          0|
    |trunc_ln15_reg_1137                |   64|  32|    6|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 4328| 224| 4118|        153|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                 gmem|       pointer|
|sext_ln10            |   in|   58|     ap_none|                                            sext_ln10|        scalar|
|image_rgb            |   in|   64|     ap_none|                                            image_rgb|        scalar|
+---------------------+-----+-----+------------+-----------------------------------------------------+--------------+

