#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001521030 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_00000000014fe660 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0000000001593940_0 .var "Clk", 0 0;
v0000000001594c00_0 .var "Reset", 0 0;
v0000000001594ca0_0 .var "Start", 0 0;
v0000000001593ee0_0 .var "address", 26 0;
v00000000015947a0_0 .var/i "counter", 31 0;
v00000000015933a0_0 .net "cpu_mem_addr", 31 0, L_0000000001595380;  1 drivers
v00000000015929a0_0 .net "cpu_mem_data", 255 0, L_00000000015ee9c0;  1 drivers
v0000000001594020_0 .net "cpu_mem_enable", 0 0, L_00000000015ef3d0;  1 drivers
v0000000001592540_0 .net "cpu_mem_write", 0 0, L_00000000015ef050;  1 drivers
v00000000015940c0_0 .var "flag", 0 0;
v0000000001594200_0 .var/i "i", 31 0;
v00000000015948e0_0 .var "index", 3 0;
v0000000001592c20_0 .var/i "j", 31 0;
v0000000001594160_0 .net "mem_cpu_ack", 0 0, L_00000000015ef440;  1 drivers
v00000000015925e0_0 .net "mem_cpu_data", 255 0, v0000000001592ea0_0;  1 drivers
v0000000001594840_0 .var/i "outfile", 31 0;
v0000000001594520_0 .var/i "outfile2", 31 0;
v0000000001592a40_0 .var "tag", 24 0;
S_00000000015211c0 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0000000001521030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_00000000014f30c0 .functor OR 1, v00000000015817c0_0, L_00000000014f2720, C4<0>, C4<0>;
v0000000001591ce0_0 .net "IFID_addr_o", 31 0, v0000000001583b90_0;  1 drivers
v0000000001590de0_0 .net "IFID_inst_o", 31 0, v0000000001584950_0;  1 drivers
v0000000001590f20_0 .net "MemStall", 0 0, L_00000000014f2720;  1 drivers
v0000000001591100_0 .net "PC_addr", 31 0, v0000000001586b40_0;  1 drivers
v0000000001592280_0 .net *"_ivl_20", 6 0, L_00000000015957e0;  1 drivers
v0000000001590b60_0 .net *"_ivl_22", 2 0, L_0000000001594de0;  1 drivers
v00000000015907a0_0 .net *"_ivl_5", 30 0, L_0000000001594a20;  1 drivers
L_00000000015965d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001590ac0_0 .net *"_ivl_7", 0 0, L_00000000015965d0;  1 drivers
v0000000001590e80_0 .net "clk_i", 0 0, v0000000001593940_0;  1 drivers
v0000000001590fc0_0 .net "mem_ack_i", 0 0, L_00000000015ef440;  alias, 1 drivers
v0000000001591380_0 .net "mem_addr_o", 31 0, L_0000000001595380;  alias, 1 drivers
v00000000015914c0_0 .net "mem_data_i", 255 0, v0000000001592ea0_0;  alias, 1 drivers
v0000000001594660_0 .net "mem_data_o", 255 0, L_00000000015ee9c0;  alias, 1 drivers
v00000000015945c0_0 .net "mem_enable_o", 0 0, L_00000000015ef3d0;  alias, 1 drivers
v0000000001592ae0_0 .net "mem_write_o", 0 0, L_00000000015ef050;  alias, 1 drivers
v0000000001594ac0_0 .net "rst_i", 0 0, v0000000001594c00_0;  1 drivers
v0000000001593b20_0 .net "start_i", 0 0, v0000000001594ca0_0;  1 drivers
L_0000000001592900 .concat [ 1 31 0 0], L_00000000015965d0, L_0000000001594a20;
L_0000000001592cc0 .part v0000000001584950_0, 15, 5;
L_0000000001592b80 .part v0000000001584950_0, 20, 5;
L_0000000001595f60 .part v0000000001584950_0, 15, 5;
L_0000000001595600 .part v0000000001584950_0, 20, 5;
L_0000000001595a60 .part v0000000001584950_0, 0, 7;
L_00000000015957e0 .part v0000000001584950_0, 25, 7;
L_0000000001594de0 .part v0000000001584950_0, 12, 3;
L_0000000001595100 .concat [ 3 7 0 0], L_0000000001594de0, L_00000000015957e0;
L_0000000001595ce0 .part v0000000001584950_0, 15, 5;
L_00000000015961e0 .part v0000000001584950_0, 20, 5;
L_0000000001595ec0 .part v0000000001584950_0, 7, 5;
S_0000000001521810 .scope module, "ALU" "ALU" 3 199, 4 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v00000000014f92d0_0 .net "ALUCtrl_i", 3 0, v00000000014f9050_0;  1 drivers
v00000000014f7930_0 .net "Zero_o", 0 0, L_0000000001596000;  1 drivers
v00000000014f7c50_0 .net *"_ivl_0", 0 0, L_0000000001595ba0;  1 drivers
L_00000000015968a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014f8510_0 .net/2s *"_ivl_2", 1 0, L_00000000015968a0;  1 drivers
L_00000000015968e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014f7f70_0 .net/2s *"_ivl_4", 1 0, L_00000000015968e8;  1 drivers
v00000000014f8970_0 .net *"_ivl_6", 1 0, L_00000000015952e0;  1 drivers
v00000000014f74d0_0 .net/s "data1_i", 31 0, v0000000001585920_0;  1 drivers
v00000000014f7bb0_0 .net/s "data2_i", 31 0, L_0000000001595420;  1 drivers
v00000000014f83d0_0 .var "data_o", 31 0;
E_00000000014fe160 .event edge, v00000000014f92d0_0, v00000000014f7bb0_0, v00000000014f74d0_0;
L_0000000001595ba0 .cmp/eq 32, v0000000001585920_0, L_0000000001595420;
L_00000000015952e0 .functor MUXZ 2, L_00000000015968e8, L_00000000015968a0, L_0000000001595ba0, C4<>;
L_0000000001596000 .part L_00000000015952e0, 0, 1;
S_00000000015219a0 .scope module, "ALU_Control" "ALU_Control" 3 208, 5 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000014f9050_0 .var "ALUCtrl_o", 3 0;
v00000000014f7570_0 .net "ALUOp_i", 1 0, v00000000015819a0_0;  1 drivers
v00000000014f76b0_0 .net "funct_i", 9 0, v0000000001584c70_0;  1 drivers
E_00000000014fe860 .event edge, v00000000014f7570_0, v00000000014f76b0_0;
S_0000000001521b30 .scope module, "Add_Branch_addr" "Adder" 3 74, 6 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000014f8bf0_0 .net "data1_i", 31 0, L_0000000001592900;  1 drivers
v00000000014f7a70_0 .net "data2_i", 31 0, v0000000001583b90_0;  alias, 1 drivers
v00000000014f7b10_0 .net "data_o", 31 0, L_0000000001594980;  1 drivers
L_0000000001594980 .arith/sum 32, L_0000000001592900, v0000000001583b90_0;
S_000000000107ffb0 .scope module, "Add_PC" "Adder" 3 55, 6 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000014f7cf0_0 .net "data1_i", 31 0, v0000000001586b40_0;  alias, 1 drivers
L_0000000001596588 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014f8d30_0 .net "data2_i", 31 0, L_0000000001596588;  1 drivers
v00000000014f7e30_0 .net "data_o", 31 0, L_00000000015927c0;  1 drivers
L_00000000015927c0 .arith/sum 32, v0000000001586b40_0, L_0000000001596588;
S_0000000001080140 .scope module, "Branch_And" "And" 3 121, 7 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_00000000014f3210 .functor AND 1, v0000000001028870_0, L_0000000001595b00, C4<1>, C4<1>;
v00000000014f7d90_0 .net "data1_i", 0 0, v0000000001028870_0;  1 drivers
v00000000014f8010_0 .net "data2_i", 0 0, L_0000000001595b00;  1 drivers
v00000000014f8290_0 .net "data_o", 0 0, L_00000000014f3210;  1 drivers
S_00000000010802d0 .scope module, "Control" "Control" 3 102, 8 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
    .port_info 9 /NODIR 0 "";
v0000000001029630_0 .var "ALUOp_o", 1 0;
v000000000102a350_0 .var "ALUSrc_o", 0 0;
v0000000001028870_0 .var "Branch_o", 0 0;
v00000000010296d0_0 .var "MemRead_o", 0 0;
v0000000001581ae0_0 .var "MemWrite_o", 0 0;
v0000000001581b80_0 .var "MemtoReg_o", 0 0;
v0000000001582bc0_0 .net "NoOp_i", 0 0, v0000000001582940_0;  1 drivers
v0000000001581c20_0 .net "Op_i", 6 0, L_0000000001595a60;  1 drivers
v0000000001582580_0 .var "RegWrite_o", 0 0;
E_0000000001501fe0 .event edge, v0000000001582bc0_0, v0000000001581c20_0;
S_00000000010b9090 .scope module, "EXMEM" "EXMEM" 3 214, 9 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALUdata_i";
    .port_info 7 /INPUT 32 "MemWdata_i";
    .port_info 8 /INPUT 5 "RDaddr_i";
    .port_info 9 /INPUT 1 "EXMEMenable_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemWrite_o";
    .port_info 14 /OUTPUT 32 "ALUdata_o";
    .port_info 15 /OUTPUT 32 "MemWdata_o";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
v00000000015830c0_0 .net "ALUdata_i", 31 0, v00000000014f83d0_0;  1 drivers
v0000000001582080_0 .var "ALUdata_o", 31 0;
v00000000015828a0_0 .net "EXMEMenable_i", 0 0, L_00000000014f2720;  alias, 1 drivers
v00000000015821c0_0 .net "MemRead_i", 0 0, v0000000001581f40_0;  1 drivers
v0000000001582300_0 .var "MemRead_o", 0 0;
v0000000001582120_0 .net "MemWdata_i", 31 0, v0000000001585d80_0;  1 drivers
v00000000015815e0_0 .var "MemWdata_o", 31 0;
v0000000001581680_0 .net "MemWrite_i", 0 0, v0000000001584db0_0;  1 drivers
v0000000001582760_0 .var "MemWrite_o", 0 0;
v0000000001581860_0 .net "MemtoReg_i", 0 0, v0000000001584f90_0;  1 drivers
v0000000001582f80_0 .var "MemtoReg_o", 0 0;
v0000000001581cc0_0 .net "RDaddr_i", 4 0, v0000000001585030_0;  1 drivers
v0000000001583020_0 .var "RDaddr_o", 4 0;
v0000000001583200_0 .net "RegWrite_i", 0 0, v00000000015839b0_0;  1 drivers
v00000000015832a0_0 .var "RegWrite_o", 0 0;
v0000000001582620_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001583160_0 .net "start_i", 0 0, v0000000001594ca0_0;  alias, 1 drivers
E_00000000015027a0/0 .event negedge, v0000000001583160_0;
E_00000000015027a0/1 .event posedge, v0000000001582620_0;
E_00000000015027a0 .event/or E_00000000015027a0/0, E_00000000015027a0/1;
S_00000000010b9330 .scope module, "Forward" "Forward" 3 188, 10 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS1_i";
    .port_info 1 /INPUT 5 "IDEX_RS2_i";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i";
    .port_info 3 /INPUT 5 "EXMEM_Rd_i";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i";
    .port_info 5 /INPUT 5 "MEMWB_Rd_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
    .port_info 8 /NODIR 0 "";
L_00000000014f2800 .functor BUFZ 2, v0000000001582da0_0, C4<00>, C4<00>, C4<00>;
L_00000000014f2fe0 .functor BUFZ 2, v0000000001581720_0, C4<00>, C4<00>, C4<00>;
v0000000001582ee0_0 .net "EXMEM_Rd_i", 4 0, v0000000001583020_0;  1 drivers
v00000000015829e0_0 .net "EXMEM_RegWrite_i", 0 0, v00000000015832a0_0;  1 drivers
v0000000001582800_0 .net "ForwardA_o", 1 0, L_00000000014f2800;  1 drivers
v0000000001582da0_0 .var "ForwardA_reg", 1 0;
v00000000015823a0_0 .net "ForwardB_o", 1 0, L_00000000014f2fe0;  1 drivers
v0000000001581720_0 .var "ForwardB_reg", 1 0;
v0000000001582440_0 .net "IDEX_RS1_i", 4 0, v0000000001584630_0;  1 drivers
v0000000001582260_0 .net "IDEX_RS2_i", 4 0, v0000000001584130_0;  1 drivers
v0000000001581900_0 .net "MEMWB_Rd_i", 4 0, v00000000015841d0_0;  1 drivers
v00000000015826c0_0 .net "MEMWB_RegWrite_i", 0 0, v0000000001584310_0;  1 drivers
E_0000000001501b60/0 .event edge, v00000000015826c0_0, v0000000001581900_0, v00000000015832a0_0, v0000000001583020_0;
E_0000000001501b60/1 .event edge, v0000000001582260_0, v0000000001582440_0;
E_0000000001501b60 .event/or E_0000000001501b60/0, E_0000000001501b60/1;
S_00000000010b2bb0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 80, 11 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IFID_RS1_i";
    .port_info 1 /INPUT 5 "IFID_RS2_i";
    .port_info 2 /INPUT 1 "IDEX_MemRead_i";
    .port_info 3 /INPUT 5 "IDEX_RD_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v00000000015824e0_0 .net "IDEX_MemRead_i", 0 0, v0000000001581f40_0;  alias, 1 drivers
v0000000001582e40_0 .net "IDEX_RD_i", 4 0, v0000000001585030_0;  alias, 1 drivers
v00000000015814a0_0 .net "IFID_RS1_i", 4 0, L_0000000001592cc0;  1 drivers
v0000000001582c60_0 .net "IFID_RS2_i", 4 0, L_0000000001592b80;  1 drivers
v0000000001582940_0 .var "NoOp_o", 0 0;
v0000000001582a80_0 .var "PCWrite_o", 0 0;
v00000000015817c0_0 .var "Stall_o", 0 0;
E_0000000001502560 .event edge, v00000000015821c0_0, v0000000001581cc0_0, v00000000015814a0_0, v0000000001582c60_0;
S_00000000010b2d40 .scope module, "IDEX" "IDEX" 3 133, 12 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "RS1data_i";
    .port_info 9 /INPUT 32 "RS2data_i";
    .port_info 10 /INPUT 32 "ImmGen_i";
    .port_info 11 /INPUT 10 "funct_7_3_i";
    .port_info 12 /INPUT 5 "RS1addr_i";
    .port_info 13 /INPUT 5 "RS2addr_i";
    .port_info 14 /INPUT 5 "RDaddr_i";
    .port_info 15 /INPUT 1 "IDEXenable_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "RS1data_o";
    .port_info 23 /OUTPUT 32 "RS2data_o";
    .port_info 24 /OUTPUT 32 "ImmGen_o";
    .port_info 25 /OUTPUT 10 "funct_7_3_o";
    .port_info 26 /OUTPUT 5 "RS1addr_o";
    .port_info 27 /OUTPUT 5 "RS2addr_o";
    .port_info 28 /OUTPUT 5 "RDaddr_o";
    .port_info 29 /NODIR 0 "";
v0000000001582b20_0 .net "ALUOp_i", 1 0, v0000000001029630_0;  1 drivers
v00000000015819a0_0 .var "ALUOp_o", 1 0;
v0000000001581a40_0 .net "ALUSrc_i", 0 0, v000000000102a350_0;  1 drivers
v0000000001582d00_0 .var "ALUSrc_o", 0 0;
v0000000001581540_0 .net "IDEXenable_i", 0 0, L_00000000014f2720;  alias, 1 drivers
v0000000001581d60_0 .net "ImmGen_i", 31 0, v0000000001584810_0;  1 drivers
v0000000001581e00_0 .var "ImmGen_o", 31 0;
v0000000001581ea0_0 .net "MemRead_i", 0 0, v00000000010296d0_0;  1 drivers
v0000000001581f40_0 .var "MemRead_o", 0 0;
v0000000001581fe0_0 .net "MemWrite_i", 0 0, v0000000001581ae0_0;  1 drivers
v0000000001584db0_0 .var "MemWrite_o", 0 0;
v0000000001584d10_0 .net "MemtoReg_i", 0 0, v0000000001581b80_0;  1 drivers
v0000000001584f90_0 .var "MemtoReg_o", 0 0;
v0000000001583c30_0 .net "RDaddr_i", 4 0, L_0000000001595ec0;  1 drivers
v0000000001585030_0 .var "RDaddr_o", 4 0;
v0000000001585210_0 .net "RS1addr_i", 4 0, L_0000000001595ce0;  1 drivers
v0000000001584630_0 .var "RS1addr_o", 4 0;
v00000000015850d0_0 .net "RS1data_i", 31 0, L_00000000015938a0;  1 drivers
v00000000015852b0_0 .var "RS1data_o", 31 0;
v0000000001584a90_0 .net "RS2addr_i", 4 0, L_00000000015961e0;  1 drivers
v0000000001584130_0 .var "RS2addr_o", 4 0;
v0000000001584590_0 .net "RS2data_i", 31 0, L_0000000001596140;  1 drivers
v0000000001585170_0 .var "RS2data_o", 31 0;
v0000000001584b30_0 .net "RegWrite_i", 0 0, v0000000001582580_0;  1 drivers
v00000000015839b0_0 .var "RegWrite_o", 0 0;
v0000000001585350_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v00000000015834b0_0 .net "funct_7_3_i", 9 0, L_0000000001595100;  1 drivers
v0000000001584c70_0 .var "funct_7_3_o", 9 0;
v00000000015846d0_0 .net "start_i", 0 0, v0000000001594ca0_0;  alias, 1 drivers
S_00000000010b04c0 .scope module, "IFID" "IFID" 3 63, 13 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 1 "Stall_i";
    .port_info 5 /INPUT 1 "Flush_i";
    .port_info 6 /OUTPUT 32 "addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
v0000000001584450_0 .net "Flush_i", 0 0, L_00000000014f3210;  alias, 1 drivers
v0000000001584bd0_0 .net "Stall_i", 0 0, L_00000000014f30c0;  1 drivers
v00000000015835f0_0 .net "addr_i", 31 0, v0000000001586b40_0;  alias, 1 drivers
v0000000001583b90_0 .var "addr_o", 31 0;
v00000000015843b0_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001584e50_0 .net "inst_i", 31 0, L_00000000014f2f70;  1 drivers
v0000000001584950_0 .var "inst_o", 31 0;
v0000000001584ef0_0 .net "start_i", 0 0, v0000000001594ca0_0;  alias, 1 drivers
S_00000000010a43b0 .scope module, "ImmGen" "ImmGen" 3 115, 14 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "data_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0000000001583550_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v00000000015844f0_0 .net "data_i", 31 0, v0000000001584950_0;  alias, 1 drivers
v0000000001584810_0 .var "data_o", 31 0;
v0000000001584770_0 .net "opcode", 6 0, L_0000000001596320;  1 drivers
E_00000000015022a0 .event edge, v0000000001584770_0, v0000000001584950_0;
L_0000000001594a20 .part v0000000001584810_0, 0, 31;
L_0000000001596320 .part v0000000001584950_0, 0, 7;
S_00000000010a4540 .scope module, "Instruction_Memory" "Instruction_Memory" 3 50, 15 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000000014f2f70 .functor BUFZ 32, L_00000000015936c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000015848b0_0 .net *"_ivl_0", 31 0, L_00000000015936c0;  1 drivers
v0000000001583690_0 .net *"_ivl_2", 31 0, L_0000000001592f40;  1 drivers
v0000000001583730_0 .net *"_ivl_4", 29 0, L_0000000001594340;  1 drivers
L_0000000001596540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015837d0_0 .net *"_ivl_6", 1 0, L_0000000001596540;  1 drivers
v0000000001583a50_0 .net "addr_i", 31 0, v0000000001586b40_0;  alias, 1 drivers
v0000000001583af0_0 .net "instr_o", 31 0, L_00000000014f2f70;  alias, 1 drivers
v0000000001583870 .array "memory", 255 0, 31 0;
L_00000000015936c0 .array/port v0000000001583870, L_0000000001592f40;
L_0000000001594340 .part v0000000001586b40_0, 2, 30;
L_0000000001592f40 .concat [ 30 2 0 0], L_0000000001594340, L_0000000001596540;
S_00000000010a46d0 .scope module, "MEMWB" "MEMWB" 3 266, 16 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUdata_i";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 1 "MEMWBenable_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 32 "ALUdata_o";
    .port_info 11 /OUTPUT 32 "ReadData_o";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
v0000000001583f50_0 .net "ALUdata_i", 31 0, v0000000001582080_0;  1 drivers
v0000000001583910_0 .var "ALUdata_o", 31 0;
v0000000001583cd0_0 .net "MEMWBenable_i", 0 0, L_00000000014f2720;  alias, 1 drivers
v0000000001583d70_0 .net "MemtoReg_i", 0 0, v0000000001582f80_0;  1 drivers
v0000000001583e10_0 .var "MemtoReg_o", 0 0;
v0000000001583eb0_0 .net "RDaddr_i", 4 0, v0000000001583020_0;  alias, 1 drivers
v00000000015841d0_0 .var "RDaddr_o", 4 0;
v0000000001583ff0_0 .net "ReadData_i", 31 0, L_00000000014f2790;  1 drivers
v0000000001584090_0 .var "ReadData_o", 31 0;
v0000000001584270_0 .net "RegWrite_i", 0 0, v00000000015832a0_0;  alias, 1 drivers
v0000000001584310_0 .var "RegWrite_o", 0 0;
v00000000015849f0_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v00000000015857e0_0 .net "start_i", 0 0, v0000000001594ca0_0;  alias, 1 drivers
S_000000000109deb0 .scope module, "MUX_ALUSrc" "MUX32" 3 181, 17 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000001596858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000014f2870 .functor XNOR 1, v0000000001582d00_0, L_0000000001596858, C4<0>, C4<0>;
v0000000001585c40_0 .net/2u *"_ivl_0", 0 0, L_0000000001596858;  1 drivers
v0000000001586c80_0 .net *"_ivl_2", 0 0, L_00000000014f2870;  1 drivers
v0000000001586960_0 .net "data1_i", 31 0, v0000000001585d80_0;  alias, 1 drivers
v0000000001586be0_0 .net "data2_i", 31 0, v0000000001581e00_0;  1 drivers
v00000000015866e0_0 .net "data_o", 31 0, L_0000000001595420;  alias, 1 drivers
v00000000015859c0_0 .net "select_i", 0 0, v0000000001582d00_0;  1 drivers
L_0000000001595420 .functor MUXZ 32, v0000000001581e00_0, v0000000001585d80_0, L_00000000014f2870, C4<>;
S_00000000015874d0 .scope module, "MUX_ALUSrc_RS1" "MUX32_4Input" 3 165, 18 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v00000000015854c0_0 .net "data1_i", 31 0, v00000000015852b0_0;  1 drivers
v0000000001585ec0_0 .net "data2_i", 31 0, L_0000000001595560;  1 drivers
v0000000001585560_0 .net "data3_i", 31 0, v0000000001582080_0;  alias, 1 drivers
v00000000015856a0_0 .net "data_o", 31 0, v0000000001585920_0;  alias, 1 drivers
v0000000001585920_0 .var "data_reg", 31 0;
v0000000001586460_0 .net "select_i", 1 0, L_00000000014f2800;  alias, 1 drivers
E_00000000015025a0 .event edge, v0000000001582800_0, v0000000001582080_0, v0000000001585ec0_0, v00000000015852b0_0;
S_0000000001588150 .scope module, "MUX_ALUSrc_RS2" "MUX32_4Input" 3 173, 18 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0000000001585600_0 .net "data1_i", 31 0, v0000000001585170_0;  1 drivers
v0000000001585ce0_0 .net "data2_i", 31 0, L_0000000001595560;  alias, 1 drivers
v00000000015872c0_0 .net "data3_i", 31 0, v0000000001582080_0;  alias, 1 drivers
v0000000001585e20_0 .net "data_o", 31 0, v0000000001585d80_0;  alias, 1 drivers
v0000000001585d80_0 .var "data_reg", 31 0;
v0000000001586640_0 .net "select_i", 1 0, L_00000000014f2fe0;  alias, 1 drivers
E_0000000001501ae0 .event edge, v00000000015823a0_0, v0000000001582080_0, v0000000001585ec0_0, v0000000001585170_0;
S_0000000001587660 .scope module, "MUX_MemtoReg" "MUX32" 3 282, 17 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000001596a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000015eeb10 .functor XNOR 1, v0000000001583e10_0, L_0000000001596a98, C4<0>, C4<0>;
v0000000001585f60_0 .net/2u *"_ivl_0", 0 0, L_0000000001596a98;  1 drivers
v0000000001586a00_0 .net *"_ivl_2", 0 0, L_00000000015eeb10;  1 drivers
v0000000001586780_0 .net "data1_i", 31 0, v0000000001583910_0;  1 drivers
v00000000015870e0_0 .net "data2_i", 31 0, v0000000001584090_0;  1 drivers
v0000000001586d20_0 .net "data_o", 31 0, L_0000000001595560;  alias, 1 drivers
v0000000001585880_0 .net "select_i", 0 0, v0000000001583e10_0;  1 drivers
L_0000000001595560 .functor MUXZ 32, v0000000001584090_0, v0000000001583910_0, L_00000000015eeb10, C4<>;
S_00000000015882e0 .scope module, "MUX_PCSrc" "MUX32" 3 33, 17 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_00000000015964f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000014f2e20 .functor XNOR 1, L_00000000014f3210, L_00000000015964f8, C4<0>, C4<0>;
v0000000001586500_0 .net/2u *"_ivl_0", 0 0, L_00000000015964f8;  1 drivers
v0000000001586fa0_0 .net *"_ivl_2", 0 0, L_00000000014f2e20;  1 drivers
v0000000001586aa0_0 .net "data1_i", 31 0, L_00000000015927c0;  alias, 1 drivers
v0000000001586e60_0 .net "data2_i", 31 0, L_0000000001594980;  alias, 1 drivers
v00000000015863c0_0 .net "data_o", 31 0, L_00000000015942a0;  1 drivers
v0000000001586280_0 .net "select_i", 0 0, L_00000000014f3210;  alias, 1 drivers
L_00000000015942a0 .functor MUXZ 32, L_0000000001594980, L_00000000015927c0, L_00000000014f2e20, C4<>;
S_0000000001587e30 .scope module, "PC" "PC" 3 40, 19 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0000000001585740_0 .net "PCWrite_i", 0 0, v0000000001582a80_0;  1 drivers
v0000000001586820_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v00000000015860a0_0 .net "pc_i", 31 0, L_00000000015942a0;  alias, 1 drivers
v0000000001586b40_0 .var "pc_o", 31 0;
v0000000001586dc0_0 .net "rst_i", 0 0, v0000000001594c00_0;  alias, 1 drivers
v00000000015865a0_0 .net "stall_i", 0 0, L_00000000014f2720;  alias, 1 drivers
v0000000001586000_0 .net "start_i", 0 0, v0000000001594ca0_0;  alias, 1 drivers
E_0000000001501ea0 .event posedge, v0000000001586dc0_0, v0000000001582620_0;
S_0000000001587b10 .scope module, "RS1_RS2_eq" "Equal" 3 127, 20 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
v0000000001586f00_0 .net *"_ivl_0", 0 0, L_0000000001595d80;  1 drivers
L_00000000015967c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001585a60_0 .net/2s *"_ivl_2", 1 0, L_00000000015967c8;  1 drivers
L_0000000001596810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001587360_0 .net/2s *"_ivl_4", 1 0, L_0000000001596810;  1 drivers
v0000000001587180_0 .net *"_ivl_6", 1 0, L_0000000001595060;  1 drivers
v00000000015868c0_0 .net "data1_i", 31 0, L_00000000015938a0;  alias, 1 drivers
v0000000001585b00_0 .net "data2_i", 31 0, L_0000000001596140;  alias, 1 drivers
v0000000001586140_0 .net "data_o", 0 0, L_0000000001595b00;  alias, 1 drivers
L_0000000001595d80 .cmp/eq 32, L_00000000015938a0, L_0000000001596140;
L_0000000001595060 .functor MUXZ 2, L_0000000001596810, L_00000000015967c8, L_0000000001595d80, C4<>;
L_0000000001595b00 .part L_0000000001595060, 0, 1;
S_00000000015877f0 .scope module, "Registers" "Registers" 3 91, 21 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_00000000014f3130 .functor AND 1, L_0000000001592fe0, v0000000001584310_0, C4<1>, C4<1>;
L_00000000014f25d0 .functor AND 1, L_00000000014f3130, L_0000000001593080, C4<1>, C4<1>;
L_00000000014f32f0 .functor AND 1, L_00000000015931c0, v0000000001584310_0, C4<1>, C4<1>;
L_00000000014f2950 .functor AND 1, L_00000000014f32f0, L_0000000001593580, C4<1>, C4<1>;
v0000000001585ba0_0 .net "RDaddr_i", 4 0, v00000000015841d0_0;  alias, 1 drivers
v00000000015861e0_0 .net "RDdata_i", 31 0, L_0000000001595560;  alias, 1 drivers
v0000000001587040_0 .net "RS1addr_i", 4 0, L_0000000001595f60;  1 drivers
v0000000001587220_0 .net "RS1data_o", 31 0, L_00000000015938a0;  alias, 1 drivers
v0000000001586320_0 .net "RS2addr_i", 4 0, L_0000000001595600;  1 drivers
v000000000158a210_0 .net "RS2data_o", 31 0, L_0000000001596140;  alias, 1 drivers
v000000000158acb0_0 .net "RegWrite_i", 0 0, v0000000001584310_0;  alias, 1 drivers
v00000000015896d0_0 .net *"_ivl_0", 0 0, L_0000000001592fe0;  1 drivers
v000000000158a670_0 .net *"_ivl_10", 0 0, L_0000000001593080;  1 drivers
v000000000158b070_0 .net *"_ivl_13", 0 0, L_00000000014f25d0;  1 drivers
v00000000015894f0_0 .net *"_ivl_14", 31 0, L_0000000001593120;  1 drivers
v0000000001589590_0 .net *"_ivl_16", 6 0, L_0000000001593300;  1 drivers
L_00000000015966a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000158a530_0 .net *"_ivl_19", 1 0, L_00000000015966a8;  1 drivers
v000000000158ac10_0 .net *"_ivl_22", 0 0, L_00000000015931c0;  1 drivers
v0000000001589630_0 .net *"_ivl_25", 0 0, L_00000000014f32f0;  1 drivers
v000000000158a5d0_0 .net *"_ivl_26", 31 0, L_0000000001593260;  1 drivers
L_00000000015966f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001589db0_0 .net *"_ivl_29", 26 0, L_00000000015966f0;  1 drivers
v000000000158ae90_0 .net *"_ivl_3", 0 0, L_00000000014f3130;  1 drivers
L_0000000001596738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000158ad50_0 .net/2u *"_ivl_30", 31 0, L_0000000001596738;  1 drivers
v000000000158adf0_0 .net *"_ivl_32", 0 0, L_0000000001593580;  1 drivers
v000000000158af30_0 .net *"_ivl_35", 0 0, L_00000000014f2950;  1 drivers
v000000000158a350_0 .net *"_ivl_36", 31 0, L_0000000001593760;  1 drivers
v000000000158b110_0 .net *"_ivl_38", 6 0, L_00000000015939e0;  1 drivers
v000000000158b1b0_0 .net *"_ivl_4", 31 0, L_0000000001593800;  1 drivers
L_0000000001596780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001589d10_0 .net *"_ivl_41", 1 0, L_0000000001596780;  1 drivers
L_0000000001596618 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000158aad0_0 .net *"_ivl_7", 26 0, L_0000000001596618;  1 drivers
L_0000000001596660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000158afd0_0 .net/2u *"_ivl_8", 31 0, L_0000000001596660;  1 drivers
v000000000158a3f0_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001589c70 .array/s "register", 31 0, 31 0;
E_0000000001502320 .event posedge, v0000000001582620_0;
L_0000000001592fe0 .cmp/eq 5, L_0000000001595f60, v00000000015841d0_0;
L_0000000001593800 .concat [ 5 27 0 0], L_0000000001595f60, L_0000000001596618;
L_0000000001593080 .cmp/ne 32, L_0000000001593800, L_0000000001596660;
L_0000000001593120 .array/port v0000000001589c70, L_0000000001593300;
L_0000000001593300 .concat [ 5 2 0 0], L_0000000001595f60, L_00000000015966a8;
L_00000000015938a0 .functor MUXZ 32, L_0000000001593120, L_0000000001595560, L_00000000014f25d0, C4<>;
L_00000000015931c0 .cmp/eq 5, L_0000000001595600, v00000000015841d0_0;
L_0000000001593260 .concat [ 5 27 0 0], L_0000000001595600, L_00000000015966f0;
L_0000000001593580 .cmp/ne 32, L_0000000001593260, L_0000000001596738;
L_0000000001593760 .array/port v0000000001589c70, L_00000000015939e0;
L_00000000015939e0 .concat [ 5 2 0 0], L_0000000001595600, L_0000000001596780;
L_0000000001596140 .functor MUXZ 32, L_0000000001593760, L_0000000001595560, L_00000000014f2950, C4<>;
S_0000000001587980 .scope module, "dcache" "dcache_controller" 3 234, 22 1 0, S_00000000015211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_00000000014eeac0 .param/l "STATE_IDLE" 0 22 69, C4<000>;
P_00000000014eeaf8 .param/l "STATE_MISS" 0 22 73, C4<100>;
P_00000000014eeb30 .param/l "STATE_READMISS" 0 22 70, C4<001>;
P_00000000014eeb68 .param/l "STATE_READMISSOK" 0 22 71, C4<010>;
P_00000000014eeba0 .param/l "STATE_WRITEBACK" 0 22 72, C4<011>;
L_00000000014f2640 .functor OR 1, v0000000001582300_0, v0000000001582760_0, C4<0>, C4<0>;
L_00000000014f26b0 .functor NOT 1, v000000000158b250_0, C4<0>, C4<0>, C4<0>;
L_00000000014f2720 .functor AND 1, L_00000000014f26b0, L_00000000014f2640, C4<1>, C4<1>;
L_00000000014f2790 .functor BUFZ 32, v0000000001591a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010e3da0 .functor BUFZ 4, L_0000000001595240, C4<0000>, C4<0000>, C4<0000>;
L_00000000010e3f60 .functor BUFZ 1, L_00000000014f2640, C4<0>, C4<0>, C4<0>;
L_00000000010a5880 .functor OR 1, v0000000001591d80_0, L_00000000015ee800, C4<0>, C4<0>;
L_00000000015ef3d0 .functor BUFZ 1, v0000000001592000_0, C4<0>, C4<0>, C4<0>;
L_00000000015ee9c0 .functor BUFZ 256, v000000000158a850_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000000015ef050 .functor BUFZ 1, v0000000001590700_0, C4<0>, C4<0>, C4<0>;
L_00000000015ee800 .functor AND 1, v000000000158b250_0, v0000000001582760_0, C4<1>, C4<1>;
L_00000000015ef130 .functor BUFZ 1, L_00000000015ee800, C4<0>, C4<0>, C4<0>;
v00000000015898b0_0 .net *"_ivl_19", 22 0, L_0000000001594e80;  1 drivers
L_0000000001596930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000158a2b0_0 .net/2u *"_ivl_28", 0 0, L_0000000001596930;  1 drivers
L_0000000001596978 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000000000158a0d0_0 .net/2u *"_ivl_36", 4 0, L_0000000001596978;  1 drivers
v0000000001589950_0 .net *"_ivl_38", 30 0, L_00000000015951a0;  1 drivers
v0000000001589a90_0 .net *"_ivl_40", 31 0, L_0000000001594f20;  1 drivers
L_00000000015969c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001589ef0_0 .net *"_ivl_43", 0 0, L_00000000015969c0;  1 drivers
L_0000000001596a08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001589f90_0 .net/2u *"_ivl_44", 4 0, L_0000000001596a08;  1 drivers
v000000000158a030_0 .net *"_ivl_46", 31 0, L_0000000001594fc0;  1 drivers
L_0000000001596a50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000158a490_0 .net/2u *"_ivl_58", 255 0, L_0000000001596a50;  1 drivers
v000000000158a8f0_0 .net *"_ivl_8", 0 0, L_00000000014f26b0;  1 drivers
v000000000158aa30_0 .net "cache_dirty", 0 0, L_00000000015ef130;  1 drivers
v00000000015917e0_0 .net "cache_sram_data", 255 0, L_00000000015956a0;  1 drivers
v0000000001590520_0 .net "cache_sram_enable", 0 0, L_00000000010e3f60;  1 drivers
v0000000001591600_0 .net "cache_sram_index", 3 0, L_00000000010e3da0;  1 drivers
v0000000001591060_0 .net "cache_sram_tag", 24 0, L_0000000001594d40;  1 drivers
v00000000015905c0_0 .net "cache_sram_write", 0 0, L_00000000010a5880;  1 drivers
v0000000001591d80_0 .var "cache_write", 0 0;
v0000000001591420_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001590980_0 .net "cpu_MemRead_i", 0 0, v0000000001582300_0;  1 drivers
v0000000001590a20_0 .net "cpu_MemWrite_i", 0 0, v0000000001582760_0;  1 drivers
v0000000001591e20_0 .net "cpu_addr_i", 31 0, v0000000001582080_0;  alias, 1 drivers
v0000000001591a60_0 .var "cpu_data", 31 0;
v0000000001591b00_0 .net "cpu_data_i", 31 0, v00000000015815e0_0;  1 drivers
v0000000001591ec0_0 .net "cpu_data_o", 31 0, L_00000000014f2790;  alias, 1 drivers
v0000000001591240_0 .net "cpu_index", 3 0, L_0000000001595240;  1 drivers
v00000000015916a0_0 .net "cpu_offset", 4 0, L_0000000001595c40;  1 drivers
v0000000001591f60_0 .net "cpu_req", 0 0, L_00000000014f2640;  1 drivers
v0000000001590c00_0 .net "cpu_stall_o", 0 0, L_00000000014f2720;  alias, 1 drivers
v0000000001591560_0 .net "cpu_tag", 22 0, L_00000000015963c0;  1 drivers
v00000000015921e0_0 .net "hit", 0 0, v000000000158b250_0;  1 drivers
v0000000001590d40_0 .net "mem_ack_i", 0 0, L_00000000015ef440;  alias, 1 drivers
v00000000015912e0_0 .net "mem_addr_o", 31 0, L_0000000001595380;  alias, 1 drivers
v0000000001591880_0 .net "mem_data_i", 255 0, v0000000001592ea0_0;  alias, 1 drivers
v00000000015923c0_0 .net "mem_data_o", 255 0, L_00000000015ee9c0;  alias, 1 drivers
v0000000001592000_0 .var "mem_enable", 0 0;
v00000000015919c0_0 .net "mem_enable_o", 0 0, L_00000000015ef3d0;  alias, 1 drivers
v0000000001590700_0 .var "mem_write", 0 0;
v0000000001592320_0 .net "mem_write_o", 0 0, L_00000000015ef050;  alias, 1 drivers
v0000000001590660_0 .net "r_hit_data", 255 0, L_00000000015954c0;  1 drivers
v00000000015920a0_0 .net "rst_i", 0 0, v0000000001594c00_0;  alias, 1 drivers
v00000000015911a0_0 .net "sram_cache_data", 255 0, v000000000158a850_0;  1 drivers
v0000000001591920_0 .net "sram_cache_tag", 24 0, v0000000001589810_0;  1 drivers
v0000000001590ca0_0 .net "sram_dirty", 0 0, L_00000000015960a0;  1 drivers
v0000000001591ba0_0 .net "sram_tag", 21 0, L_0000000001596280;  1 drivers
v0000000001591740_0 .net "sram_valid", 0 0, L_0000000001595e20;  1 drivers
v0000000001590840_0 .var "state", 2 0;
v0000000001591c40_0 .var "w_hit_data", 255 0;
v00000000015908e0_0 .var "write_back", 0 0;
v0000000001592140_0 .net "write_hit", 0 0, L_00000000015ee800;  1 drivers
E_0000000001502420 .event edge, v00000000015815e0_0, v0000000001590660_0, v00000000015916a0_0;
E_0000000001501960 .event edge, v0000000001590660_0, v00000000015916a0_0;
L_00000000015963c0 .part v0000000001582080_0, 9, 23;
L_0000000001595240 .part v0000000001582080_0, 5, 4;
L_0000000001595c40 .part v0000000001582080_0, 0, 5;
L_0000000001595e20 .part v0000000001589810_0, 24, 1;
L_00000000015960a0 .part v0000000001589810_0, 23, 1;
L_0000000001594e80 .part v0000000001589810_0, 0, 23;
L_0000000001596280 .part L_0000000001594e80, 0, 22;
L_0000000001594d40 .concat [ 23 1 1 0], L_00000000015963c0, L_00000000015ef130, L_0000000001596930;
L_00000000015956a0 .functor MUXZ 256, v0000000001592ea0_0, v0000000001591c40_0, v000000000158b250_0, C4<>;
L_00000000015951a0 .concat [ 5 4 22 0], L_0000000001596978, L_0000000001595240, L_0000000001596280;
L_0000000001594f20 .concat [ 31 1 0 0], L_00000000015951a0, L_00000000015969c0;
L_0000000001594fc0 .concat [ 5 4 23 0], L_0000000001596a08, L_0000000001595240, L_00000000015963c0;
L_0000000001595380 .functor MUXZ 32, L_0000000001594fc0, L_0000000001594f20, v00000000015908e0_0, C4<>;
L_00000000015954c0 .functor MUXZ 256, L_0000000001596a50, v000000000158a850_0, v000000000158b250_0, C4<>;
S_0000000001587ca0 .scope module, "dcache_sram" "dcache_sram" 22 224, 23 1 0, S_0000000001587980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v000000000158a710_0 .net "addr_i", 3 0, L_00000000010e3da0;  alias, 1 drivers
v000000000158b390_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001589b30 .array "data", 31 0, 255 0;
v000000000158a7b0_0 .net "data_i", 255 0, L_00000000015956a0;  alias, 1 drivers
v000000000158a850_0 .var "data_o", 255 0;
v000000000158a170_0 .net "enable_i", 0 0, L_00000000010e3f60;  alias, 1 drivers
v000000000158b250_0 .var "hit_o", 0 0;
v0000000001589bd0_0 .var/i "i", 31 0;
v0000000001589e50_0 .var/i "j", 31 0;
v0000000001589770_0 .net "rst_i", 0 0, v0000000001594c00_0;  alias, 1 drivers
v00000000015899f0 .array "tag", 31 0, 24 0;
v000000000158a990_0 .net "tag_i", 24 0, L_0000000001594d40;  alias, 1 drivers
v0000000001589810_0 .var "tag_o", 24 0;
v000000000158b2f0 .array "use_rec", 31 0, 0 0;
v000000000158ab70_0 .net "write_i", 0 0, L_00000000010a5880;  alias, 1 drivers
v00000000015899f0_0 .array/port v00000000015899f0, 0;
E_00000000015025e0/0 .event edge, v000000000158a170_0, v000000000158a990_0, v000000000158a710_0, v00000000015899f0_0;
v00000000015899f0_1 .array/port v00000000015899f0, 1;
v00000000015899f0_2 .array/port v00000000015899f0, 2;
v00000000015899f0_3 .array/port v00000000015899f0, 3;
v00000000015899f0_4 .array/port v00000000015899f0, 4;
E_00000000015025e0/1 .event edge, v00000000015899f0_1, v00000000015899f0_2, v00000000015899f0_3, v00000000015899f0_4;
v00000000015899f0_5 .array/port v00000000015899f0, 5;
v00000000015899f0_6 .array/port v00000000015899f0, 6;
v00000000015899f0_7 .array/port v00000000015899f0, 7;
v00000000015899f0_8 .array/port v00000000015899f0, 8;
E_00000000015025e0/2 .event edge, v00000000015899f0_5, v00000000015899f0_6, v00000000015899f0_7, v00000000015899f0_8;
v00000000015899f0_9 .array/port v00000000015899f0, 9;
v00000000015899f0_10 .array/port v00000000015899f0, 10;
v00000000015899f0_11 .array/port v00000000015899f0, 11;
v00000000015899f0_12 .array/port v00000000015899f0, 12;
E_00000000015025e0/3 .event edge, v00000000015899f0_9, v00000000015899f0_10, v00000000015899f0_11, v00000000015899f0_12;
v00000000015899f0_13 .array/port v00000000015899f0, 13;
v00000000015899f0_14 .array/port v00000000015899f0, 14;
v00000000015899f0_15 .array/port v00000000015899f0, 15;
v00000000015899f0_16 .array/port v00000000015899f0, 16;
E_00000000015025e0/4 .event edge, v00000000015899f0_13, v00000000015899f0_14, v00000000015899f0_15, v00000000015899f0_16;
v00000000015899f0_17 .array/port v00000000015899f0, 17;
v00000000015899f0_18 .array/port v00000000015899f0, 18;
v00000000015899f0_19 .array/port v00000000015899f0, 19;
v00000000015899f0_20 .array/port v00000000015899f0, 20;
E_00000000015025e0/5 .event edge, v00000000015899f0_17, v00000000015899f0_18, v00000000015899f0_19, v00000000015899f0_20;
v00000000015899f0_21 .array/port v00000000015899f0, 21;
v00000000015899f0_22 .array/port v00000000015899f0, 22;
v00000000015899f0_23 .array/port v00000000015899f0, 23;
v00000000015899f0_24 .array/port v00000000015899f0, 24;
E_00000000015025e0/6 .event edge, v00000000015899f0_21, v00000000015899f0_22, v00000000015899f0_23, v00000000015899f0_24;
v00000000015899f0_25 .array/port v00000000015899f0, 25;
v00000000015899f0_26 .array/port v00000000015899f0, 26;
v00000000015899f0_27 .array/port v00000000015899f0, 27;
v00000000015899f0_28 .array/port v00000000015899f0, 28;
E_00000000015025e0/7 .event edge, v00000000015899f0_25, v00000000015899f0_26, v00000000015899f0_27, v00000000015899f0_28;
v00000000015899f0_29 .array/port v00000000015899f0, 29;
v00000000015899f0_30 .array/port v00000000015899f0, 30;
v00000000015899f0_31 .array/port v00000000015899f0, 31;
v0000000001589b30_0 .array/port v0000000001589b30, 0;
E_00000000015025e0/8 .event edge, v00000000015899f0_29, v00000000015899f0_30, v00000000015899f0_31, v0000000001589b30_0;
v0000000001589b30_1 .array/port v0000000001589b30, 1;
v0000000001589b30_2 .array/port v0000000001589b30, 2;
v0000000001589b30_3 .array/port v0000000001589b30, 3;
v0000000001589b30_4 .array/port v0000000001589b30, 4;
E_00000000015025e0/9 .event edge, v0000000001589b30_1, v0000000001589b30_2, v0000000001589b30_3, v0000000001589b30_4;
v0000000001589b30_5 .array/port v0000000001589b30, 5;
v0000000001589b30_6 .array/port v0000000001589b30, 6;
v0000000001589b30_7 .array/port v0000000001589b30, 7;
v0000000001589b30_8 .array/port v0000000001589b30, 8;
E_00000000015025e0/10 .event edge, v0000000001589b30_5, v0000000001589b30_6, v0000000001589b30_7, v0000000001589b30_8;
v0000000001589b30_9 .array/port v0000000001589b30, 9;
v0000000001589b30_10 .array/port v0000000001589b30, 10;
v0000000001589b30_11 .array/port v0000000001589b30, 11;
v0000000001589b30_12 .array/port v0000000001589b30, 12;
E_00000000015025e0/11 .event edge, v0000000001589b30_9, v0000000001589b30_10, v0000000001589b30_11, v0000000001589b30_12;
v0000000001589b30_13 .array/port v0000000001589b30, 13;
v0000000001589b30_14 .array/port v0000000001589b30, 14;
v0000000001589b30_15 .array/port v0000000001589b30, 15;
v0000000001589b30_16 .array/port v0000000001589b30, 16;
E_00000000015025e0/12 .event edge, v0000000001589b30_13, v0000000001589b30_14, v0000000001589b30_15, v0000000001589b30_16;
v0000000001589b30_17 .array/port v0000000001589b30, 17;
v0000000001589b30_18 .array/port v0000000001589b30, 18;
v0000000001589b30_19 .array/port v0000000001589b30, 19;
v0000000001589b30_20 .array/port v0000000001589b30, 20;
E_00000000015025e0/13 .event edge, v0000000001589b30_17, v0000000001589b30_18, v0000000001589b30_19, v0000000001589b30_20;
v0000000001589b30_21 .array/port v0000000001589b30, 21;
v0000000001589b30_22 .array/port v0000000001589b30, 22;
v0000000001589b30_23 .array/port v0000000001589b30, 23;
v0000000001589b30_24 .array/port v0000000001589b30, 24;
E_00000000015025e0/14 .event edge, v0000000001589b30_21, v0000000001589b30_22, v0000000001589b30_23, v0000000001589b30_24;
v0000000001589b30_25 .array/port v0000000001589b30, 25;
v0000000001589b30_26 .array/port v0000000001589b30, 26;
v0000000001589b30_27 .array/port v0000000001589b30, 27;
v0000000001589b30_28 .array/port v0000000001589b30, 28;
E_00000000015025e0/15 .event edge, v0000000001589b30_25, v0000000001589b30_26, v0000000001589b30_27, v0000000001589b30_28;
v0000000001589b30_29 .array/port v0000000001589b30, 29;
v0000000001589b30_30 .array/port v0000000001589b30, 30;
v0000000001589b30_31 .array/port v0000000001589b30, 31;
E_00000000015025e0/16 .event edge, v0000000001589b30_29, v0000000001589b30_30, v0000000001589b30_31;
E_00000000015025e0 .event/or E_00000000015025e0/0, E_00000000015025e0/1, E_00000000015025e0/2, E_00000000015025e0/3, E_00000000015025e0/4, E_00000000015025e0/5, E_00000000015025e0/6, E_00000000015025e0/7, E_00000000015025e0/8, E_00000000015025e0/9, E_00000000015025e0/10, E_00000000015025e0/11, E_00000000015025e0/12, E_00000000015025e0/13, E_00000000015025e0/14, E_00000000015025e0/15, E_00000000015025e0/16;
S_0000000001587fc0 .scope module, "Data_Memory" "Data_Memory" 2 37, 24 1 0, S_0000000001521030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_00000000010a3cf0 .param/l "STATE_IDLE" 0 24 31, C4<0>;
P_00000000010a3d28 .param/l "STATE_WAIT" 0 24 32, C4<1>;
L_00000000015ef440 .functor AND 1, L_0000000001595740, L_00000000015959c0, C4<1>, C4<1>;
L_0000000001596ae0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001593a80_0 .net/2u *"_ivl_0", 1 0, L_0000000001596ae0;  1 drivers
v0000000001593c60_0 .net *"_ivl_10", 31 0, L_0000000001595920;  1 drivers
v0000000001592e00_0 .net *"_ivl_12", 26 0, L_0000000001595880;  1 drivers
L_0000000001596b70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001593bc0_0 .net *"_ivl_14", 4 0, L_0000000001596b70;  1 drivers
v0000000001592680_0 .net *"_ivl_2", 0 0, L_0000000001595740;  1 drivers
L_0000000001596b28 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000000001593440_0 .net/2u *"_ivl_4", 3 0, L_0000000001596b28;  1 drivers
v0000000001594700_0 .net *"_ivl_6", 0 0, L_00000000015959c0;  1 drivers
v00000000015943e0_0 .net "ack_o", 0 0, L_00000000015ef440;  alias, 1 drivers
v0000000001593d00_0 .net "addr", 26 0, L_00000000015efbc0;  1 drivers
v0000000001593da0_0 .net "addr_i", 31 0, L_0000000001595380;  alias, 1 drivers
v0000000001593e40_0 .net "clk_i", 0 0, v0000000001593940_0;  alias, 1 drivers
v0000000001594b60_0 .var "count", 3 0;
v0000000001592ea0_0 .var "data", 255 0;
v0000000001593f80_0 .net "data_i", 255 0, L_00000000015ee9c0;  alias, 1 drivers
v0000000001593620_0 .net "data_o", 255 0, v0000000001592ea0_0;  alias, 1 drivers
v0000000001592d60_0 .net "enable_i", 0 0, L_00000000015ef3d0;  alias, 1 drivers
v00000000015934e0 .array "memory", 511 0, 255 0;
v0000000001592720_0 .net "rst_i", 0 0, v0000000001594c00_0;  alias, 1 drivers
v0000000001592860_0 .var "state", 1 0;
v0000000001594480_0 .net "write_i", 0 0, L_00000000015ef050;  alias, 1 drivers
L_0000000001595740 .cmp/eq 2, v0000000001592860_0, L_0000000001596ae0;
L_00000000015959c0 .cmp/eq 4, v0000000001594b60_0, L_0000000001596b28;
L_0000000001595880 .part L_0000000001595380, 5, 27;
L_0000000001595920 .concat [ 27 5 0 0], L_0000000001595880, L_0000000001596b70;
L_00000000015efbc0 .part L_0000000001595920, 0, 27;
    .scope S_0000000001587e30;
T_0 ;
    %wait E_0000000001501ea0;
    %load/vec4 v0000000001586dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001586b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000015865a0_0;
    %inv;
    %load/vec4 v0000000001585740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000001586000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000015860a0_0;
    %assign/vec4 v0000000001586b40_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001586b40_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b04c0;
T_1 ;
    %wait E_00000000015027a0;
    %load/vec4 v0000000001584ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001583b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001584950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001584450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001583b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001584950_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000001584bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000000001583b90_0;
    %assign/vec4 v0000000001583b90_0, 0;
    %load/vec4 v0000000001584950_0;
    %assign/vec4 v0000000001584950_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000015835f0_0;
    %assign/vec4 v0000000001583b90_0, 0;
    %load/vec4 v0000000001584e50_0;
    %assign/vec4 v0000000001584950_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010b2bb0;
T_2 ;
    %wait E_0000000001502560;
    %load/vec4 v00000000015824e0_0;
    %load/vec4 v0000000001582e40_0;
    %load/vec4 v00000000015814a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000015817c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582940_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000015824e0_0;
    %load/vec4 v0000000001582e40_0;
    %load/vec4 v0000000001582c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000015817c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582940_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015817c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582940_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000015877f0;
T_3 ;
    %wait E_0000000001502320;
    %load/vec4 v000000000158acb0_0;
    %load/vec4 v0000000001585ba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000015861e0_0;
    %load/vec4 v0000000001585ba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589c70, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010802d0;
T_4 ;
    %wait E_0000000001501fe0;
    %load/vec4 v0000000001582bc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001581c20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010296d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581ae0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001029630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000102a350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001028870_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000010a43b0;
T_5 ;
    %wait E_00000000015022a0;
    %load/vec4 v0000000001584770_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000015844f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000015844f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015844f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001584810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001584770_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000015844f0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v00000000015844f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015844f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015844f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000015844f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000000001584810_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000015844f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000000015844f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001584810_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000010b2d40;
T_6 ;
    %wait E_00000000015027a0;
    %load/vec4 v00000000015846d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015839b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001584f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001581f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001584db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582d00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000015819a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015852b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001585170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001581e00_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000001584c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001584630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001584130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001585030_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000001581540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000015839b0_0;
    %assign/vec4 v00000000015839b0_0, 0;
    %load/vec4 v0000000001584f90_0;
    %assign/vec4 v0000000001584f90_0, 0;
    %load/vec4 v0000000001581f40_0;
    %assign/vec4 v0000000001581f40_0, 0;
    %load/vec4 v0000000001584db0_0;
    %assign/vec4 v0000000001584db0_0, 0;
    %load/vec4 v0000000001582d00_0;
    %assign/vec4 v0000000001582d00_0, 0;
    %load/vec4 v00000000015819a0_0;
    %assign/vec4 v00000000015819a0_0, 0;
    %load/vec4 v00000000015852b0_0;
    %assign/vec4 v00000000015852b0_0, 0;
    %load/vec4 v0000000001585170_0;
    %assign/vec4 v0000000001585170_0, 0;
    %load/vec4 v0000000001581e00_0;
    %assign/vec4 v0000000001581e00_0, 0;
    %load/vec4 v0000000001584c70_0;
    %assign/vec4 v0000000001584c70_0, 0;
    %load/vec4 v0000000001584630_0;
    %assign/vec4 v0000000001584630_0, 0;
    %load/vec4 v0000000001584130_0;
    %assign/vec4 v0000000001584130_0, 0;
    %load/vec4 v0000000001585030_0;
    %assign/vec4 v0000000001585030_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000001584b30_0;
    %assign/vec4 v00000000015839b0_0, 0;
    %load/vec4 v0000000001584d10_0;
    %assign/vec4 v0000000001584f90_0, 0;
    %load/vec4 v0000000001581ea0_0;
    %assign/vec4 v0000000001581f40_0, 0;
    %load/vec4 v0000000001581fe0_0;
    %assign/vec4 v0000000001584db0_0, 0;
    %load/vec4 v0000000001581a40_0;
    %assign/vec4 v0000000001582d00_0, 0;
    %load/vec4 v0000000001582b20_0;
    %assign/vec4 v00000000015819a0_0, 0;
    %load/vec4 v00000000015850d0_0;
    %assign/vec4 v00000000015852b0_0, 0;
    %load/vec4 v0000000001584590_0;
    %assign/vec4 v0000000001585170_0, 0;
    %load/vec4 v0000000001581d60_0;
    %assign/vec4 v0000000001581e00_0, 0;
    %load/vec4 v00000000015834b0_0;
    %assign/vec4 v0000000001584c70_0, 0;
    %load/vec4 v0000000001585210_0;
    %assign/vec4 v0000000001584630_0, 0;
    %load/vec4 v0000000001584a90_0;
    %assign/vec4 v0000000001584130_0, 0;
    %load/vec4 v0000000001583c30_0;
    %assign/vec4 v0000000001585030_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000015874d0;
T_7 ;
    %wait E_00000000015025a0;
    %load/vec4 v0000000001586460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v00000000015854c0_0;
    %store/vec4 v0000000001585920_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000000001585ec0_0;
    %store/vec4 v0000000001585920_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000001585560_0;
    %store/vec4 v0000000001585920_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001588150;
T_8 ;
    %wait E_0000000001501ae0;
    %load/vec4 v0000000001586640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000000001585600_0;
    %store/vec4 v0000000001585d80_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000000001585ce0_0;
    %store/vec4 v0000000001585d80_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v00000000015872c0_0;
    %store/vec4 v0000000001585d80_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000010b9330;
T_9 ;
    %wait E_0000000001501b60;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001582da0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001581720_0, 0;
    %load/vec4 v00000000015829e0_0;
    %load/vec4 v0000000001582ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001582ee0_0;
    %load/vec4 v0000000001582440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000001582da0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000015826c0_0;
    %load/vec4 v0000000001581900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000015829e0_0;
    %load/vec4 v0000000001582ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001582ee0_0;
    %load/vec4 v0000000001582440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0000000001581900_0;
    %load/vec4 v0000000001582440_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001582da0_0, 0;
T_9.2 ;
T_9.1 ;
    %load/vec4 v00000000015829e0_0;
    %load/vec4 v0000000001582ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001582ee0_0;
    %load/vec4 v0000000001582260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000000001581720_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000000015826c0_0;
    %load/vec4 v0000000001581900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000015829e0_0;
    %load/vec4 v0000000001582ee0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001582ee0_0;
    %load/vec4 v0000000001582260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0000000001581900_0;
    %load/vec4 v0000000001582260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001581720_0, 0;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001521810;
T_10 ;
    %wait E_00000000014fe160;
    %load/vec4 v00000000014f92d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %and;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %xor;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %add;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %sub;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %mul;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %add;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %add;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v00000000014f74d0_0;
    %load/vec4 v00000000014f7bb0_0;
    %sub;
    %store/vec4 v00000000014f83d0_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000015219a0;
T_11 ;
    %wait E_00000000014fe860;
    %load/vec4 v00000000014f7570_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000000014f76b0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000014f7570_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v00000000014f76b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000014f7570_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000014f9050_0, 0, 4;
T_11.15 ;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010b9090;
T_12 ;
    %wait E_00000000015027a0;
    %load/vec4 v0000000001583160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015832a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001582760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001582080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001583020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000015815e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000015828a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000015832a0_0;
    %assign/vec4 v00000000015832a0_0, 0;
    %load/vec4 v0000000001582f80_0;
    %assign/vec4 v0000000001582f80_0, 0;
    %load/vec4 v0000000001582300_0;
    %assign/vec4 v0000000001582300_0, 0;
    %load/vec4 v0000000001582760_0;
    %assign/vec4 v0000000001582760_0, 0;
    %load/vec4 v0000000001582080_0;
    %assign/vec4 v0000000001582080_0, 0;
    %load/vec4 v0000000001583020_0;
    %assign/vec4 v0000000001583020_0, 0;
    %load/vec4 v00000000015815e0_0;
    %assign/vec4 v00000000015815e0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000001583200_0;
    %assign/vec4 v00000000015832a0_0, 0;
    %load/vec4 v0000000001581860_0;
    %assign/vec4 v0000000001582f80_0, 0;
    %load/vec4 v00000000015821c0_0;
    %assign/vec4 v0000000001582300_0, 0;
    %load/vec4 v0000000001581680_0;
    %assign/vec4 v0000000001582760_0, 0;
    %load/vec4 v00000000015830c0_0;
    %assign/vec4 v0000000001582080_0, 0;
    %load/vec4 v0000000001581cc0_0;
    %assign/vec4 v0000000001583020_0, 0;
    %load/vec4 v0000000001582120_0;
    %assign/vec4 v00000000015815e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001587ca0;
T_13 ;
    %wait E_0000000001501ea0;
    %load/vec4 v0000000001589770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001589bd0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000000001589bd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001589e50_0, 0, 32;
T_13.4 ;
    %load/vec4 v0000000001589e50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0000000001589bd0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001589e50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015899f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000001589bd0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001589e50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589b30, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001589bd0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001589e50_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158b2f0, 0, 4;
    %load/vec4 v0000000001589e50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001589e50_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0000000001589bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001589bd0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %load/vec4 v000000000158a170_0;
    %load/vec4 v000000000158ab70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v000000000158b2f0, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v000000000158a990_0;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015899f0, 0, 4;
    %load/vec4 v000000000158a7b0_0;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589b30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158b2f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158b2f0, 0, 4;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000000000158a990_0;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015899f0, 0, 4;
    %load/vec4 v000000000158a7b0_0;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589b30, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158b2f0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158b2f0, 0, 4;
T_13.9 ;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001587ca0;
T_14 ;
    %wait E_00000000015025e0;
    %load/vec4 v000000000158a170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000000000158a990_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000158b250_0, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000000001589b30, 4;
    %store/vec4 v000000000158a850_0, 0, 256;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %store/vec4 v0000000001589810_0, 0, 25;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000000000158a990_0;
    %parti/s 23, 0, 2;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000158b250_0, 0, 1;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001589b30, 4;
    %store/vec4 v000000000158a850_0, 0, 256;
    %load/vec4 v000000000158a710_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000015899f0, 4;
    %store/vec4 v0000000001589810_0, 0, 25;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000158b250_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000000000158a850_0, 0, 256;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000000001589810_0, 0, 25;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000158b250_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v000000000158a850_0, 0, 256;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000000001589810_0, 0, 25;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001587980;
T_15 ;
    %wait E_0000000001501960;
    %load/vec4 v00000000015916a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v0000000001591a60_0, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000001587980;
T_16 ;
    %wait E_0000000001502420;
    %load/vec4 v00000000015916a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %load/vec4 v0000000001591b00_0;
    %load/vec4 v0000000001590660_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 224, 32, 7;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 192, 64, 8;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 160, 96, 8;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 64, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 128, 128, 9;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 96, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 96, 160, 9;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 128, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 64, 192, 9;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 160, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v0000000001590660_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0000000001591b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001590660_0;
    %parti/s 192, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v0000000001591b00_0;
    %load/vec4 v0000000001590660_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001591c40_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001587980;
T_17 ;
    %wait E_0000000001501ea0;
    %load/vec4 v00000000015920a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001592000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001590700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001591d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015908e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000001590840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0000000001591f60_0;
    %load/vec4 v00000000015921e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0000000001590ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000015908e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001590700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001592000_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001592000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001590700_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0000000001590d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001592000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001591d80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001591d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0000000001590d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001590700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000015908e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001590840_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000010a46d0;
T_18 ;
    %wait E_00000000015027a0;
    %load/vec4 v00000000015857e0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0000000001583cd0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001584310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001583e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001584090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001583910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000015841d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000001584270_0;
    %assign/vec4 v0000000001584310_0, 0;
    %load/vec4 v0000000001583d70_0;
    %assign/vec4 v0000000001583e10_0, 0;
    %load/vec4 v0000000001583ff0_0;
    %assign/vec4 v0000000001584090_0, 0;
    %load/vec4 v0000000001583f50_0;
    %assign/vec4 v0000000001583910_0, 0;
    %load/vec4 v0000000001583eb0_0;
    %assign/vec4 v00000000015841d0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001587fc0;
T_19 ;
    %wait E_0000000001501ea0;
    %load/vec4 v0000000001592720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001592860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001594b60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000001592860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0000000001592d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001592860_0, 0;
    %load/vec4 v0000000001594b60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000001594b60_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0000000001594b60_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001592860_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001594b60_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0000000001594b60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000001594b60_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000001587fc0;
T_20 ;
    %wait E_0000000001502320;
    %load/vec4 v00000000015943e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000001594480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000001593f80_0;
    %ix/getv 3, v0000000001593d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015934e0, 0, 4;
    %load/vec4 v0000000001593f80_0;
    %assign/vec4 v0000000001592ea0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v0000000001593d00_0;
    %load/vec4a v00000000015934e0, 4;
    %store/vec4 v0000000001592ea0_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000001521030;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0000000001593940_0;
    %inv;
    %store/vec4 v0000000001593940_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000001521030;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015947a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001593940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001594c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001594ca0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001594c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001594ca0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
T_22.0 ;
    %load/vec4 v0000000001594200_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001594200_0;
    %store/vec4a v0000000001583870, 4, 0;
    %load/vec4 v0000000001594200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001592c20_0, 0, 32;
T_22.2 ;
    %load/vec4 v0000000001592c20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
T_22.4 ;
    %load/vec4 v0000000001594200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0000000001594200_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001592c20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000000015899f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000001594200_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001592c20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000000001589b30, 4, 0;
    %load/vec4 v0000000001594200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0000000001592c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001592c20_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
T_22.6 ;
    %load/vec4 v0000000001594200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001594200_0;
    %store/vec4a v0000000001589c70, 4, 0;
    %load/vec4 v0000000001594200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction_2.txt", v0000000001583870 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000001594840_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000001594520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
T_22.8 ;
    %load/vec4 v0000000001594200_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0000000001594200_0;
    %store/vec4a v00000000015934e0, 4, 0;
    %load/vec4 v0000000001594200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000015934e0, 4, 0;
    %end;
    .thread T_22;
    .scope S_0000000001521030;
T_23 ;
    %wait E_0000000001502320;
    %load/vec4 v00000000015947a0_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 110 "$fdisplay", v0000000001594840_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001592c20_0, 0, 32;
T_23.2 ;
    %load/vec4 v0000000001592c20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
T_23.4 ;
    %load/vec4 v0000000001594200_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v0000000001594200_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001592c20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000000015899f0, 4;
    %store/vec4 v0000000001592a40_0, 0, 25;
    %load/vec4 v0000000001594200_0;
    %pad/s 4;
    %store/vec4 v00000000015948e0_0, 0, 4;
    %load/vec4 v0000000001592a40_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000015948e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001593ee0_0, 0, 27;
    %load/vec4 v0000000001592a40_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0000000001594200_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001592c20_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001589b30, 4;
    %ix/getv 4, v0000000001593ee0_0;
    %store/vec4a v00000000015934e0, 4, 0;
T_23.6 ;
    %load/vec4 v0000000001594200_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001594200_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v0000000001592c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001592c20_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v00000000015947a0_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 122 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 126 "$fdisplay", v0000000001594840_0, "cycle = %0d, Start = %b\012PC = %d", v00000000015947a0_0, v0000000001594ca0_0, v0000000001586b40_0 {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0000000001594840_0, "Registers" {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0000000001594840_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0000000001589c70, 0>, &A<v0000000001589c70, 8>, &A<v0000000001589c70, 16>, &A<v0000000001589c70, 24> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0000000001594840_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0000000001589c70, 1>, &A<v0000000001589c70, 9>, &A<v0000000001589c70, 17>, &A<v0000000001589c70, 25> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0000000001594840_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0000000001589c70, 2>, &A<v0000000001589c70, 10>, &A<v0000000001589c70, 18>, &A<v0000000001589c70, 26> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0000000001594840_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0000000001589c70, 3>, &A<v0000000001589c70, 11>, &A<v0000000001589c70, 19>, &A<v0000000001589c70, 27> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0000000001594840_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0000000001589c70, 4>, &A<v0000000001589c70, 12>, &A<v0000000001589c70, 20>, &A<v0000000001589c70, 28> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0000000001594840_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0000000001589c70, 5>, &A<v0000000001589c70, 13>, &A<v0000000001589c70, 21>, &A<v0000000001589c70, 29> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0000000001594840_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0000000001589c70, 6>, &A<v0000000001589c70, 14>, &A<v0000000001589c70, 22>, &A<v0000000001589c70, 30> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0000000001594840_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0000000001589c70, 7>, &A<v0000000001589c70, 15>, &A<v0000000001589c70, 23>, &A<v0000000001589c70, 31> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0000 = %h", &A<v00000000015934e0, 0> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0020 = %h", &A<v00000000015934e0, 1> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0040 = %h", &A<v00000000015934e0, 2> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0200 = %h", &A<v00000000015934e0, 16> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0220 = %h", &A<v00000000015934e0, 17> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0240 = %h", &A<v00000000015934e0, 18> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0400 = %h", &A<v00000000015934e0, 32> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0420 = %h", &A<v00000000015934e0, 33> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v0000000001594840_0, "Data Memory: 0x0440 = %h", &A<v00000000015934e0, 34> {0 0 0};
    %vpi_call 2 152 "$fdisplay", v0000000001594840_0, "\012" {0 0 0};
    %load/vec4 v0000000001590c00_0;
    %load/vec4 v0000000001590840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v0000000001590ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v0000000001590a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 159 "$fdisplay", v0000000001594520_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v00000000015947a0_0, v0000000001591e20_0, v0000000001591b00_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0000000001590980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 161 "$fdisplay", v0000000001594520_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v00000000015947a0_0, v0000000001591e20_0, v0000000001591ec0_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v0000000001590a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 165 "$fdisplay", v0000000001594520_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v00000000015947a0_0, v0000000001591e20_0, v0000000001591b00_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v0000000001590980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 167 "$fdisplay", v0000000001594520_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v00000000015947a0_0, v0000000001591e20_0, v0000000001591ec0_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015940c0_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0000000001590c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v00000000015940c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v0000000001590a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 174 "$fdisplay", v0000000001594520_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v00000000015947a0_0, v0000000001591e20_0, v0000000001591b00_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v0000000001590980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 176 "$fdisplay", v0000000001594520_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v00000000015947a0_0, v0000000001591e20_0, v0000000001591ec0_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015940c0_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v00000000015947a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015947a0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "EXMEM.v";
    "Forward.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX32_4Input.v";
    "PC.v";
    "Equal.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
