{
	"author": ["Wei-Fen Lin", "Steven K. Reinhardt", "Doug Burger"],
	"booktitle": "Proceedings of the Seventh International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/2001",
	"dblpkey": "conf/hpca/LinRB01",
	"doi": "10.1109/HPCA.2001.903272",
	"isbn": "0-7695-1019-1",
	"pages": "301-312",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["reduc", "dram", "latenc", "with", "an", "integr", "memori", "hierarchi", "design"],
	"tag": ["design", "memory management"],
	"title": "Reducing DRAM Latencies with an Integrated Memory Hierarchy Design",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 2001
}