--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf uartConstraints.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc3s700a,fg484,-5 (PRODUCTION 1.41 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock topCLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
uart_rxTop  |    3.150(R)|   -0.378(R)|topCLK_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock topCLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
hsync        |    8.671(R)|topCLK_BUFGP      |   0.000|
rxOutLED<0>  |   10.698(R)|topCLK_BUFGP      |   0.000|
rxOutLED<1>  |   10.919(R)|topCLK_BUFGP      |   0.000|
rxOutLED<2>  |   10.259(R)|topCLK_BUFGP      |   0.000|
rxOutLED<3>  |   10.222(R)|topCLK_BUFGP      |   0.000|
rxOutLED<4>  |   10.106(R)|topCLK_BUFGP      |   0.000|
rxOutLED<5>  |    9.897(R)|topCLK_BUFGP      |   0.000|
rxOutLED<6>  |   10.489(R)|topCLK_BUFGP      |   0.000|
rxOutLED<7>  |   10.110(R)|topCLK_BUFGP      |   0.000|
vga_color<0> |   14.866(R)|topCLK_BUFGP      |   0.000|
vga_color<1> |   13.906(R)|topCLK_BUFGP      |   0.000|
vga_color<2> |   14.363(R)|topCLK_BUFGP      |   0.000|
vga_color<3> |   15.455(R)|topCLK_BUFGP      |   0.000|
vga_color<4> |   15.353(R)|topCLK_BUFGP      |   0.000|
vga_color<5> |   14.850(R)|topCLK_BUFGP      |   0.000|
vga_color<6> |   14.356(R)|topCLK_BUFGP      |   0.000|
vga_color<7> |   15.691(R)|topCLK_BUFGP      |   0.000|
vga_color<8> |   15.301(R)|topCLK_BUFGP      |   0.000|
vga_color<9> |   14.141(R)|topCLK_BUFGP      |   0.000|
vga_color<10>|   14.774(R)|topCLK_BUFGP      |   0.000|
vga_color<11>|   15.211(R)|topCLK_BUFGP      |   0.000|
vsync        |    8.638(R)|topCLK_BUFGP      |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock topCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
topCLK         |    4.350|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 01 12:52:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 184 MB



