	component HostSystem is
		port (
			clk_clk       : in  std_logic := 'X'; -- clk
			reset_reset_n : in  std_logic := 'X'; -- reset_n
			serial_rxd    : in  std_logic := 'X'; -- rxd
			serial_txd    : out std_logic         -- txd
		);
	end component HostSystem;

