{"vcs1":{"timestamp_begin":1759292205.810701770, "rt":7.91, "ut":6.37, "st":0.97}}
{"vcselab":{"timestamp_begin":1759292213.790115213, "rt":1.47, "ut":1.06, "st":0.07}}
{"link":{"timestamp_begin":1759292215.315626978, "rt":0.72, "ut":0.34, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759292205.412405332}
{"VCS_COMP_START_TIME": 1759292205.412405332}
{"VCS_COMP_END_TIME": 1759292222.831549982}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./syn+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+SYN+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1"}
{"vcs1": {"peak_mem": 433740}}
{"vcselab": {"peak_mem": 268064}}
