module ahb_master(input hclk,hresetn,hready_out,input[1:0]hresp,input[31:0]hrdata, output reg hwrite,hready_in, output reg [1:0]htrans, output reg [31:0] hwdata, haddr);
reg[2:0] hsize;
reg[2:0] hburst;
integer i=0;
task single_write;
begin
@(posedge hclk)
#1;
begin
hwrite=1;
hready_in=1;
hburst=3'b000;
htrans=2'd2;
haddr=32'h8000_0001;
end
@(posedge hclk)
#1;
begin
htrans=2'd0;
hwdata=32'h00001122;
end
end
endtask

task single_read();
begin
@(posedge hclk)
#1;
hwrite=0;
htrans=2'd2;
haddr=32'h8000_0001;
hready_in=1;
@(posedge hclk);
#1;
htrans=2'd0;
end
endtask
endmodule
