062f3c7dadd6e94662d0f4a762733969ef733860
:bug: [rtl/core/uart] fixed bugs in RTS/CTS hardware flow control (targeting #11 ); added double-buffering to UART RX engine
diff --git a/rtl/core/neorv32_package.vhd b/rtl/core/neorv32_package.vhd
index df819e3..f2bea2d 100644
--- a/rtl/core/neorv32_package.vhd
+++ b/rtl/core/neorv32_package.vhd
@@ -60,7 +60,7 @@ package neorv32_package is
   -- Architecture Constants (do not modify!) ------------------------------------------------
   -- -------------------------------------------------------------------------------------------
   constant data_width_c   : natural := 32; -- native data path width - do not change!
-  constant hw_version_c   : std_ulogic_vector(31 downto 0) := x"01050109"; -- no touchy!
+  constant hw_version_c   : std_ulogic_vector(31 downto 0) := x"01050110"; -- no touchy!
   constant pmp_max_r_c    : natural := 8; -- max PMP regions - FIXED!
   constant archid_c       : natural := 19; -- official NEORV32 architecture ID - hands off!
   constant rf_r0_is_reg_c : boolean := true; -- reg_file.r0 is a *physical register* that has to be initialized to zero by the CPU HW