#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5614918d1bf0 .scope module, "ram_interact" "ram_interact" 2 99;
 .timescale 0 0;
v0x5614918f2c50_0 .net "MOC", 0 0, v0x5614918f2930_0;  1 drivers
v0x5614918f2d10_0 .var "address", 7 0;
v0x5614918f2de0_0 .var "data", 31 0;
v0x5614918f2ee0_0 .var "data_in", 31 0;
v0x5614918f2f80_0 .net "data_output", 31 0, v0x5614918f2800_0;  1 drivers
v0x5614918f3090_0 .var "enable", 0 0;
v0x5614918f3160_0 .var/i "file_in", 31 0;
v0x5614918f3200_0 .var/i "file_status", 31 0;
v0x5614918f32e0_0 .var "mode", 1 0;
v0x5614918f33d0_0 .var "w_r", 0 0;
E_0x56149189cf40 .event posedge, v0x5614918f2740_0;
S_0x5614918d2910 .scope module, "ram" "ram_256_b" 2 109, 2 8 0, S_0x5614918d1bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data"
    .port_info 1 /INPUT 8 "address"
    .port_info 2 /INPUT 1 "w_r"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 2 "access_mode"
    .port_info 5 /OUTPUT 1 "state"
    .port_info 6 /OUTPUT 32 "mem"
v0x5614918d2b40_0 .net "access_mode", 1 0, v0x5614918f32e0_0;  1 drivers
v0x5614918f25a0_0 .net "address", 7 0, v0x5614918f2d10_0;  1 drivers
v0x5614918f2680_0 .net "data", 31 0, v0x5614918f2de0_0;  1 drivers
v0x5614918f2740_0 .net "enable", 0 0, v0x5614918f3090_0;  1 drivers
v0x5614918f2800_0 .var "mem", 31 0;
v0x5614918f2930_0 .var "state", 0 0;
v0x5614918f29f0 .array "storage", 511 0, 7 0;
v0x5614918f2ab0_0 .net "w_r", 0 0, v0x5614918f33d0_0;  1 drivers
E_0x56149189c6d0/0 .event edge, v0x5614918f2ab0_0;
E_0x56149189c6d0/1 .event posedge, v0x5614918f2740_0;
E_0x56149189c6d0 .event/or E_0x56149189c6d0/0, E_0x56149189c6d0/1;
    .scope S_0x5614918d2910;
T_0 ;
    %wait E_0x56149189c6d0;
    %load/vec4 v0x5614918f2740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f2930_0, 0, 1;
    %load/vec4 v0x5614918f2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5614918d2b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614918f2800_0, 4, 5;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5614918d2b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f2930_0, 0, 1;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %load/vec4 v0x5614918f2680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5614918f25a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f2930_0, 0, 1;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5614918d1bf0;
T_1 ;
    %vpi_func 2 112 "$fopen" 32, "data.txt", "r" {0 0 0};
    %store/vec4 v0x5614918f3160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
T_1.0 ;
    %vpi_func 2 116 "$feof" 32, v0x5614918f3160_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %vpi_func 2 117 "$fscanf" 32, v0x5614918f3160_0, "%d", v0x5614918f2de0_0 {0 0 0};
    %store/vec4 v0x5614918f3200_0, 0, 32;
    %load/vec4 v0x5614918f2de0_0;
    %pad/u 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5614918f29f0, 4, 0;
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 122 "$fclose", v0x5614918f3160_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5614918d1bf0;
T_2 ;
    %vpi_call 2 127 "$display", "ADDRESS\011\011|VALUE\011\011|Time\011|ENABLE\011|MOC\011|R/W" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %pushi/vec4 4, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %load/vec4 v0x5614918f32e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5614918f2d10_0;
    %addi 4, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5614918f2d10_0;
    %addi 2, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x5614918d1bf0;
T_3 ;
    %wait E_0x56149189cf40;
    %delay 1, 0;
    %vpi_call 2 162 "$display", " ADDRESS:%h | %h %b %b %b", v0x5614918f2d10_0, v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f2c50_0, v0x5614918f33d0_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x5614918d1bf0;
T_4 ;
    %delay 40, 0;
    %vpi_call 2 168 "$display", " Enable MOC W/R" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v0x5614918f2ee0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 177 "$display", "\012 Write byte %h to ram", v0x5614918f2ee0_0 {0 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 178 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 51914, 0, 32;
    %store/vec4 v0x5614918f2ee0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 188 "$display", "\012 Write byte %h to ram", v0x5614918f2ee0_0 {0 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 189 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 191 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 47802, 0, 32;
    %store/vec4 v0x5614918f2ee0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 201 "$display", "\012 Write byte %h to ram", v0x5614918f2ee0_0 {0 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 202 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 204 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 3402283706, 0, 32;
    %store/vec4 v0x5614918f2ee0_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 214 "$display", "\012 Write byte %h to ram", v0x5614918f2ee0_0 {0 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 215 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 217 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 219 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %load/vec4 v0x5614918f2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %load/vec4 v0x5614918f2d10_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5614918f29f0, 4;
    %vpi_call 2 221 "$display", "\012 Value in Address %h : %h\011%b\011%b\011\011%b", v0x5614918f2d10_0, S<0,vec4,u8>, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {1 0 0};
    %vpi_call 2 224 "$display", "\012\011\011\011 ENABLE\011MOC\011W/R" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 232 "$display", "\012Reading Byte in Address 0.\012Data is: %h\011\011%b\011%b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 239 "$display", "\012Reading Halfword in Address 2.\012Data is: %h\011\011%b\011%b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 246 "$display", "\012Reading Halfword in Address 4.\012Data is: %h\011\011%b\011%b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 254 "$display", "\012Reading Word in Address 8.\012Data is: %h\011\011b\011%b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 261 "$display", "\012Reading Word in Address 0.\012Data is: %h\011\011%b\011 %b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 269 "$display", "\012Reading Word in Address 4.\012Data is: %h\011\011%b\011%b\011%b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f3090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614918f33d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5614918f32e0_0, 0, 2;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5614918f2d10_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 277 "$display", "\012Reading Word in Address 8.\012Data is: %h\011\011%b\011%b\011 %b", v0x5614918f2f80_0, v0x5614918f3090_0, v0x5614918f33d0_0, v0x5614918f2c50_0 {0 0 0};
    %vpi_call 2 279 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "final.v";
