#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Dec 19 12:43:15 2023
# Process ID: 19040
# Current directory: C:/Lab_final/lab_final _NN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16416 C:\Lab_final\lab_final _NN\lab_final.xpr
# Log file: C:/Lab_final/lab_final _NN/vivado.log
# Journal file: C:/Lab_final/lab_final _NN\vivado.jou
# Running On: DESKTOP-2QICLVD, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 16977 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Lab_final/lab_final _NN/lab_final.xpr}
update_compile_order -fileset sources_1
update_module_reference NN_bd_MP2_0_0
generate_target Simulation [get_files {C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd}]
export_ip_user_files -of_objects [get_files {C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Lab_final/lab_final _NN/lab_final.srcs/sources_1/bd/NN_bd/NN_bd.bd}}] -directory {C:/Lab_final/lab_final _NN/lab_final.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Lab_final/lab_final _NN/lab_final.ip_user_files} -ipstatic_source_dir {C:/Lab_final/lab_final _NN/lab_final.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Lab_final/lab_final _NN/lab_final.cache/compile_simlib/modelsim} {questa=C:/Lab_final/lab_final _NN/lab_final.cache/compile_simlib/questa} {riviera=C:/Lab_final/lab_final _NN/lab_final.cache/compile_simlib/riviera} {activehdl=C:/Lab_final/lab_final _NN/lab_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source NN_tb.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_sim
