

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_3'
================================================================
* Date:           Tue Jul  7 16:24:55 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  41500|  41500|  41500|  41500|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  41495|  41495|        26|          2|          1|  20736|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	29  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	3  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 30 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1 = alloca i16"   --->   Operation 31 'alloca' 'accPopCount_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2 = alloca i16"   --->   Operation 32 'alloca' 'accPopCount_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3 = alloca i16"   --->   Operation 33 'alloca' 'accPopCount_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 34 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1 = alloca i16"   --->   Operation 35 'alloca' 'accPopCount_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2 = alloca i16"   --->   Operation 36 'alloca' 'accPopCount_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3 = alloca i16"   --->   Operation 37 'alloca' 'accPopCount_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_3_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_2_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_1_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_0_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [72 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 44 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_4, %.preheader616.preheader ]"   --->   Operation 46 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 47 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.56ns)   --->   "%in_idx_4 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 49 'add' 'in_idx_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %.preheader616.preheader" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_load91 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 51 'load' 'accPopCount_V_load91' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo_4 = load i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 52 'load' 'accPopCount_V_0_1_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo_4 = load i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 53 'load' 'accPopCount_V_0_2_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo_4 = load i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 54 'load' 'accPopCount_V_0_3_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_5 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 55 'load' 'accPopCount_V_1_load_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo_4 = load i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 56 'load' 'accPopCount_V_1_1_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo_4 = load i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 57 'load' 'accPopCount_V_1_2_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo_4 = load i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 58 'load' 'accPopCount_V_1_3_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1205 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 59 'trunc' 'tmp_1205' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_load_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 60 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1205, i16 %accPopCount_V_load91, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 61 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%accPopCount_V_1_1_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_1_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 62 'select' 'accPopCount_V_1_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%accPopCount_V_0_1_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_1_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 63 'select' 'accPopCount_V_0_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.80ns)   --->   "%accPopCount_V_1_2_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_2_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 64 'select' 'accPopCount_V_1_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%accPopCount_V_0_2_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_2_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 65 'select' 'accPopCount_V_0_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.80ns)   --->   "%accPopCount_V_1_3_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_3_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 66 'select' 'accPopCount_V_1_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.80ns)   --->   "%accPopCount_V_0_3_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_3_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 67 'select' 'accPopCount_V_0_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_3_1, i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 68 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_2_1, i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 69 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_1_1, i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 70 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 71 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_3_1, i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 72 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_2_1, i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 73 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_1_1, i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 74 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 75 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 76 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 77 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo = load i16* %accPopCount_V_0_1"   --->   Operation 78 'load' 'accPopCount_V_0_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo = load i16* %accPopCount_V_0_2"   --->   Operation 79 'load' 'accPopCount_V_0_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo = load i16* %accPopCount_V_0_3"   --->   Operation 80 'load' 'accPopCount_V_0_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 81 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo = load i16* %accPopCount_V_1_1"   --->   Operation 82 'load' 'accPopCount_V_1_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo = load i16* %accPopCount_V_1_2"   --->   Operation 83 'load' 'accPopCount_V_1_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo = load i16* %accPopCount_V_1_3"   --->   Operation 84 'load' 'accPopCount_V_1_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 85 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_4 = alloca i16"   --->   Operation 86 'alloca' 'accPopCount_0_0_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_4 = alloca i16"   --->   Operation 87 'alloca' 'accPopCount_0_1_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_4 = alloca i16"   --->   Operation 88 'alloca' 'accPopCount_0_2_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_4 = alloca i16"   --->   Operation 89 'alloca' 'accPopCount_0_3_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 90 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2 = alloca i16"   --->   Operation 91 'alloca' 'accPopCount_V_1_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2 = alloca i16"   --->   Operation 92 'alloca' 'accPopCount_V_1_2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2 = alloca i16"   --->   Operation 93 'alloca' 'accPopCount_V_1_3_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_3_lo, i16* %accPopCount_V_1_3_2"   --->   Operation 94 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 95 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_2_lo, i16* %accPopCount_V_1_2_2"   --->   Operation 95 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 96 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_1_lo, i16* %accPopCount_V_1_1_2"   --->   Operation 96 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 97 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 97 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 98 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_3_lo, i16* %accPopCount_0_3_V_4"   --->   Operation 98 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 99 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_2_lo, i16* %accPopCount_0_2_V_4"   --->   Operation 99 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 100 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_1_lo, i16* %accPopCount_0_1_V_4"   --->   Operation 100 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 101 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_0_0_V_4"   --->   Operation 101 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 102 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 102 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 103 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 103 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 104 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%i8 = phi i15 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 105 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i8, -12032" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 106 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_1170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20736, i64 20736, i64 20736)"   --->   Operation 107 'speclooptripcount' 'empty_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.94ns)   --->   "%i = add i15 %i8, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 108 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 110 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%sf_5 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 111 'add' 'sf_5' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str117)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 112 'specregionbegin' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 114 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sf_load83 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 115 'load' 'sf_load83' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1206 = shl i32 %nf, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 117 'shl' 'tmp_1206' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1207 = shl i32 %nf, 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 118 'shl' 'tmp_1207' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1207, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 119 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_60 = add i32 %tmp1, %tmp_1206" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 120 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (2.47ns)   --->   "%tmp_62 = icmp eq i32 %sf_5, 36" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 121 'icmp' 'tmp_62' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader613.preheader.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 122 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.76ns)   --->   "store i32 %sf_5, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 123 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.76>
ST_4 : Operation 124 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 124 'br' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.76>
ST_4 : Operation 125 [1/1] (2.55ns)   --->   "%nf_5 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 125 'add' 'nf_5' <Predicate = (!exitcond & tmp_62)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 126 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_4 : Operation 127 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 127 'br' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_58 = zext i32 %sf_load83 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 128 'zext' 'tmp_58' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_58" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 129 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 130 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_5 : Operation 131 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 131 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %tmp_60 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 132 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [2304 x i32]* %weightMem_0_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 133 'getelementptr' 'weightMem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 134 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [2304 x i32]* %weightMem_1_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 135 'getelementptr' 'weightMem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 136 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_63 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 137 'zext' 'tmp_63' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_5, %.preheader613.preheader.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 138 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.47ns)   --->   "%tmp_64 = icmp eq i32 %nf_1, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 139 'icmp' 'tmp_64' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_64, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 140 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_1175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str117, i32 %tmp_59)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 141 'specregionend' 'empty_1175' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 142 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 143 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %sf_load83 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 144 'zext' 'tmp_57' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_57" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 145 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 146 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_6 : Operation 147 [1/1] (1.76ns)   --->   "br label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 147 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 148 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 149 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 150 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 150 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = phi i32 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]"   --->   Operation 151 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_1 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 152 'xor' 'p_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.99ns)   --->   "%masked_V = xor i32 %weightMem_0_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 153 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.99ns)   --->   "%masked_V_0_1 = xor i32 %weightMem_1_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 154 'xor' 'masked_V_0_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [2304 x i32]* %weightMem_2_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 155 'getelementptr' 'weightMem_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 156 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [2304 x i32]* %weightMem_3_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 157 'getelementptr' 'weightMem_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 158 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 159 [7/7] (3.63ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 159 'call' 'p_0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 160 [7/7] (3.63ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 160 'call' 'p_0_1' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 161 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_8 : Operation 162 [1/1] (0.99ns)   --->   "%masked_V_0_2 = xor i32 %weightMem_2_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 162 'xor' 'masked_V_0_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 163 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_8 : Operation 164 [1/1] (0.99ns)   --->   "%masked_V_0_3 = xor i32 %weightMem_3_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 164 'xor' 'masked_V_0_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 165 [6/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 165 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 166 [6/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 166 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 167 [7/7] (3.63ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 167 'call' 'p_0_2' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [7/7] (3.63ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 168 'call' 'p_0_3' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 169 [5/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 169 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 170 [5/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 170 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 171 [6/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 171 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 172 [6/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 172 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 173 [4/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 173 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 174 [4/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 174 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 175 [5/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 175 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 176 [5/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 176 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 177 [3/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 177 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 178 [3/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 178 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 179 [4/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 179 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 180 [4/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 180 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 181 [2/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 181 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [2/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 182 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 183 [3/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 183 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 184 [3/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 184 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.34>
ST_14 : Operation 185 [1/7] (3.65ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 185 'call' 'p_0' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 186 [1/7] (3.65ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 186 'call' 'p_0_1' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 187 [2/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 187 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 188 [2/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 188 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_4_1171 = load i16* %accPopCount_0_0_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 189 'load' 'accPopCount_0_0_V_4_1171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_4_1172 = load i16* %accPopCount_0_1_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 190 'load' 'accPopCount_0_1_V_4_1172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_s = sext i7 %p_0 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 191 'sext' 'accPopCount_0_0_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (2.07ns)   --->   "%accPopCount_0_0_V = add i16 %accPopCount_0_0_V_4_1171, %accPopCount_0_0_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 192 'add' 'accPopCount_0_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_s = sext i7 %p_0_1 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 193 'sext' 'accPopCount_0_1_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (2.07ns)   --->   "%accPopCount_0_1_V = add i16 %accPopCount_0_1_V_4_1172, %accPopCount_0_1_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 194 'add' 'accPopCount_0_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/7] (3.65ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 195 'call' 'p_0_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 196 [1/7] (3.65ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 196 'call' 'p_0_3' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 197 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_1_V, i16* %accPopCount_0_1_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 197 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_15 : Operation 198 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_0_V, i16* %accPopCount_0_0_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 198 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_15 : Operation 199 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_1_V_4"   --->   Operation 199 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>
ST_15 : Operation 200 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_0_V_4"   --->   Operation 200 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_4_1173 = load i16* %accPopCount_0_2_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 201 'load' 'accPopCount_0_2_V_4_1173' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_4_1174 = load i16* %accPopCount_0_3_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 202 'load' 'accPopCount_0_3_V_4_1174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_s = sext i7 %p_0_2 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 203 'sext' 'accPopCount_0_2_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (2.07ns)   --->   "%accPopCount_0_2_V = add i16 %accPopCount_0_2_V_4_1173, %accPopCount_0_2_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 204 'add' 'accPopCount_0_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_s = sext i7 %p_0_3 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 205 'sext' 'accPopCount_0_3_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.07ns)   --->   "%accPopCount_0_3_V = add i16 %accPopCount_0_3_V_4_1174, %accPopCount_0_3_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 206 'add' 'accPopCount_0_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_3_V, i16* %accPopCount_0_3_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 207 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_16 : Operation 208 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_2_V, i16* %accPopCount_0_2_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 208 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_65 = sext i16 %accPopCount_0_0_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 209 'sext' 'tmp_65' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%means_in4_V_0_load = load i24* @means_in4_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 210 'load' 'means_in4_V_0_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 211 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 211 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_167_0_1 = sext i16 %accPopCount_0_1_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 212 'sext' 'tmp_167_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 213 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 213 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 214 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_3_V_4"   --->   Operation 214 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>
ST_16 : Operation 215 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_2_V_4"   --->   Operation 215 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 216 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2_s = load i16* %accPopCount_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 217 'load' 'accPopCount_V_1_1_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 218 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 218 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 219 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 219 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_167_0_2 = sext i16 %accPopCount_0_2_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 220 'sext' 'tmp_167_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 221 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 221 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_167_0_3 = sext i16 %accPopCount_0_3_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 222 'sext' 'tmp_167_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 223 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 223 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_167_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 224 'sext' 'tmp_167_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%means_in4_V_1_load = load i24* @means_in4_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 225 'load' 'means_in4_V_1_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 226 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 226 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_167_1_1 = sext i16 %accPopCount_V_1_1_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 227 'sext' 'tmp_167_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 228 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 228 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 229 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_1_2"   --->   Operation 229 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_17 : Operation 230 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 230 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2_s = load i16* %accPopCount_V_1_2_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 231 'load' 'accPopCount_V_1_2_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2_s = load i16* %accPopCount_V_1_3_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 232 'load' 'accPopCount_V_1_3_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 233 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 233 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 234 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 234 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 235 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 235 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 236 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 236 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 237 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 237 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 238 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 238 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_167_1_2 = sext i16 %accPopCount_V_1_2_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 239 'sext' 'tmp_167_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 240 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_167_1_3 = sext i16 %accPopCount_V_1_3_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 241 'sext' 'tmp_167_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 242 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 242 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%alphaMem_0_V_addr = getelementptr [64 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 243 'getelementptr' 'alphaMem_0_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 244 [2/2] (3.25ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 244 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%alphaMem_1_V_addr = getelementptr [64 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 245 'getelementptr' 'alphaMem_1_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 246 [2/2] (3.25ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 246 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%alphaMem_2_V_addr = getelementptr [64 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 247 'getelementptr' 'alphaMem_2_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (3.25ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 248 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%alphaMem_3_V_addr = getelementptr [64 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 249 'getelementptr' 'alphaMem_3_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (3.25ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 250 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_18 : Operation 251 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_3_2"   --->   Operation 251 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_18 : Operation 252 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_2_2"   --->   Operation 252 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 253 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 253 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 254 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 254 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 255 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 256 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1 = add i24 %tmp_68, %tmp_168_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 256 'add' 'tmp_169_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 257 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 258 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_1 = add i24 %tmp_168_0_1, %tmp_168_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 258 'add' 'tmp_169_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 259 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 260 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 261 [1/2] (3.25ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 261 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_19 : Operation 262 [1/2] (3.25ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 262 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_19 : Operation 263 [1/2] (3.25ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 263 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_19 : Operation 264 [1/2] (3.25ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 264 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 265 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 266 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_2 = add i24 %tmp_168_0_2, %tmp_168_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 266 'add' 'tmp_169_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 267 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 268 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_3 = add i24 %tmp_168_0_3, %tmp_168_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 268 'add' 'tmp_169_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%r_V = sext i24 %alphaMem_0_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 269 'sext' 'r_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_66 = sext i24 %tmp_169_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 270 'sext' 'tmp_66' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 271 [4/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 271 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_1 = sext i24 %alphaMem_1_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 272 'sext' 'r_V_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_162_1 = sext i24 %tmp_169_1_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 273 'sext' 'tmp_162_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 274 [4/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 274 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 275 [3/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 275 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [3/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 276 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%r_V_2 = sext i24 %alphaMem_2_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 277 'sext' 'r_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_162_2 = sext i24 %tmp_169_1_2 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 278 'sext' 'tmp_162_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 279 [4/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 279 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%r_V_3 = sext i24 %alphaMem_3_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 280 'sext' 'r_V_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_162_3 = sext i24 %tmp_169_1_3 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 281 'sext' 'tmp_162_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 282 [4/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 282 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 283 [2/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 283 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%thresMem_0_V_addr = getelementptr [64 x i24]* %thresMem_0_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 284 'getelementptr' 'thresMem_0_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 285 [2/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 285 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 286 [2/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 286 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%thresMem_1_V_addr = getelementptr [64 x i24]* %thresMem_1_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 287 'getelementptr' 'thresMem_1_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 288 [2/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 288 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 289 [3/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 289 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%thresMem_2_V_addr = getelementptr [64 x i24]* %thresMem_2_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 290 'getelementptr' 'thresMem_2_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 291 [2/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 291 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 292 [3/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 292 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%thresMem_3_V_addr = getelementptr [64 x i24]* %thresMem_3_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 293 'getelementptr' 'thresMem_3_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 294 [2/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 294 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 295 [1/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 295 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 296 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 297 [1/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 297 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 298 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 299 [2/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 299 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 300 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 301 [2/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 301 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 302 [1/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 302 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_67 = zext i48 %r_V_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 303 'zext' 'tmp_67' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 304 'bitconcatenate' 'rhs_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%rhs_V_2_cast3 = zext i32 %rhs_V_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 305 'zext' 'rhs_V_2_cast3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (3.10ns)   --->   "%ret_V = add nsw i49 %rhs_V_2_cast3, %tmp_67" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 306 'add' 'ret_V' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_69 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 307 'partselect' 'tmp_69' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_163_1 = zext i48 %r_V_5_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 308 'zext' 'tmp_163_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%rhs_V_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 309 'bitconcatenate' 'rhs_V_2_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%rhs_V_2_1_cast5 = zext i32 %rhs_V_2_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 310 'zext' 'rhs_V_2_1_cast5' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (3.10ns)   --->   "%ret_V_1 = add nsw i49 %rhs_V_2_1_cast5, %tmp_163_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 311 'add' 'ret_V_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_165_1 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_1, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 312 'partselect' 'tmp_165_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 313 [1/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 313 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 314 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.10>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_163_2 = zext i48 %r_V_5_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 315 'zext' 'tmp_163_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 316 'bitconcatenate' 'rhs_V_2_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%rhs_V_2_2_cast7 = zext i32 %rhs_V_2_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 317 'zext' 'rhs_V_2_2_cast7' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (3.10ns)   --->   "%ret_V_2 = add nsw i49 %rhs_V_2_2_cast7, %tmp_163_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 318 'add' 'ret_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_165_2 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_2, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 319 'partselect' 'tmp_165_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_163_3 = zext i48 %r_V_5_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 320 'zext' 'tmp_163_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%rhs_V_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 321 'bitconcatenate' 'rhs_V_2_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%rhs_V_2_3_cast9 = zext i32 %rhs_V_2_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 322 'zext' 'rhs_V_2_3_cast9' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (3.10ns)   --->   "%ret_V_3 = add nsw i49 %rhs_V_2_3_cast9, %tmp_163_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 323 'add' 'ret_V_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_165_3 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_3, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 324 'partselect' 'tmp_165_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (2.45ns)   --->   "%tmp_70 = icmp sgt i24 %tmp_69, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 325 'icmp' 'tmp_70' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%means_out4_V_0_load = load i24* @means_out4_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 326 'load' 'means_out4_V_0_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (2.31ns)   --->   "%tmp_71 = sub i24 %tmp_69, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 327 'sub' 'tmp_71' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 328 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_69, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 328 'add' 'addconv' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (2.45ns)   --->   "%tmp_176_0_1 = icmp sgt i24 %tmp_165_1, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 329 'icmp' 'tmp_176_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (2.31ns)   --->   "%tmp_179_0_1 = sub i24 %tmp_165_1, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 330 'sub' 'tmp_179_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (2.31ns)   --->   "%addconv_0_1 = add i24 %tmp_165_1, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 331 'add' 'addconv_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1)   --->   "%accResidual_0_V = select i1 %tmp_70, i24 %tmp_71, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 332 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_1)   --->   "%accResidual_1_V = select i1 %tmp_176_0_1, i24 %tmp_179_0_1, i24 %addconv_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 333 'select' 'accResidual_1_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 334 [1/1] (2.45ns)   --->   "%tmp_176_0_2 = icmp sgt i24 %tmp_165_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 334 'icmp' 'tmp_176_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (2.31ns)   --->   "%tmp_179_0_2 = sub i24 %tmp_165_2, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 335 'sub' 'tmp_179_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (2.31ns)   --->   "%addconv_0_2 = add i24 %tmp_165_2, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 336 'add' 'addconv_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [1/1] (2.45ns)   --->   "%tmp_176_0_3 = icmp sgt i24 %tmp_165_3, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 337 'icmp' 'tmp_176_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [1/1] (2.31ns)   --->   "%tmp_179_0_3 = sub i24 %tmp_165_3, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 338 'sub' 'tmp_179_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (2.31ns)   --->   "%addconv_0_3 = add i24 %tmp_165_3, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 339 'add' 'addconv_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 340 'icmp' 'tmp_176_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_1 = icmp sgt i24 %accResidual_1_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 341 'icmp' 'tmp_176_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.45>
ST_27 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_2)   --->   "%accResidual_2_V = select i1 %tmp_176_0_2, i24 %tmp_179_0_2, i24 %addconv_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 342 'select' 'accResidual_2_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_0_3, i1 %tmp_176_0_2, i1 %tmp_176_0_1, i1 %tmp_70)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 343 'bitconcatenate' 'tmp_V_14' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_3)   --->   "%accResidual_3_V = select i1 %tmp_176_0_3, i24 %tmp_179_0_3, i24 %addconv_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 344 'select' 'accResidual_3_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 345 'write' <Predicate = (!exitcond & tmp_62)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>
ST_27 : Operation 346 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_2 = icmp sgt i24 %accResidual_2_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 346 'icmp' 'tmp_176_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_3 = icmp sgt i24 %accResidual_3_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 347 'icmp' 'tmp_176_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_V_15 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_1_3, i1 %tmp_176_1_2, i1 %tmp_176_1_1, i1 %tmp_176_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 348 'bitconcatenate' 'tmp_V_15' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 349 'write' <Predicate = (!exitcond & tmp_62)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>

State 29 <SV = 3> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 350 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_idx') with incoming values : ('in_idx', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [35]  (1.77 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [36]  (0.959 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) [98]  (2.32 ns)
	blocking operation 0.993 ns on control path)

 <State 4>: 4.37ns
The critical path consists of the following:
	'shl' operation ('tmp_1206', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [126]  (0 ns)
	'add' operation ('tmp_60', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [129]  (4.37 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inputBuf_V_addr_4', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) [110]  (0 ns)
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [111]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [111]  (3.25 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [120]  (1.77 ns)
	'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [120]  (0 ns)
	'xor' operation ('p_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [133]  (0.993 ns)
	'xor' operation ('masked_V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [134]  (0.993 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'load' operation ('weightMem_2_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) on array 'weightMem_2_V' [145]  (3.25 ns)
	'xor' operation ('masked_V_0_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [146]  (0.993 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [135]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [135]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [135]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [135]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [135]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [147]  (4.34 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_0_V_4_1171', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][0].V' [122]  (0 ns)
	'add' operation ('accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [137]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][0].V' [163]  (1.81 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_2_V_4_1173', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][2].V' [124]  (0 ns)
	'add' operation ('accPopCount[0][2].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [149]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][2].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][2].V' [161]  (1.81 ns)

 <State 17>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('tmp_68', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [173]  (3.89 ns)

 <State 18>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[177] ('tmp_168_0_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [177]  (3.89 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('alphaMem_0_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) on array 'alphaMem_0_V' [195]  (3.25 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [198]  (3.95 ns)

 <State 21>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [198]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [198]  (3.95 ns)

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_5', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [198]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_5_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [222]  (3.95 ns)

 <State 25>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret_V_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [228]  (3.1 ns)

 <State 26>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [246]  (0 ns)
	'icmp' operation ('tmp_176_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [261]  (2.45 ns)

 <State 27>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[2].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [254]  (0 ns)
	'icmp' operation ('tmp_176_1_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [263]  (2.45 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) [266]  (2.19 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
