Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sat Jun  4 23:40:26 2022
| Host         : mecha-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CheckGuess_control_sets_placed.rpt
| Design       : CheckGuess
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            1 |
|     15 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           12 |
| Yes          | No                    | No                     |              95 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        |                        |                2 |              4 |
|  clk_IBUF_BUFG |                        | reset_ltrs_correct     |                4 |             10 |
|  clk_IBUF_BUFG | guess_addr[31]_i_1_n_0 |                        |                6 |             15 |
|  clk_IBUF_BUFG |                        | sol_addr[31]_i_1_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | guess_count_en         | guess_addr[31]_i_1_n_0 |                9 |             32 |
|  clk_IBUF_BUFG | is_dict_word_IBUF      |                        |               33 |             80 |
+----------------+------------------------+------------------------+------------------+----------------+


