/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_2cee0a1bf53b468eaf6dd2bde8423ca0.v:1.1-16.10" *)
module AND_gate(out, tetR_transcription_rate, lacI_transcription_rate);
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_2cee0a1bf53b468eaf6dd2bde8423ca0.v:1.60-1.83" *)
  input lacI_transcription_rate;
  wire lacI_transcription_rate;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_2cee0a1bf53b468eaf6dd2bde8423ca0.v:1.24-1.27" *)
  output out;
  wire out;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_2cee0a1bf53b468eaf6dd2bde8423ca0.v:1.35-1.58" *)
  input tetR_transcription_rate;
  wire tetR_transcription_rate;
  assign out = 1'hx;
endmodule
