
FreeRTOS_SecureIOToggle_TrustZone_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009050  08040200  08040200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c0  08049250  08049250  0000a250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08049a10  08049a10  0000b0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08049a10  08049a10  0000aa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08049a18  08049a18  0000b0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08049a18  08049a18  0000aa18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08049a20  08049a20  0000aa20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20018000  08049a28  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039a0  200180a0  08049ac8  0000b0a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001ba40  08049ac8  0000ba40  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY
 12 .debug_line   000212ca  00000000  00000000  0000b0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000b1  00000000  00000000  0002c3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00020ee2  00000000  00000000  0002c451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004764  00000000  00000000  0004d333  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001c60  00000000  00000000  00051a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001186b5  00000000  00000000  000536f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000015f9  00000000  00000000  0016bdad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002cc31  00000000  00000000  0016d3a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00199fd7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e18  00000000  00000000  0019a01c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	@ (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	@ (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	@ (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	200180a0 	.word	0x200180a0
 804021c:	00000000 	.word	0x00000000
 8040220:	080491f4 	.word	0x080491f4

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	@ (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	@ (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	@ (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	200180a4 	.word	0x200180a4
 804023c:	080491f4 	.word	0x080491f4

08040240 <__aeabi_uldivmod>:
 8040240:	b953      	cbnz	r3, 8040258 <__aeabi_uldivmod+0x18>
 8040242:	b94a      	cbnz	r2, 8040258 <__aeabi_uldivmod+0x18>
 8040244:	2900      	cmp	r1, #0
 8040246:	bf08      	it	eq
 8040248:	2800      	cmpeq	r0, #0
 804024a:	bf1c      	itt	ne
 804024c:	f04f 31ff 	movne.w	r1, #4294967295
 8040250:	f04f 30ff 	movne.w	r0, #4294967295
 8040254:	f000 b9b0 	b.w	80405b8 <__aeabi_idiv0>
 8040258:	f1ad 0c08 	sub.w	ip, sp, #8
 804025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040260:	f000 f806 	bl	8040270 <__udivmoddi4>
 8040264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804026c:	b004      	add	sp, #16
 804026e:	4770      	bx	lr

08040270 <__udivmoddi4>:
 8040270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040274:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8040276:	4688      	mov	r8, r1
 8040278:	4604      	mov	r4, r0
 804027a:	468e      	mov	lr, r1
 804027c:	2b00      	cmp	r3, #0
 804027e:	d14a      	bne.n	8040316 <__udivmoddi4+0xa6>
 8040280:	428a      	cmp	r2, r1
 8040282:	4617      	mov	r7, r2
 8040284:	d95f      	bls.n	8040346 <__udivmoddi4+0xd6>
 8040286:	fab2 f682 	clz	r6, r2
 804028a:	b14e      	cbz	r6, 80402a0 <__udivmoddi4+0x30>
 804028c:	f1c6 0320 	rsb	r3, r6, #32
 8040290:	fa01 fe06 	lsl.w	lr, r1, r6
 8040294:	40b7      	lsls	r7, r6
 8040296:	40b4      	lsls	r4, r6
 8040298:	fa20 f303 	lsr.w	r3, r0, r3
 804029c:	ea43 0e0e 	orr.w	lr, r3, lr
 80402a0:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80402a4:	fa1f fc87 	uxth.w	ip, r7
 80402a8:	0c23      	lsrs	r3, r4, #16
 80402aa:	fbbe f1f8 	udiv	r1, lr, r8
 80402ae:	fb08 ee11 	mls	lr, r8, r1, lr
 80402b2:	fb01 f20c 	mul.w	r2, r1, ip
 80402b6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80402ba:	429a      	cmp	r2, r3
 80402bc:	d907      	bls.n	80402ce <__udivmoddi4+0x5e>
 80402be:	18fb      	adds	r3, r7, r3
 80402c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80402c4:	d202      	bcs.n	80402cc <__udivmoddi4+0x5c>
 80402c6:	429a      	cmp	r2, r3
 80402c8:	f200 8154 	bhi.w	8040574 <__udivmoddi4+0x304>
 80402cc:	4601      	mov	r1, r0
 80402ce:	1a9b      	subs	r3, r3, r2
 80402d0:	b2a2      	uxth	r2, r4
 80402d2:	fbb3 f0f8 	udiv	r0, r3, r8
 80402d6:	fb08 3310 	mls	r3, r8, r0, r3
 80402da:	fb00 fc0c 	mul.w	ip, r0, ip
 80402de:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80402e2:	4594      	cmp	ip, r2
 80402e4:	d90b      	bls.n	80402fe <__udivmoddi4+0x8e>
 80402e6:	18ba      	adds	r2, r7, r2
 80402e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80402ec:	bf2c      	ite	cs
 80402ee:	2401      	movcs	r4, #1
 80402f0:	2400      	movcc	r4, #0
 80402f2:	4594      	cmp	ip, r2
 80402f4:	d902      	bls.n	80402fc <__udivmoddi4+0x8c>
 80402f6:	2c00      	cmp	r4, #0
 80402f8:	f000 813f 	beq.w	804057a <__udivmoddi4+0x30a>
 80402fc:	4618      	mov	r0, r3
 80402fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8040302:	eba2 020c 	sub.w	r2, r2, ip
 8040306:	2100      	movs	r1, #0
 8040308:	b11d      	cbz	r5, 8040312 <__udivmoddi4+0xa2>
 804030a:	40f2      	lsrs	r2, r6
 804030c:	2300      	movs	r3, #0
 804030e:	e9c5 2300 	strd	r2, r3, [r5]
 8040312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040316:	428b      	cmp	r3, r1
 8040318:	d905      	bls.n	8040326 <__udivmoddi4+0xb6>
 804031a:	b10d      	cbz	r5, 8040320 <__udivmoddi4+0xb0>
 804031c:	e9c5 0100 	strd	r0, r1, [r5]
 8040320:	2100      	movs	r1, #0
 8040322:	4608      	mov	r0, r1
 8040324:	e7f5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040326:	fab3 f183 	clz	r1, r3
 804032a:	2900      	cmp	r1, #0
 804032c:	d14e      	bne.n	80403cc <__udivmoddi4+0x15c>
 804032e:	4543      	cmp	r3, r8
 8040330:	f0c0 8112 	bcc.w	8040558 <__udivmoddi4+0x2e8>
 8040334:	4282      	cmp	r2, r0
 8040336:	f240 810f 	bls.w	8040558 <__udivmoddi4+0x2e8>
 804033a:	4608      	mov	r0, r1
 804033c:	2d00      	cmp	r5, #0
 804033e:	d0e8      	beq.n	8040312 <__udivmoddi4+0xa2>
 8040340:	e9c5 4e00 	strd	r4, lr, [r5]
 8040344:	e7e5      	b.n	8040312 <__udivmoddi4+0xa2>
 8040346:	2a00      	cmp	r2, #0
 8040348:	f000 80ac 	beq.w	80404a4 <__udivmoddi4+0x234>
 804034c:	fab2 f682 	clz	r6, r2
 8040350:	2e00      	cmp	r6, #0
 8040352:	f040 80bb 	bne.w	80404cc <__udivmoddi4+0x25c>
 8040356:	1a8b      	subs	r3, r1, r2
 8040358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 804035c:	b2bc      	uxth	r4, r7
 804035e:	2101      	movs	r1, #1
 8040360:	0c02      	lsrs	r2, r0, #16
 8040362:	b280      	uxth	r0, r0
 8040364:	fbb3 fcfe 	udiv	ip, r3, lr
 8040368:	fb0e 331c 	mls	r3, lr, ip, r3
 804036c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8040370:	fb04 f20c 	mul.w	r2, r4, ip
 8040374:	429a      	cmp	r2, r3
 8040376:	d90e      	bls.n	8040396 <__udivmoddi4+0x126>
 8040378:	18fb      	adds	r3, r7, r3
 804037a:	f10c 38ff 	add.w	r8, ip, #4294967295
 804037e:	bf2c      	ite	cs
 8040380:	f04f 0901 	movcs.w	r9, #1
 8040384:	f04f 0900 	movcc.w	r9, #0
 8040388:	429a      	cmp	r2, r3
 804038a:	d903      	bls.n	8040394 <__udivmoddi4+0x124>
 804038c:	f1b9 0f00 	cmp.w	r9, #0
 8040390:	f000 80ec 	beq.w	804056c <__udivmoddi4+0x2fc>
 8040394:	46c4      	mov	ip, r8
 8040396:	1a9b      	subs	r3, r3, r2
 8040398:	fbb3 f8fe 	udiv	r8, r3, lr
 804039c:	fb0e 3318 	mls	r3, lr, r8, r3
 80403a0:	fb04 f408 	mul.w	r4, r4, r8
 80403a4:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80403a8:	4294      	cmp	r4, r2
 80403aa:	d90b      	bls.n	80403c4 <__udivmoddi4+0x154>
 80403ac:	18ba      	adds	r2, r7, r2
 80403ae:	f108 33ff 	add.w	r3, r8, #4294967295
 80403b2:	bf2c      	ite	cs
 80403b4:	2001      	movcs	r0, #1
 80403b6:	2000      	movcc	r0, #0
 80403b8:	4294      	cmp	r4, r2
 80403ba:	d902      	bls.n	80403c2 <__udivmoddi4+0x152>
 80403bc:	2800      	cmp	r0, #0
 80403be:	f000 80d1 	beq.w	8040564 <__udivmoddi4+0x2f4>
 80403c2:	4698      	mov	r8, r3
 80403c4:	1b12      	subs	r2, r2, r4
 80403c6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80403ca:	e79d      	b.n	8040308 <__udivmoddi4+0x98>
 80403cc:	f1c1 0620 	rsb	r6, r1, #32
 80403d0:	408b      	lsls	r3, r1
 80403d2:	fa08 f401 	lsl.w	r4, r8, r1
 80403d6:	fa00 f901 	lsl.w	r9, r0, r1
 80403da:	fa22 f706 	lsr.w	r7, r2, r6
 80403de:	fa28 f806 	lsr.w	r8, r8, r6
 80403e2:	408a      	lsls	r2, r1
 80403e4:	431f      	orrs	r7, r3
 80403e6:	fa20 f306 	lsr.w	r3, r0, r6
 80403ea:	0c38      	lsrs	r0, r7, #16
 80403ec:	4323      	orrs	r3, r4
 80403ee:	fa1f fc87 	uxth.w	ip, r7
 80403f2:	0c1c      	lsrs	r4, r3, #16
 80403f4:	fbb8 fef0 	udiv	lr, r8, r0
 80403f8:	fb00 881e 	mls	r8, r0, lr, r8
 80403fc:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8040400:	fb0e f80c 	mul.w	r8, lr, ip
 8040404:	45a0      	cmp	r8, r4
 8040406:	d90e      	bls.n	8040426 <__udivmoddi4+0x1b6>
 8040408:	193c      	adds	r4, r7, r4
 804040a:	f10e 3aff 	add.w	sl, lr, #4294967295
 804040e:	bf2c      	ite	cs
 8040410:	f04f 0b01 	movcs.w	fp, #1
 8040414:	f04f 0b00 	movcc.w	fp, #0
 8040418:	45a0      	cmp	r8, r4
 804041a:	d903      	bls.n	8040424 <__udivmoddi4+0x1b4>
 804041c:	f1bb 0f00 	cmp.w	fp, #0
 8040420:	f000 80b8 	beq.w	8040594 <__udivmoddi4+0x324>
 8040424:	46d6      	mov	lr, sl
 8040426:	eba4 0408 	sub.w	r4, r4, r8
 804042a:	fa1f f883 	uxth.w	r8, r3
 804042e:	fbb4 f3f0 	udiv	r3, r4, r0
 8040432:	fb00 4413 	mls	r4, r0, r3, r4
 8040436:	fb03 fc0c 	mul.w	ip, r3, ip
 804043a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 804043e:	45a4      	cmp	ip, r4
 8040440:	d90e      	bls.n	8040460 <__udivmoddi4+0x1f0>
 8040442:	193c      	adds	r4, r7, r4
 8040444:	f103 30ff 	add.w	r0, r3, #4294967295
 8040448:	bf2c      	ite	cs
 804044a:	f04f 0801 	movcs.w	r8, #1
 804044e:	f04f 0800 	movcc.w	r8, #0
 8040452:	45a4      	cmp	ip, r4
 8040454:	d903      	bls.n	804045e <__udivmoddi4+0x1ee>
 8040456:	f1b8 0f00 	cmp.w	r8, #0
 804045a:	f000 809f 	beq.w	804059c <__udivmoddi4+0x32c>
 804045e:	4603      	mov	r3, r0
 8040460:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8040464:	eba4 040c 	sub.w	r4, r4, ip
 8040468:	fba0 ec02 	umull	lr, ip, r0, r2
 804046c:	4564      	cmp	r4, ip
 804046e:	4673      	mov	r3, lr
 8040470:	46e0      	mov	r8, ip
 8040472:	d302      	bcc.n	804047a <__udivmoddi4+0x20a>
 8040474:	d107      	bne.n	8040486 <__udivmoddi4+0x216>
 8040476:	45f1      	cmp	r9, lr
 8040478:	d205      	bcs.n	8040486 <__udivmoddi4+0x216>
 804047a:	ebbe 0302 	subs.w	r3, lr, r2
 804047e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8040482:	3801      	subs	r0, #1
 8040484:	46e0      	mov	r8, ip
 8040486:	b15d      	cbz	r5, 80404a0 <__udivmoddi4+0x230>
 8040488:	ebb9 0203 	subs.w	r2, r9, r3
 804048c:	eb64 0408 	sbc.w	r4, r4, r8
 8040490:	fa04 f606 	lsl.w	r6, r4, r6
 8040494:	fa22 f301 	lsr.w	r3, r2, r1
 8040498:	40cc      	lsrs	r4, r1
 804049a:	431e      	orrs	r6, r3
 804049c:	e9c5 6400 	strd	r6, r4, [r5]
 80404a0:	2100      	movs	r1, #0
 80404a2:	e736      	b.n	8040312 <__udivmoddi4+0xa2>
 80404a4:	fbb1 fcf2 	udiv	ip, r1, r2
 80404a8:	0c01      	lsrs	r1, r0, #16
 80404aa:	4614      	mov	r4, r2
 80404ac:	b280      	uxth	r0, r0
 80404ae:	4696      	mov	lr, r2
 80404b0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404b4:	2620      	movs	r6, #32
 80404b6:	4690      	mov	r8, r2
 80404b8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80404bc:	4610      	mov	r0, r2
 80404be:	fbb1 f1f2 	udiv	r1, r1, r2
 80404c2:	eba3 0308 	sub.w	r3, r3, r8
 80404c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80404ca:	e74b      	b.n	8040364 <__udivmoddi4+0xf4>
 80404cc:	40b7      	lsls	r7, r6
 80404ce:	f1c6 0320 	rsb	r3, r6, #32
 80404d2:	fa01 f206 	lsl.w	r2, r1, r6
 80404d6:	fa21 f803 	lsr.w	r8, r1, r3
 80404da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80404de:	fa20 f303 	lsr.w	r3, r0, r3
 80404e2:	b2bc      	uxth	r4, r7
 80404e4:	40b0      	lsls	r0, r6
 80404e6:	4313      	orrs	r3, r2
 80404e8:	0c02      	lsrs	r2, r0, #16
 80404ea:	0c19      	lsrs	r1, r3, #16
 80404ec:	b280      	uxth	r0, r0
 80404ee:	fbb8 f9fe 	udiv	r9, r8, lr
 80404f2:	fb0e 8819 	mls	r8, lr, r9, r8
 80404f6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80404fa:	fb09 f804 	mul.w	r8, r9, r4
 80404fe:	4588      	cmp	r8, r1
 8040500:	d951      	bls.n	80405a6 <__udivmoddi4+0x336>
 8040502:	1879      	adds	r1, r7, r1
 8040504:	f109 3cff 	add.w	ip, r9, #4294967295
 8040508:	bf2c      	ite	cs
 804050a:	f04f 0a01 	movcs.w	sl, #1
 804050e:	f04f 0a00 	movcc.w	sl, #0
 8040512:	4588      	cmp	r8, r1
 8040514:	d902      	bls.n	804051c <__udivmoddi4+0x2ac>
 8040516:	f1ba 0f00 	cmp.w	sl, #0
 804051a:	d031      	beq.n	8040580 <__udivmoddi4+0x310>
 804051c:	eba1 0108 	sub.w	r1, r1, r8
 8040520:	fbb1 f9fe 	udiv	r9, r1, lr
 8040524:	fb09 f804 	mul.w	r8, r9, r4
 8040528:	fb0e 1119 	mls	r1, lr, r9, r1
 804052c:	b29b      	uxth	r3, r3
 804052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8040532:	4543      	cmp	r3, r8
 8040534:	d235      	bcs.n	80405a2 <__udivmoddi4+0x332>
 8040536:	18fb      	adds	r3, r7, r3
 8040538:	f109 31ff 	add.w	r1, r9, #4294967295
 804053c:	bf2c      	ite	cs
 804053e:	f04f 0a01 	movcs.w	sl, #1
 8040542:	f04f 0a00 	movcc.w	sl, #0
 8040546:	4543      	cmp	r3, r8
 8040548:	d2bb      	bcs.n	80404c2 <__udivmoddi4+0x252>
 804054a:	f1ba 0f00 	cmp.w	sl, #0
 804054e:	d1b8      	bne.n	80404c2 <__udivmoddi4+0x252>
 8040550:	f1a9 0102 	sub.w	r1, r9, #2
 8040554:	443b      	add	r3, r7
 8040556:	e7b4      	b.n	80404c2 <__udivmoddi4+0x252>
 8040558:	1a84      	subs	r4, r0, r2
 804055a:	eb68 0203 	sbc.w	r2, r8, r3
 804055e:	2001      	movs	r0, #1
 8040560:	4696      	mov	lr, r2
 8040562:	e6eb      	b.n	804033c <__udivmoddi4+0xcc>
 8040564:	443a      	add	r2, r7
 8040566:	f1a8 0802 	sub.w	r8, r8, #2
 804056a:	e72b      	b.n	80403c4 <__udivmoddi4+0x154>
 804056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8040570:	443b      	add	r3, r7
 8040572:	e710      	b.n	8040396 <__udivmoddi4+0x126>
 8040574:	3902      	subs	r1, #2
 8040576:	443b      	add	r3, r7
 8040578:	e6a9      	b.n	80402ce <__udivmoddi4+0x5e>
 804057a:	443a      	add	r2, r7
 804057c:	3802      	subs	r0, #2
 804057e:	e6be      	b.n	80402fe <__udivmoddi4+0x8e>
 8040580:	eba7 0808 	sub.w	r8, r7, r8
 8040584:	f1a9 0c02 	sub.w	ip, r9, #2
 8040588:	4441      	add	r1, r8
 804058a:	fbb1 f9fe 	udiv	r9, r1, lr
 804058e:	fb09 f804 	mul.w	r8, r9, r4
 8040592:	e7c9      	b.n	8040528 <__udivmoddi4+0x2b8>
 8040594:	f1ae 0e02 	sub.w	lr, lr, #2
 8040598:	443c      	add	r4, r7
 804059a:	e744      	b.n	8040426 <__udivmoddi4+0x1b6>
 804059c:	3b02      	subs	r3, #2
 804059e:	443c      	add	r4, r7
 80405a0:	e75e      	b.n	8040460 <__udivmoddi4+0x1f0>
 80405a2:	4649      	mov	r1, r9
 80405a4:	e78d      	b.n	80404c2 <__udivmoddi4+0x252>
 80405a6:	eba1 0108 	sub.w	r1, r1, r8
 80405aa:	46cc      	mov	ip, r9
 80405ac:	fbb1 f9fe 	udiv	r9, r1, lr
 80405b0:	fb09 f804 	mul.w	r8, r9, r4
 80405b4:	e7b8      	b.n	8040528 <__udivmoddi4+0x2b8>
 80405b6:	bf00      	nop

080405b8 <__aeabi_idiv0>:
 80405b8:	4770      	bx	lr
 80405ba:	bf00      	nop

080405bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80405bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80405f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80405c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80405c2:	e003      	b.n	80405cc <LoopCopyDataInit>

080405c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80405c4:	4b0c      	ldr	r3, [pc, #48]	@ (80405f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80405c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80405c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80405ca:	3104      	adds	r1, #4

080405cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80405cc:	480b      	ldr	r0, [pc, #44]	@ (80405fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80405ce:	4b0c      	ldr	r3, [pc, #48]	@ (8040600 <LoopForever+0xe>)
	adds	r2, r0, r1
 80405d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80405d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80405d4:	d3f6      	bcc.n	80405c4 <CopyDataInit>
	ldr	r2, =_sbss
 80405d6:	4a0b      	ldr	r2, [pc, #44]	@ (8040604 <LoopForever+0x12>)
	b	LoopFillZerobss
 80405d8:	e002      	b.n	80405e0 <LoopFillZerobss>

080405da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80405da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80405dc:	f842 3b04 	str.w	r3, [r2], #4

080405e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80405e0:	4b09      	ldr	r3, [pc, #36]	@ (8040608 <LoopForever+0x16>)
	cmp	r2, r3
 80405e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80405e4:	d3f9      	bcc.n	80405da <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80405e6:	f000 fd87 	bl	80410f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80405ea:	f008 f8b7 	bl	804875c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80405ee:	f000 f819 	bl	8040624 <main>

080405f2 <LoopForever>:

LoopForever:
    b LoopForever
 80405f2:	e7fe      	b.n	80405f2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80405f4:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80405f8:	08049a28 	.word	0x08049a28
	ldr	r0, =_sdata
 80405fc:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 8040600:	200180a0 	.word	0x200180a0
	ldr	r2, =_sbss
 8040604:	200180a0 	.word	0x200180a0
	ldr	r3, = _ebss
 8040608:	2001ba40 	.word	0x2001ba40

0804060c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 804060c:	e7fe      	b.n	804060c <ADC1_2_IRQHandler>

0804060e <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 804060e:	b480      	push	{r7}
 8040610:	b083      	sub	sp, #12
 8040612:	af00      	add	r7, sp, #0
 8040614:	6078      	str	r0, [r7, #4]
 8040616:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8040618:	bf00      	nop
 804061a:	370c      	adds	r7, #12
 804061c:	46bd      	mov	sp, r7
 804061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040622:	4770      	bx	lr

08040624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8040624:	b580      	push	{r7, lr}
 8040626:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8040628:	f000 fd7a 	bl	8041120 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 804062c:	f000 f82e 	bl	804068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8040630:	f000 f918 	bl	8040864 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8040634:	f000 f8ca 	bl	80407cc <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8040638:	f000 f87a 	bl	8040730 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 804063c:	480e      	ldr	r0, [pc, #56]	@ (8040678 <main+0x54>)
 804063e:	f003 f845 	bl	80436cc <HAL_TIM_Base_Start>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8040642:	f004 ffe3 	bl	804560c <osKernelInitialize>

  uart_mutex = xSemaphoreCreateMutex();
 8040646:	2001      	movs	r0, #1
 8040648:	f005 ff06 	bl	8046458 <xQueueCreateMutex>
 804064c:	4603      	mov	r3, r0
 804064e:	4a0b      	ldr	r2, [pc, #44]	@ (804067c <main+0x58>)
 8040650:	6013      	str	r3, [r2, #0]
  if (uart_mutex == NULL) {
 8040652:	4b0a      	ldr	r3, [pc, #40]	@ (804067c <main+0x58>)
 8040654:	681b      	ldr	r3, [r3, #0]
 8040656:	2b00      	cmp	r3, #0
 8040658:	d101      	bne.n	804065e <main+0x3a>
      Error_Handler();  // Or handle the error gracefully
 804065a:	f000 fb61 	bl	8040d20 <Error_Handler>
//  LEDThreadHandleHandle = osThreadNew(LED_Thread, NULL, &LEDThreadHandle_attributes);

  /* creation of myTask02 */
//  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);

  myTask02Handle = osThreadNew(StartTask08, NULL, &myTask02_attributes);
 804065e:	4a08      	ldr	r2, [pc, #32]	@ (8040680 <main+0x5c>)
 8040660:	2100      	movs	r1, #0
 8040662:	4808      	ldr	r0, [pc, #32]	@ (8040684 <main+0x60>)
 8040664:	f005 f831 	bl	80456ca <osThreadNew>
 8040668:	4603      	mov	r3, r0
 804066a:	4a07      	ldr	r2, [pc, #28]	@ (8040688 <main+0x64>)
 804066c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 804066e:	f004 fff1 	bl	8045654 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8040672:	bf00      	nop
 8040674:	e7fd      	b.n	8040672 <main+0x4e>
 8040676:	bf00      	nop
 8040678:	200180c0 	.word	0x200180c0
 804067c:	200180bc 	.word	0x200180bc
 8040680:	08049934 	.word	0x08049934
 8040684:	08040901 	.word	0x08040901
 8040688:	200181a0 	.word	0x200181a0

0804068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 804068c:	b580      	push	{r7, lr}
 804068e:	b098      	sub	sp, #96	@ 0x60
 8040690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8040692:	f107 0318 	add.w	r3, r7, #24
 8040696:	2248      	movs	r2, #72	@ 0x48
 8040698:	2100      	movs	r1, #0
 804069a:	4618      	mov	r0, r3
 804069c:	f008 f80a 	bl	80486b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80406a0:	1d3b      	adds	r3, r7, #4
 80406a2:	2200      	movs	r2, #0
 80406a4:	601a      	str	r2, [r3, #0]
 80406a6:	605a      	str	r2, [r3, #4]
 80406a8:	609a      	str	r2, [r3, #8]
 80406aa:	60da      	str	r2, [r3, #12]
 80406ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 80406ae:	2000      	movs	r0, #0
 80406b0:	f001 fa26 	bl	8041b00 <HAL_PWREx_ControlVoltageScaling>
 80406b4:	4603      	mov	r3, r0
 80406b6:	2b00      	cmp	r3, #0
 80406b8:	d001      	beq.n	80406be <SystemClock_Config+0x32>
  {
    Error_Handler();
 80406ba:	f000 fb31 	bl	8040d20 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80406be:	2310      	movs	r3, #16
 80406c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80406c2:	2301      	movs	r3, #1
 80406c4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80406c6:	2300      	movs	r3, #0
 80406c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80406ca:	2360      	movs	r3, #96	@ 0x60
 80406cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80406ce:	2302      	movs	r3, #2
 80406d0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80406d2:	2301      	movs	r3, #1
 80406d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 80406d6:	2301      	movs	r3, #1
 80406d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 80406da:	2337      	movs	r3, #55	@ 0x37
 80406dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80406de:	2307      	movs	r3, #7
 80406e0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80406e2:	2302      	movs	r3, #2
 80406e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80406e6:	2302      	movs	r3, #2
 80406e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80406ea:	f107 0318 	add.w	r3, r7, #24
 80406ee:	4618      	mov	r0, r3
 80406f0:	f001 fa96 	bl	8041c20 <HAL_RCC_OscConfig>
 80406f4:	4603      	mov	r3, r0
 80406f6:	2b00      	cmp	r3, #0
 80406f8:	d001      	beq.n	80406fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80406fa:	f000 fb11 	bl	8040d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80406fe:	230f      	movs	r3, #15
 8040700:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8040702:	2303      	movs	r3, #3
 8040704:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8040706:	2300      	movs	r3, #0
 8040708:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 804070a:	2300      	movs	r3, #0
 804070c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 804070e:	2300      	movs	r3, #0
 8040710:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8040712:	1d3b      	adds	r3, r7, #4
 8040714:	2105      	movs	r1, #5
 8040716:	4618      	mov	r0, r3
 8040718:	f001 ff58 	bl	80425cc <HAL_RCC_ClockConfig>
 804071c:	4603      	mov	r3, r0
 804071e:	2b00      	cmp	r3, #0
 8040720:	d001      	beq.n	8040726 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8040722:	f000 fafd 	bl	8040d20 <Error_Handler>
  }
}
 8040726:	bf00      	nop
 8040728:	3760      	adds	r7, #96	@ 0x60
 804072a:	46bd      	mov	sp, r7
 804072c:	bd80      	pop	{r7, pc}
	...

08040730 <MX_TIM2_Init>:


static void MX_TIM2_Init(void)
{
 8040730:	b580      	push	{r7, lr}
 8040732:	b088      	sub	sp, #32
 8040734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8040736:	f107 0310 	add.w	r3, r7, #16
 804073a:	2200      	movs	r2, #0
 804073c:	601a      	str	r2, [r3, #0]
 804073e:	605a      	str	r2, [r3, #4]
 8040740:	609a      	str	r2, [r3, #8]
 8040742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8040744:	1d3b      	adds	r3, r7, #4
 8040746:	2200      	movs	r2, #0
 8040748:	601a      	str	r2, [r3, #0]
 804074a:	605a      	str	r2, [r3, #4]
 804074c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 804074e:	4b1e      	ldr	r3, [pc, #120]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040750:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8040754:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799; //799
 8040756:	4b1c      	ldr	r3, [pc, #112]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040758:	f240 321f 	movw	r2, #799	@ 0x31f
 804075c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 804075e:	4b1a      	ldr	r3, [pc, #104]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040760:	2200      	movs	r2, #0
 8040762:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8040764:	4b18      	ldr	r3, [pc, #96]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040766:	f04f 32ff 	mov.w	r2, #4294967295
 804076a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 804076c:	4b16      	ldr	r3, [pc, #88]	@ (80407c8 <MX_TIM2_Init+0x98>)
 804076e:	2200      	movs	r2, #0
 8040770:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8040772:	4b15      	ldr	r3, [pc, #84]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040774:	2200      	movs	r2, #0
 8040776:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8040778:	4813      	ldr	r0, [pc, #76]	@ (80407c8 <MX_TIM2_Init+0x98>)
 804077a:	f002 ff4f 	bl	804361c <HAL_TIM_Base_Init>
 804077e:	4603      	mov	r3, r0
 8040780:	2b00      	cmp	r3, #0
 8040782:	d001      	beq.n	8040788 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8040784:	f000 facc 	bl	8040d20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8040788:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 804078c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 804078e:	f107 0310 	add.w	r3, r7, #16
 8040792:	4619      	mov	r1, r3
 8040794:	480c      	ldr	r0, [pc, #48]	@ (80407c8 <MX_TIM2_Init+0x98>)
 8040796:	f003 f978 	bl	8043a8a <HAL_TIM_ConfigClockSource>
 804079a:	4603      	mov	r3, r0
 804079c:	2b00      	cmp	r3, #0
 804079e:	d001      	beq.n	80407a4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80407a0:	f000 fabe 	bl	8040d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80407a4:	2300      	movs	r3, #0
 80407a6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80407a8:	2300      	movs	r3, #0
 80407aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80407ac:	1d3b      	adds	r3, r7, #4
 80407ae:	4619      	mov	r1, r3
 80407b0:	4805      	ldr	r0, [pc, #20]	@ (80407c8 <MX_TIM2_Init+0x98>)
 80407b2:	f003 fb9d 	bl	8043ef0 <HAL_TIMEx_MasterConfigSynchronization>
 80407b6:	4603      	mov	r3, r0
 80407b8:	2b00      	cmp	r3, #0
 80407ba:	d001      	beq.n	80407c0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80407bc:	f000 fab0 	bl	8040d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80407c0:	bf00      	nop
 80407c2:	3720      	adds	r7, #32
 80407c4:	46bd      	mov	sp, r7
 80407c6:	bd80      	pop	{r7, pc}
 80407c8:	200180c0 	.word	0x200180c0

080407cc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80407cc:	b580      	push	{r7, lr}
 80407ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80407d0:	4b22      	ldr	r3, [pc, #136]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407d2:	4a23      	ldr	r2, [pc, #140]	@ (8040860 <MX_LPUART1_UART_Init+0x94>)
 80407d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80407d6:	4b21      	ldr	r3, [pc, #132]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80407dc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80407de:	4b1f      	ldr	r3, [pc, #124]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407e0:	2200      	movs	r2, #0
 80407e2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80407e4:	4b1d      	ldr	r3, [pc, #116]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407e6:	2200      	movs	r2, #0
 80407e8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80407ea:	4b1c      	ldr	r3, [pc, #112]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407ec:	2200      	movs	r2, #0
 80407ee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80407f0:	4b1a      	ldr	r3, [pc, #104]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407f2:	220c      	movs	r2, #12
 80407f4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80407f6:	4b19      	ldr	r3, [pc, #100]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407f8:	2200      	movs	r2, #0
 80407fa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80407fc:	4b17      	ldr	r3, [pc, #92]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 80407fe:	2200      	movs	r2, #0
 8040800:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8040802:	4b16      	ldr	r3, [pc, #88]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040804:	2200      	movs	r2, #0
 8040806:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040808:	4b14      	ldr	r3, [pc, #80]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804080a:	2200      	movs	r2, #0
 804080c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 804080e:	4b13      	ldr	r3, [pc, #76]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040810:	2200      	movs	r2, #0
 8040812:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8040814:	4811      	ldr	r0, [pc, #68]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040816:	f003 fc11 	bl	804403c <HAL_UART_Init>
 804081a:	4603      	mov	r3, r0
 804081c:	2b00      	cmp	r3, #0
 804081e:	d001      	beq.n	8040824 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8040820:	f000 fa7e 	bl	8040d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040824:	2100      	movs	r1, #0
 8040826:	480d      	ldr	r0, [pc, #52]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 8040828:	f004 fde1 	bl	80453ee <HAL_UARTEx_SetTxFifoThreshold>
 804082c:	4603      	mov	r3, r0
 804082e:	2b00      	cmp	r3, #0
 8040830:	d001      	beq.n	8040836 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8040832:	f000 fa75 	bl	8040d20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040836:	2100      	movs	r1, #0
 8040838:	4808      	ldr	r0, [pc, #32]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804083a:	f004 fe16 	bl	804546a <HAL_UARTEx_SetRxFifoThreshold>
 804083e:	4603      	mov	r3, r0
 8040840:	2b00      	cmp	r3, #0
 8040842:	d001      	beq.n	8040848 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8040844:	f000 fa6c 	bl	8040d20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8040848:	4804      	ldr	r0, [pc, #16]	@ (804085c <MX_LPUART1_UART_Init+0x90>)
 804084a:	f004 fd97 	bl	804537c <HAL_UARTEx_DisableFifoMode>
 804084e:	4603      	mov	r3, r0
 8040850:	2b00      	cmp	r3, #0
 8040852:	d001      	beq.n	8040858 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8040854:	f000 fa64 	bl	8040d20 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8040858:	bf00      	nop
 804085a:	bd80      	pop	{r7, pc}
 804085c:	2001810c 	.word	0x2001810c
 8040860:	40008000 	.word	0x40008000

08040864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8040864:	b580      	push	{r7, lr}
 8040866:	b082      	sub	sp, #8
 8040868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 804086a:	4b09      	ldr	r3, [pc, #36]	@ (8040890 <MX_GPIO_Init+0x2c>)
 804086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804086e:	4a08      	ldr	r2, [pc, #32]	@ (8040890 <MX_GPIO_Init+0x2c>)
 8040870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040876:	4b06      	ldr	r3, [pc, #24]	@ (8040890 <MX_GPIO_Init+0x2c>)
 8040878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804087a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 804087e:	607b      	str	r3, [r7, #4]
 8040880:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8040882:	f001 f999 	bl	8041bb8 <HAL_PWREx_EnableVddIO2>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8040886:	bf00      	nop
 8040888:	3708      	adds	r7, #8
 804088a:	46bd      	mov	sp, r7
 804088c:	bd80      	pop	{r7, pc}
 804088e:	bf00      	nop
 8040890:	40021000 	.word	0x40021000

08040894 <__io_putchar>:
		Error_Handler();
	}


	int __io_putchar(int ch)
	{
 8040894:	b580      	push	{r7, lr}
 8040896:	b082      	sub	sp, #8
 8040898:	af00      	add	r7, sp, #0
 804089a:	6078      	str	r0, [r7, #4]
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 804089c:	1d39      	adds	r1, r7, #4
 804089e:	f04f 33ff 	mov.w	r3, #4294967295
 80408a2:	2201      	movs	r2, #1
 80408a4:	4803      	ldr	r0, [pc, #12]	@ (80408b4 <__io_putchar+0x20>)
 80408a6:	f003 fc19 	bl	80440dc <HAL_UART_Transmit>
	    return ch;
 80408aa:	687b      	ldr	r3, [r7, #4]
	}
 80408ac:	4618      	mov	r0, r3
 80408ae:	3708      	adds	r7, #8
 80408b0:	46bd      	mov	sp, r7
 80408b2:	bd80      	pop	{r7, pc}
 80408b4:	2001810c 	.word	0x2001810c

080408b8 <EraseFlashPages_256KB>:
}


// ใน normal_code
HAL_StatusTypeDef EraseFlashPages_256KB(void)
{
 80408b8:	b580      	push	{r7, lr}
 80408ba:	b086      	sub	sp, #24
 80408bc:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PAGEError = 0;
 80408be:	2300      	movs	r3, #0
 80408c0:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status;

    // ========== Erase Pages 1-127 (254KB) ==========
    HAL_FLASH_Unlock();
 80408c2:	f000 fe03 	bl	80414cc <HAL_FLASH_Unlock>

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80408c6:	2302      	movs	r3, #2
 80408c8:	607b      	str	r3, [r7, #4]
    EraseInitStruct.Banks = FLASH_BANK_2;
 80408ca:	2302      	movs	r3, #2
 80408cc:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Page = 64;        // Start from Page 1
 80408ce:	2340      	movs	r3, #64	@ 0x40
 80408d0:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbPages = 64;   // Erase 127 pages (254KB)
 80408d2:	2340      	movs	r3, #64	@ 0x40
 80408d4:	613b      	str	r3, [r7, #16]

    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError);
 80408d6:	463a      	mov	r2, r7
 80408d8:	1d3b      	adds	r3, r7, #4
 80408da:	4611      	mov	r1, r2
 80408dc:	4618      	mov	r0, r3
 80408de:	f000 fe79 	bl	80415d4 <HAL_FLASHEx_Erase>
 80408e2:	4603      	mov	r3, r0
 80408e4:	75fb      	strb	r3, [r7, #23]

    HAL_FLASH_Lock();
 80408e6:	f000 fe13 	bl	8041510 <HAL_FLASH_Lock>

    if (status != HAL_OK) {
 80408ea:	7dfb      	ldrb	r3, [r7, #23]
 80408ec:	2b00      	cmp	r3, #0
 80408ee:	d001      	beq.n	80408f4 <EraseFlashPages_256KB+0x3c>
        // PAGEError contains faulty page
        return status;
 80408f0:	7dfb      	ldrb	r3, [r7, #23]
 80408f2:	e000      	b.n	80408f6 <EraseFlashPages_256KB+0x3e>
    }

    return HAL_OK;
 80408f4:	2300      	movs	r3, #0
}
 80408f6:	4618      	mov	r0, r3
 80408f8:	3718      	adds	r7, #24
 80408fa:	46bd      	mov	sp, r7
 80408fc:	bd80      	pop	{r7, pc}
	...

08040900 <StartTask08>:
    buffer[j] = '\0';
}


void StartTask08(void *argument)
{
 8040900:	b580      	push	{r7, lr}
 8040902:	b0a8      	sub	sp, #160	@ 0xa0
 8040904:	af00      	add	r7, sp, #0
 8040906:	6078      	str	r0, [r7, #4]
    (void) argument;
    portALLOCATE_SECURE_CONTEXT(4096);
 8040908:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 804090c:	f005 fc7c 	bl	8046208 <vPortAllocateSecureContext>
    osDelay(2000);
 8040910:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8040914:	f004 ff6c 	bl	80457f0 <osDelay>

    // Freeze TIM2 when debugger halts (for debugging convenience)
    __HAL_DBGMCU_FREEZE_TIM2();
 8040918:	4b22      	ldr	r3, [pc, #136]	@ (80409a4 <StartTask08+0xa4>)
 804091a:	689b      	ldr	r3, [r3, #8]
 804091c:	4a21      	ldr	r2, [pc, #132]	@ (80409a4 <StartTask08+0xa4>)
 804091e:	f043 0301 	orr.w	r3, r3, #1
 8040922:	6093      	str	r3, [r2, #8]

    // Ensure TIM2 is started
    HAL_TIM_Base_Start(&htim2);
 8040924:	4820      	ldr	r0, [pc, #128]	@ (80409a8 <StartTask08+0xa8>)
 8040926:	f002 fed1 	bl	80436cc <HAL_TIM_Base_Start>

    HAL_StatusTypeDef erase_status;
    uint32_t total_words = 16384;  // (128KB / 8)
 804092a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 804092e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    for(;;)
    {
        // Reset counters for this iteration
        uint32_t success_words = 0;
 8040932:	2300      	movs	r3, #0
 8040934:	613b      	str	r3, [r7, #16]
        uint32_t failed_words = 0;
 8040936:	2300      	movs	r3, #0
 8040938:	60fb      	str	r3, [r7, #12]
        // ================================================================
        // STEP 1: ERASE MEASUREMENT (Both RTOS ticks and TIM2)
        // ================================================================

        // Capture erase start timestamps
        uint32_t erase_rtos_start = osKernelGetTickCount();
 804093a:	f004 feb1 	bl	80456a0 <osKernelGetTickCount>
 804093e:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
        uint32_t erase_tim2_start = __HAL_TIM_GET_COUNTER(&htim2);
 8040942:	4b19      	ldr	r3, [pc, #100]	@ (80409a8 <StartTask08+0xa8>)
 8040944:	681b      	ldr	r3, [r3, #0]
 8040946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8040948:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

        erase_status = EraseFlashPages_256KB();
 804094c:	f7ff ffb4 	bl	80408b8 <EraseFlashPages_256KB>
 8040950:	4603      	mov	r3, r0
 8040952:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93

        // Capture erase end timestamps immediately
        uint32_t erase_tim2_end = __HAL_TIM_GET_COUNTER(&htim2);
 8040956:	4b14      	ldr	r3, [pc, #80]	@ (80409a8 <StartTask08+0xa8>)
 8040958:	681b      	ldr	r3, [r3, #0]
 804095a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804095c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
        uint32_t erase_rtos_end = osKernelGetTickCount();
 8040960:	f004 fe9e 	bl	80456a0 <osKernelGetTickCount>
 8040964:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

        if (erase_status != HAL_OK) {
 8040968:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 804096c:	2b00      	cmp	r3, #0
 804096e:	d021      	beq.n	80409b4 <StartTask08+0xb4>
            if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE) {
 8040970:	4b0e      	ldr	r3, [pc, #56]	@ (80409ac <StartTask08+0xac>)
 8040972:	681b      	ldr	r3, [r3, #0]
 8040974:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040978:	4618      	mov	r0, r3
 804097a:	f005 ff82 	bl	8046882 <xQueueSemaphoreTake>
 804097e:	4603      	mov	r3, r0
 8040980:	2b01      	cmp	r3, #1
 8040982:	d109      	bne.n	8040998 <StartTask08+0x98>
                printf("❌ ERASE FAILED!\r\n");
 8040984:	480a      	ldr	r0, [pc, #40]	@ (80409b0 <StartTask08+0xb0>)
 8040986:	f007 fdb5 	bl	80484f4 <puts>
                xSemaphoreGive(uart_mutex);
 804098a:	4b08      	ldr	r3, [pc, #32]	@ (80409ac <StartTask08+0xac>)
 804098c:	6818      	ldr	r0, [r3, #0]
 804098e:	2300      	movs	r3, #0
 8040990:	2200      	movs	r2, #0
 8040992:	2100      	movs	r1, #0
 8040994:	f005 fd78 	bl	8046488 <xQueueGenericSend>
            }
            osDelay(10000);
 8040998:	f242 7010 	movw	r0, #10000	@ 0x2710
 804099c:	f004 ff28 	bl	80457f0 <osDelay>
 80409a0:	e7c7      	b.n	8040932 <StartTask08+0x32>
 80409a2:	bf00      	nop
 80409a4:	e0044000 	.word	0xe0044000
 80409a8:	200180c0 	.word	0x200180c0
 80409ac:	200180bc 	.word	0x200180bc
 80409b0:	0804928c 	.word	0x0804928c
            continue;
        }

        uint32_t erase_rtos_ticks = erase_rtos_end - erase_rtos_start;
 80409b4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80409b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80409bc:	1ad3      	subs	r3, r2, r3
 80409be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        uint32_t erase_tim2_cycles = erase_tim2_end - erase_tim2_start;
 80409c2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80409c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80409ca:	1ad3      	subs	r3, r2, r3
 80409cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        // ================================================================
        // STEP 2: WRITE MEASUREMENT (Both RTOS ticks and TIM2)
        // ================================================================

        // Capture write start timestamps
        uint32_t write_rtos_start = osKernelGetTickCount();
 80409d0:	f004 fe66 	bl	80456a0 <osKernelGetTickCount>
 80409d4:	67f8      	str	r0, [r7, #124]	@ 0x7c
        uint32_t write_tim2_start = __HAL_TIM_GET_COUNTER(&htim2);
 80409d6:	4bb3      	ldr	r3, [pc, #716]	@ (8040ca4 <StartTask08+0x3a4>)
 80409d8:	681b      	ldr	r3, [r3, #0]
 80409da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80409dc:	67bb      	str	r3, [r7, #120]	@ 0x78

         // === Execute secure flash write operation ===
//        __disable_irq();
        Secure_WriteFlash_128KB(&success_words, &failed_words);
 80409de:	f107 020c 	add.w	r2, r7, #12
 80409e2:	f107 0310 	add.w	r3, r7, #16
 80409e6:	4611      	mov	r1, r2
 80409e8:	4618      	mov	r0, r3
 80409ea:	f008 fc21 	bl	8049230 <__Secure_WriteFlash_128KB_veneer>
//        __enable_irq();

        // Capture write end timestamps immediately
        uint32_t write_tim2_end = __HAL_TIM_GET_COUNTER(&htim2);
 80409ee:	4bad      	ldr	r3, [pc, #692]	@ (8040ca4 <StartTask08+0x3a4>)
 80409f0:	681b      	ldr	r3, [r3, #0]
 80409f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80409f4:	677b      	str	r3, [r7, #116]	@ 0x74
        uint32_t write_rtos_end = osKernelGetTickCount();
 80409f6:	f004 fe53 	bl	80456a0 <osKernelGetTickCount>
 80409fa:	6738      	str	r0, [r7, #112]	@ 0x70


        uint32_t write_rtos_ticks = write_rtos_end - write_rtos_start;
 80409fc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80409fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8040a00:	1ad3      	subs	r3, r2, r3
 8040a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
        uint32_t write_tim2_cycles = write_tim2_end - write_tim2_start;
 8040a04:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8040a06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8040a08:	1ad3      	subs	r3, r2, r3
 8040a0a:	66bb      	str	r3, [r7, #104]	@ 0x68
              // STEP 4: CONVERT TO REAL TIME UNITS (INTEGER MATH ONLY)
              // ================================================================

              // === ERASE TIME CONVERSION ===
              // SysTick: Tick rate is 10000 Hz = 100μs per tick
              uint32_t erase_rtos_us = erase_rtos_ticks * 100;
 8040a0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8040a10:	2264      	movs	r2, #100	@ 0x64
 8040a12:	fb02 f303 	mul.w	r3, r2, r3
 8040a16:	667b      	str	r3, [r7, #100]	@ 0x64
              uint32_t erase_rtos_ms = erase_rtos_us / 1000;
 8040a18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040a1a:	4aa3      	ldr	r2, [pc, #652]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8040a20:	099b      	lsrs	r3, r3, #6
 8040a22:	663b      	str	r3, [r7, #96]	@ 0x60
              uint32_t erase_rtos_ms_frac = erase_rtos_us % 1000;
 8040a24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040a26:	4aa0      	ldr	r2, [pc, #640]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a28:	fba2 1203 	umull	r1, r2, r2, r3
 8040a2c:	0992      	lsrs	r2, r2, #6
 8040a2e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040a32:	fb01 f202 	mul.w	r2, r1, r2
 8040a36:	1a9b      	subs	r3, r3, r2
 8040a38:	65fb      	str	r3, [r7, #92]	@ 0x5c

              // TIM2: (cycles × 800) / 110 = microseconds
              uint32_t erase_tim2_us = (erase_tim2_cycles * 800) / 110;
 8040a3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8040a3e:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8040a42:	fb02 f303 	mul.w	r3, r2, r3
 8040a46:	085b      	lsrs	r3, r3, #1
 8040a48:	4a98      	ldr	r2, [pc, #608]	@ (8040cac <StartTask08+0x3ac>)
 8040a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8040a4e:	085b      	lsrs	r3, r3, #1
 8040a50:	65bb      	str	r3, [r7, #88]	@ 0x58
              uint32_t erase_tim2_ms = erase_tim2_us / 1000;
 8040a52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8040a54:	4a94      	ldr	r2, [pc, #592]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a56:	fba2 2303 	umull	r2, r3, r2, r3
 8040a5a:	099b      	lsrs	r3, r3, #6
 8040a5c:	657b      	str	r3, [r7, #84]	@ 0x54
              uint32_t erase_tim2_ms_frac = erase_tim2_us % 1000;
 8040a5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8040a60:	4a91      	ldr	r2, [pc, #580]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a62:	fba2 1203 	umull	r1, r2, r2, r3
 8040a66:	0992      	lsrs	r2, r2, #6
 8040a68:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040a6c:	fb01 f202 	mul.w	r2, r1, r2
 8040a70:	1a9b      	subs	r3, r3, r2
 8040a72:	653b      	str	r3, [r7, #80]	@ 0x50

              // Erase difference
              int32_t erase_diff_us = (int32_t)erase_tim2_us - (int32_t)erase_rtos_us;
 8040a74:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8040a76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8040a78:	1ad3      	subs	r3, r2, r3
 8040a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c


              // === WRITE TIME CONVERSION ===
                    // SysTick: 10000 Hz = 100μs per tick
                    uint32_t write_rtos_us = write_rtos_ticks * 100;
 8040a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8040a7e:	2264      	movs	r2, #100	@ 0x64
 8040a80:	fb02 f303 	mul.w	r3, r2, r3
 8040a84:	64bb      	str	r3, [r7, #72]	@ 0x48
                    uint32_t write_rtos_ms = write_rtos_us / 1000;
 8040a86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8040a88:	4a87      	ldr	r2, [pc, #540]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8040a8e:	099b      	lsrs	r3, r3, #6
 8040a90:	647b      	str	r3, [r7, #68]	@ 0x44
                    uint32_t write_rtos_ms_frac = write_rtos_us % 1000;
 8040a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8040a94:	4a84      	ldr	r2, [pc, #528]	@ (8040ca8 <StartTask08+0x3a8>)
 8040a96:	fba2 1203 	umull	r1, r2, r2, r3
 8040a9a:	0992      	lsrs	r2, r2, #6
 8040a9c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040aa0:	fb01 f202 	mul.w	r2, r1, r2
 8040aa4:	1a9b      	subs	r3, r3, r2
 8040aa6:	643b      	str	r3, [r7, #64]	@ 0x40

                    // TIM2: (cycles × 800) / 110 = microseconds
                    uint32_t write_tim2_us = (write_tim2_cycles * 800) / 110;
 8040aa8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8040aaa:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8040aae:	fb02 f303 	mul.w	r3, r2, r3
 8040ab2:	085b      	lsrs	r3, r3, #1
 8040ab4:	4a7d      	ldr	r2, [pc, #500]	@ (8040cac <StartTask08+0x3ac>)
 8040ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8040aba:	085b      	lsrs	r3, r3, #1
 8040abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    uint32_t write_tim2_ms = write_tim2_us / 1000;
 8040abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8040ac0:	4a79      	ldr	r2, [pc, #484]	@ (8040ca8 <StartTask08+0x3a8>)
 8040ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8040ac6:	099b      	lsrs	r3, r3, #6
 8040ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
                    uint32_t write_tim2_ms_frac = write_tim2_us % 1000;
 8040aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8040acc:	4a76      	ldr	r2, [pc, #472]	@ (8040ca8 <StartTask08+0x3a8>)
 8040ace:	fba2 1203 	umull	r1, r2, r2, r3
 8040ad2:	0992      	lsrs	r2, r2, #6
 8040ad4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040ad8:	fb01 f202 	mul.w	r2, r1, r2
 8040adc:	1a9b      	subs	r3, r3, r2
 8040ade:	637b      	str	r3, [r7, #52]	@ 0x34

                    int32_t write_diff_us = (int32_t)write_tim2_us - (int32_t)write_rtos_us;
 8040ae0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8040ae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8040ae4:	1ad3      	subs	r3, r2, r3
 8040ae6:	633b      	str	r3, [r7, #48]	@ 0x30


                    // === TOTAL TIME ===
                           uint32_t total_rtos_us = erase_rtos_us + write_rtos_us;
 8040ae8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8040aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8040aec:	4413      	add	r3, r2
 8040aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           uint32_t total_rtos_ms = total_rtos_us / 1000;
 8040af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040af2:	4a6d      	ldr	r2, [pc, #436]	@ (8040ca8 <StartTask08+0x3a8>)
 8040af4:	fba2 2303 	umull	r2, r3, r2, r3
 8040af8:	099b      	lsrs	r3, r3, #6
 8040afa:	62bb      	str	r3, [r7, #40]	@ 0x28
                           uint32_t total_rtos_ms_frac = total_rtos_us % 1000;
 8040afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040afe:	4a6a      	ldr	r2, [pc, #424]	@ (8040ca8 <StartTask08+0x3a8>)
 8040b00:	fba2 1203 	umull	r1, r2, r2, r3
 8040b04:	0992      	lsrs	r2, r2, #6
 8040b06:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040b0a:	fb01 f202 	mul.w	r2, r1, r2
 8040b0e:	1a9b      	subs	r3, r3, r2
 8040b10:	627b      	str	r3, [r7, #36]	@ 0x24

                           uint32_t total_tim2_us = erase_tim2_us + write_tim2_us;
 8040b12:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8040b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8040b16:	4413      	add	r3, r2
 8040b18:	623b      	str	r3, [r7, #32]
                           uint32_t total_tim2_ms = total_tim2_us / 1000;
 8040b1a:	6a3b      	ldr	r3, [r7, #32]
 8040b1c:	4a62      	ldr	r2, [pc, #392]	@ (8040ca8 <StartTask08+0x3a8>)
 8040b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8040b22:	099b      	lsrs	r3, r3, #6
 8040b24:	61fb      	str	r3, [r7, #28]
                           uint32_t total_tim2_ms_frac = total_tim2_us % 1000;
 8040b26:	6a3b      	ldr	r3, [r7, #32]
 8040b28:	4a5f      	ldr	r2, [pc, #380]	@ (8040ca8 <StartTask08+0x3a8>)
 8040b2a:	fba2 1203 	umull	r1, r2, r2, r3
 8040b2e:	0992      	lsrs	r2, r2, #6
 8040b30:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040b34:	fb01 f202 	mul.w	r2, r1, r2
 8040b38:	1a9b      	subs	r3, r3, r2
 8040b3a:	61bb      	str	r3, [r7, #24]

                           int32_t total_diff_us = (int32_t)total_tim2_us - (int32_t)total_rtos_us;
 8040b3c:	6a3a      	ldr	r2, [r7, #32]
 8040b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040b40:	1ad3      	subs	r3, r2, r3
 8040b42:	617b      	str	r3, [r7, #20]

                           // ================================================================
                                  // STEP 5: PRINT RESULTS WITH COMPARISON
                                  // ================================================================
                           if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 8040b44:	4b5a      	ldr	r3, [pc, #360]	@ (8040cb0 <StartTask08+0x3b0>)
 8040b46:	681b      	ldr	r3, [r3, #0]
 8040b48:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8040b4c:	4618      	mov	r0, r3
 8040b4e:	f005 fe98 	bl	8046882 <xQueueSemaphoreTake>
 8040b52:	4603      	mov	r3, r0
 8040b54:	2b01      	cmp	r3, #1
 8040b56:	f040 809f 	bne.w	8040c98 <StartTask08+0x398>
                                   {
                                       static int round = 1;

                                       printf("\r\n========================================\r\n");
 8040b5a:	4856      	ldr	r0, [pc, #344]	@ (8040cb4 <StartTask08+0x3b4>)
 8040b5c:	f007 fcca 	bl	80484f4 <puts>
                                       printf("Hot Patch Timing - Round %d\r\n", round);
 8040b60:	4b55      	ldr	r3, [pc, #340]	@ (8040cb8 <StartTask08+0x3b8>)
 8040b62:	681b      	ldr	r3, [r3, #0]
 8040b64:	4619      	mov	r1, r3
 8040b66:	4855      	ldr	r0, [pc, #340]	@ (8040cbc <StartTask08+0x3bc>)
 8040b68:	f007 fc5c 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040b6c:	4854      	ldr	r0, [pc, #336]	@ (8040cc0 <StartTask08+0x3c0>)
 8040b6e:	f007 fcc1 	bl	80484f4 <puts>

                                       // ============ ERASE PHASE ============
                                       printf("\r\n--- ERASE PHASE ---\r\n");
 8040b72:	4854      	ldr	r0, [pc, #336]	@ (8040cc4 <StartTask08+0x3c4>)
 8040b74:	f007 fcbe 	bl	80484f4 <puts>
                                       printf("RAW DATA:\r\n");
 8040b78:	4853      	ldr	r0, [pc, #332]	@ (8040cc8 <StartTask08+0x3c8>)
 8040b7a:	f007 fcbb 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu ticks\r\n", erase_rtos_ticks);
 8040b7e:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8040b82:	4852      	ldr	r0, [pc, #328]	@ (8040ccc <StartTask08+0x3cc>)
 8040b84:	f007 fc4e 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu cycles\r\n", erase_tim2_cycles);
 8040b88:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8040b8c:	4850      	ldr	r0, [pc, #320]	@ (8040cd0 <StartTask08+0x3d0>)
 8040b8e:	f007 fc49 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040b92:	484b      	ldr	r0, [pc, #300]	@ (8040cc0 <StartTask08+0x3c0>)
 8040b94:	f007 fcae 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MICROSECONDS (us):\r\n");
 8040b98:	484e      	ldr	r0, [pc, #312]	@ (8040cd4 <StartTask08+0x3d4>)
 8040b9a:	f007 fcab 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu us\r\n", erase_rtos_us);
 8040b9e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8040ba0:	484d      	ldr	r0, [pc, #308]	@ (8040cd8 <StartTask08+0x3d8>)
 8040ba2:	f007 fc3f 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu us\r\n", erase_tim2_us);
 8040ba6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8040ba8:	484c      	ldr	r0, [pc, #304]	@ (8040cdc <StartTask08+0x3dc>)
 8040baa:	f007 fc3b 	bl	8048424 <iprintf>
                                       printf("  Difference: %+ld us\r\n", erase_diff_us);
 8040bae:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8040bb0:	484b      	ldr	r0, [pc, #300]	@ (8040ce0 <StartTask08+0x3e0>)
 8040bb2:	f007 fc37 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040bb6:	4842      	ldr	r0, [pc, #264]	@ (8040cc0 <StartTask08+0x3c0>)
 8040bb8:	f007 fc9c 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MILLISECONDS (ms):\r\n");
 8040bbc:	4849      	ldr	r0, [pc, #292]	@ (8040ce4 <StartTask08+0x3e4>)
 8040bbe:	f007 fc99 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu.%03lu ms\r\n", erase_rtos_ms, erase_rtos_ms_frac);
 8040bc2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8040bc4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8040bc6:	4848      	ldr	r0, [pc, #288]	@ (8040ce8 <StartTask08+0x3e8>)
 8040bc8:	f007 fc2c 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu.%03lu ms\r\n", erase_tim2_ms, erase_tim2_ms_frac);
 8040bcc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8040bce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8040bd0:	4846      	ldr	r0, [pc, #280]	@ (8040cec <StartTask08+0x3ec>)
 8040bd2:	f007 fc27 	bl	8048424 <iprintf>


                                       // ============ WRITE PHASE ============
                                       printf("\r\n--- WRITE PHASE ---\r\n");
 8040bd6:	4846      	ldr	r0, [pc, #280]	@ (8040cf0 <StartTask08+0x3f0>)
 8040bd8:	f007 fc8c 	bl	80484f4 <puts>
                                       printf("RAW DATA:\r\n");
 8040bdc:	483a      	ldr	r0, [pc, #232]	@ (8040cc8 <StartTask08+0x3c8>)
 8040bde:	f007 fc89 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu ticks\r\n", write_rtos_ticks);
 8040be2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8040be4:	4839      	ldr	r0, [pc, #228]	@ (8040ccc <StartTask08+0x3cc>)
 8040be6:	f007 fc1d 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu cycles\r\n", write_tim2_cycles);
 8040bea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8040bec:	4838      	ldr	r0, [pc, #224]	@ (8040cd0 <StartTask08+0x3d0>)
 8040bee:	f007 fc19 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040bf2:	4833      	ldr	r0, [pc, #204]	@ (8040cc0 <StartTask08+0x3c0>)
 8040bf4:	f007 fc7e 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MICROSECONDS (us):\r\n");
 8040bf8:	4836      	ldr	r0, [pc, #216]	@ (8040cd4 <StartTask08+0x3d4>)
 8040bfa:	f007 fc7b 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu us\r\n", write_rtos_us);
 8040bfe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8040c00:	4835      	ldr	r0, [pc, #212]	@ (8040cd8 <StartTask08+0x3d8>)
 8040c02:	f007 fc0f 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu us\r\n", write_tim2_us);
 8040c06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8040c08:	4834      	ldr	r0, [pc, #208]	@ (8040cdc <StartTask08+0x3dc>)
 8040c0a:	f007 fc0b 	bl	8048424 <iprintf>
                                       printf("  Difference: %+ld us\r\n", write_diff_us);
 8040c0e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8040c10:	4833      	ldr	r0, [pc, #204]	@ (8040ce0 <StartTask08+0x3e0>)
 8040c12:	f007 fc07 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040c16:	482a      	ldr	r0, [pc, #168]	@ (8040cc0 <StartTask08+0x3c0>)
 8040c18:	f007 fc6c 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MILLISECONDS (ms):\r\n");
 8040c1c:	4831      	ldr	r0, [pc, #196]	@ (8040ce4 <StartTask08+0x3e4>)
 8040c1e:	f007 fc69 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu.%03lu ms\r\n", write_rtos_ms, write_rtos_ms_frac);
 8040c22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8040c24:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8040c26:	4830      	ldr	r0, [pc, #192]	@ (8040ce8 <StartTask08+0x3e8>)
 8040c28:	f007 fbfc 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu.%03lu ms\r\n", write_tim2_ms, write_tim2_ms_frac);
 8040c2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8040c2e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8040c30:	482e      	ldr	r0, [pc, #184]	@ (8040cec <StartTask08+0x3ec>)
 8040c32:	f007 fbf7 	bl	8048424 <iprintf>


                                       // ============ TOTAL TIME ============
                                       printf("\r\n--- TOTAL TIME ---\r\n");
 8040c36:	482f      	ldr	r0, [pc, #188]	@ (8040cf4 <StartTask08+0x3f4>)
 8040c38:	f007 fc5c 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MICROSECONDS (us):\r\n");
 8040c3c:	4825      	ldr	r0, [pc, #148]	@ (8040cd4 <StartTask08+0x3d4>)
 8040c3e:	f007 fc59 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu us\r\n", total_rtos_us);
 8040c42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8040c44:	4824      	ldr	r0, [pc, #144]	@ (8040cd8 <StartTask08+0x3d8>)
 8040c46:	f007 fbed 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu us\r\n", total_tim2_us);
 8040c4a:	6a39      	ldr	r1, [r7, #32]
 8040c4c:	4823      	ldr	r0, [pc, #140]	@ (8040cdc <StartTask08+0x3dc>)
 8040c4e:	f007 fbe9 	bl	8048424 <iprintf>
                                       printf("  Difference: %+ld us\r\n", total_diff_us);
 8040c52:	6979      	ldr	r1, [r7, #20]
 8040c54:	4822      	ldr	r0, [pc, #136]	@ (8040ce0 <StartTask08+0x3e0>)
 8040c56:	f007 fbe5 	bl	8048424 <iprintf>
                                       printf("========================================\r\n");
 8040c5a:	4819      	ldr	r0, [pc, #100]	@ (8040cc0 <StartTask08+0x3c0>)
 8040c5c:	f007 fc4a 	bl	80484f4 <puts>
                                       printf("CONVERTED TO MILLISECONDS (ms):\r\n");
 8040c60:	4820      	ldr	r0, [pc, #128]	@ (8040ce4 <StartTask08+0x3e4>)
 8040c62:	f007 fc47 	bl	80484f4 <puts>
                                       printf("  SysTick: %lu.%03lu ms\r\n", total_rtos_ms, total_rtos_ms_frac);
 8040c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8040c68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8040c6a:	481f      	ldr	r0, [pc, #124]	@ (8040ce8 <StartTask08+0x3e8>)
 8040c6c:	f007 fbda 	bl	8048424 <iprintf>
                                       printf("  TIM2:    %lu.%03lu ms\r\n", total_tim2_ms, total_tim2_ms_frac);
 8040c70:	69ba      	ldr	r2, [r7, #24]
 8040c72:	69f9      	ldr	r1, [r7, #28]
 8040c74:	481d      	ldr	r0, [pc, #116]	@ (8040cec <StartTask08+0x3ec>)
 8040c76:	f007 fbd5 	bl	8048424 <iprintf>



                                       printf("========================================\r\n\r\n");
 8040c7a:	481f      	ldr	r0, [pc, #124]	@ (8040cf8 <StartTask08+0x3f8>)
 8040c7c:	f007 fc3a 	bl	80484f4 <puts>

                                       round++;
 8040c80:	4b0d      	ldr	r3, [pc, #52]	@ (8040cb8 <StartTask08+0x3b8>)
 8040c82:	681b      	ldr	r3, [r3, #0]
 8040c84:	3301      	adds	r3, #1
 8040c86:	4a0c      	ldr	r2, [pc, #48]	@ (8040cb8 <StartTask08+0x3b8>)
 8040c88:	6013      	str	r3, [r2, #0]
                                       xSemaphoreGive(uart_mutex);
 8040c8a:	4b09      	ldr	r3, [pc, #36]	@ (8040cb0 <StartTask08+0x3b0>)
 8040c8c:	6818      	ldr	r0, [r3, #0]
 8040c8e:	2300      	movs	r3, #0
 8040c90:	2200      	movs	r2, #0
 8040c92:	2100      	movs	r1, #0
 8040c94:	f005 fbf8 	bl	8046488 <xQueueGenericSend>
                                   }

        osDelay(10000);
 8040c98:	f242 7010 	movw	r0, #10000	@ 0x2710
 8040c9c:	f004 fda8 	bl	80457f0 <osDelay>
    {
 8040ca0:	e647      	b.n	8040932 <StartTask08+0x32>
 8040ca2:	bf00      	nop
 8040ca4:	200180c0 	.word	0x200180c0
 8040ca8:	10624dd3 	.word	0x10624dd3
 8040cac:	094f2095 	.word	0x094f2095
 8040cb0:	200180bc 	.word	0x200180bc
 8040cb4:	080492a0 	.word	0x080492a0
 8040cb8:	20018000 	.word	0x20018000
 8040cbc:	080492cc 	.word	0x080492cc
 8040cc0:	080492ec 	.word	0x080492ec
 8040cc4:	08049318 	.word	0x08049318
 8040cc8:	08049330 	.word	0x08049330
 8040ccc:	0804933c 	.word	0x0804933c
 8040cd0:	08049354 	.word	0x08049354
 8040cd4:	0804936c 	.word	0x0804936c
 8040cd8:	08049390 	.word	0x08049390
 8040cdc:	080493a4 	.word	0x080493a4
 8040ce0:	080493b8 	.word	0x080493b8
 8040ce4:	080493d0 	.word	0x080493d0
 8040ce8:	080493f4 	.word	0x080493f4
 8040cec:	08049410 	.word	0x08049410
 8040cf0:	0804942c 	.word	0x0804942c
 8040cf4:	08049444 	.word	0x08049444
 8040cf8:	0804945c 	.word	0x0804945c

08040cfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8040cfc:	b580      	push	{r7, lr}
 8040cfe:	b082      	sub	sp, #8
 8040d00:	af00      	add	r7, sp, #0
 8040d02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8040d04:	687b      	ldr	r3, [r7, #4]
 8040d06:	681b      	ldr	r3, [r3, #0]
 8040d08:	4a04      	ldr	r2, [pc, #16]	@ (8040d1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8040d0a:	4293      	cmp	r3, r2
 8040d0c:	d101      	bne.n	8040d12 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8040d0e:	f000 fa21 	bl	8041154 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8040d12:	bf00      	nop
 8040d14:	3708      	adds	r7, #8
 8040d16:	46bd      	mov	sp, r7
 8040d18:	bd80      	pop	{r7, pc}
 8040d1a:	bf00      	nop
 8040d1c:	40001000 	.word	0x40001000

08040d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040d20:	b580      	push	{r7, lr}
 8040d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* LED3 on */
		BSP_LED_On(LED3);
 8040d24:	2002      	movs	r0, #2
 8040d26:	f000 f9cd 	bl	80410c4 <BSP_LED_On>

		/* Infinite loop */
		while (1) {
 8040d2a:	bf00      	nop
 8040d2c:	e7fd      	b.n	8040d2a <Error_Handler+0xa>
	...

08040d30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040d30:	b580      	push	{r7, lr}
 8040d32:	b082      	sub	sp, #8
 8040d34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040d36:	4b11      	ldr	r3, [pc, #68]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040d3a:	4a10      	ldr	r2, [pc, #64]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d3c:	f043 0301 	orr.w	r3, r3, #1
 8040d40:	6613      	str	r3, [r2, #96]	@ 0x60
 8040d42:	4b0e      	ldr	r3, [pc, #56]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040d46:	f003 0301 	and.w	r3, r3, #1
 8040d4a:	607b      	str	r3, [r7, #4]
 8040d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040d52:	4a0a      	ldr	r2, [pc, #40]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8040d58:	6593      	str	r3, [r2, #88]	@ 0x58
 8040d5a:	4b08      	ldr	r3, [pc, #32]	@ (8040d7c <HAL_MspInit+0x4c>)
 8040d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040d5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8040d62:	603b      	str	r3, [r7, #0]
 8040d64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8040d66:	2200      	movs	r2, #0
 8040d68:	2107      	movs	r1, #7
 8040d6a:	f06f 0001 	mvn.w	r0, #1
 8040d6e:	f000 fac9 	bl	8041304 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040d72:	bf00      	nop
 8040d74:	3708      	adds	r7, #8
 8040d76:	46bd      	mov	sp, r7
 8040d78:	bd80      	pop	{r7, pc}
 8040d7a:	bf00      	nop
 8040d7c:	40021000 	.word	0x40021000

08040d80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040d80:	b580      	push	{r7, lr}
 8040d82:	b0ae      	sub	sp, #184	@ 0xb8
 8040d84:	af00      	add	r7, sp, #0
 8040d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040d88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040d8c:	2200      	movs	r2, #0
 8040d8e:	601a      	str	r2, [r3, #0]
 8040d90:	605a      	str	r2, [r3, #4]
 8040d92:	609a      	str	r2, [r3, #8]
 8040d94:	60da      	str	r2, [r3, #12]
 8040d96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8040d98:	f107 0310 	add.w	r3, r7, #16
 8040d9c:	2294      	movs	r2, #148	@ 0x94
 8040d9e:	2100      	movs	r1, #0
 8040da0:	4618      	mov	r0, r3
 8040da2:	f007 fc87 	bl	80486b4 <memset>
  if(huart->Instance==LPUART1)
 8040da6:	687b      	ldr	r3, [r7, #4]
 8040da8:	681b      	ldr	r3, [r3, #0]
 8040daa:	4a26      	ldr	r2, [pc, #152]	@ (8040e44 <HAL_UART_MspInit+0xc4>)
 8040dac:	4293      	cmp	r3, r2
 8040dae:	d145      	bne.n	8040e3c <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8040db0:	2320      	movs	r3, #32
 8040db2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8040db4:	2300      	movs	r3, #0
 8040db6:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8040db8:	f107 0310 	add.w	r3, r7, #16
 8040dbc:	4618      	mov	r0, r3
 8040dbe:	f001 ff17 	bl	8042bf0 <HAL_RCCEx_PeriphCLKConfig>
 8040dc2:	4603      	mov	r3, r0
 8040dc4:	2b00      	cmp	r3, #0
 8040dc6:	d001      	beq.n	8040dcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8040dc8:	f7ff ffaa 	bl	8040d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8040dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040dd2:	f043 0301 	orr.w	r3, r3, #1
 8040dd6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8040dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040ddc:	f003 0301 	and.w	r3, r3, #1
 8040de0:	60fb      	str	r3, [r7, #12]
 8040de2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8040de4:	4b18      	ldr	r3, [pc, #96]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040de6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040de8:	4a17      	ldr	r2, [pc, #92]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040dee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040df0:	4b15      	ldr	r3, [pc, #84]	@ (8040e48 <HAL_UART_MspInit+0xc8>)
 8040df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8040df8:	60bb      	str	r3, [r7, #8]
 8040dfa:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8040dfc:	f000 fedc 	bl	8041bb8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8040e00:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8040e04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040e08:	2302      	movs	r3, #2
 8040e0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040e0e:	2300      	movs	r3, #0
 8040e10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040e14:	2300      	movs	r3, #0
 8040e16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8040e1a:	2308      	movs	r3, #8
 8040e1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8040e20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040e24:	4619      	mov	r1, r3
 8040e26:	4809      	ldr	r0, [pc, #36]	@ (8040e4c <HAL_UART_MspInit+0xcc>)
 8040e28:	f000 fcc4 	bl	80417b4 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8040e2c:	2200      	movs	r2, #0
 8040e2e:	2105      	movs	r1, #5
 8040e30:	2042      	movs	r0, #66	@ 0x42
 8040e32:	f000 fa67 	bl	8041304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8040e36:	2042      	movs	r0, #66	@ 0x42
 8040e38:	f000 fa7e 	bl	8041338 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8040e3c:	bf00      	nop
 8040e3e:	37b8      	adds	r7, #184	@ 0xb8
 8040e40:	46bd      	mov	sp, r7
 8040e42:	bd80      	pop	{r7, pc}
 8040e44:	40008000 	.word	0x40008000
 8040e48:	40021000 	.word	0x40021000
 8040e4c:	42021800 	.word	0x42021800

08040e50 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8040e50:	b580      	push	{r7, lr}
 8040e52:	b084      	sub	sp, #16
 8040e54:	af00      	add	r7, sp, #0
 8040e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance == TIM2)
 8040e58:	687b      	ldr	r3, [r7, #4]
 8040e5a:	681b      	ldr	r3, [r3, #0]
 8040e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8040e60:	d113      	bne.n	8040e8a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* Enable peripheral clock */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8040e62:	4b0c      	ldr	r3, [pc, #48]	@ (8040e94 <HAL_TIM_Base_MspInit+0x44>)
 8040e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040e66:	4a0b      	ldr	r2, [pc, #44]	@ (8040e94 <HAL_TIM_Base_MspInit+0x44>)
 8040e68:	f043 0301 	orr.w	r3, r3, #1
 8040e6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8040e6e:	4b09      	ldr	r3, [pc, #36]	@ (8040e94 <HAL_TIM_Base_MspInit+0x44>)
 8040e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040e72:	f003 0301 	and.w	r3, r3, #1
 8040e76:	60fb      	str	r3, [r7, #12]
 8040e78:	68fb      	ldr	r3, [r7, #12]

    /* If you use interrupt: */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8040e7a:	2200      	movs	r2, #0
 8040e7c:	2105      	movs	r1, #5
 8040e7e:	202d      	movs	r0, #45	@ 0x2d
 8040e80:	f000 fa40 	bl	8041304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8040e84:	202d      	movs	r0, #45	@ 0x2d
 8040e86:	f000 fa57 	bl	8041338 <HAL_NVIC_EnableIRQ>
  }
}
 8040e8a:	bf00      	nop
 8040e8c:	3710      	adds	r7, #16
 8040e8e:	46bd      	mov	sp, r7
 8040e90:	bd80      	pop	{r7, pc}
 8040e92:	bf00      	nop
 8040e94:	40021000 	.word	0x40021000

08040e98 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040e98:	b580      	push	{r7, lr}
 8040e9a:	b08c      	sub	sp, #48	@ 0x30
 8040e9c:	af00      	add	r7, sp, #0
 8040e9e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8040ea0:	2300      	movs	r3, #0
 8040ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8040ea4:	2300      	movs	r3, #0
 8040ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8040ea8:	2200      	movs	r2, #0
 8040eaa:	6879      	ldr	r1, [r7, #4]
 8040eac:	2031      	movs	r0, #49	@ 0x31
 8040eae:	f000 fa29 	bl	8041304 <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8040eb2:	2031      	movs	r0, #49	@ 0x31
 8040eb4:	f000 fa40 	bl	8041338 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8040eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8040f34 <HAL_InitTick+0x9c>)
 8040eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040ebc:	4a1d      	ldr	r2, [pc, #116]	@ (8040f34 <HAL_InitTick+0x9c>)
 8040ebe:	f043 0310 	orr.w	r3, r3, #16
 8040ec2:	6593      	str	r3, [r2, #88]	@ 0x58
 8040ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8040f34 <HAL_InitTick+0x9c>)
 8040ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040ec8:	f003 0310 	and.w	r3, r3, #16
 8040ecc:	60fb      	str	r3, [r7, #12]
 8040ece:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8040ed0:	f107 0210 	add.w	r2, r7, #16
 8040ed4:	f107 0314 	add.w	r3, r7, #20
 8040ed8:	4611      	mov	r1, r2
 8040eda:	4618      	mov	r0, r3
 8040edc:	f001 fd86 	bl	80429ec <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8040ee0:	f001 fd5c 	bl	804299c <HAL_RCC_GetPCLK1Freq>
 8040ee4:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8040ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040ee8:	4a13      	ldr	r2, [pc, #76]	@ (8040f38 <HAL_InitTick+0xa0>)
 8040eea:	fba2 2303 	umull	r2, r3, r2, r3
 8040eee:	0c9b      	lsrs	r3, r3, #18
 8040ef0:	3b01      	subs	r3, #1
 8040ef2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8040ef4:	4b11      	ldr	r3, [pc, #68]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040ef6:	4a12      	ldr	r2, [pc, #72]	@ (8040f40 <HAL_InitTick+0xa8>)
 8040ef8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8040efa:	4b10      	ldr	r3, [pc, #64]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040efc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8040f00:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8040f02:	4a0e      	ldr	r2, [pc, #56]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8040f06:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8040f08:	4b0c      	ldr	r3, [pc, #48]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040f0a:	2200      	movs	r2, #0
 8040f0c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8040f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040f10:	2200      	movs	r2, #0
 8040f12:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8040f14:	4809      	ldr	r0, [pc, #36]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040f16:	f002 fb81 	bl	804361c <HAL_TIM_Base_Init>
 8040f1a:	4603      	mov	r3, r0
 8040f1c:	2b00      	cmp	r3, #0
 8040f1e:	d104      	bne.n	8040f2a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8040f20:	4806      	ldr	r0, [pc, #24]	@ (8040f3c <HAL_InitTick+0xa4>)
 8040f22:	f002 fc3b 	bl	804379c <HAL_TIM_Base_Start_IT>
 8040f26:	4603      	mov	r3, r0
 8040f28:	e000      	b.n	8040f2c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8040f2a:	2301      	movs	r3, #1
}
 8040f2c:	4618      	mov	r0, r3
 8040f2e:	3730      	adds	r7, #48	@ 0x30
 8040f30:	46bd      	mov	sp, r7
 8040f32:	bd80      	pop	{r7, pc}
 8040f34:	40021000 	.word	0x40021000
 8040f38:	431bde83 	.word	0x431bde83
 8040f3c:	200181a4 	.word	0x200181a4
 8040f40:	40001000 	.word	0x40001000

08040f44 <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040f44:	b480      	push	{r7}
 8040f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040f48:	bf00      	nop
 8040f4a:	e7fd      	b.n	8040f48 <MemManage_Handler+0x4>

08040f4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040f4c:	b480      	push	{r7}
 8040f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040f50:	bf00      	nop
 8040f52:	e7fd      	b.n	8040f50 <UsageFault_Handler+0x4>

08040f54 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8040f54:	b580      	push	{r7, lr}
 8040f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8040f58:	4802      	ldr	r0, [pc, #8]	@ (8040f64 <TIM6_IRQHandler+0x10>)
 8040f5a:	f002 fc8f 	bl	804387c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8040f5e:	bf00      	nop
 8040f60:	bd80      	pop	{r7, pc}
 8040f62:	bf00      	nop
 8040f64:	200181a4 	.word	0x200181a4

08040f68 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8040f68:	b580      	push	{r7, lr}
 8040f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8040f6c:	4802      	ldr	r0, [pc, #8]	@ (8040f78 <LPUART1_IRQHandler+0x10>)
 8040f6e:	f003 f943 	bl	80441f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8040f72:	bf00      	nop
 8040f74:	bd80      	pop	{r7, pc}
 8040f76:	bf00      	nop
 8040f78:	2001810c 	.word	0x2001810c

08040f7c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8040f7c:	b580      	push	{r7, lr}
 8040f7e:	b086      	sub	sp, #24
 8040f80:	af00      	add	r7, sp, #0
 8040f82:	60f8      	str	r0, [r7, #12]
 8040f84:	60b9      	str	r1, [r7, #8]
 8040f86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040f88:	2300      	movs	r3, #0
 8040f8a:	617b      	str	r3, [r7, #20]
 8040f8c:	e00a      	b.n	8040fa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8040f8e:	f3af 8000 	nop.w
 8040f92:	4601      	mov	r1, r0
 8040f94:	68bb      	ldr	r3, [r7, #8]
 8040f96:	1c5a      	adds	r2, r3, #1
 8040f98:	60ba      	str	r2, [r7, #8]
 8040f9a:	b2ca      	uxtb	r2, r1
 8040f9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040f9e:	697b      	ldr	r3, [r7, #20]
 8040fa0:	3301      	adds	r3, #1
 8040fa2:	617b      	str	r3, [r7, #20]
 8040fa4:	697a      	ldr	r2, [r7, #20]
 8040fa6:	687b      	ldr	r3, [r7, #4]
 8040fa8:	429a      	cmp	r2, r3
 8040faa:	dbf0      	blt.n	8040f8e <_read+0x12>
  }

  return len;
 8040fac:	687b      	ldr	r3, [r7, #4]
}
 8040fae:	4618      	mov	r0, r3
 8040fb0:	3718      	adds	r7, #24
 8040fb2:	46bd      	mov	sp, r7
 8040fb4:	bd80      	pop	{r7, pc}

08040fb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8040fb6:	b580      	push	{r7, lr}
 8040fb8:	b086      	sub	sp, #24
 8040fba:	af00      	add	r7, sp, #0
 8040fbc:	60f8      	str	r0, [r7, #12]
 8040fbe:	60b9      	str	r1, [r7, #8]
 8040fc0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040fc2:	2300      	movs	r3, #0
 8040fc4:	617b      	str	r3, [r7, #20]
 8040fc6:	e009      	b.n	8040fdc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8040fc8:	68bb      	ldr	r3, [r7, #8]
 8040fca:	1c5a      	adds	r2, r3, #1
 8040fcc:	60ba      	str	r2, [r7, #8]
 8040fce:	781b      	ldrb	r3, [r3, #0]
 8040fd0:	4618      	mov	r0, r3
 8040fd2:	f7ff fc5f 	bl	8040894 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040fd6:	697b      	ldr	r3, [r7, #20]
 8040fd8:	3301      	adds	r3, #1
 8040fda:	617b      	str	r3, [r7, #20]
 8040fdc:	697a      	ldr	r2, [r7, #20]
 8040fde:	687b      	ldr	r3, [r7, #4]
 8040fe0:	429a      	cmp	r2, r3
 8040fe2:	dbf1      	blt.n	8040fc8 <_write+0x12>
  }
  return len;
 8040fe4:	687b      	ldr	r3, [r7, #4]
}
 8040fe6:	4618      	mov	r0, r3
 8040fe8:	3718      	adds	r7, #24
 8040fea:	46bd      	mov	sp, r7
 8040fec:	bd80      	pop	{r7, pc}

08040fee <_close>:

int _close(int file)
{
 8040fee:	b480      	push	{r7}
 8040ff0:	b083      	sub	sp, #12
 8040ff2:	af00      	add	r7, sp, #0
 8040ff4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8040ff6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8040ffa:	4618      	mov	r0, r3
 8040ffc:	370c      	adds	r7, #12
 8040ffe:	46bd      	mov	sp, r7
 8041000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041004:	4770      	bx	lr

08041006 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8041006:	b480      	push	{r7}
 8041008:	b083      	sub	sp, #12
 804100a:	af00      	add	r7, sp, #0
 804100c:	6078      	str	r0, [r7, #4]
 804100e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8041010:	683b      	ldr	r3, [r7, #0]
 8041012:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8041016:	605a      	str	r2, [r3, #4]
  return 0;
 8041018:	2300      	movs	r3, #0
}
 804101a:	4618      	mov	r0, r3
 804101c:	370c      	adds	r7, #12
 804101e:	46bd      	mov	sp, r7
 8041020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041024:	4770      	bx	lr

08041026 <_isatty>:

int _isatty(int file)
{
 8041026:	b480      	push	{r7}
 8041028:	b083      	sub	sp, #12
 804102a:	af00      	add	r7, sp, #0
 804102c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 804102e:	2301      	movs	r3, #1
}
 8041030:	4618      	mov	r0, r3
 8041032:	370c      	adds	r7, #12
 8041034:	46bd      	mov	sp, r7
 8041036:	f85d 7b04 	ldr.w	r7, [sp], #4
 804103a:	4770      	bx	lr

0804103c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 804103c:	b480      	push	{r7}
 804103e:	b085      	sub	sp, #20
 8041040:	af00      	add	r7, sp, #0
 8041042:	60f8      	str	r0, [r7, #12]
 8041044:	60b9      	str	r1, [r7, #8]
 8041046:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8041048:	2300      	movs	r3, #0
}
 804104a:	4618      	mov	r0, r3
 804104c:	3714      	adds	r7, #20
 804104e:	46bd      	mov	sp, r7
 8041050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041054:	4770      	bx	lr
	...

08041058 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8041058:	b580      	push	{r7, lr}
 804105a:	b086      	sub	sp, #24
 804105c:	af00      	add	r7, sp, #0
 804105e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8041060:	4a14      	ldr	r2, [pc, #80]	@ (80410b4 <_sbrk+0x5c>)
 8041062:	4b15      	ldr	r3, [pc, #84]	@ (80410b8 <_sbrk+0x60>)
 8041064:	1ad3      	subs	r3, r2, r3
 8041066:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8041068:	697b      	ldr	r3, [r7, #20]
 804106a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 804106c:	4b13      	ldr	r3, [pc, #76]	@ (80410bc <_sbrk+0x64>)
 804106e:	681b      	ldr	r3, [r3, #0]
 8041070:	2b00      	cmp	r3, #0
 8041072:	d102      	bne.n	804107a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8041074:	4b11      	ldr	r3, [pc, #68]	@ (80410bc <_sbrk+0x64>)
 8041076:	4a12      	ldr	r2, [pc, #72]	@ (80410c0 <_sbrk+0x68>)
 8041078:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 804107a:	4b10      	ldr	r3, [pc, #64]	@ (80410bc <_sbrk+0x64>)
 804107c:	681a      	ldr	r2, [r3, #0]
 804107e:	687b      	ldr	r3, [r7, #4]
 8041080:	4413      	add	r3, r2
 8041082:	693a      	ldr	r2, [r7, #16]
 8041084:	429a      	cmp	r2, r3
 8041086:	d207      	bcs.n	8041098 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8041088:	f007 fb62 	bl	8048750 <__errno>
 804108c:	4603      	mov	r3, r0
 804108e:	220c      	movs	r2, #12
 8041090:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8041092:	f04f 33ff 	mov.w	r3, #4294967295
 8041096:	e009      	b.n	80410ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8041098:	4b08      	ldr	r3, [pc, #32]	@ (80410bc <_sbrk+0x64>)
 804109a:	681b      	ldr	r3, [r3, #0]
 804109c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 804109e:	4b07      	ldr	r3, [pc, #28]	@ (80410bc <_sbrk+0x64>)
 80410a0:	681a      	ldr	r2, [r3, #0]
 80410a2:	687b      	ldr	r3, [r7, #4]
 80410a4:	4413      	add	r3, r2
 80410a6:	4a05      	ldr	r2, [pc, #20]	@ (80410bc <_sbrk+0x64>)
 80410a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80410aa:	68fb      	ldr	r3, [r7, #12]
}
 80410ac:	4618      	mov	r0, r3
 80410ae:	3718      	adds	r7, #24
 80410b0:	46bd      	mov	sp, r7
 80410b2:	bd80      	pop	{r7, pc}
 80410b4:	20030000 	.word	0x20030000
 80410b8:	00000400 	.word	0x00000400
 80410bc:	200181f0 	.word	0x200181f0
 80410c0:	2001ba40 	.word	0x2001ba40

080410c4 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80410c4:	b580      	push	{r7, lr}
 80410c6:	b082      	sub	sp, #8
 80410c8:	af00      	add	r7, sp, #0
 80410ca:	4603      	mov	r3, r0
 80410cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80410ce:	79fb      	ldrb	r3, [r7, #7]
 80410d0:	4a07      	ldr	r2, [pc, #28]	@ (80410f0 <BSP_LED_On+0x2c>)
 80410d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80410d6:	79fb      	ldrb	r3, [r7, #7]
 80410d8:	4a06      	ldr	r2, [pc, #24]	@ (80410f4 <BSP_LED_On+0x30>)
 80410da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80410de:	2201      	movs	r2, #1
 80410e0:	4619      	mov	r1, r3
 80410e2:	f000 fce7 	bl	8041ab4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80410e6:	2300      	movs	r3, #0
}
 80410e8:	4618      	mov	r0, r3
 80410ea:	3708      	adds	r7, #8
 80410ec:	46bd      	mov	sp, r7
 80410ee:	bd80      	pop	{r7, pc}
 80410f0:	2001800c 	.word	0x2001800c
 80410f4:	20018004 	.word	0x20018004

080410f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80410f8:	b480      	push	{r7}
 80410fa:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 80410fc:	bf00      	nop
 80410fe:	46bd      	mov	sp, r7
 8041100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041104:	4770      	bx	lr
	...

08041108 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8041108:	b580      	push	{r7, lr}
 804110a:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 804110c:	f008 f88c 	bl	8049228 <__SECURE_SystemCoreClockUpdate_veneer>
 8041110:	4603      	mov	r3, r0
 8041112:	4a02      	ldr	r2, [pc, #8]	@ (804111c <SystemCoreClockUpdate+0x14>)
 8041114:	6013      	str	r3, [r2, #0]
}
 8041116:	bf00      	nop
 8041118:	bd80      	pop	{r7, pc}
 804111a:	bf00      	nop
 804111c:	20018018 	.word	0x20018018

08041120 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8041120:	b580      	push	{r7, lr}
 8041122:	b082      	sub	sp, #8
 8041124:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8041126:	2300      	movs	r3, #0
 8041128:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 804112a:	2004      	movs	r0, #4
 804112c:	f000 f8df 	bl	80412ee <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8041130:	f7ff ffea 	bl	8041108 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8041134:	2000      	movs	r0, #0
 8041136:	f7ff feaf 	bl	8040e98 <HAL_InitTick>
 804113a:	4603      	mov	r3, r0
 804113c:	2b00      	cmp	r3, #0
 804113e:	d002      	beq.n	8041146 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8041140:	2301      	movs	r3, #1
 8041142:	71fb      	strb	r3, [r7, #7]
 8041144:	e001      	b.n	804114a <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8041146:	f7ff fdf3 	bl	8040d30 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 804114a:	79fb      	ldrb	r3, [r7, #7]
}
 804114c:	4618      	mov	r0, r3
 804114e:	3708      	adds	r7, #8
 8041150:	46bd      	mov	sp, r7
 8041152:	bd80      	pop	{r7, pc}

08041154 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8041154:	b480      	push	{r7}
 8041156:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8041158:	4b06      	ldr	r3, [pc, #24]	@ (8041174 <HAL_IncTick+0x20>)
 804115a:	781b      	ldrb	r3, [r3, #0]
 804115c:	461a      	mov	r2, r3
 804115e:	4b06      	ldr	r3, [pc, #24]	@ (8041178 <HAL_IncTick+0x24>)
 8041160:	681b      	ldr	r3, [r3, #0]
 8041162:	4413      	add	r3, r2
 8041164:	4a04      	ldr	r2, [pc, #16]	@ (8041178 <HAL_IncTick+0x24>)
 8041166:	6013      	str	r3, [r2, #0]
}
 8041168:	bf00      	nop
 804116a:	46bd      	mov	sp, r7
 804116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041170:	4770      	bx	lr
 8041172:	bf00      	nop
 8041174:	20018020 	.word	0x20018020
 8041178:	200181f4 	.word	0x200181f4

0804117c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 804117c:	b480      	push	{r7}
 804117e:	af00      	add	r7, sp, #0
  return uwTick;
 8041180:	4b03      	ldr	r3, [pc, #12]	@ (8041190 <HAL_GetTick+0x14>)
 8041182:	681b      	ldr	r3, [r3, #0]
}
 8041184:	4618      	mov	r0, r3
 8041186:	46bd      	mov	sp, r7
 8041188:	f85d 7b04 	ldr.w	r7, [sp], #4
 804118c:	4770      	bx	lr
 804118e:	bf00      	nop
 8041190:	200181f4 	.word	0x200181f4

08041194 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8041194:	b480      	push	{r7}
 8041196:	b085      	sub	sp, #20
 8041198:	af00      	add	r7, sp, #0
 804119a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 804119c:	687b      	ldr	r3, [r7, #4]
 804119e:	f003 0307 	and.w	r3, r3, #7
 80411a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80411a4:	4b0c      	ldr	r3, [pc, #48]	@ (80411d8 <__NVIC_SetPriorityGrouping+0x44>)
 80411a6:	68db      	ldr	r3, [r3, #12]
 80411a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80411aa:	68ba      	ldr	r2, [r7, #8]
 80411ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80411b0:	4013      	ands	r3, r2
 80411b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80411b4:	68fb      	ldr	r3, [r7, #12]
 80411b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80411b8:	68bb      	ldr	r3, [r7, #8]
 80411ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80411bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80411c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80411c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80411c6:	4a04      	ldr	r2, [pc, #16]	@ (80411d8 <__NVIC_SetPriorityGrouping+0x44>)
 80411c8:	68bb      	ldr	r3, [r7, #8]
 80411ca:	60d3      	str	r3, [r2, #12]
}
 80411cc:	bf00      	nop
 80411ce:	3714      	adds	r7, #20
 80411d0:	46bd      	mov	sp, r7
 80411d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80411d6:	4770      	bx	lr
 80411d8:	e000ed00 	.word	0xe000ed00

080411dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80411dc:	b480      	push	{r7}
 80411de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80411e0:	4b04      	ldr	r3, [pc, #16]	@ (80411f4 <__NVIC_GetPriorityGrouping+0x18>)
 80411e2:	68db      	ldr	r3, [r3, #12]
 80411e4:	0a1b      	lsrs	r3, r3, #8
 80411e6:	f003 0307 	and.w	r3, r3, #7
}
 80411ea:	4618      	mov	r0, r3
 80411ec:	46bd      	mov	sp, r7
 80411ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80411f2:	4770      	bx	lr
 80411f4:	e000ed00 	.word	0xe000ed00

080411f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80411f8:	b480      	push	{r7}
 80411fa:	b083      	sub	sp, #12
 80411fc:	af00      	add	r7, sp, #0
 80411fe:	4603      	mov	r3, r0
 8041200:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8041202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041206:	2b00      	cmp	r3, #0
 8041208:	db0b      	blt.n	8041222 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 804120a:	79fb      	ldrb	r3, [r7, #7]
 804120c:	f003 021f 	and.w	r2, r3, #31
 8041210:	4907      	ldr	r1, [pc, #28]	@ (8041230 <__NVIC_EnableIRQ+0x38>)
 8041212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041216:	095b      	lsrs	r3, r3, #5
 8041218:	2001      	movs	r0, #1
 804121a:	fa00 f202 	lsl.w	r2, r0, r2
 804121e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8041222:	bf00      	nop
 8041224:	370c      	adds	r7, #12
 8041226:	46bd      	mov	sp, r7
 8041228:	f85d 7b04 	ldr.w	r7, [sp], #4
 804122c:	4770      	bx	lr
 804122e:	bf00      	nop
 8041230:	e000e100 	.word	0xe000e100

08041234 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8041234:	b480      	push	{r7}
 8041236:	b083      	sub	sp, #12
 8041238:	af00      	add	r7, sp, #0
 804123a:	4603      	mov	r3, r0
 804123c:	6039      	str	r1, [r7, #0]
 804123e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8041240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041244:	2b00      	cmp	r3, #0
 8041246:	db0a      	blt.n	804125e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8041248:	683b      	ldr	r3, [r7, #0]
 804124a:	b2da      	uxtb	r2, r3
 804124c:	490c      	ldr	r1, [pc, #48]	@ (8041280 <__NVIC_SetPriority+0x4c>)
 804124e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041252:	0152      	lsls	r2, r2, #5
 8041254:	b2d2      	uxtb	r2, r2
 8041256:	440b      	add	r3, r1
 8041258:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 804125c:	e00a      	b.n	8041274 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 804125e:	683b      	ldr	r3, [r7, #0]
 8041260:	b2da      	uxtb	r2, r3
 8041262:	4908      	ldr	r1, [pc, #32]	@ (8041284 <__NVIC_SetPriority+0x50>)
 8041264:	79fb      	ldrb	r3, [r7, #7]
 8041266:	f003 030f 	and.w	r3, r3, #15
 804126a:	3b04      	subs	r3, #4
 804126c:	0152      	lsls	r2, r2, #5
 804126e:	b2d2      	uxtb	r2, r2
 8041270:	440b      	add	r3, r1
 8041272:	761a      	strb	r2, [r3, #24]
}
 8041274:	bf00      	nop
 8041276:	370c      	adds	r7, #12
 8041278:	46bd      	mov	sp, r7
 804127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804127e:	4770      	bx	lr
 8041280:	e000e100 	.word	0xe000e100
 8041284:	e000ed00 	.word	0xe000ed00

08041288 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8041288:	b480      	push	{r7}
 804128a:	b089      	sub	sp, #36	@ 0x24
 804128c:	af00      	add	r7, sp, #0
 804128e:	60f8      	str	r0, [r7, #12]
 8041290:	60b9      	str	r1, [r7, #8]
 8041292:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8041294:	68fb      	ldr	r3, [r7, #12]
 8041296:	f003 0307 	and.w	r3, r3, #7
 804129a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 804129c:	69fb      	ldr	r3, [r7, #28]
 804129e:	f1c3 0307 	rsb	r3, r3, #7
 80412a2:	2b03      	cmp	r3, #3
 80412a4:	bf28      	it	cs
 80412a6:	2303      	movcs	r3, #3
 80412a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80412aa:	69fb      	ldr	r3, [r7, #28]
 80412ac:	3303      	adds	r3, #3
 80412ae:	2b06      	cmp	r3, #6
 80412b0:	d902      	bls.n	80412b8 <NVIC_EncodePriority+0x30>
 80412b2:	69fb      	ldr	r3, [r7, #28]
 80412b4:	3b04      	subs	r3, #4
 80412b6:	e000      	b.n	80412ba <NVIC_EncodePriority+0x32>
 80412b8:	2300      	movs	r3, #0
 80412ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80412bc:	f04f 32ff 	mov.w	r2, #4294967295
 80412c0:	69bb      	ldr	r3, [r7, #24]
 80412c2:	fa02 f303 	lsl.w	r3, r2, r3
 80412c6:	43da      	mvns	r2, r3
 80412c8:	68bb      	ldr	r3, [r7, #8]
 80412ca:	401a      	ands	r2, r3
 80412cc:	697b      	ldr	r3, [r7, #20]
 80412ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80412d0:	f04f 31ff 	mov.w	r1, #4294967295
 80412d4:	697b      	ldr	r3, [r7, #20]
 80412d6:	fa01 f303 	lsl.w	r3, r1, r3
 80412da:	43d9      	mvns	r1, r3
 80412dc:	687b      	ldr	r3, [r7, #4]
 80412de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80412e0:	4313      	orrs	r3, r2
         );
}
 80412e2:	4618      	mov	r0, r3
 80412e4:	3724      	adds	r7, #36	@ 0x24
 80412e6:	46bd      	mov	sp, r7
 80412e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80412ec:	4770      	bx	lr

080412ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80412ee:	b580      	push	{r7, lr}
 80412f0:	b082      	sub	sp, #8
 80412f2:	af00      	add	r7, sp, #0
 80412f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80412f6:	6878      	ldr	r0, [r7, #4]
 80412f8:	f7ff ff4c 	bl	8041194 <__NVIC_SetPriorityGrouping>
}
 80412fc:	bf00      	nop
 80412fe:	3708      	adds	r7, #8
 8041300:	46bd      	mov	sp, r7
 8041302:	bd80      	pop	{r7, pc}

08041304 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8041304:	b580      	push	{r7, lr}
 8041306:	b086      	sub	sp, #24
 8041308:	af00      	add	r7, sp, #0
 804130a:	4603      	mov	r3, r0
 804130c:	60b9      	str	r1, [r7, #8]
 804130e:	607a      	str	r2, [r7, #4]
 8041310:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8041312:	f7ff ff63 	bl	80411dc <__NVIC_GetPriorityGrouping>
 8041316:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8041318:	687a      	ldr	r2, [r7, #4]
 804131a:	68b9      	ldr	r1, [r7, #8]
 804131c:	6978      	ldr	r0, [r7, #20]
 804131e:	f7ff ffb3 	bl	8041288 <NVIC_EncodePriority>
 8041322:	4602      	mov	r2, r0
 8041324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8041328:	4611      	mov	r1, r2
 804132a:	4618      	mov	r0, r3
 804132c:	f7ff ff82 	bl	8041234 <__NVIC_SetPriority>
}
 8041330:	bf00      	nop
 8041332:	3718      	adds	r7, #24
 8041334:	46bd      	mov	sp, r7
 8041336:	bd80      	pop	{r7, pc}

08041338 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8041338:	b580      	push	{r7, lr}
 804133a:	b082      	sub	sp, #8
 804133c:	af00      	add	r7, sp, #0
 804133e:	4603      	mov	r3, r0
 8041340:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8041342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041346:	4618      	mov	r0, r3
 8041348:	f7ff ff56 	bl	80411f8 <__NVIC_EnableIRQ>
}
 804134c:	bf00      	nop
 804134e:	3708      	adds	r7, #8
 8041350:	46bd      	mov	sp, r7
 8041352:	bd80      	pop	{r7, pc}

08041354 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8041354:	b480      	push	{r7}
 8041356:	b085      	sub	sp, #20
 8041358:	af00      	add	r7, sp, #0
 804135a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 804135c:	2300      	movs	r3, #0
 804135e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8041360:	687b      	ldr	r3, [r7, #4]
 8041362:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8041366:	b2db      	uxtb	r3, r3
 8041368:	2b02      	cmp	r3, #2
 804136a:	d008      	beq.n	804137e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 804136c:	687b      	ldr	r3, [r7, #4]
 804136e:	2204      	movs	r2, #4
 8041370:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8041372:	687b      	ldr	r3, [r7, #4]
 8041374:	2200      	movs	r2, #0
 8041376:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 804137a:	2301      	movs	r3, #1
 804137c:	e040      	b.n	8041400 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 804137e:	687b      	ldr	r3, [r7, #4]
 8041380:	681b      	ldr	r3, [r3, #0]
 8041382:	681a      	ldr	r2, [r3, #0]
 8041384:	687b      	ldr	r3, [r7, #4]
 8041386:	681b      	ldr	r3, [r3, #0]
 8041388:	f022 020e 	bic.w	r2, r2, #14
 804138c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 804138e:	687b      	ldr	r3, [r7, #4]
 8041390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041392:	681a      	ldr	r2, [r3, #0]
 8041394:	687b      	ldr	r3, [r7, #4]
 8041396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041398:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 804139c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 804139e:	687b      	ldr	r3, [r7, #4]
 80413a0:	681b      	ldr	r3, [r3, #0]
 80413a2:	681a      	ldr	r2, [r3, #0]
 80413a4:	687b      	ldr	r3, [r7, #4]
 80413a6:	681b      	ldr	r3, [r3, #0]
 80413a8:	f022 0201 	bic.w	r2, r2, #1
 80413ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80413ae:	687b      	ldr	r3, [r7, #4]
 80413b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80413b2:	f003 021c 	and.w	r2, r3, #28
 80413b6:	687b      	ldr	r3, [r7, #4]
 80413b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80413ba:	2101      	movs	r1, #1
 80413bc:	fa01 f202 	lsl.w	r2, r1, r2
 80413c0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80413c2:	687b      	ldr	r3, [r7, #4]
 80413c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80413c6:	687a      	ldr	r2, [r7, #4]
 80413c8:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80413ca:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80413cc:	687b      	ldr	r3, [r7, #4]
 80413ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413d0:	2b00      	cmp	r3, #0
 80413d2:	d00c      	beq.n	80413ee <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80413d4:	687b      	ldr	r3, [r7, #4]
 80413d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413d8:	681a      	ldr	r2, [r3, #0]
 80413da:	687b      	ldr	r3, [r7, #4]
 80413dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80413de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80413e2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80413e4:	687b      	ldr	r3, [r7, #4]
 80413e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80413e8:	687a      	ldr	r2, [r7, #4]
 80413ea:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80413ec:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80413ee:	687b      	ldr	r3, [r7, #4]
 80413f0:	2201      	movs	r2, #1
 80413f2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80413f6:	687b      	ldr	r3, [r7, #4]
 80413f8:	2200      	movs	r2, #0
 80413fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80413fe:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8041400:	4618      	mov	r0, r3
 8041402:	3714      	adds	r7, #20
 8041404:	46bd      	mov	sp, r7
 8041406:	f85d 7b04 	ldr.w	r7, [sp], #4
 804140a:	4770      	bx	lr

0804140c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 804140c:	b580      	push	{r7, lr}
 804140e:	b084      	sub	sp, #16
 8041410:	af00      	add	r7, sp, #0
 8041412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8041414:	2300      	movs	r3, #0
 8041416:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8041418:	687b      	ldr	r3, [r7, #4]
 804141a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 804141e:	b2db      	uxtb	r3, r3
 8041420:	2b02      	cmp	r3, #2
 8041422:	d005      	beq.n	8041430 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8041424:	687b      	ldr	r3, [r7, #4]
 8041426:	2204      	movs	r2, #4
 8041428:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 804142a:	2301      	movs	r3, #1
 804142c:	73fb      	strb	r3, [r7, #15]
 804142e:	e047      	b.n	80414c0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8041430:	687b      	ldr	r3, [r7, #4]
 8041432:	681b      	ldr	r3, [r3, #0]
 8041434:	681a      	ldr	r2, [r3, #0]
 8041436:	687b      	ldr	r3, [r7, #4]
 8041438:	681b      	ldr	r3, [r3, #0]
 804143a:	f022 020e 	bic.w	r2, r2, #14
 804143e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8041440:	687b      	ldr	r3, [r7, #4]
 8041442:	681b      	ldr	r3, [r3, #0]
 8041444:	681a      	ldr	r2, [r3, #0]
 8041446:	687b      	ldr	r3, [r7, #4]
 8041448:	681b      	ldr	r3, [r3, #0]
 804144a:	f022 0201 	bic.w	r2, r2, #1
 804144e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8041450:	687b      	ldr	r3, [r7, #4]
 8041452:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041454:	681a      	ldr	r2, [r3, #0]
 8041456:	687b      	ldr	r3, [r7, #4]
 8041458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 804145a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 804145e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8041460:	687b      	ldr	r3, [r7, #4]
 8041462:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8041464:	f003 021c 	and.w	r2, r3, #28
 8041468:	687b      	ldr	r3, [r7, #4]
 804146a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 804146c:	2101      	movs	r1, #1
 804146e:	fa01 f202 	lsl.w	r2, r1, r2
 8041472:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8041474:	687b      	ldr	r3, [r7, #4]
 8041476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8041478:	687a      	ldr	r2, [r7, #4]
 804147a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 804147c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 804147e:	687b      	ldr	r3, [r7, #4]
 8041480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041482:	2b00      	cmp	r3, #0
 8041484:	d00c      	beq.n	80414a0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8041486:	687b      	ldr	r3, [r7, #4]
 8041488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 804148a:	681a      	ldr	r2, [r3, #0]
 804148c:	687b      	ldr	r3, [r7, #4]
 804148e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041490:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8041494:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8041496:	687b      	ldr	r3, [r7, #4]
 8041498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 804149a:	687a      	ldr	r2, [r7, #4]
 804149c:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 804149e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80414a0:	687b      	ldr	r3, [r7, #4]
 80414a2:	2201      	movs	r2, #1
 80414a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80414a8:	687b      	ldr	r3, [r7, #4]
 80414aa:	2200      	movs	r2, #0
 80414ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80414b0:	687b      	ldr	r3, [r7, #4]
 80414b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414b4:	2b00      	cmp	r3, #0
 80414b6:	d003      	beq.n	80414c0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80414b8:	687b      	ldr	r3, [r7, #4]
 80414ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80414bc:	6878      	ldr	r0, [r7, #4]
 80414be:	4798      	blx	r3
    }
  }
  return status;
 80414c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80414c2:	4618      	mov	r0, r3
 80414c4:	3710      	adds	r7, #16
 80414c6:	46bd      	mov	sp, r7
 80414c8:	bd80      	pop	{r7, pc}
	...

080414cc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80414cc:	b480      	push	{r7}
 80414ce:	b083      	sub	sp, #12
 80414d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80414d2:	2300      	movs	r3, #0
 80414d4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 80414d6:	4b0b      	ldr	r3, [pc, #44]	@ (8041504 <HAL_FLASH_Unlock+0x38>)
 80414d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80414da:	2b00      	cmp	r3, #0
 80414dc:	da0b      	bge.n	80414f6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80414de:	4b09      	ldr	r3, [pc, #36]	@ (8041504 <HAL_FLASH_Unlock+0x38>)
 80414e0:	4a09      	ldr	r2, [pc, #36]	@ (8041508 <HAL_FLASH_Unlock+0x3c>)
 80414e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80414e4:	4b07      	ldr	r3, [pc, #28]	@ (8041504 <HAL_FLASH_Unlock+0x38>)
 80414e6:	4a09      	ldr	r2, [pc, #36]	@ (804150c <HAL_FLASH_Unlock+0x40>)
 80414e8:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 80414ea:	4b06      	ldr	r3, [pc, #24]	@ (8041504 <HAL_FLASH_Unlock+0x38>)
 80414ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80414ee:	2b00      	cmp	r3, #0
 80414f0:	da01      	bge.n	80414f6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80414f2:	2301      	movs	r3, #1
 80414f4:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif

  return status;
 80414f6:	79fb      	ldrb	r3, [r7, #7]
}
 80414f8:	4618      	mov	r0, r3
 80414fa:	370c      	adds	r7, #12
 80414fc:	46bd      	mov	sp, r7
 80414fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041502:	4770      	bx	lr
 8041504:	40022000 	.word	0x40022000
 8041508:	45670123 	.word	0x45670123
 804150c:	cdef89ab 	.word	0xcdef89ab

08041510 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8041510:	b480      	push	{r7}
 8041512:	b083      	sub	sp, #12
 8041514:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8041516:	2301      	movs	r3, #1
 8041518:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 804151a:	4b09      	ldr	r3, [pc, #36]	@ (8041540 <HAL_FLASH_Lock+0x30>)
 804151c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804151e:	4a08      	ldr	r2, [pc, #32]	@ (8041540 <HAL_FLASH_Lock+0x30>)
 8041520:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8041524:	6293      	str	r3, [r2, #40]	@ 0x28

  /* verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 8041526:	4b06      	ldr	r3, [pc, #24]	@ (8041540 <HAL_FLASH_Lock+0x30>)
 8041528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804152a:	2b00      	cmp	r3, #0
 804152c:	da01      	bge.n	8041532 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 804152e:	2300      	movs	r3, #0
 8041530:	71fb      	strb	r3, [r7, #7]
      status = HAL_OK;
    }
  }
#endif

  return status;
 8041532:	79fb      	ldrb	r3, [r7, #7]
}
 8041534:	4618      	mov	r0, r3
 8041536:	370c      	adds	r7, #12
 8041538:	46bd      	mov	sp, r7
 804153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804153e:	4770      	bx	lr
 8041540:	40022000 	.word	0x40022000

08041544 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8041544:	b580      	push	{r7, lr}
 8041546:	b086      	sub	sp, #24
 8041548:	af00      	add	r7, sp, #0
 804154a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 804154c:	f7ff fe16 	bl	804117c <HAL_GetTick>
 8041550:	4602      	mov	r2, r0
 8041552:	687b      	ldr	r3, [r7, #4]
 8041554:	4413      	add	r3, r2
 8041556:	617b      	str	r3, [r7, #20]
  uint32_t error;
  __IO uint32_t *reg_sr;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8041558:	e00b      	b.n	8041572 <FLASH_WaitForLastOperation+0x2e>
  {
    if(Timeout != HAL_MAX_DELAY)
 804155a:	687b      	ldr	r3, [r7, #4]
 804155c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8041560:	d007      	beq.n	8041572 <FLASH_WaitForLastOperation+0x2e>
    {
      if(HAL_GetTick() >= timeout)
 8041562:	f7ff fe0b 	bl	804117c <HAL_GetTick>
 8041566:	4602      	mov	r2, r0
 8041568:	697b      	ldr	r3, [r7, #20]
 804156a:	4293      	cmp	r3, r2
 804156c:	d801      	bhi.n	8041572 <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
 804156e:	2303      	movs	r3, #3
 8041570:	e025      	b.n	80415be <FLASH_WaitForLastOperation+0x7a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8041572:	4b15      	ldr	r3, [pc, #84]	@ (80415c8 <FLASH_WaitForLastOperation+0x84>)
 8041574:	6a1b      	ldr	r3, [r3, #32]
 8041576:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 804157a:	2b00      	cmp	r3, #0
 804157c:	d1ed      	bne.n	804155a <FLASH_WaitForLastOperation+0x16>
      }
    }
  }
  
  /* Access to SECSR or NSSR registers depends on operation type */
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 804157e:	4b13      	ldr	r3, [pc, #76]	@ (80415cc <FLASH_WaitForLastOperation+0x88>)
 8041580:	613b      	str	r3, [r7, #16]

  /* Check FLASH operation error flags */
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 8041582:	693b      	ldr	r3, [r7, #16]
 8041584:	681a      	ldr	r2, [r3, #0]
 8041586:	f242 03fa 	movw	r3, #8442	@ 0x20fa
 804158a:	4013      	ands	r3, r2
 804158c:	60fb      	str	r3, [r7, #12]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
#endif /* __ARM_FEATURE_CMSE */ 

  if(error != 0u)
 804158e:	68fb      	ldr	r3, [r7, #12]
 8041590:	2b00      	cmp	r3, #0
 8041592:	d00a      	beq.n	80415aa <FLASH_WaitForLastOperation+0x66>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8041594:	4b0e      	ldr	r3, [pc, #56]	@ (80415d0 <FLASH_WaitForLastOperation+0x8c>)
 8041596:	685a      	ldr	r2, [r3, #4]
 8041598:	68fb      	ldr	r3, [r7, #12]
 804159a:	4313      	orrs	r3, r2
 804159c:	4a0c      	ldr	r2, [pc, #48]	@ (80415d0 <FLASH_WaitForLastOperation+0x8c>)
 804159e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    (*reg_sr) = error;
 80415a0:	693b      	ldr	r3, [r7, #16]
 80415a2:	68fa      	ldr	r2, [r7, #12]
 80415a4:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80415a6:	2301      	movs	r3, #1
 80415a8:	e009      	b.n	80415be <FLASH_WaitForLastOperation+0x7a>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80415aa:	693b      	ldr	r3, [r7, #16]
 80415ac:	681b      	ldr	r3, [r3, #0]
 80415ae:	f003 0301 	and.w	r3, r3, #1
 80415b2:	2b00      	cmp	r3, #0
 80415b4:	d002      	beq.n	80415bc <FLASH_WaitForLastOperation+0x78>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_sr) = FLASH_FLAG_EOP;
 80415b6:	693b      	ldr	r3, [r7, #16]
 80415b8:	2201      	movs	r2, #1
 80415ba:	601a      	str	r2, [r3, #0]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80415bc:	2300      	movs	r3, #0
}
 80415be:	4618      	mov	r0, r3
 80415c0:	3718      	adds	r7, #24
 80415c2:	46bd      	mov	sp, r7
 80415c4:	bd80      	pop	{r7, pc}
 80415c6:	bf00      	nop
 80415c8:	40022000 	.word	0x40022000
 80415cc:	40022020 	.word	0x40022020
 80415d0:	20018024 	.word	0x20018024

080415d4 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 80415d4:	b580      	push	{r7, lr}
 80415d6:	b086      	sub	sp, #24
 80415d8:	af00      	add	r7, sp, #0
 80415da:	6078      	str	r0, [r7, #4]
 80415dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80415de:	4b33      	ldr	r3, [pc, #204]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 80415e0:	781b      	ldrb	r3, [r3, #0]
 80415e2:	2b01      	cmp	r3, #1
 80415e4:	d101      	bne.n	80415ea <HAL_FLASHEx_Erase+0x16>
 80415e6:	2302      	movs	r3, #2
 80415e8:	e05c      	b.n	80416a4 <HAL_FLASHEx_Erase+0xd0>
 80415ea:	4b30      	ldr	r3, [pc, #192]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 80415ec:	2201      	movs	r2, #1
 80415ee:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80415f0:	4b2e      	ldr	r3, [pc, #184]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 80415f2:	2200      	movs	r2, #0
 80415f4:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80415f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80415fa:	f7ff ffa3 	bl	8041544 <FLASH_WaitForLastOperation>
 80415fe:	4603      	mov	r3, r0
 8041600:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8041602:	7dfb      	ldrb	r3, [r7, #23]
 8041604:	2b00      	cmp	r3, #0
 8041606:	d149      	bne.n	804169c <HAL_FLASHEx_Erase+0xc8>
  {
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 8041608:	687b      	ldr	r3, [r7, #4]
 804160a:	681b      	ldr	r3, [r3, #0]
 804160c:	4a27      	ldr	r2, [pc, #156]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 804160e:	6093      	str	r3, [r2, #8]

    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8041610:	4b27      	ldr	r3, [pc, #156]	@ (80416b0 <HAL_FLASHEx_Erase+0xdc>)
 8041612:	60fb      	str	r3, [r7, #12]

    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 8041614:	4b25      	ldr	r3, [pc, #148]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 8041616:	689b      	ldr	r3, [r3, #8]
 8041618:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 804161c:	f248 0204 	movw	r2, #32772	@ 0x8004
 8041620:	4293      	cmp	r3, r2
 8041622:	d10b      	bne.n	804163c <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8041624:	687b      	ldr	r3, [r7, #4]
 8041626:	685b      	ldr	r3, [r3, #4]
 8041628:	4618      	mov	r0, r3
 804162a:	f000 f843 	bl	80416b4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 804162e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8041632:	f7ff ff87 	bl	8041544 <FLASH_WaitForLastOperation>
 8041636:	4603      	mov	r3, r0
 8041638:	75fb      	strb	r3, [r7, #23]
 804163a:	e025      	b.n	8041688 <HAL_FLASHEx_Erase+0xb4>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 804163c:	683b      	ldr	r3, [r7, #0]
 804163e:	f04f 32ff 	mov.w	r2, #4294967295
 8041642:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8041644:	687b      	ldr	r3, [r7, #4]
 8041646:	689b      	ldr	r3, [r3, #8]
 8041648:	613b      	str	r3, [r7, #16]
 804164a:	e015      	b.n	8041678 <HAL_FLASHEx_Erase+0xa4>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 804164c:	687b      	ldr	r3, [r7, #4]
 804164e:	685b      	ldr	r3, [r3, #4]
 8041650:	4619      	mov	r1, r3
 8041652:	6938      	ldr	r0, [r7, #16]
 8041654:	f000 f86a 	bl	804172c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8041658:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 804165c:	f7ff ff72 	bl	8041544 <FLASH_WaitForLastOperation>
 8041660:	4603      	mov	r3, r0
 8041662:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 8041664:	7dfb      	ldrb	r3, [r7, #23]
 8041666:	2b00      	cmp	r3, #0
 8041668:	d003      	beq.n	8041672 <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 804166a:	683b      	ldr	r3, [r7, #0]
 804166c:	693a      	ldr	r2, [r7, #16]
 804166e:	601a      	str	r2, [r3, #0]
          break;
 8041670:	e00a      	b.n	8041688 <HAL_FLASHEx_Erase+0xb4>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8041672:	693b      	ldr	r3, [r7, #16]
 8041674:	3301      	adds	r3, #1
 8041676:	613b      	str	r3, [r7, #16]
 8041678:	687b      	ldr	r3, [r7, #4]
 804167a:	689a      	ldr	r2, [r3, #8]
 804167c:	687b      	ldr	r3, [r7, #4]
 804167e:	68db      	ldr	r3, [r3, #12]
 8041680:	4413      	add	r3, r2
 8041682:	693a      	ldr	r2, [r7, #16]
 8041684:	429a      	cmp	r2, r3
 8041686:	d3e1      	bcc.n	804164c <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 8041688:	68fb      	ldr	r3, [r7, #12]
 804168a:	681a      	ldr	r2, [r3, #0]
 804168c:	4b07      	ldr	r3, [pc, #28]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 804168e:	689b      	ldr	r3, [r3, #8]
 8041690:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8041694:	43db      	mvns	r3, r3
 8041696:	401a      	ands	r2, r3
 8041698:	68fb      	ldr	r3, [r7, #12]
 804169a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 804169c:	4b03      	ldr	r3, [pc, #12]	@ (80416ac <HAL_FLASHEx_Erase+0xd8>)
 804169e:	2200      	movs	r2, #0
 80416a0:	701a      	strb	r2, [r3, #0]

  return status;
 80416a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80416a4:	4618      	mov	r0, r3
 80416a6:	3718      	adds	r7, #24
 80416a8:	46bd      	mov	sp, r7
 80416aa:	bd80      	pop	{r7, pc}
 80416ac:	20018024 	.word	0x20018024
 80416b0:	40022028 	.word	0x40022028

080416b4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80416b4:	b480      	push	{r7}
 80416b6:	b085      	sub	sp, #20
 80416b8:	af00      	add	r7, sp, #0
 80416ba:	6078      	str	r0, [r7, #4]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 80416bc:	4b19      	ldr	r3, [pc, #100]	@ (8041724 <FLASH_MassErase+0x70>)
 80416be:	60fb      	str	r3, [r7, #12]

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80416c0:	4b19      	ldr	r3, [pc, #100]	@ (8041728 <FLASH_MassErase+0x74>)
 80416c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80416c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80416c8:	2b00      	cmp	r3, #0
 80416ca:	d016      	beq.n	80416fa <FLASH_MassErase+0x46>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80416cc:	687b      	ldr	r3, [r7, #4]
 80416ce:	f003 0301 	and.w	r3, r3, #1
 80416d2:	2b00      	cmp	r3, #0
 80416d4:	d005      	beq.n	80416e2 <FLASH_MassErase+0x2e>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER1);
 80416d6:	68fb      	ldr	r3, [r7, #12]
 80416d8:	681b      	ldr	r3, [r3, #0]
 80416da:	f043 0204 	orr.w	r2, r3, #4
 80416de:	68fb      	ldr	r3, [r7, #12]
 80416e0:	601a      	str	r2, [r3, #0]
    }

    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80416e2:	687b      	ldr	r3, [r7, #4]
 80416e4:	f003 0302 	and.w	r3, r3, #2
 80416e8:	2b00      	cmp	r3, #0
 80416ea:	d00e      	beq.n	804170a <FLASH_MassErase+0x56>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER2);
 80416ec:	68fb      	ldr	r3, [r7, #12]
 80416ee:	681b      	ldr	r3, [r3, #0]
 80416f0:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 80416f4:	68fb      	ldr	r3, [r7, #12]
 80416f6:	601a      	str	r2, [r3, #0]
 80416f8:	e007      	b.n	804170a <FLASH_MassErase+0x56>
    }
  }
  else
  {
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 80416fa:	68fb      	ldr	r3, [r7, #12]
 80416fc:	681b      	ldr	r3, [r3, #0]
 80416fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8041702:	f043 0304 	orr.w	r3, r3, #4
 8041706:	68fa      	ldr	r2, [r7, #12]
 8041708:	6013      	str	r3, [r2, #0]
  }

  /* Proceed to erase all sectors */
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 804170a:	68fb      	ldr	r3, [r7, #12]
 804170c:	681b      	ldr	r3, [r3, #0]
 804170e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8041712:	68fb      	ldr	r3, [r7, #12]
 8041714:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 8041716:	bf00      	nop
 8041718:	3714      	adds	r7, #20
 804171a:	46bd      	mov	sp, r7
 804171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041720:	4770      	bx	lr
 8041722:	bf00      	nop
 8041724:	40022028 	.word	0x40022028
 8041728:	40022000 	.word	0x40022000

0804172c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 804172c:	b480      	push	{r7}
 804172e:	b085      	sub	sp, #20
 8041730:	af00      	add	r7, sp, #0
 8041732:	6078      	str	r0, [r7, #4]
 8041734:	6039      	str	r1, [r7, #0]
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif

  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 8041736:	4b1d      	ldr	r3, [pc, #116]	@ (80417ac <FLASH_PageErase+0x80>)
 8041738:	60fb      	str	r3, [r7, #12]

  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 804173a:	4b1d      	ldr	r3, [pc, #116]	@ (80417b0 <FLASH_PageErase+0x84>)
 804173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804173e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8041742:	2b00      	cmp	r3, #0
 8041744:	d106      	bne.n	8041754 <FLASH_PageErase+0x28>
  {
    CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 8041746:	68fb      	ldr	r3, [r7, #12]
 8041748:	681b      	ldr	r3, [r3, #0]
 804174a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 804174e:	68fb      	ldr	r3, [r7, #12]
 8041750:	601a      	str	r2, [r3, #0]
 8041752:	e011      	b.n	8041778 <FLASH_PageErase+0x4c>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8041754:	683b      	ldr	r3, [r7, #0]
 8041756:	f003 0301 	and.w	r3, r3, #1
 804175a:	2b00      	cmp	r3, #0
 804175c:	d006      	beq.n	804176c <FLASH_PageErase+0x40>
    {
      CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 804175e:	68fb      	ldr	r3, [r7, #12]
 8041760:	681b      	ldr	r3, [r3, #0]
 8041762:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8041766:	68fb      	ldr	r3, [r7, #12]
 8041768:	601a      	str	r2, [r3, #0]
 804176a:	e005      	b.n	8041778 <FLASH_PageErase+0x4c>
    }
    else
    {
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 804176c:	68fb      	ldr	r3, [r7, #12]
 804176e:	681b      	ldr	r3, [r3, #0]
 8041770:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8041774:	68fb      	ldr	r3, [r7, #12]
 8041776:	601a      	str	r2, [r3, #0]
    }
  }

  /* Proceed to erase the page */
  MODIFY_REG((*reg), (FLASH_NSCR_NSPNB | FLASH_NSCR_NSPER), ((Page << FLASH_NSCR_NSPNB_Pos) | FLASH_NSCR_NSPER));
 8041778:	68fb      	ldr	r3, [r7, #12]
 804177a:	681b      	ldr	r3, [r3, #0]
 804177c:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8041780:	f023 0302 	bic.w	r3, r3, #2
 8041784:	687a      	ldr	r2, [r7, #4]
 8041786:	00d2      	lsls	r2, r2, #3
 8041788:	4313      	orrs	r3, r2
 804178a:	f043 0202 	orr.w	r2, r3, #2
 804178e:	68fb      	ldr	r3, [r7, #12]
 8041790:	601a      	str	r2, [r3, #0]
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 8041792:	68fb      	ldr	r3, [r7, #12]
 8041794:	681b      	ldr	r3, [r3, #0]
 8041796:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 804179a:	68fb      	ldr	r3, [r7, #12]
 804179c:	601a      	str	r2, [r3, #0]

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 804179e:	bf00      	nop
 80417a0:	3714      	adds	r7, #20
 80417a2:	46bd      	mov	sp, r7
 80417a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80417a8:	4770      	bx	lr
 80417aa:	bf00      	nop
 80417ac:	40022028 	.word	0x40022028
 80417b0:	40022000 	.word	0x40022000

080417b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80417b4:	b480      	push	{r7}
 80417b6:	b087      	sub	sp, #28
 80417b8:	af00      	add	r7, sp, #0
 80417ba:	6078      	str	r0, [r7, #4]
 80417bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80417be:	2300      	movs	r3, #0
 80417c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80417c2:	e158      	b.n	8041a76 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80417c4:	683b      	ldr	r3, [r7, #0]
 80417c6:	681a      	ldr	r2, [r3, #0]
 80417c8:	2101      	movs	r1, #1
 80417ca:	697b      	ldr	r3, [r7, #20]
 80417cc:	fa01 f303 	lsl.w	r3, r1, r3
 80417d0:	4013      	ands	r3, r2
 80417d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80417d4:	68fb      	ldr	r3, [r7, #12]
 80417d6:	2b00      	cmp	r3, #0
 80417d8:	f000 814a 	beq.w	8041a70 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80417dc:	683b      	ldr	r3, [r7, #0]
 80417de:	685b      	ldr	r3, [r3, #4]
 80417e0:	f003 0303 	and.w	r3, r3, #3
 80417e4:	2b01      	cmp	r3, #1
 80417e6:	d005      	beq.n	80417f4 <HAL_GPIO_Init+0x40>
 80417e8:	683b      	ldr	r3, [r7, #0]
 80417ea:	685b      	ldr	r3, [r3, #4]
 80417ec:	f003 0303 	and.w	r3, r3, #3
 80417f0:	2b02      	cmp	r3, #2
 80417f2:	d130      	bne.n	8041856 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80417f4:	687b      	ldr	r3, [r7, #4]
 80417f6:	689b      	ldr	r3, [r3, #8]
 80417f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80417fa:	697b      	ldr	r3, [r7, #20]
 80417fc:	005b      	lsls	r3, r3, #1
 80417fe:	2203      	movs	r2, #3
 8041800:	fa02 f303 	lsl.w	r3, r2, r3
 8041804:	43db      	mvns	r3, r3
 8041806:	693a      	ldr	r2, [r7, #16]
 8041808:	4013      	ands	r3, r2
 804180a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 804180c:	683b      	ldr	r3, [r7, #0]
 804180e:	68da      	ldr	r2, [r3, #12]
 8041810:	697b      	ldr	r3, [r7, #20]
 8041812:	005b      	lsls	r3, r3, #1
 8041814:	fa02 f303 	lsl.w	r3, r2, r3
 8041818:	693a      	ldr	r2, [r7, #16]
 804181a:	4313      	orrs	r3, r2
 804181c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 804181e:	687b      	ldr	r3, [r7, #4]
 8041820:	693a      	ldr	r2, [r7, #16]
 8041822:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8041824:	687b      	ldr	r3, [r7, #4]
 8041826:	685b      	ldr	r3, [r3, #4]
 8041828:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 804182a:	2201      	movs	r2, #1
 804182c:	697b      	ldr	r3, [r7, #20]
 804182e:	fa02 f303 	lsl.w	r3, r2, r3
 8041832:	43db      	mvns	r3, r3
 8041834:	693a      	ldr	r2, [r7, #16]
 8041836:	4013      	ands	r3, r2
 8041838:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 804183a:	683b      	ldr	r3, [r7, #0]
 804183c:	685b      	ldr	r3, [r3, #4]
 804183e:	091b      	lsrs	r3, r3, #4
 8041840:	f003 0201 	and.w	r2, r3, #1
 8041844:	697b      	ldr	r3, [r7, #20]
 8041846:	fa02 f303 	lsl.w	r3, r2, r3
 804184a:	693a      	ldr	r2, [r7, #16]
 804184c:	4313      	orrs	r3, r2
 804184e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8041850:	687b      	ldr	r3, [r7, #4]
 8041852:	693a      	ldr	r2, [r7, #16]
 8041854:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8041856:	683b      	ldr	r3, [r7, #0]
 8041858:	685b      	ldr	r3, [r3, #4]
 804185a:	f003 0303 	and.w	r3, r3, #3
 804185e:	2b03      	cmp	r3, #3
 8041860:	d017      	beq.n	8041892 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8041862:	687b      	ldr	r3, [r7, #4]
 8041864:	68db      	ldr	r3, [r3, #12]
 8041866:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8041868:	697b      	ldr	r3, [r7, #20]
 804186a:	005b      	lsls	r3, r3, #1
 804186c:	2203      	movs	r2, #3
 804186e:	fa02 f303 	lsl.w	r3, r2, r3
 8041872:	43db      	mvns	r3, r3
 8041874:	693a      	ldr	r2, [r7, #16]
 8041876:	4013      	ands	r3, r2
 8041878:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 804187a:	683b      	ldr	r3, [r7, #0]
 804187c:	689a      	ldr	r2, [r3, #8]
 804187e:	697b      	ldr	r3, [r7, #20]
 8041880:	005b      	lsls	r3, r3, #1
 8041882:	fa02 f303 	lsl.w	r3, r2, r3
 8041886:	693a      	ldr	r2, [r7, #16]
 8041888:	4313      	orrs	r3, r2
 804188a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 804188c:	687b      	ldr	r3, [r7, #4]
 804188e:	693a      	ldr	r2, [r7, #16]
 8041890:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8041892:	683b      	ldr	r3, [r7, #0]
 8041894:	685b      	ldr	r3, [r3, #4]
 8041896:	f003 0303 	and.w	r3, r3, #3
 804189a:	2b02      	cmp	r3, #2
 804189c:	d123      	bne.n	80418e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 804189e:	697b      	ldr	r3, [r7, #20]
 80418a0:	08da      	lsrs	r2, r3, #3
 80418a2:	687b      	ldr	r3, [r7, #4]
 80418a4:	3208      	adds	r2, #8
 80418a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80418aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80418ac:	697b      	ldr	r3, [r7, #20]
 80418ae:	f003 0307 	and.w	r3, r3, #7
 80418b2:	009b      	lsls	r3, r3, #2
 80418b4:	220f      	movs	r2, #15
 80418b6:	fa02 f303 	lsl.w	r3, r2, r3
 80418ba:	43db      	mvns	r3, r3
 80418bc:	693a      	ldr	r2, [r7, #16]
 80418be:	4013      	ands	r3, r2
 80418c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80418c2:	683b      	ldr	r3, [r7, #0]
 80418c4:	691a      	ldr	r2, [r3, #16]
 80418c6:	697b      	ldr	r3, [r7, #20]
 80418c8:	f003 0307 	and.w	r3, r3, #7
 80418cc:	009b      	lsls	r3, r3, #2
 80418ce:	fa02 f303 	lsl.w	r3, r2, r3
 80418d2:	693a      	ldr	r2, [r7, #16]
 80418d4:	4313      	orrs	r3, r2
 80418d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80418d8:	697b      	ldr	r3, [r7, #20]
 80418da:	08da      	lsrs	r2, r3, #3
 80418dc:	687b      	ldr	r3, [r7, #4]
 80418de:	3208      	adds	r2, #8
 80418e0:	6939      	ldr	r1, [r7, #16]
 80418e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80418e6:	687b      	ldr	r3, [r7, #4]
 80418e8:	681b      	ldr	r3, [r3, #0]
 80418ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80418ec:	697b      	ldr	r3, [r7, #20]
 80418ee:	005b      	lsls	r3, r3, #1
 80418f0:	2203      	movs	r2, #3
 80418f2:	fa02 f303 	lsl.w	r3, r2, r3
 80418f6:	43db      	mvns	r3, r3
 80418f8:	693a      	ldr	r2, [r7, #16]
 80418fa:	4013      	ands	r3, r2
 80418fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80418fe:	683b      	ldr	r3, [r7, #0]
 8041900:	685b      	ldr	r3, [r3, #4]
 8041902:	f003 0203 	and.w	r2, r3, #3
 8041906:	697b      	ldr	r3, [r7, #20]
 8041908:	005b      	lsls	r3, r3, #1
 804190a:	fa02 f303 	lsl.w	r3, r2, r3
 804190e:	693a      	ldr	r2, [r7, #16]
 8041910:	4313      	orrs	r3, r2
 8041912:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8041914:	687b      	ldr	r3, [r7, #4]
 8041916:	693a      	ldr	r2, [r7, #16]
 8041918:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 804191a:	683b      	ldr	r3, [r7, #0]
 804191c:	685b      	ldr	r3, [r3, #4]
 804191e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8041922:	2b00      	cmp	r3, #0
 8041924:	f000 80a4 	beq.w	8041a70 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8041928:	4a5a      	ldr	r2, [pc, #360]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 804192a:	697b      	ldr	r3, [r7, #20]
 804192c:	089b      	lsrs	r3, r3, #2
 804192e:	3318      	adds	r3, #24
 8041930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8041934:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8041936:	697b      	ldr	r3, [r7, #20]
 8041938:	f003 0303 	and.w	r3, r3, #3
 804193c:	00db      	lsls	r3, r3, #3
 804193e:	220f      	movs	r2, #15
 8041940:	fa02 f303 	lsl.w	r3, r2, r3
 8041944:	43db      	mvns	r3, r3
 8041946:	693a      	ldr	r2, [r7, #16]
 8041948:	4013      	ands	r3, r2
 804194a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 804194c:	687b      	ldr	r3, [r7, #4]
 804194e:	4a52      	ldr	r2, [pc, #328]	@ (8041a98 <HAL_GPIO_Init+0x2e4>)
 8041950:	4293      	cmp	r3, r2
 8041952:	d025      	beq.n	80419a0 <HAL_GPIO_Init+0x1ec>
 8041954:	687b      	ldr	r3, [r7, #4]
 8041956:	4a51      	ldr	r2, [pc, #324]	@ (8041a9c <HAL_GPIO_Init+0x2e8>)
 8041958:	4293      	cmp	r3, r2
 804195a:	d01f      	beq.n	804199c <HAL_GPIO_Init+0x1e8>
 804195c:	687b      	ldr	r3, [r7, #4]
 804195e:	4a50      	ldr	r2, [pc, #320]	@ (8041aa0 <HAL_GPIO_Init+0x2ec>)
 8041960:	4293      	cmp	r3, r2
 8041962:	d019      	beq.n	8041998 <HAL_GPIO_Init+0x1e4>
 8041964:	687b      	ldr	r3, [r7, #4]
 8041966:	4a4f      	ldr	r2, [pc, #316]	@ (8041aa4 <HAL_GPIO_Init+0x2f0>)
 8041968:	4293      	cmp	r3, r2
 804196a:	d013      	beq.n	8041994 <HAL_GPIO_Init+0x1e0>
 804196c:	687b      	ldr	r3, [r7, #4]
 804196e:	4a4e      	ldr	r2, [pc, #312]	@ (8041aa8 <HAL_GPIO_Init+0x2f4>)
 8041970:	4293      	cmp	r3, r2
 8041972:	d00d      	beq.n	8041990 <HAL_GPIO_Init+0x1dc>
 8041974:	687b      	ldr	r3, [r7, #4]
 8041976:	4a4d      	ldr	r2, [pc, #308]	@ (8041aac <HAL_GPIO_Init+0x2f8>)
 8041978:	4293      	cmp	r3, r2
 804197a:	d007      	beq.n	804198c <HAL_GPIO_Init+0x1d8>
 804197c:	687b      	ldr	r3, [r7, #4]
 804197e:	4a4c      	ldr	r2, [pc, #304]	@ (8041ab0 <HAL_GPIO_Init+0x2fc>)
 8041980:	4293      	cmp	r3, r2
 8041982:	d101      	bne.n	8041988 <HAL_GPIO_Init+0x1d4>
 8041984:	2306      	movs	r3, #6
 8041986:	e00c      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 8041988:	2307      	movs	r3, #7
 804198a:	e00a      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 804198c:	2305      	movs	r3, #5
 804198e:	e008      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 8041990:	2304      	movs	r3, #4
 8041992:	e006      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 8041994:	2303      	movs	r3, #3
 8041996:	e004      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 8041998:	2302      	movs	r3, #2
 804199a:	e002      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 804199c:	2301      	movs	r3, #1
 804199e:	e000      	b.n	80419a2 <HAL_GPIO_Init+0x1ee>
 80419a0:	2300      	movs	r3, #0
 80419a2:	697a      	ldr	r2, [r7, #20]
 80419a4:	f002 0203 	and.w	r2, r2, #3
 80419a8:	00d2      	lsls	r2, r2, #3
 80419aa:	4093      	lsls	r3, r2
 80419ac:	693a      	ldr	r2, [r7, #16]
 80419ae:	4313      	orrs	r3, r2
 80419b0:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 80419b2:	4938      	ldr	r1, [pc, #224]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 80419b4:	697b      	ldr	r3, [r7, #20]
 80419b6:	089b      	lsrs	r3, r3, #2
 80419b8:	3318      	adds	r3, #24
 80419ba:	693a      	ldr	r2, [r7, #16]
 80419bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80419c0:	4b34      	ldr	r3, [pc, #208]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 80419c2:	681b      	ldr	r3, [r3, #0]
 80419c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80419c6:	68fb      	ldr	r3, [r7, #12]
 80419c8:	43db      	mvns	r3, r3
 80419ca:	693a      	ldr	r2, [r7, #16]
 80419cc:	4013      	ands	r3, r2
 80419ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80419d0:	683b      	ldr	r3, [r7, #0]
 80419d2:	685b      	ldr	r3, [r3, #4]
 80419d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80419d8:	2b00      	cmp	r3, #0
 80419da:	d003      	beq.n	80419e4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80419dc:	693a      	ldr	r2, [r7, #16]
 80419de:	68fb      	ldr	r3, [r7, #12]
 80419e0:	4313      	orrs	r3, r2
 80419e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80419e4:	4a2b      	ldr	r2, [pc, #172]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 80419e6:	693b      	ldr	r3, [r7, #16]
 80419e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80419ea:	4b2a      	ldr	r3, [pc, #168]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 80419ec:	685b      	ldr	r3, [r3, #4]
 80419ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80419f0:	68fb      	ldr	r3, [r7, #12]
 80419f2:	43db      	mvns	r3, r3
 80419f4:	693a      	ldr	r2, [r7, #16]
 80419f6:	4013      	ands	r3, r2
 80419f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80419fa:	683b      	ldr	r3, [r7, #0]
 80419fc:	685b      	ldr	r3, [r3, #4]
 80419fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8041a02:	2b00      	cmp	r3, #0
 8041a04:	d003      	beq.n	8041a0e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8041a06:	693a      	ldr	r2, [r7, #16]
 8041a08:	68fb      	ldr	r3, [r7, #12]
 8041a0a:	4313      	orrs	r3, r2
 8041a0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8041a0e:	4a21      	ldr	r2, [pc, #132]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 8041a10:	693b      	ldr	r3, [r7, #16]
 8041a12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8041a14:	4b1f      	ldr	r3, [pc, #124]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 8041a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8041a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8041a1c:	68fb      	ldr	r3, [r7, #12]
 8041a1e:	43db      	mvns	r3, r3
 8041a20:	693a      	ldr	r2, [r7, #16]
 8041a22:	4013      	ands	r3, r2
 8041a24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8041a26:	683b      	ldr	r3, [r7, #0]
 8041a28:	685b      	ldr	r3, [r3, #4]
 8041a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041a2e:	2b00      	cmp	r3, #0
 8041a30:	d003      	beq.n	8041a3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8041a32:	693a      	ldr	r2, [r7, #16]
 8041a34:	68fb      	ldr	r3, [r7, #12]
 8041a36:	4313      	orrs	r3, r2
 8041a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8041a3a:	4a16      	ldr	r2, [pc, #88]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 8041a3c:	693b      	ldr	r3, [r7, #16]
 8041a3e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8041a42:	4b14      	ldr	r3, [pc, #80]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 8041a44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8041a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8041a4a:	68fb      	ldr	r3, [r7, #12]
 8041a4c:	43db      	mvns	r3, r3
 8041a4e:	693a      	ldr	r2, [r7, #16]
 8041a50:	4013      	ands	r3, r2
 8041a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8041a54:	683b      	ldr	r3, [r7, #0]
 8041a56:	685b      	ldr	r3, [r3, #4]
 8041a58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041a5c:	2b00      	cmp	r3, #0
 8041a5e:	d003      	beq.n	8041a68 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8041a60:	693a      	ldr	r2, [r7, #16]
 8041a62:	68fb      	ldr	r3, [r7, #12]
 8041a64:	4313      	orrs	r3, r2
 8041a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8041a68:	4a0a      	ldr	r2, [pc, #40]	@ (8041a94 <HAL_GPIO_Init+0x2e0>)
 8041a6a:	693b      	ldr	r3, [r7, #16]
 8041a6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8041a70:	697b      	ldr	r3, [r7, #20]
 8041a72:	3301      	adds	r3, #1
 8041a74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8041a76:	683b      	ldr	r3, [r7, #0]
 8041a78:	681a      	ldr	r2, [r3, #0]
 8041a7a:	697b      	ldr	r3, [r7, #20]
 8041a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8041a80:	2b00      	cmp	r3, #0
 8041a82:	f47f ae9f 	bne.w	80417c4 <HAL_GPIO_Init+0x10>
  }
}
 8041a86:	bf00      	nop
 8041a88:	bf00      	nop
 8041a8a:	371c      	adds	r7, #28
 8041a8c:	46bd      	mov	sp, r7
 8041a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041a92:	4770      	bx	lr
 8041a94:	4002f400 	.word	0x4002f400
 8041a98:	42020000 	.word	0x42020000
 8041a9c:	42020400 	.word	0x42020400
 8041aa0:	42020800 	.word	0x42020800
 8041aa4:	42020c00 	.word	0x42020c00
 8041aa8:	42021000 	.word	0x42021000
 8041aac:	42021400 	.word	0x42021400
 8041ab0:	42021800 	.word	0x42021800

08041ab4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041ab4:	b480      	push	{r7}
 8041ab6:	b083      	sub	sp, #12
 8041ab8:	af00      	add	r7, sp, #0
 8041aba:	6078      	str	r0, [r7, #4]
 8041abc:	460b      	mov	r3, r1
 8041abe:	807b      	strh	r3, [r7, #2]
 8041ac0:	4613      	mov	r3, r2
 8041ac2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8041ac4:	787b      	ldrb	r3, [r7, #1]
 8041ac6:	2b00      	cmp	r3, #0
 8041ac8:	d003      	beq.n	8041ad2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8041aca:	887a      	ldrh	r2, [r7, #2]
 8041acc:	687b      	ldr	r3, [r7, #4]
 8041ace:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8041ad0:	e002      	b.n	8041ad8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8041ad2:	887a      	ldrh	r2, [r7, #2]
 8041ad4:	687b      	ldr	r3, [r7, #4]
 8041ad6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8041ad8:	bf00      	nop
 8041ada:	370c      	adds	r7, #12
 8041adc:	46bd      	mov	sp, r7
 8041ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041ae2:	4770      	bx	lr

08041ae4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8041ae4:	b480      	push	{r7}
 8041ae6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8041ae8:	4b04      	ldr	r3, [pc, #16]	@ (8041afc <HAL_PWREx_GetVoltageRange+0x18>)
 8041aea:	681b      	ldr	r3, [r3, #0]
 8041aec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8041af0:	4618      	mov	r0, r3
 8041af2:	46bd      	mov	sp, r7
 8041af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041af8:	4770      	bx	lr
 8041afa:	bf00      	nop
 8041afc:	40007000 	.word	0x40007000

08041b00 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8041b00:	b580      	push	{r7, lr}
 8041b02:	b084      	sub	sp, #16
 8041b04:	af00      	add	r7, sp, #0
 8041b06:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8041b08:	4b27      	ldr	r3, [pc, #156]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b0a:	681b      	ldr	r3, [r3, #0]
 8041b0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8041b10:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8041b12:	f000 f861 	bl	8041bd8 <HAL_PWREx_SMPS_GetEffectiveMode>
 8041b16:	4603      	mov	r3, r0
 8041b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041b1c:	d101      	bne.n	8041b22 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8041b1e:	2301      	movs	r3, #1
 8041b20:	e03e      	b.n	8041ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8041b22:	4b21      	ldr	r3, [pc, #132]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b24:	68db      	ldr	r3, [r3, #12]
 8041b26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8041b2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041b2e:	d101      	bne.n	8041b34 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8041b30:	2301      	movs	r3, #1
 8041b32:	e035      	b.n	8041ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8041b34:	68ba      	ldr	r2, [r7, #8]
 8041b36:	687b      	ldr	r3, [r7, #4]
 8041b38:	429a      	cmp	r2, r3
 8041b3a:	d101      	bne.n	8041b40 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8041b3c:	2300      	movs	r3, #0
 8041b3e:	e02f      	b.n	8041ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8041b40:	4b19      	ldr	r3, [pc, #100]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b42:	681b      	ldr	r3, [r3, #0]
 8041b44:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8041b48:	4917      	ldr	r1, [pc, #92]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b4a:	687b      	ldr	r3, [r7, #4]
 8041b4c:	4313      	orrs	r3, r2
 8041b4e:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8041b50:	4b16      	ldr	r3, [pc, #88]	@ (8041bac <HAL_PWREx_ControlVoltageScaling+0xac>)
 8041b52:	681b      	ldr	r3, [r3, #0]
 8041b54:	095b      	lsrs	r3, r3, #5
 8041b56:	4a16      	ldr	r2, [pc, #88]	@ (8041bb0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8041b58:	fba2 2303 	umull	r2, r3, r2, r3
 8041b5c:	09db      	lsrs	r3, r3, #7
 8041b5e:	2232      	movs	r2, #50	@ 0x32
 8041b60:	fb02 f303 	mul.w	r3, r2, r3
 8041b64:	4a13      	ldr	r2, [pc, #76]	@ (8041bb4 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8041b66:	fba2 2303 	umull	r2, r3, r2, r3
 8041b6a:	08db      	lsrs	r3, r3, #3
 8041b6c:	3301      	adds	r3, #1
 8041b6e:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041b70:	e002      	b.n	8041b78 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8041b72:	68fb      	ldr	r3, [r7, #12]
 8041b74:	3b01      	subs	r3, #1
 8041b76:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041b78:	4b0b      	ldr	r3, [pc, #44]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b7a:	695b      	ldr	r3, [r3, #20]
 8041b7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041b80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8041b84:	d102      	bne.n	8041b8c <HAL_PWREx_ControlVoltageScaling+0x8c>
 8041b86:	68fb      	ldr	r3, [r7, #12]
 8041b88:	2b00      	cmp	r3, #0
 8041b8a:	d1f2      	bne.n	8041b72 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8041b8c:	4b06      	ldr	r3, [pc, #24]	@ (8041ba8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041b8e:	695b      	ldr	r3, [r3, #20]
 8041b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041b94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8041b98:	d101      	bne.n	8041b9e <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8041b9a:	2303      	movs	r3, #3
 8041b9c:	e000      	b.n	8041ba0 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8041b9e:	2300      	movs	r3, #0
}
 8041ba0:	4618      	mov	r0, r3
 8041ba2:	3710      	adds	r7, #16
 8041ba4:	46bd      	mov	sp, r7
 8041ba6:	bd80      	pop	{r7, pc}
 8041ba8:	40007000 	.word	0x40007000
 8041bac:	20018018 	.word	0x20018018
 8041bb0:	0a7c5ac5 	.word	0x0a7c5ac5
 8041bb4:	cccccccd 	.word	0xcccccccd

08041bb8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8041bb8:	b480      	push	{r7}
 8041bba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8041bbc:	4b05      	ldr	r3, [pc, #20]	@ (8041bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8041bbe:	685b      	ldr	r3, [r3, #4]
 8041bc0:	4a04      	ldr	r2, [pc, #16]	@ (8041bd4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8041bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8041bc6:	6053      	str	r3, [r2, #4]
}
 8041bc8:	bf00      	nop
 8041bca:	46bd      	mov	sp, r7
 8041bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041bd0:	4770      	bx	lr
 8041bd2:	bf00      	nop
 8041bd4:	40007000 	.word	0x40007000

08041bd8 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8041bd8:	b480      	push	{r7}
 8041bda:	b083      	sub	sp, #12
 8041bdc:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8041bde:	4b0f      	ldr	r3, [pc, #60]	@ (8041c1c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8041be0:	691b      	ldr	r3, [r3, #16]
 8041be2:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8041be4:	683b      	ldr	r3, [r7, #0]
 8041be6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8041bea:	2b00      	cmp	r3, #0
 8041bec:	d003      	beq.n	8041bf6 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8041bee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8041bf2:	607b      	str	r3, [r7, #4]
 8041bf4:	e00a      	b.n	8041c0c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8041bf6:	683b      	ldr	r3, [r7, #0]
 8041bf8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8041bfc:	2b00      	cmp	r3, #0
 8041bfe:	d103      	bne.n	8041c08 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8041c00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8041c04:	607b      	str	r3, [r7, #4]
 8041c06:	e001      	b.n	8041c0c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8041c08:	2300      	movs	r3, #0
 8041c0a:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8041c0c:	687b      	ldr	r3, [r7, #4]
}
 8041c0e:	4618      	mov	r0, r3
 8041c10:	370c      	adds	r7, #12
 8041c12:	46bd      	mov	sp, r7
 8041c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041c18:	4770      	bx	lr
 8041c1a:	bf00      	nop
 8041c1c:	40007000 	.word	0x40007000

08041c20 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8041c20:	b580      	push	{r7, lr}
 8041c22:	b088      	sub	sp, #32
 8041c24:	af00      	add	r7, sp, #0
 8041c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8041c28:	687b      	ldr	r3, [r7, #4]
 8041c2a:	2b00      	cmp	r3, #0
 8041c2c:	d102      	bne.n	8041c34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8041c2e:	2301      	movs	r3, #1
 8041c30:	f000 bcc2 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041c34:	4b99      	ldr	r3, [pc, #612]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041c36:	689b      	ldr	r3, [r3, #8]
 8041c38:	f003 030c 	and.w	r3, r3, #12
 8041c3c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041c3e:	4b97      	ldr	r3, [pc, #604]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041c40:	68db      	ldr	r3, [r3, #12]
 8041c42:	f003 0303 	and.w	r3, r3, #3
 8041c46:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8041c48:	687b      	ldr	r3, [r7, #4]
 8041c4a:	681b      	ldr	r3, [r3, #0]
 8041c4c:	f003 0310 	and.w	r3, r3, #16
 8041c50:	2b00      	cmp	r3, #0
 8041c52:	f000 80e9 	beq.w	8041e28 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8041c56:	69bb      	ldr	r3, [r7, #24]
 8041c58:	2b00      	cmp	r3, #0
 8041c5a:	d006      	beq.n	8041c6a <HAL_RCC_OscConfig+0x4a>
 8041c5c:	69bb      	ldr	r3, [r7, #24]
 8041c5e:	2b0c      	cmp	r3, #12
 8041c60:	f040 8083 	bne.w	8041d6a <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8041c64:	697b      	ldr	r3, [r7, #20]
 8041c66:	2b01      	cmp	r3, #1
 8041c68:	d17f      	bne.n	8041d6a <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8041c6a:	4b8c      	ldr	r3, [pc, #560]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041c6c:	681b      	ldr	r3, [r3, #0]
 8041c6e:	f003 0302 	and.w	r3, r3, #2
 8041c72:	2b00      	cmp	r3, #0
 8041c74:	d006      	beq.n	8041c84 <HAL_RCC_OscConfig+0x64>
 8041c76:	687b      	ldr	r3, [r7, #4]
 8041c78:	69db      	ldr	r3, [r3, #28]
 8041c7a:	2b00      	cmp	r3, #0
 8041c7c:	d102      	bne.n	8041c84 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8041c7e:	2301      	movs	r3, #1
 8041c80:	f000 bc9a 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8041c84:	687b      	ldr	r3, [r7, #4]
 8041c86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8041c88:	4b84      	ldr	r3, [pc, #528]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041c8a:	681b      	ldr	r3, [r3, #0]
 8041c8c:	f003 0308 	and.w	r3, r3, #8
 8041c90:	2b00      	cmp	r3, #0
 8041c92:	d004      	beq.n	8041c9e <HAL_RCC_OscConfig+0x7e>
 8041c94:	4b81      	ldr	r3, [pc, #516]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041c96:	681b      	ldr	r3, [r3, #0]
 8041c98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041c9c:	e005      	b.n	8041caa <HAL_RCC_OscConfig+0x8a>
 8041c9e:	4b7f      	ldr	r3, [pc, #508]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041ca4:	091b      	lsrs	r3, r3, #4
 8041ca6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041caa:	4293      	cmp	r3, r2
 8041cac:	d224      	bcs.n	8041cf8 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041cae:	687b      	ldr	r3, [r7, #4]
 8041cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041cb2:	4618      	mov	r0, r3
 8041cb4:	f000 fecc 	bl	8042a50 <RCC_SetFlashLatencyFromMSIRange>
 8041cb8:	4603      	mov	r3, r0
 8041cba:	2b00      	cmp	r3, #0
 8041cbc:	d002      	beq.n	8041cc4 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8041cbe:	2301      	movs	r3, #1
 8041cc0:	f000 bc7a 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041cc4:	4b75      	ldr	r3, [pc, #468]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cc6:	681b      	ldr	r3, [r3, #0]
 8041cc8:	4a74      	ldr	r2, [pc, #464]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cca:	f043 0308 	orr.w	r3, r3, #8
 8041cce:	6013      	str	r3, [r2, #0]
 8041cd0:	4b72      	ldr	r3, [pc, #456]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cd2:	681b      	ldr	r3, [r3, #0]
 8041cd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041cd8:	687b      	ldr	r3, [r7, #4]
 8041cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041cdc:	496f      	ldr	r1, [pc, #444]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cde:	4313      	orrs	r3, r2
 8041ce0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041ce2:	4b6e      	ldr	r3, [pc, #440]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041ce4:	685b      	ldr	r3, [r3, #4]
 8041ce6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041cea:	687b      	ldr	r3, [r7, #4]
 8041cec:	6a1b      	ldr	r3, [r3, #32]
 8041cee:	021b      	lsls	r3, r3, #8
 8041cf0:	496a      	ldr	r1, [pc, #424]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cf2:	4313      	orrs	r3, r2
 8041cf4:	604b      	str	r3, [r1, #4]
 8041cf6:	e026      	b.n	8041d46 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041cf8:	4b68      	ldr	r3, [pc, #416]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cfa:	681b      	ldr	r3, [r3, #0]
 8041cfc:	4a67      	ldr	r2, [pc, #412]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041cfe:	f043 0308 	orr.w	r3, r3, #8
 8041d02:	6013      	str	r3, [r2, #0]
 8041d04:	4b65      	ldr	r3, [pc, #404]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d06:	681b      	ldr	r3, [r3, #0]
 8041d08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041d0c:	687b      	ldr	r3, [r7, #4]
 8041d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041d10:	4962      	ldr	r1, [pc, #392]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d12:	4313      	orrs	r3, r2
 8041d14:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041d16:	4b61      	ldr	r3, [pc, #388]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d18:	685b      	ldr	r3, [r3, #4]
 8041d1a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041d1e:	687b      	ldr	r3, [r7, #4]
 8041d20:	6a1b      	ldr	r3, [r3, #32]
 8041d22:	021b      	lsls	r3, r3, #8
 8041d24:	495d      	ldr	r1, [pc, #372]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d26:	4313      	orrs	r3, r2
 8041d28:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8041d2a:	69bb      	ldr	r3, [r7, #24]
 8041d2c:	2b00      	cmp	r3, #0
 8041d2e:	d10a      	bne.n	8041d46 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041d30:	687b      	ldr	r3, [r7, #4]
 8041d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041d34:	4618      	mov	r0, r3
 8041d36:	f000 fe8b 	bl	8042a50 <RCC_SetFlashLatencyFromMSIRange>
 8041d3a:	4603      	mov	r3, r0
 8041d3c:	2b00      	cmp	r3, #0
 8041d3e:	d002      	beq.n	8041d46 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8041d40:	2301      	movs	r3, #1
 8041d42:	f000 bc39 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8041d46:	f000 fe15 	bl	8042974 <HAL_RCC_GetHCLKFreq>
 8041d4a:	4603      	mov	r3, r0
 8041d4c:	4a54      	ldr	r2, [pc, #336]	@ (8041ea0 <HAL_RCC_OscConfig+0x280>)
 8041d4e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8041d50:	4b54      	ldr	r3, [pc, #336]	@ (8041ea4 <HAL_RCC_OscConfig+0x284>)
 8041d52:	681b      	ldr	r3, [r3, #0]
 8041d54:	4618      	mov	r0, r3
 8041d56:	f7ff f89f 	bl	8040e98 <HAL_InitTick>
 8041d5a:	4603      	mov	r3, r0
 8041d5c:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8041d5e:	7bfb      	ldrb	r3, [r7, #15]
 8041d60:	2b00      	cmp	r3, #0
 8041d62:	d060      	beq.n	8041e26 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8041d64:	7bfb      	ldrb	r3, [r7, #15]
 8041d66:	f000 bc27 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8041d6a:	687b      	ldr	r3, [r7, #4]
 8041d6c:	69db      	ldr	r3, [r3, #28]
 8041d6e:	2b00      	cmp	r3, #0
 8041d70:	d039      	beq.n	8041de6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8041d72:	4b4a      	ldr	r3, [pc, #296]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d74:	681b      	ldr	r3, [r3, #0]
 8041d76:	4a49      	ldr	r2, [pc, #292]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d78:	f043 0301 	orr.w	r3, r3, #1
 8041d7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8041d7e:	f7ff f9fd 	bl	804117c <HAL_GetTick>
 8041d82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041d84:	e00f      	b.n	8041da6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8041d86:	f7ff f9f9 	bl	804117c <HAL_GetTick>
 8041d8a:	4602      	mov	r2, r0
 8041d8c:	693b      	ldr	r3, [r7, #16]
 8041d8e:	1ad3      	subs	r3, r2, r3
 8041d90:	2b02      	cmp	r3, #2
 8041d92:	d908      	bls.n	8041da6 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041d94:	4b41      	ldr	r3, [pc, #260]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041d96:	681b      	ldr	r3, [r3, #0]
 8041d98:	f003 0302 	and.w	r3, r3, #2
 8041d9c:	2b00      	cmp	r3, #0
 8041d9e:	d102      	bne.n	8041da6 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8041da0:	2303      	movs	r3, #3
 8041da2:	f000 bc09 	b.w	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041da6:	4b3d      	ldr	r3, [pc, #244]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041da8:	681b      	ldr	r3, [r3, #0]
 8041daa:	f003 0302 	and.w	r3, r3, #2
 8041dae:	2b00      	cmp	r3, #0
 8041db0:	d0e9      	beq.n	8041d86 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041db2:	4b3a      	ldr	r3, [pc, #232]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041db4:	681b      	ldr	r3, [r3, #0]
 8041db6:	4a39      	ldr	r2, [pc, #228]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041db8:	f043 0308 	orr.w	r3, r3, #8
 8041dbc:	6013      	str	r3, [r2, #0]
 8041dbe:	4b37      	ldr	r3, [pc, #220]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041dc0:	681b      	ldr	r3, [r3, #0]
 8041dc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8041dc6:	687b      	ldr	r3, [r7, #4]
 8041dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041dca:	4934      	ldr	r1, [pc, #208]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041dcc:	4313      	orrs	r3, r2
 8041dce:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8041dd0:	4b32      	ldr	r3, [pc, #200]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041dd2:	685b      	ldr	r3, [r3, #4]
 8041dd4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041dd8:	687b      	ldr	r3, [r7, #4]
 8041dda:	6a1b      	ldr	r3, [r3, #32]
 8041ddc:	021b      	lsls	r3, r3, #8
 8041dde:	492f      	ldr	r1, [pc, #188]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041de0:	4313      	orrs	r3, r2
 8041de2:	604b      	str	r3, [r1, #4]
 8041de4:	e020      	b.n	8041e28 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8041de6:	4b2d      	ldr	r3, [pc, #180]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041de8:	681b      	ldr	r3, [r3, #0]
 8041dea:	4a2c      	ldr	r2, [pc, #176]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041dec:	f023 0301 	bic.w	r3, r3, #1
 8041df0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8041df2:	f7ff f9c3 	bl	804117c <HAL_GetTick>
 8041df6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041df8:	e00e      	b.n	8041e18 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8041dfa:	f7ff f9bf 	bl	804117c <HAL_GetTick>
 8041dfe:	4602      	mov	r2, r0
 8041e00:	693b      	ldr	r3, [r7, #16]
 8041e02:	1ad3      	subs	r3, r2, r3
 8041e04:	2b02      	cmp	r3, #2
 8041e06:	d907      	bls.n	8041e18 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041e08:	4b24      	ldr	r3, [pc, #144]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e0a:	681b      	ldr	r3, [r3, #0]
 8041e0c:	f003 0302 	and.w	r3, r3, #2
 8041e10:	2b00      	cmp	r3, #0
 8041e12:	d001      	beq.n	8041e18 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8041e14:	2303      	movs	r3, #3
 8041e16:	e3cf      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8041e18:	4b20      	ldr	r3, [pc, #128]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e1a:	681b      	ldr	r3, [r3, #0]
 8041e1c:	f003 0302 	and.w	r3, r3, #2
 8041e20:	2b00      	cmp	r3, #0
 8041e22:	d1ea      	bne.n	8041dfa <HAL_RCC_OscConfig+0x1da>
 8041e24:	e000      	b.n	8041e28 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8041e26:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8041e28:	687b      	ldr	r3, [r7, #4]
 8041e2a:	681b      	ldr	r3, [r3, #0]
 8041e2c:	f003 0301 	and.w	r3, r3, #1
 8041e30:	2b00      	cmp	r3, #0
 8041e32:	d07e      	beq.n	8041f32 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8041e34:	69bb      	ldr	r3, [r7, #24]
 8041e36:	2b08      	cmp	r3, #8
 8041e38:	d005      	beq.n	8041e46 <HAL_RCC_OscConfig+0x226>
 8041e3a:	69bb      	ldr	r3, [r7, #24]
 8041e3c:	2b0c      	cmp	r3, #12
 8041e3e:	d10e      	bne.n	8041e5e <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8041e40:	697b      	ldr	r3, [r7, #20]
 8041e42:	2b03      	cmp	r3, #3
 8041e44:	d10b      	bne.n	8041e5e <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041e46:	4b15      	ldr	r3, [pc, #84]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e48:	681b      	ldr	r3, [r3, #0]
 8041e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041e4e:	2b00      	cmp	r3, #0
 8041e50:	d06e      	beq.n	8041f30 <HAL_RCC_OscConfig+0x310>
 8041e52:	687b      	ldr	r3, [r7, #4]
 8041e54:	685b      	ldr	r3, [r3, #4]
 8041e56:	2b00      	cmp	r3, #0
 8041e58:	d16a      	bne.n	8041f30 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8041e5a:	2301      	movs	r3, #1
 8041e5c:	e3ac      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8041e5e:	687b      	ldr	r3, [r7, #4]
 8041e60:	685b      	ldr	r3, [r3, #4]
 8041e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8041e66:	d106      	bne.n	8041e76 <HAL_RCC_OscConfig+0x256>
 8041e68:	4b0c      	ldr	r3, [pc, #48]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e6a:	681b      	ldr	r3, [r3, #0]
 8041e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041e72:	6013      	str	r3, [r2, #0]
 8041e74:	e024      	b.n	8041ec0 <HAL_RCC_OscConfig+0x2a0>
 8041e76:	687b      	ldr	r3, [r7, #4]
 8041e78:	685b      	ldr	r3, [r3, #4]
 8041e7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8041e7e:	d113      	bne.n	8041ea8 <HAL_RCC_OscConfig+0x288>
 8041e80:	4b06      	ldr	r3, [pc, #24]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e82:	681b      	ldr	r3, [r3, #0]
 8041e84:	4a05      	ldr	r2, [pc, #20]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8041e8a:	6013      	str	r3, [r2, #0]
 8041e8c:	4b03      	ldr	r3, [pc, #12]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e8e:	681b      	ldr	r3, [r3, #0]
 8041e90:	4a02      	ldr	r2, [pc, #8]	@ (8041e9c <HAL_RCC_OscConfig+0x27c>)
 8041e92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041e96:	6013      	str	r3, [r2, #0]
 8041e98:	e012      	b.n	8041ec0 <HAL_RCC_OscConfig+0x2a0>
 8041e9a:	bf00      	nop
 8041e9c:	40021000 	.word	0x40021000
 8041ea0:	20018018 	.word	0x20018018
 8041ea4:	2001801c 	.word	0x2001801c
 8041ea8:	4b8b      	ldr	r3, [pc, #556]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041eaa:	681b      	ldr	r3, [r3, #0]
 8041eac:	4a8a      	ldr	r2, [pc, #552]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041eb2:	6013      	str	r3, [r2, #0]
 8041eb4:	4b88      	ldr	r3, [pc, #544]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041eb6:	681b      	ldr	r3, [r3, #0]
 8041eb8:	4a87      	ldr	r2, [pc, #540]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8041ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8041ec0:	687b      	ldr	r3, [r7, #4]
 8041ec2:	685b      	ldr	r3, [r3, #4]
 8041ec4:	2b00      	cmp	r3, #0
 8041ec6:	d019      	beq.n	8041efc <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041ec8:	f7ff f958 	bl	804117c <HAL_GetTick>
 8041ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041ece:	e00e      	b.n	8041eee <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041ed0:	f7ff f954 	bl	804117c <HAL_GetTick>
 8041ed4:	4602      	mov	r2, r0
 8041ed6:	693b      	ldr	r3, [r7, #16]
 8041ed8:	1ad3      	subs	r3, r2, r3
 8041eda:	2b64      	cmp	r3, #100	@ 0x64
 8041edc:	d907      	bls.n	8041eee <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041ede:	4b7e      	ldr	r3, [pc, #504]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041ee0:	681b      	ldr	r3, [r3, #0]
 8041ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041ee6:	2b00      	cmp	r3, #0
 8041ee8:	d101      	bne.n	8041eee <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8041eea:	2303      	movs	r3, #3
 8041eec:	e364      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8041eee:	4b7a      	ldr	r3, [pc, #488]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041ef0:	681b      	ldr	r3, [r3, #0]
 8041ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041ef6:	2b00      	cmp	r3, #0
 8041ef8:	d0ea      	beq.n	8041ed0 <HAL_RCC_OscConfig+0x2b0>
 8041efa:	e01a      	b.n	8041f32 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041efc:	f7ff f93e 	bl	804117c <HAL_GetTick>
 8041f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f02:	e00e      	b.n	8041f22 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8041f04:	f7ff f93a 	bl	804117c <HAL_GetTick>
 8041f08:	4602      	mov	r2, r0
 8041f0a:	693b      	ldr	r3, [r7, #16]
 8041f0c:	1ad3      	subs	r3, r2, r3
 8041f0e:	2b64      	cmp	r3, #100	@ 0x64
 8041f10:	d907      	bls.n	8041f22 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f12:	4b71      	ldr	r3, [pc, #452]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f14:	681b      	ldr	r3, [r3, #0]
 8041f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041f1a:	2b00      	cmp	r3, #0
 8041f1c:	d001      	beq.n	8041f22 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8041f1e:	2303      	movs	r3, #3
 8041f20:	e34a      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041f22:	4b6d      	ldr	r3, [pc, #436]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f24:	681b      	ldr	r3, [r3, #0]
 8041f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041f2a:	2b00      	cmp	r3, #0
 8041f2c:	d1ea      	bne.n	8041f04 <HAL_RCC_OscConfig+0x2e4>
 8041f2e:	e000      	b.n	8041f32 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041f30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8041f32:	687b      	ldr	r3, [r7, #4]
 8041f34:	681b      	ldr	r3, [r3, #0]
 8041f36:	f003 0302 	and.w	r3, r3, #2
 8041f3a:	2b00      	cmp	r3, #0
 8041f3c:	d06c      	beq.n	8042018 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8041f3e:	69bb      	ldr	r3, [r7, #24]
 8041f40:	2b04      	cmp	r3, #4
 8041f42:	d005      	beq.n	8041f50 <HAL_RCC_OscConfig+0x330>
 8041f44:	69bb      	ldr	r3, [r7, #24]
 8041f46:	2b0c      	cmp	r3, #12
 8041f48:	d119      	bne.n	8041f7e <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8041f4a:	697b      	ldr	r3, [r7, #20]
 8041f4c:	2b02      	cmp	r3, #2
 8041f4e:	d116      	bne.n	8041f7e <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041f50:	4b61      	ldr	r3, [pc, #388]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f52:	681b      	ldr	r3, [r3, #0]
 8041f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041f58:	2b00      	cmp	r3, #0
 8041f5a:	d005      	beq.n	8041f68 <HAL_RCC_OscConfig+0x348>
 8041f5c:	687b      	ldr	r3, [r7, #4]
 8041f5e:	68db      	ldr	r3, [r3, #12]
 8041f60:	2b00      	cmp	r3, #0
 8041f62:	d101      	bne.n	8041f68 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8041f64:	2301      	movs	r3, #1
 8041f66:	e327      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041f68:	4b5b      	ldr	r3, [pc, #364]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f6a:	685b      	ldr	r3, [r3, #4]
 8041f6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8041f70:	687b      	ldr	r3, [r7, #4]
 8041f72:	691b      	ldr	r3, [r3, #16]
 8041f74:	061b      	lsls	r3, r3, #24
 8041f76:	4958      	ldr	r1, [pc, #352]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f78:	4313      	orrs	r3, r2
 8041f7a:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041f7c:	e04c      	b.n	8042018 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8041f7e:	687b      	ldr	r3, [r7, #4]
 8041f80:	68db      	ldr	r3, [r3, #12]
 8041f82:	2b00      	cmp	r3, #0
 8041f84:	d029      	beq.n	8041fda <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8041f86:	4b54      	ldr	r3, [pc, #336]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f88:	681b      	ldr	r3, [r3, #0]
 8041f8a:	4a53      	ldr	r2, [pc, #332]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041f92:	f7ff f8f3 	bl	804117c <HAL_GetTick>
 8041f96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041f98:	e00e      	b.n	8041fb8 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041f9a:	f7ff f8ef 	bl	804117c <HAL_GetTick>
 8041f9e:	4602      	mov	r2, r0
 8041fa0:	693b      	ldr	r3, [r7, #16]
 8041fa2:	1ad3      	subs	r3, r2, r3
 8041fa4:	2b02      	cmp	r3, #2
 8041fa6:	d907      	bls.n	8041fb8 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041faa:	681b      	ldr	r3, [r3, #0]
 8041fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041fb0:	2b00      	cmp	r3, #0
 8041fb2:	d101      	bne.n	8041fb8 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8041fb4:	2303      	movs	r3, #3
 8041fb6:	e2ff      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8041fb8:	4b47      	ldr	r3, [pc, #284]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041fba:	681b      	ldr	r3, [r3, #0]
 8041fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041fc0:	2b00      	cmp	r3, #0
 8041fc2:	d0ea      	beq.n	8041f9a <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8041fc4:	4b44      	ldr	r3, [pc, #272]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041fc6:	685b      	ldr	r3, [r3, #4]
 8041fc8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8041fcc:	687b      	ldr	r3, [r7, #4]
 8041fce:	691b      	ldr	r3, [r3, #16]
 8041fd0:	061b      	lsls	r3, r3, #24
 8041fd2:	4941      	ldr	r1, [pc, #260]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041fd4:	4313      	orrs	r3, r2
 8041fd6:	604b      	str	r3, [r1, #4]
 8041fd8:	e01e      	b.n	8042018 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8041fda:	4b3f      	ldr	r3, [pc, #252]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041fdc:	681b      	ldr	r3, [r3, #0]
 8041fde:	4a3e      	ldr	r2, [pc, #248]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041fe0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8041fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041fe6:	f7ff f8c9 	bl	804117c <HAL_GetTick>
 8041fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041fec:	e00e      	b.n	804200c <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8041fee:	f7ff f8c5 	bl	804117c <HAL_GetTick>
 8041ff2:	4602      	mov	r2, r0
 8041ff4:	693b      	ldr	r3, [r7, #16]
 8041ff6:	1ad3      	subs	r3, r2, r3
 8041ff8:	2b02      	cmp	r3, #2
 8041ffa:	d907      	bls.n	804200c <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8041ffc:	4b36      	ldr	r3, [pc, #216]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8041ffe:	681b      	ldr	r3, [r3, #0]
 8042000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042004:	2b00      	cmp	r3, #0
 8042006:	d001      	beq.n	804200c <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8042008:	2303      	movs	r3, #3
 804200a:	e2d5      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 804200c:	4b32      	ldr	r3, [pc, #200]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 804200e:	681b      	ldr	r3, [r3, #0]
 8042010:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042014:	2b00      	cmp	r3, #0
 8042016:	d1ea      	bne.n	8041fee <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8042018:	687b      	ldr	r3, [r7, #4]
 804201a:	681b      	ldr	r3, [r3, #0]
 804201c:	f003 0308 	and.w	r3, r3, #8
 8042020:	2b00      	cmp	r3, #0
 8042022:	d062      	beq.n	80420ea <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8042024:	687b      	ldr	r3, [r7, #4]
 8042026:	695b      	ldr	r3, [r3, #20]
 8042028:	2b00      	cmp	r3, #0
 804202a:	d038      	beq.n	804209e <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 804202c:	687b      	ldr	r3, [r7, #4]
 804202e:	699b      	ldr	r3, [r3, #24]
 8042030:	2b00      	cmp	r3, #0
 8042032:	d108      	bne.n	8042046 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8042034:	4b28      	ldr	r3, [pc, #160]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8042036:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804203a:	4a27      	ldr	r2, [pc, #156]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 804203c:	f023 0310 	bic.w	r3, r3, #16
 8042040:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8042044:	e007      	b.n	8042056 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8042046:	4b24      	ldr	r3, [pc, #144]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8042048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804204c:	4a22      	ldr	r2, [pc, #136]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 804204e:	f043 0310 	orr.w	r3, r3, #16
 8042052:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8042056:	4b20      	ldr	r3, [pc, #128]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8042058:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 804205c:	4a1e      	ldr	r2, [pc, #120]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 804205e:	f043 0301 	orr.w	r3, r3, #1
 8042062:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042066:	f7ff f889 	bl	804117c <HAL_GetTick>
 804206a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 804206c:	e00f      	b.n	804208e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 804206e:	f7ff f885 	bl	804117c <HAL_GetTick>
 8042072:	4602      	mov	r2, r0
 8042074:	693b      	ldr	r3, [r7, #16]
 8042076:	1ad3      	subs	r3, r2, r3
 8042078:	2b07      	cmp	r3, #7
 804207a:	d908      	bls.n	804208e <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 804207c:	4b16      	ldr	r3, [pc, #88]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 804207e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042082:	f003 0302 	and.w	r3, r3, #2
 8042086:	2b00      	cmp	r3, #0
 8042088:	d101      	bne.n	804208e <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 804208a:	2303      	movs	r3, #3
 804208c:	e294      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 804208e:	4b12      	ldr	r3, [pc, #72]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 8042090:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042094:	f003 0302 	and.w	r3, r3, #2
 8042098:	2b00      	cmp	r3, #0
 804209a:	d0e8      	beq.n	804206e <HAL_RCC_OscConfig+0x44e>
 804209c:	e025      	b.n	80420ea <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 804209e:	4b0e      	ldr	r3, [pc, #56]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 80420a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420a4:	4a0c      	ldr	r2, [pc, #48]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 80420a6:	f023 0301 	bic.w	r3, r3, #1
 80420aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80420ae:	f7ff f865 	bl	804117c <HAL_GetTick>
 80420b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420b4:	e012      	b.n	80420dc <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80420b6:	f7ff f861 	bl	804117c <HAL_GetTick>
 80420ba:	4602      	mov	r2, r0
 80420bc:	693b      	ldr	r3, [r7, #16]
 80420be:	1ad3      	subs	r3, r2, r3
 80420c0:	2b07      	cmp	r3, #7
 80420c2:	d90b      	bls.n	80420dc <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420c4:	4b04      	ldr	r3, [pc, #16]	@ (80420d8 <HAL_RCC_OscConfig+0x4b8>)
 80420c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420ca:	f003 0302 	and.w	r3, r3, #2
 80420ce:	2b00      	cmp	r3, #0
 80420d0:	d004      	beq.n	80420dc <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 80420d2:	2303      	movs	r3, #3
 80420d4:	e270      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
 80420d6:	bf00      	nop
 80420d8:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80420dc:	4ba8      	ldr	r3, [pc, #672]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80420de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80420e2:	f003 0302 	and.w	r3, r3, #2
 80420e6:	2b00      	cmp	r3, #0
 80420e8:	d1e5      	bne.n	80420b6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80420ea:	687b      	ldr	r3, [r7, #4]
 80420ec:	681b      	ldr	r3, [r3, #0]
 80420ee:	f003 0304 	and.w	r3, r3, #4
 80420f2:	2b00      	cmp	r3, #0
 80420f4:	f000 812d 	beq.w	8042352 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 80420f8:	2300      	movs	r3, #0
 80420fa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80420fc:	4ba0      	ldr	r3, [pc, #640]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80420fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042100:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042104:	2b00      	cmp	r3, #0
 8042106:	d10d      	bne.n	8042124 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8042108:	4b9d      	ldr	r3, [pc, #628]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804210a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 804210c:	4a9c      	ldr	r2, [pc, #624]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804210e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042112:	6593      	str	r3, [r2, #88]	@ 0x58
 8042114:	4b9a      	ldr	r3, [pc, #616]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804211c:	60bb      	str	r3, [r7, #8]
 804211e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8042120:	2301      	movs	r3, #1
 8042122:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8042124:	4b97      	ldr	r3, [pc, #604]	@ (8042384 <HAL_RCC_OscConfig+0x764>)
 8042126:	681b      	ldr	r3, [r3, #0]
 8042128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804212c:	2b00      	cmp	r3, #0
 804212e:	d11e      	bne.n	804216e <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8042130:	4b94      	ldr	r3, [pc, #592]	@ (8042384 <HAL_RCC_OscConfig+0x764>)
 8042132:	681b      	ldr	r3, [r3, #0]
 8042134:	4a93      	ldr	r2, [pc, #588]	@ (8042384 <HAL_RCC_OscConfig+0x764>)
 8042136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 804213a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 804213c:	f7ff f81e 	bl	804117c <HAL_GetTick>
 8042140:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8042142:	e00e      	b.n	8042162 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8042144:	f7ff f81a 	bl	804117c <HAL_GetTick>
 8042148:	4602      	mov	r2, r0
 804214a:	693b      	ldr	r3, [r7, #16]
 804214c:	1ad3      	subs	r3, r2, r3
 804214e:	2b02      	cmp	r3, #2
 8042150:	d907      	bls.n	8042162 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8042152:	4b8c      	ldr	r3, [pc, #560]	@ (8042384 <HAL_RCC_OscConfig+0x764>)
 8042154:	681b      	ldr	r3, [r3, #0]
 8042156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804215a:	2b00      	cmp	r3, #0
 804215c:	d101      	bne.n	8042162 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 804215e:	2303      	movs	r3, #3
 8042160:	e22a      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8042162:	4b88      	ldr	r3, [pc, #544]	@ (8042384 <HAL_RCC_OscConfig+0x764>)
 8042164:	681b      	ldr	r3, [r3, #0]
 8042166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804216a:	2b00      	cmp	r3, #0
 804216c:	d0ea      	beq.n	8042144 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 804216e:	687b      	ldr	r3, [r7, #4]
 8042170:	689b      	ldr	r3, [r3, #8]
 8042172:	f003 0301 	and.w	r3, r3, #1
 8042176:	2b00      	cmp	r3, #0
 8042178:	d01f      	beq.n	80421ba <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 804217a:	687b      	ldr	r3, [r7, #4]
 804217c:	689b      	ldr	r3, [r3, #8]
 804217e:	f003 0304 	and.w	r3, r3, #4
 8042182:	2b00      	cmp	r3, #0
 8042184:	d010      	beq.n	80421a8 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8042186:	4b7e      	ldr	r3, [pc, #504]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804218c:	4a7c      	ldr	r2, [pc, #496]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804218e:	f043 0304 	orr.w	r3, r3, #4
 8042192:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8042196:	4b7a      	ldr	r3, [pc, #488]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804219c:	4a78      	ldr	r2, [pc, #480]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804219e:	f043 0301 	orr.w	r3, r3, #1
 80421a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80421a6:	e018      	b.n	80421da <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80421a8:	4b75      	ldr	r3, [pc, #468]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421ae:	4a74      	ldr	r2, [pc, #464]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421b0:	f043 0301 	orr.w	r3, r3, #1
 80421b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80421b8:	e00f      	b.n	80421da <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80421ba:	4b71      	ldr	r3, [pc, #452]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421c0:	4a6f      	ldr	r2, [pc, #444]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421c2:	f023 0301 	bic.w	r3, r3, #1
 80421c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80421ca:	4b6d      	ldr	r3, [pc, #436]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80421d0:	4a6b      	ldr	r2, [pc, #428]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421d2:	f023 0304 	bic.w	r3, r3, #4
 80421d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80421da:	687b      	ldr	r3, [r7, #4]
 80421dc:	689b      	ldr	r3, [r3, #8]
 80421de:	2b00      	cmp	r3, #0
 80421e0:	d068      	beq.n	80422b4 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80421e2:	f7fe ffcb 	bl	804117c <HAL_GetTick>
 80421e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80421e8:	e011      	b.n	804220e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80421ea:	f7fe ffc7 	bl	804117c <HAL_GetTick>
 80421ee:	4602      	mov	r2, r0
 80421f0:	693b      	ldr	r3, [r7, #16]
 80421f2:	1ad3      	subs	r3, r2, r3
 80421f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80421f8:	4293      	cmp	r3, r2
 80421fa:	d908      	bls.n	804220e <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80421fc:	4b60      	ldr	r3, [pc, #384]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80421fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042202:	f003 0302 	and.w	r3, r3, #2
 8042206:	2b00      	cmp	r3, #0
 8042208:	d101      	bne.n	804220e <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 804220a:	2303      	movs	r3, #3
 804220c:	e1d4      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 804220e:	4b5c      	ldr	r3, [pc, #368]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042214:	f003 0302 	and.w	r3, r3, #2
 8042218:	2b00      	cmp	r3, #0
 804221a:	d0e6      	beq.n	80421ea <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 804221c:	687b      	ldr	r3, [r7, #4]
 804221e:	689b      	ldr	r3, [r3, #8]
 8042220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042224:	2b00      	cmp	r3, #0
 8042226:	d022      	beq.n	804226e <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8042228:	4b55      	ldr	r3, [pc, #340]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804222a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804222e:	4a54      	ldr	r2, [pc, #336]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042230:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042234:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8042238:	e011      	b.n	804225e <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804223a:	f7fe ff9f 	bl	804117c <HAL_GetTick>
 804223e:	4602      	mov	r2, r0
 8042240:	693b      	ldr	r3, [r7, #16]
 8042242:	1ad3      	subs	r3, r2, r3
 8042244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042248:	4293      	cmp	r3, r2
 804224a:	d908      	bls.n	804225e <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 804224c:	4b4c      	ldr	r3, [pc, #304]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804224e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042252:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042256:	2b00      	cmp	r3, #0
 8042258:	d101      	bne.n	804225e <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 804225a:	2303      	movs	r3, #3
 804225c:	e1ac      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 804225e:	4b48      	ldr	r3, [pc, #288]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042268:	2b00      	cmp	r3, #0
 804226a:	d0e6      	beq.n	804223a <HAL_RCC_OscConfig+0x61a>
 804226c:	e068      	b.n	8042340 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 804226e:	4b44      	ldr	r3, [pc, #272]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042274:	4a42      	ldr	r2, [pc, #264]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 804227a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804227e:	e011      	b.n	80422a4 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042280:	f7fe ff7c 	bl	804117c <HAL_GetTick>
 8042284:	4602      	mov	r2, r0
 8042286:	693b      	ldr	r3, [r7, #16]
 8042288:	1ad3      	subs	r3, r2, r3
 804228a:	f241 3288 	movw	r2, #5000	@ 0x1388
 804228e:	4293      	cmp	r3, r2
 8042290:	d908      	bls.n	80422a4 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042292:	4b3b      	ldr	r3, [pc, #236]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042298:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 804229c:	2b00      	cmp	r3, #0
 804229e:	d001      	beq.n	80422a4 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 80422a0:	2303      	movs	r3, #3
 80422a2:	e189      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80422a4:	4b36      	ldr	r3, [pc, #216]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80422a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80422ae:	2b00      	cmp	r3, #0
 80422b0:	d1e6      	bne.n	8042280 <HAL_RCC_OscConfig+0x660>
 80422b2:	e045      	b.n	8042340 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80422b4:	f7fe ff62 	bl	804117c <HAL_GetTick>
 80422b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422ba:	e011      	b.n	80422e0 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80422bc:	f7fe ff5e 	bl	804117c <HAL_GetTick>
 80422c0:	4602      	mov	r2, r0
 80422c2:	693b      	ldr	r3, [r7, #16]
 80422c4:	1ad3      	subs	r3, r2, r3
 80422c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80422ca:	4293      	cmp	r3, r2
 80422cc:	d908      	bls.n	80422e0 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422ce:	4b2c      	ldr	r3, [pc, #176]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80422d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422d4:	f003 0302 	and.w	r3, r3, #2
 80422d8:	2b00      	cmp	r3, #0
 80422da:	d001      	beq.n	80422e0 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 80422dc:	2303      	movs	r3, #3
 80422de:	e16b      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80422e0:	4b27      	ldr	r3, [pc, #156]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80422e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422e6:	f003 0302 	and.w	r3, r3, #2
 80422ea:	2b00      	cmp	r3, #0
 80422ec:	d1e6      	bne.n	80422bc <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80422ee:	4b24      	ldr	r3, [pc, #144]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80422f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80422f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80422f8:	2b00      	cmp	r3, #0
 80422fa:	d021      	beq.n	8042340 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80422fc:	4b20      	ldr	r3, [pc, #128]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 80422fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042302:	4a1f      	ldr	r2, [pc, #124]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042304:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8042308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 804230c:	e011      	b.n	8042332 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 804230e:	f7fe ff35 	bl	804117c <HAL_GetTick>
 8042312:	4602      	mov	r2, r0
 8042314:	693b      	ldr	r3, [r7, #16]
 8042316:	1ad3      	subs	r3, r2, r3
 8042318:	f241 3288 	movw	r2, #5000	@ 0x1388
 804231c:	4293      	cmp	r3, r2
 804231e:	d908      	bls.n	8042332 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042320:	4b17      	ldr	r3, [pc, #92]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042326:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 804232a:	2b00      	cmp	r3, #0
 804232c:	d001      	beq.n	8042332 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 804232e:	2303      	movs	r3, #3
 8042330:	e142      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8042332:	4b13      	ldr	r3, [pc, #76]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 804233c:	2b00      	cmp	r3, #0
 804233e:	d1e6      	bne.n	804230e <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8042340:	7ffb      	ldrb	r3, [r7, #31]
 8042342:	2b01      	cmp	r3, #1
 8042344:	d105      	bne.n	8042352 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8042346:	4b0e      	ldr	r3, [pc, #56]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 804234a:	4a0d      	ldr	r2, [pc, #52]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804234c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042350:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8042352:	687b      	ldr	r3, [r7, #4]
 8042354:	681b      	ldr	r3, [r3, #0]
 8042356:	f003 0320 	and.w	r3, r3, #32
 804235a:	2b00      	cmp	r3, #0
 804235c:	d04f      	beq.n	80423fe <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 804235e:	687b      	ldr	r3, [r7, #4]
 8042360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8042362:	2b00      	cmp	r3, #0
 8042364:	d028      	beq.n	80423b8 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8042366:	4b06      	ldr	r3, [pc, #24]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 8042368:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 804236c:	4a04      	ldr	r2, [pc, #16]	@ (8042380 <HAL_RCC_OscConfig+0x760>)
 804236e:	f043 0301 	orr.w	r3, r3, #1
 8042372:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042376:	f7fe ff01 	bl	804117c <HAL_GetTick>
 804237a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 804237c:	e014      	b.n	80423a8 <HAL_RCC_OscConfig+0x788>
 804237e:	bf00      	nop
 8042380:	40021000 	.word	0x40021000
 8042384:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8042388:	f7fe fef8 	bl	804117c <HAL_GetTick>
 804238c:	4602      	mov	r2, r0
 804238e:	693b      	ldr	r3, [r7, #16]
 8042390:	1ad3      	subs	r3, r2, r3
 8042392:	2b02      	cmp	r3, #2
 8042394:	d908      	bls.n	80423a8 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8042396:	4b8a      	ldr	r3, [pc, #552]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042398:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 804239c:	f003 0302 	and.w	r3, r3, #2
 80423a0:	2b00      	cmp	r3, #0
 80423a2:	d101      	bne.n	80423a8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80423a4:	2303      	movs	r3, #3
 80423a6:	e107      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80423a8:	4b85      	ldr	r3, [pc, #532]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80423aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423ae:	f003 0302 	and.w	r3, r3, #2
 80423b2:	2b00      	cmp	r3, #0
 80423b4:	d0e8      	beq.n	8042388 <HAL_RCC_OscConfig+0x768>
 80423b6:	e022      	b.n	80423fe <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80423b8:	4b81      	ldr	r3, [pc, #516]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80423ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423be:	4a80      	ldr	r2, [pc, #512]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80423c0:	f023 0301 	bic.w	r3, r3, #1
 80423c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80423c8:	f7fe fed8 	bl	804117c <HAL_GetTick>
 80423cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423ce:	e00f      	b.n	80423f0 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80423d0:	f7fe fed4 	bl	804117c <HAL_GetTick>
 80423d4:	4602      	mov	r2, r0
 80423d6:	693b      	ldr	r3, [r7, #16]
 80423d8:	1ad3      	subs	r3, r2, r3
 80423da:	2b02      	cmp	r3, #2
 80423dc:	d908      	bls.n	80423f0 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423de:	4b78      	ldr	r3, [pc, #480]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80423e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423e4:	f003 0302 	and.w	r3, r3, #2
 80423e8:	2b00      	cmp	r3, #0
 80423ea:	d001      	beq.n	80423f0 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 80423ec:	2303      	movs	r3, #3
 80423ee:	e0e3      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80423f0:	4b73      	ldr	r3, [pc, #460]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80423f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80423f6:	f003 0302 	and.w	r3, r3, #2
 80423fa:	2b00      	cmp	r3, #0
 80423fc:	d1e8      	bne.n	80423d0 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80423fe:	687b      	ldr	r3, [r7, #4]
 8042400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8042402:	2b00      	cmp	r3, #0
 8042404:	f000 80d7 	beq.w	80425b6 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8042408:	4b6d      	ldr	r3, [pc, #436]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 804240a:	689b      	ldr	r3, [r3, #8]
 804240c:	f003 030c 	and.w	r3, r3, #12
 8042410:	2b0c      	cmp	r3, #12
 8042412:	f000 8091 	beq.w	8042538 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8042416:	687b      	ldr	r3, [r7, #4]
 8042418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804241a:	2b02      	cmp	r3, #2
 804241c:	d166      	bne.n	80424ec <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 804241e:	4b68      	ldr	r3, [pc, #416]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042420:	681b      	ldr	r3, [r3, #0]
 8042422:	4a67      	ldr	r2, [pc, #412]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042424:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8042428:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 804242a:	f7fe fea7 	bl	804117c <HAL_GetTick>
 804242e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042430:	e00e      	b.n	8042450 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8042432:	f7fe fea3 	bl	804117c <HAL_GetTick>
 8042436:	4602      	mov	r2, r0
 8042438:	693b      	ldr	r3, [r7, #16]
 804243a:	1ad3      	subs	r3, r2, r3
 804243c:	2b02      	cmp	r3, #2
 804243e:	d907      	bls.n	8042450 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042440:	4b5f      	ldr	r3, [pc, #380]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042442:	681b      	ldr	r3, [r3, #0]
 8042444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042448:	2b00      	cmp	r3, #0
 804244a:	d001      	beq.n	8042450 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 804244c:	2303      	movs	r3, #3
 804244e:	e0b3      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8042450:	4b5b      	ldr	r3, [pc, #364]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042452:	681b      	ldr	r3, [r3, #0]
 8042454:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042458:	2b00      	cmp	r3, #0
 804245a:	d1ea      	bne.n	8042432 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 804245c:	4b58      	ldr	r3, [pc, #352]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 804245e:	68da      	ldr	r2, [r3, #12]
 8042460:	4b58      	ldr	r3, [pc, #352]	@ (80425c4 <HAL_RCC_OscConfig+0x9a4>)
 8042462:	4013      	ands	r3, r2
 8042464:	687a      	ldr	r2, [r7, #4]
 8042466:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8042468:	687a      	ldr	r2, [r7, #4]
 804246a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 804246c:	3a01      	subs	r2, #1
 804246e:	0112      	lsls	r2, r2, #4
 8042470:	4311      	orrs	r1, r2
 8042472:	687a      	ldr	r2, [r7, #4]
 8042474:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8042476:	0212      	lsls	r2, r2, #8
 8042478:	4311      	orrs	r1, r2
 804247a:	687a      	ldr	r2, [r7, #4]
 804247c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 804247e:	0852      	lsrs	r2, r2, #1
 8042480:	3a01      	subs	r2, #1
 8042482:	0552      	lsls	r2, r2, #21
 8042484:	4311      	orrs	r1, r2
 8042486:	687a      	ldr	r2, [r7, #4]
 8042488:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 804248a:	0852      	lsrs	r2, r2, #1
 804248c:	3a01      	subs	r2, #1
 804248e:	0652      	lsls	r2, r2, #25
 8042490:	4311      	orrs	r1, r2
 8042492:	687a      	ldr	r2, [r7, #4]
 8042494:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8042496:	06d2      	lsls	r2, r2, #27
 8042498:	430a      	orrs	r2, r1
 804249a:	4949      	ldr	r1, [pc, #292]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 804249c:	4313      	orrs	r3, r2
 804249e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80424a0:	4b47      	ldr	r3, [pc, #284]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424a2:	681b      	ldr	r3, [r3, #0]
 80424a4:	4a46      	ldr	r2, [pc, #280]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80424aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80424ac:	4b44      	ldr	r3, [pc, #272]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424ae:	68db      	ldr	r3, [r3, #12]
 80424b0:	4a43      	ldr	r2, [pc, #268]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80424b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80424b8:	f7fe fe60 	bl	804117c <HAL_GetTick>
 80424bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424be:	e00e      	b.n	80424de <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80424c0:	f7fe fe5c 	bl	804117c <HAL_GetTick>
 80424c4:	4602      	mov	r2, r0
 80424c6:	693b      	ldr	r3, [r7, #16]
 80424c8:	1ad3      	subs	r3, r2, r3
 80424ca:	2b02      	cmp	r3, #2
 80424cc:	d907      	bls.n	80424de <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424ce:	4b3c      	ldr	r3, [pc, #240]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424d0:	681b      	ldr	r3, [r3, #0]
 80424d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80424d6:	2b00      	cmp	r3, #0
 80424d8:	d101      	bne.n	80424de <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80424da:	2303      	movs	r3, #3
 80424dc:	e06c      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80424de:	4b38      	ldr	r3, [pc, #224]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424e0:	681b      	ldr	r3, [r3, #0]
 80424e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80424e6:	2b00      	cmp	r3, #0
 80424e8:	d0ea      	beq.n	80424c0 <HAL_RCC_OscConfig+0x8a0>
 80424ea:	e064      	b.n	80425b6 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80424ec:	4b34      	ldr	r3, [pc, #208]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424ee:	681b      	ldr	r3, [r3, #0]
 80424f0:	4a33      	ldr	r2, [pc, #204]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 80424f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80424f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80424f8:	f7fe fe40 	bl	804117c <HAL_GetTick>
 80424fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80424fe:	e00e      	b.n	804251e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8042500:	f7fe fe3c 	bl	804117c <HAL_GetTick>
 8042504:	4602      	mov	r2, r0
 8042506:	693b      	ldr	r3, [r7, #16]
 8042508:	1ad3      	subs	r3, r2, r3
 804250a:	2b02      	cmp	r3, #2
 804250c:	d907      	bls.n	804251e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804250e:	4b2c      	ldr	r3, [pc, #176]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042510:	681b      	ldr	r3, [r3, #0]
 8042512:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042516:	2b00      	cmp	r3, #0
 8042518:	d001      	beq.n	804251e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 804251a:	2303      	movs	r3, #3
 804251c:	e04c      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 804251e:	4b28      	ldr	r3, [pc, #160]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042520:	681b      	ldr	r3, [r3, #0]
 8042522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042526:	2b00      	cmp	r3, #0
 8042528:	d1ea      	bne.n	8042500 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 804252a:	4b25      	ldr	r3, [pc, #148]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 804252c:	68da      	ldr	r2, [r3, #12]
 804252e:	4924      	ldr	r1, [pc, #144]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042530:	4b25      	ldr	r3, [pc, #148]	@ (80425c8 <HAL_RCC_OscConfig+0x9a8>)
 8042532:	4013      	ands	r3, r2
 8042534:	60cb      	str	r3, [r1, #12]
 8042536:	e03e      	b.n	80425b6 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8042538:	687b      	ldr	r3, [r7, #4]
 804253a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804253c:	2b01      	cmp	r3, #1
 804253e:	d101      	bne.n	8042544 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8042540:	2301      	movs	r3, #1
 8042542:	e039      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8042544:	4b1e      	ldr	r3, [pc, #120]	@ (80425c0 <HAL_RCC_OscConfig+0x9a0>)
 8042546:	68db      	ldr	r3, [r3, #12]
 8042548:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 804254a:	697b      	ldr	r3, [r7, #20]
 804254c:	f003 0203 	and.w	r2, r3, #3
 8042550:	687b      	ldr	r3, [r7, #4]
 8042552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8042554:	429a      	cmp	r2, r3
 8042556:	d12c      	bne.n	80425b2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8042558:	697b      	ldr	r3, [r7, #20]
 804255a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 804255e:	687b      	ldr	r3, [r7, #4]
 8042560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8042562:	3b01      	subs	r3, #1
 8042564:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8042566:	429a      	cmp	r2, r3
 8042568:	d123      	bne.n	80425b2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 804256a:	697b      	ldr	r3, [r7, #20]
 804256c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8042570:	687b      	ldr	r3, [r7, #4]
 8042572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8042574:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8042576:	429a      	cmp	r2, r3
 8042578:	d11b      	bne.n	80425b2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 804257a:	697b      	ldr	r3, [r7, #20]
 804257c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8042580:	687b      	ldr	r3, [r7, #4]
 8042582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8042584:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8042586:	429a      	cmp	r2, r3
 8042588:	d113      	bne.n	80425b2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 804258a:	697b      	ldr	r3, [r7, #20]
 804258c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8042590:	687b      	ldr	r3, [r7, #4]
 8042592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8042594:	085b      	lsrs	r3, r3, #1
 8042596:	3b01      	subs	r3, #1
 8042598:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 804259a:	429a      	cmp	r2, r3
 804259c:	d109      	bne.n	80425b2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 804259e:	697b      	ldr	r3, [r7, #20]
 80425a0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80425a4:	687b      	ldr	r3, [r7, #4]
 80425a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80425a8:	085b      	lsrs	r3, r3, #1
 80425aa:	3b01      	subs	r3, #1
 80425ac:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80425ae:	429a      	cmp	r2, r3
 80425b0:	d001      	beq.n	80425b6 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80425b2:	2301      	movs	r3, #1
 80425b4:	e000      	b.n	80425b8 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80425b6:	2300      	movs	r3, #0
}
 80425b8:	4618      	mov	r0, r3
 80425ba:	3720      	adds	r7, #32
 80425bc:	46bd      	mov	sp, r7
 80425be:	bd80      	pop	{r7, pc}
 80425c0:	40021000 	.word	0x40021000
 80425c4:	019f800c 	.word	0x019f800c
 80425c8:	feeefffc 	.word	0xfeeefffc

080425cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80425cc:	b580      	push	{r7, lr}
 80425ce:	b086      	sub	sp, #24
 80425d0:	af00      	add	r7, sp, #0
 80425d2:	6078      	str	r0, [r7, #4]
 80425d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80425d6:	2300      	movs	r3, #0
 80425d8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80425da:	687b      	ldr	r3, [r7, #4]
 80425dc:	2b00      	cmp	r3, #0
 80425de:	d101      	bne.n	80425e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80425e0:	2301      	movs	r3, #1
 80425e2:	e11c      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80425e4:	4b90      	ldr	r3, [pc, #576]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80425e6:	681b      	ldr	r3, [r3, #0]
 80425e8:	f003 030f 	and.w	r3, r3, #15
 80425ec:	683a      	ldr	r2, [r7, #0]
 80425ee:	429a      	cmp	r2, r3
 80425f0:	d910      	bls.n	8042614 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80425f2:	4b8d      	ldr	r3, [pc, #564]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80425f4:	681b      	ldr	r3, [r3, #0]
 80425f6:	f023 020f 	bic.w	r2, r3, #15
 80425fa:	498b      	ldr	r1, [pc, #556]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80425fc:	683b      	ldr	r3, [r7, #0]
 80425fe:	4313      	orrs	r3, r2
 8042600:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8042602:	4b89      	ldr	r3, [pc, #548]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 8042604:	681b      	ldr	r3, [r3, #0]
 8042606:	f003 030f 	and.w	r3, r3, #15
 804260a:	683a      	ldr	r2, [r7, #0]
 804260c:	429a      	cmp	r2, r3
 804260e:	d001      	beq.n	8042614 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8042610:	2301      	movs	r3, #1
 8042612:	e104      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8042614:	687b      	ldr	r3, [r7, #4]
 8042616:	681b      	ldr	r3, [r3, #0]
 8042618:	f003 0302 	and.w	r3, r3, #2
 804261c:	2b00      	cmp	r3, #0
 804261e:	d010      	beq.n	8042642 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8042620:	687b      	ldr	r3, [r7, #4]
 8042622:	689a      	ldr	r2, [r3, #8]
 8042624:	4b81      	ldr	r3, [pc, #516]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042626:	689b      	ldr	r3, [r3, #8]
 8042628:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 804262c:	429a      	cmp	r2, r3
 804262e:	d908      	bls.n	8042642 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042630:	4b7e      	ldr	r3, [pc, #504]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042632:	689b      	ldr	r3, [r3, #8]
 8042634:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042638:	687b      	ldr	r3, [r7, #4]
 804263a:	689b      	ldr	r3, [r3, #8]
 804263c:	497b      	ldr	r1, [pc, #492]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804263e:	4313      	orrs	r3, r2
 8042640:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8042642:	687b      	ldr	r3, [r7, #4]
 8042644:	681b      	ldr	r3, [r3, #0]
 8042646:	f003 0301 	and.w	r3, r3, #1
 804264a:	2b00      	cmp	r3, #0
 804264c:	f000 8085 	beq.w	804275a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8042650:	687b      	ldr	r3, [r7, #4]
 8042652:	685b      	ldr	r3, [r3, #4]
 8042654:	2b03      	cmp	r3, #3
 8042656:	d11f      	bne.n	8042698 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8042658:	4b74      	ldr	r3, [pc, #464]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804265a:	681b      	ldr	r3, [r3, #0]
 804265c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042660:	2b00      	cmp	r3, #0
 8042662:	d101      	bne.n	8042668 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8042664:	2301      	movs	r3, #1
 8042666:	e0da      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8042668:	f000 fa56 	bl	8042b18 <RCC_GetSysClockFreqFromPLLSource>
 804266c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 804266e:	693b      	ldr	r3, [r7, #16]
 8042670:	4a6f      	ldr	r2, [pc, #444]	@ (8042830 <HAL_RCC_ClockConfig+0x264>)
 8042672:	4293      	cmp	r3, r2
 8042674:	d947      	bls.n	8042706 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8042676:	4b6d      	ldr	r3, [pc, #436]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042678:	689b      	ldr	r3, [r3, #8]
 804267a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 804267e:	2b00      	cmp	r3, #0
 8042680:	d141      	bne.n	8042706 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8042682:	4b6a      	ldr	r3, [pc, #424]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042684:	689b      	ldr	r3, [r3, #8]
 8042686:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 804268a:	4a68      	ldr	r2, [pc, #416]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804268c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042690:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8042692:	2380      	movs	r3, #128	@ 0x80
 8042694:	617b      	str	r3, [r7, #20]
 8042696:	e036      	b.n	8042706 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8042698:	687b      	ldr	r3, [r7, #4]
 804269a:	685b      	ldr	r3, [r3, #4]
 804269c:	2b02      	cmp	r3, #2
 804269e:	d107      	bne.n	80426b0 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80426a0:	4b62      	ldr	r3, [pc, #392]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426a2:	681b      	ldr	r3, [r3, #0]
 80426a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80426a8:	2b00      	cmp	r3, #0
 80426aa:	d115      	bne.n	80426d8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426ac:	2301      	movs	r3, #1
 80426ae:	e0b6      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80426b0:	687b      	ldr	r3, [r7, #4]
 80426b2:	685b      	ldr	r3, [r3, #4]
 80426b4:	2b00      	cmp	r3, #0
 80426b6:	d107      	bne.n	80426c8 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80426b8:	4b5c      	ldr	r3, [pc, #368]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426ba:	681b      	ldr	r3, [r3, #0]
 80426bc:	f003 0302 	and.w	r3, r3, #2
 80426c0:	2b00      	cmp	r3, #0
 80426c2:	d109      	bne.n	80426d8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426c4:	2301      	movs	r3, #1
 80426c6:	e0aa      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80426c8:	4b58      	ldr	r3, [pc, #352]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426ca:	681b      	ldr	r3, [r3, #0]
 80426cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80426d0:	2b00      	cmp	r3, #0
 80426d2:	d101      	bne.n	80426d8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80426d4:	2301      	movs	r3, #1
 80426d6:	e0a2      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80426d8:	f000 f8b0 	bl	804283c <HAL_RCC_GetSysClockFreq>
 80426dc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80426de:	693b      	ldr	r3, [r7, #16]
 80426e0:	4a53      	ldr	r2, [pc, #332]	@ (8042830 <HAL_RCC_ClockConfig+0x264>)
 80426e2:	4293      	cmp	r3, r2
 80426e4:	d90f      	bls.n	8042706 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80426e6:	4b51      	ldr	r3, [pc, #324]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426e8:	689b      	ldr	r3, [r3, #8]
 80426ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80426ee:	2b00      	cmp	r3, #0
 80426f0:	d109      	bne.n	8042706 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80426f2:	4b4e      	ldr	r3, [pc, #312]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426f4:	689b      	ldr	r3, [r3, #8]
 80426f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80426fa:	4a4c      	ldr	r2, [pc, #304]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80426fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042700:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8042702:	2380      	movs	r3, #128	@ 0x80
 8042704:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8042706:	4b49      	ldr	r3, [pc, #292]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042708:	689b      	ldr	r3, [r3, #8]
 804270a:	f023 0203 	bic.w	r2, r3, #3
 804270e:	687b      	ldr	r3, [r7, #4]
 8042710:	685b      	ldr	r3, [r3, #4]
 8042712:	4946      	ldr	r1, [pc, #280]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042714:	4313      	orrs	r3, r2
 8042716:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042718:	f7fe fd30 	bl	804117c <HAL_GetTick>
 804271c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804271e:	e013      	b.n	8042748 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042720:	f7fe fd2c 	bl	804117c <HAL_GetTick>
 8042724:	4602      	mov	r2, r0
 8042726:	68fb      	ldr	r3, [r7, #12]
 8042728:	1ad3      	subs	r3, r2, r3
 804272a:	f241 3288 	movw	r2, #5000	@ 0x1388
 804272e:	4293      	cmp	r3, r2
 8042730:	d90a      	bls.n	8042748 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042732:	4b3e      	ldr	r3, [pc, #248]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042734:	689b      	ldr	r3, [r3, #8]
 8042736:	f003 020c 	and.w	r2, r3, #12
 804273a:	687b      	ldr	r3, [r7, #4]
 804273c:	685b      	ldr	r3, [r3, #4]
 804273e:	009b      	lsls	r3, r3, #2
 8042740:	429a      	cmp	r2, r3
 8042742:	d001      	beq.n	8042748 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8042744:	2303      	movs	r3, #3
 8042746:	e06a      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042748:	4b38      	ldr	r3, [pc, #224]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804274a:	689b      	ldr	r3, [r3, #8]
 804274c:	f003 020c 	and.w	r2, r3, #12
 8042750:	687b      	ldr	r3, [r7, #4]
 8042752:	685b      	ldr	r3, [r3, #4]
 8042754:	009b      	lsls	r3, r3, #2
 8042756:	429a      	cmp	r2, r3
 8042758:	d1e2      	bne.n	8042720 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 804275a:	697b      	ldr	r3, [r7, #20]
 804275c:	2b80      	cmp	r3, #128	@ 0x80
 804275e:	d105      	bne.n	804276c <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8042760:	4b32      	ldr	r3, [pc, #200]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042762:	689b      	ldr	r3, [r3, #8]
 8042764:	4a31      	ldr	r2, [pc, #196]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042766:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 804276a:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 804276c:	687b      	ldr	r3, [r7, #4]
 804276e:	681b      	ldr	r3, [r3, #0]
 8042770:	f003 0302 	and.w	r3, r3, #2
 8042774:	2b00      	cmp	r3, #0
 8042776:	d010      	beq.n	804279a <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8042778:	687b      	ldr	r3, [r7, #4]
 804277a:	689a      	ldr	r2, [r3, #8]
 804277c:	4b2b      	ldr	r3, [pc, #172]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804277e:	689b      	ldr	r3, [r3, #8]
 8042780:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042784:	429a      	cmp	r2, r3
 8042786:	d208      	bcs.n	804279a <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042788:	4b28      	ldr	r3, [pc, #160]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 804278a:	689b      	ldr	r3, [r3, #8]
 804278c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042790:	687b      	ldr	r3, [r7, #4]
 8042792:	689b      	ldr	r3, [r3, #8]
 8042794:	4925      	ldr	r1, [pc, #148]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042796:	4313      	orrs	r3, r2
 8042798:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 804279a:	4b23      	ldr	r3, [pc, #140]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 804279c:	681b      	ldr	r3, [r3, #0]
 804279e:	f003 030f 	and.w	r3, r3, #15
 80427a2:	683a      	ldr	r2, [r7, #0]
 80427a4:	429a      	cmp	r2, r3
 80427a6:	d210      	bcs.n	80427ca <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80427a8:	4b1f      	ldr	r3, [pc, #124]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80427aa:	681b      	ldr	r3, [r3, #0]
 80427ac:	f023 020f 	bic.w	r2, r3, #15
 80427b0:	491d      	ldr	r1, [pc, #116]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80427b2:	683b      	ldr	r3, [r7, #0]
 80427b4:	4313      	orrs	r3, r2
 80427b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80427b8:	4b1b      	ldr	r3, [pc, #108]	@ (8042828 <HAL_RCC_ClockConfig+0x25c>)
 80427ba:	681b      	ldr	r3, [r3, #0]
 80427bc:	f003 030f 	and.w	r3, r3, #15
 80427c0:	683a      	ldr	r2, [r7, #0]
 80427c2:	429a      	cmp	r2, r3
 80427c4:	d001      	beq.n	80427ca <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80427c6:	2301      	movs	r3, #1
 80427c8:	e029      	b.n	804281e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80427ca:	687b      	ldr	r3, [r7, #4]
 80427cc:	681b      	ldr	r3, [r3, #0]
 80427ce:	f003 0304 	and.w	r3, r3, #4
 80427d2:	2b00      	cmp	r3, #0
 80427d4:	d008      	beq.n	80427e8 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80427d6:	4b15      	ldr	r3, [pc, #84]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80427d8:	689b      	ldr	r3, [r3, #8]
 80427da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80427de:	687b      	ldr	r3, [r7, #4]
 80427e0:	68db      	ldr	r3, [r3, #12]
 80427e2:	4912      	ldr	r1, [pc, #72]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80427e4:	4313      	orrs	r3, r2
 80427e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80427e8:	687b      	ldr	r3, [r7, #4]
 80427ea:	681b      	ldr	r3, [r3, #0]
 80427ec:	f003 0308 	and.w	r3, r3, #8
 80427f0:	2b00      	cmp	r3, #0
 80427f2:	d009      	beq.n	8042808 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80427f4:	4b0d      	ldr	r3, [pc, #52]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 80427f6:	689b      	ldr	r3, [r3, #8]
 80427f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80427fc:	687b      	ldr	r3, [r7, #4]
 80427fe:	691b      	ldr	r3, [r3, #16]
 8042800:	00db      	lsls	r3, r3, #3
 8042802:	490a      	ldr	r1, [pc, #40]	@ (804282c <HAL_RCC_ClockConfig+0x260>)
 8042804:	4313      	orrs	r3, r2
 8042806:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8042808:	f000 f8b4 	bl	8042974 <HAL_RCC_GetHCLKFreq>
 804280c:	4603      	mov	r3, r0
 804280e:	4a09      	ldr	r2, [pc, #36]	@ (8042834 <HAL_RCC_ClockConfig+0x268>)
 8042810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8042812:	4b09      	ldr	r3, [pc, #36]	@ (8042838 <HAL_RCC_ClockConfig+0x26c>)
 8042814:	681b      	ldr	r3, [r3, #0]
 8042816:	4618      	mov	r0, r3
 8042818:	f7fe fb3e 	bl	8040e98 <HAL_InitTick>
 804281c:	4603      	mov	r3, r0
}
 804281e:	4618      	mov	r0, r3
 8042820:	3718      	adds	r7, #24
 8042822:	46bd      	mov	sp, r7
 8042824:	bd80      	pop	{r7, pc}
 8042826:	bf00      	nop
 8042828:	40022000 	.word	0x40022000
 804282c:	40021000 	.word	0x40021000
 8042830:	04c4b400 	.word	0x04c4b400
 8042834:	20018018 	.word	0x20018018
 8042838:	2001801c 	.word	0x2001801c

0804283c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 804283c:	b480      	push	{r7}
 804283e:	b089      	sub	sp, #36	@ 0x24
 8042840:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8042842:	2300      	movs	r3, #0
 8042844:	61fb      	str	r3, [r7, #28]
 8042846:	2300      	movs	r3, #0
 8042848:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 804284a:	4b47      	ldr	r3, [pc, #284]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 804284c:	689b      	ldr	r3, [r3, #8]
 804284e:	f003 030c 	and.w	r3, r3, #12
 8042852:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8042854:	4b44      	ldr	r3, [pc, #272]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042856:	68db      	ldr	r3, [r3, #12]
 8042858:	f003 0303 	and.w	r3, r3, #3
 804285c:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 804285e:	693b      	ldr	r3, [r7, #16]
 8042860:	2b00      	cmp	r3, #0
 8042862:	d005      	beq.n	8042870 <HAL_RCC_GetSysClockFreq+0x34>
 8042864:	693b      	ldr	r3, [r7, #16]
 8042866:	2b0c      	cmp	r3, #12
 8042868:	d121      	bne.n	80428ae <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 804286a:	68fb      	ldr	r3, [r7, #12]
 804286c:	2b01      	cmp	r3, #1
 804286e:	d11e      	bne.n	80428ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042870:	4b3d      	ldr	r3, [pc, #244]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042872:	681b      	ldr	r3, [r3, #0]
 8042874:	f003 0308 	and.w	r3, r3, #8
 8042878:	2b00      	cmp	r3, #0
 804287a:	d107      	bne.n	804288c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 804287c:	4b3a      	ldr	r3, [pc, #232]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 804287e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042882:	0a1b      	lsrs	r3, r3, #8
 8042884:	f003 030f 	and.w	r3, r3, #15
 8042888:	61fb      	str	r3, [r7, #28]
 804288a:	e005      	b.n	8042898 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 804288c:	4b36      	ldr	r3, [pc, #216]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 804288e:	681b      	ldr	r3, [r3, #0]
 8042890:	091b      	lsrs	r3, r3, #4
 8042892:	f003 030f 	and.w	r3, r3, #15
 8042896:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8042898:	4a34      	ldr	r2, [pc, #208]	@ (804296c <HAL_RCC_GetSysClockFreq+0x130>)
 804289a:	69fb      	ldr	r3, [r7, #28]
 804289c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80428a0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80428a2:	693b      	ldr	r3, [r7, #16]
 80428a4:	2b00      	cmp	r3, #0
 80428a6:	d10d      	bne.n	80428c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80428a8:	69fb      	ldr	r3, [r7, #28]
 80428aa:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80428ac:	e00a      	b.n	80428c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80428ae:	693b      	ldr	r3, [r7, #16]
 80428b0:	2b04      	cmp	r3, #4
 80428b2:	d102      	bne.n	80428ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80428b4:	4b2e      	ldr	r3, [pc, #184]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x134>)
 80428b6:	61bb      	str	r3, [r7, #24]
 80428b8:	e004      	b.n	80428c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80428ba:	693b      	ldr	r3, [r7, #16]
 80428bc:	2b08      	cmp	r3, #8
 80428be:	d101      	bne.n	80428c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80428c0:	4b2b      	ldr	r3, [pc, #172]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x134>)
 80428c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80428c4:	693b      	ldr	r3, [r7, #16]
 80428c6:	2b0c      	cmp	r3, #12
 80428c8:	d146      	bne.n	8042958 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80428ca:	4b27      	ldr	r3, [pc, #156]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 80428cc:	68db      	ldr	r3, [r3, #12]
 80428ce:	f003 0303 	and.w	r3, r3, #3
 80428d2:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80428d4:	4b24      	ldr	r3, [pc, #144]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 80428d6:	68db      	ldr	r3, [r3, #12]
 80428d8:	091b      	lsrs	r3, r3, #4
 80428da:	f003 030f 	and.w	r3, r3, #15
 80428de:	3301      	adds	r3, #1
 80428e0:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80428e2:	68bb      	ldr	r3, [r7, #8]
 80428e4:	2b02      	cmp	r3, #2
 80428e6:	d003      	beq.n	80428f0 <HAL_RCC_GetSysClockFreq+0xb4>
 80428e8:	68bb      	ldr	r3, [r7, #8]
 80428ea:	2b03      	cmp	r3, #3
 80428ec:	d00d      	beq.n	804290a <HAL_RCC_GetSysClockFreq+0xce>
 80428ee:	e019      	b.n	8042924 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80428f0:	4a1f      	ldr	r2, [pc, #124]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x134>)
 80428f2:	687b      	ldr	r3, [r7, #4]
 80428f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80428f8:	4a1b      	ldr	r2, [pc, #108]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 80428fa:	68d2      	ldr	r2, [r2, #12]
 80428fc:	0a12      	lsrs	r2, r2, #8
 80428fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042902:	fb02 f303 	mul.w	r3, r2, r3
 8042906:	617b      	str	r3, [r7, #20]
        break;
 8042908:	e019      	b.n	804293e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804290a:	4a19      	ldr	r2, [pc, #100]	@ (8042970 <HAL_RCC_GetSysClockFreq+0x134>)
 804290c:	687b      	ldr	r3, [r7, #4]
 804290e:	fbb2 f3f3 	udiv	r3, r2, r3
 8042912:	4a15      	ldr	r2, [pc, #84]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042914:	68d2      	ldr	r2, [r2, #12]
 8042916:	0a12      	lsrs	r2, r2, #8
 8042918:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 804291c:	fb02 f303 	mul.w	r3, r2, r3
 8042920:	617b      	str	r3, [r7, #20]
        break;
 8042922:	e00c      	b.n	804293e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042924:	69fa      	ldr	r2, [r7, #28]
 8042926:	687b      	ldr	r3, [r7, #4]
 8042928:	fbb2 f3f3 	udiv	r3, r2, r3
 804292c:	4a0e      	ldr	r2, [pc, #56]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 804292e:	68d2      	ldr	r2, [r2, #12]
 8042930:	0a12      	lsrs	r2, r2, #8
 8042932:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042936:	fb02 f303 	mul.w	r3, r2, r3
 804293a:	617b      	str	r3, [r7, #20]
        break;
 804293c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 804293e:	4b0a      	ldr	r3, [pc, #40]	@ (8042968 <HAL_RCC_GetSysClockFreq+0x12c>)
 8042940:	68db      	ldr	r3, [r3, #12]
 8042942:	0e5b      	lsrs	r3, r3, #25
 8042944:	f003 0303 	and.w	r3, r3, #3
 8042948:	3301      	adds	r3, #1
 804294a:	005b      	lsls	r3, r3, #1
 804294c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 804294e:	697a      	ldr	r2, [r7, #20]
 8042950:	683b      	ldr	r3, [r7, #0]
 8042952:	fbb2 f3f3 	udiv	r3, r2, r3
 8042956:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8042958:	69bb      	ldr	r3, [r7, #24]
}
 804295a:	4618      	mov	r0, r3
 804295c:	3724      	adds	r7, #36	@ 0x24
 804295e:	46bd      	mov	sp, r7
 8042960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042964:	4770      	bx	lr
 8042966:	bf00      	nop
 8042968:	40021000 	.word	0x40021000
 804296c:	08049970 	.word	0x08049970
 8042970:	00f42400 	.word	0x00f42400

08042974 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8042974:	b580      	push	{r7, lr}
 8042976:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8042978:	f7ff ff60 	bl	804283c <HAL_RCC_GetSysClockFreq>
 804297c:	4602      	mov	r2, r0
 804297e:	4b05      	ldr	r3, [pc, #20]	@ (8042994 <HAL_RCC_GetHCLKFreq+0x20>)
 8042980:	689b      	ldr	r3, [r3, #8]
 8042982:	091b      	lsrs	r3, r3, #4
 8042984:	f003 030f 	and.w	r3, r3, #15
 8042988:	4903      	ldr	r1, [pc, #12]	@ (8042998 <HAL_RCC_GetHCLKFreq+0x24>)
 804298a:	5ccb      	ldrb	r3, [r1, r3]
 804298c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8042990:	4618      	mov	r0, r3
 8042992:	bd80      	pop	{r7, pc}
 8042994:	40021000 	.word	0x40021000
 8042998:	08049958 	.word	0x08049958

0804299c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 804299c:	b580      	push	{r7, lr}
 804299e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80429a0:	f7ff ffe8 	bl	8042974 <HAL_RCC_GetHCLKFreq>
 80429a4:	4602      	mov	r2, r0
 80429a6:	4b05      	ldr	r3, [pc, #20]	@ (80429bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80429a8:	689b      	ldr	r3, [r3, #8]
 80429aa:	0a1b      	lsrs	r3, r3, #8
 80429ac:	f003 0307 	and.w	r3, r3, #7
 80429b0:	4903      	ldr	r1, [pc, #12]	@ (80429c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80429b2:	5ccb      	ldrb	r3, [r1, r3]
 80429b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80429b8:	4618      	mov	r0, r3
 80429ba:	bd80      	pop	{r7, pc}
 80429bc:	40021000 	.word	0x40021000
 80429c0:	08049968 	.word	0x08049968

080429c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80429c4:	b580      	push	{r7, lr}
 80429c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80429c8:	f7ff ffd4 	bl	8042974 <HAL_RCC_GetHCLKFreq>
 80429cc:	4602      	mov	r2, r0
 80429ce:	4b05      	ldr	r3, [pc, #20]	@ (80429e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80429d0:	689b      	ldr	r3, [r3, #8]
 80429d2:	0adb      	lsrs	r3, r3, #11
 80429d4:	f003 0307 	and.w	r3, r3, #7
 80429d8:	4903      	ldr	r1, [pc, #12]	@ (80429e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80429da:	5ccb      	ldrb	r3, [r1, r3]
 80429dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80429e0:	4618      	mov	r0, r3
 80429e2:	bd80      	pop	{r7, pc}
 80429e4:	40021000 	.word	0x40021000
 80429e8:	08049968 	.word	0x08049968

080429ec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80429ec:	b480      	push	{r7}
 80429ee:	b083      	sub	sp, #12
 80429f0:	af00      	add	r7, sp, #0
 80429f2:	6078      	str	r0, [r7, #4]
 80429f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80429f6:	687b      	ldr	r3, [r7, #4]
 80429f8:	220f      	movs	r2, #15
 80429fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80429fc:	4b12      	ldr	r3, [pc, #72]	@ (8042a48 <HAL_RCC_GetClockConfig+0x5c>)
 80429fe:	689b      	ldr	r3, [r3, #8]
 8042a00:	f003 0203 	and.w	r2, r3, #3
 8042a04:	687b      	ldr	r3, [r7, #4]
 8042a06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8042a08:	4b0f      	ldr	r3, [pc, #60]	@ (8042a48 <HAL_RCC_GetClockConfig+0x5c>)
 8042a0a:	689b      	ldr	r3, [r3, #8]
 8042a0c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8042a10:	687b      	ldr	r3, [r7, #4]
 8042a12:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8042a14:	4b0c      	ldr	r3, [pc, #48]	@ (8042a48 <HAL_RCC_GetClockConfig+0x5c>)
 8042a16:	689b      	ldr	r3, [r3, #8]
 8042a18:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8042a1c:	687b      	ldr	r3, [r7, #4]
 8042a1e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8042a20:	4b09      	ldr	r3, [pc, #36]	@ (8042a48 <HAL_RCC_GetClockConfig+0x5c>)
 8042a22:	689b      	ldr	r3, [r3, #8]
 8042a24:	08db      	lsrs	r3, r3, #3
 8042a26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8042a2a:	687b      	ldr	r3, [r7, #4]
 8042a2c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8042a2e:	4b07      	ldr	r3, [pc, #28]	@ (8042a4c <HAL_RCC_GetClockConfig+0x60>)
 8042a30:	681b      	ldr	r3, [r3, #0]
 8042a32:	f003 020f 	and.w	r2, r3, #15
 8042a36:	683b      	ldr	r3, [r7, #0]
 8042a38:	601a      	str	r2, [r3, #0]
}
 8042a3a:	bf00      	nop
 8042a3c:	370c      	adds	r7, #12
 8042a3e:	46bd      	mov	sp, r7
 8042a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042a44:	4770      	bx	lr
 8042a46:	bf00      	nop
 8042a48:	40021000 	.word	0x40021000
 8042a4c:	40022000 	.word	0x40022000

08042a50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8042a50:	b580      	push	{r7, lr}
 8042a52:	b086      	sub	sp, #24
 8042a54:	af00      	add	r7, sp, #0
 8042a56:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8042a58:	2300      	movs	r3, #0
 8042a5a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8042a5c:	4b2c      	ldr	r3, [pc, #176]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042a64:	2b00      	cmp	r3, #0
 8042a66:	d003      	beq.n	8042a70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8042a68:	f7ff f83c 	bl	8041ae4 <HAL_PWREx_GetVoltageRange>
 8042a6c:	6138      	str	r0, [r7, #16]
 8042a6e:	e014      	b.n	8042a9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8042a70:	4b27      	ldr	r3, [pc, #156]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a74:	4a26      	ldr	r2, [pc, #152]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042a7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8042a7c:	4b24      	ldr	r3, [pc, #144]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042a84:	60fb      	str	r3, [r7, #12]
 8042a86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8042a88:	f7ff f82c 	bl	8041ae4 <HAL_PWREx_GetVoltageRange>
 8042a8c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8042a8e:	4b20      	ldr	r3, [pc, #128]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a92:	4a1f      	ldr	r2, [pc, #124]	@ (8042b10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042a94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042a98:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8042a9a:	693b      	ldr	r3, [r7, #16]
 8042a9c:	2b00      	cmp	r3, #0
 8042a9e:	d003      	beq.n	8042aa8 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8042aa0:	693b      	ldr	r3, [r7, #16]
 8042aa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042aa6:	d10b      	bne.n	8042ac0 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8042aa8:	687b      	ldr	r3, [r7, #4]
 8042aaa:	2b80      	cmp	r3, #128	@ 0x80
 8042aac:	d919      	bls.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8042aae:	687b      	ldr	r3, [r7, #4]
 8042ab0:	2ba0      	cmp	r3, #160	@ 0xa0
 8042ab2:	d902      	bls.n	8042aba <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8042ab4:	2302      	movs	r3, #2
 8042ab6:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8042ab8:	e013      	b.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8042aba:	2301      	movs	r3, #1
 8042abc:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8042abe:	e010      	b.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8042ac0:	687b      	ldr	r3, [r7, #4]
 8042ac2:	2b80      	cmp	r3, #128	@ 0x80
 8042ac4:	d902      	bls.n	8042acc <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8042ac6:	2303      	movs	r3, #3
 8042ac8:	617b      	str	r3, [r7, #20]
 8042aca:	e00a      	b.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8042acc:	687b      	ldr	r3, [r7, #4]
 8042ace:	2b80      	cmp	r3, #128	@ 0x80
 8042ad0:	d102      	bne.n	8042ad8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8042ad2:	2302      	movs	r3, #2
 8042ad4:	617b      	str	r3, [r7, #20]
 8042ad6:	e004      	b.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8042ad8:	687b      	ldr	r3, [r7, #4]
 8042ada:	2b70      	cmp	r3, #112	@ 0x70
 8042adc:	d101      	bne.n	8042ae2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8042ade:	2301      	movs	r3, #1
 8042ae0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8042ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8042b14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042ae4:	681b      	ldr	r3, [r3, #0]
 8042ae6:	f023 020f 	bic.w	r2, r3, #15
 8042aea:	490a      	ldr	r1, [pc, #40]	@ (8042b14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042aec:	697b      	ldr	r3, [r7, #20]
 8042aee:	4313      	orrs	r3, r2
 8042af0:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8042af2:	4b08      	ldr	r3, [pc, #32]	@ (8042b14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8042af4:	681b      	ldr	r3, [r3, #0]
 8042af6:	f003 030f 	and.w	r3, r3, #15
 8042afa:	697a      	ldr	r2, [r7, #20]
 8042afc:	429a      	cmp	r2, r3
 8042afe:	d001      	beq.n	8042b04 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8042b00:	2301      	movs	r3, #1
 8042b02:	e000      	b.n	8042b06 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8042b04:	2300      	movs	r3, #0
}
 8042b06:	4618      	mov	r0, r3
 8042b08:	3718      	adds	r7, #24
 8042b0a:	46bd      	mov	sp, r7
 8042b0c:	bd80      	pop	{r7, pc}
 8042b0e:	bf00      	nop
 8042b10:	40021000 	.word	0x40021000
 8042b14:	40022000 	.word	0x40022000

08042b18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8042b18:	b480      	push	{r7}
 8042b1a:	b087      	sub	sp, #28
 8042b1c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8042b1e:	4b31      	ldr	r3, [pc, #196]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b20:	68db      	ldr	r3, [r3, #12]
 8042b22:	f003 0303 	and.w	r3, r3, #3
 8042b26:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8042b28:	4b2e      	ldr	r3, [pc, #184]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b2a:	68db      	ldr	r3, [r3, #12]
 8042b2c:	091b      	lsrs	r3, r3, #4
 8042b2e:	f003 030f 	and.w	r3, r3, #15
 8042b32:	3301      	adds	r3, #1
 8042b34:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8042b36:	68fb      	ldr	r3, [r7, #12]
 8042b38:	2b03      	cmp	r3, #3
 8042b3a:	d015      	beq.n	8042b68 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8042b3c:	68fb      	ldr	r3, [r7, #12]
 8042b3e:	2b03      	cmp	r3, #3
 8042b40:	d839      	bhi.n	8042bb6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8042b42:	68fb      	ldr	r3, [r7, #12]
 8042b44:	2b01      	cmp	r3, #1
 8042b46:	d01c      	beq.n	8042b82 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8042b48:	68fb      	ldr	r3, [r7, #12]
 8042b4a:	2b02      	cmp	r3, #2
 8042b4c:	d133      	bne.n	8042bb6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042b4e:	4a26      	ldr	r2, [pc, #152]	@ (8042be8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8042b50:	68bb      	ldr	r3, [r7, #8]
 8042b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b56:	4a23      	ldr	r2, [pc, #140]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b58:	68d2      	ldr	r2, [r2, #12]
 8042b5a:	0a12      	lsrs	r2, r2, #8
 8042b5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042b60:	fb02 f303 	mul.w	r3, r2, r3
 8042b64:	613b      	str	r3, [r7, #16]
      break;
 8042b66:	e029      	b.n	8042bbc <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042b68:	4a1f      	ldr	r2, [pc, #124]	@ (8042be8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8042b6a:	68bb      	ldr	r3, [r7, #8]
 8042b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8042b70:	4a1c      	ldr	r2, [pc, #112]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b72:	68d2      	ldr	r2, [r2, #12]
 8042b74:	0a12      	lsrs	r2, r2, #8
 8042b76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042b7a:	fb02 f303 	mul.w	r3, r2, r3
 8042b7e:	613b      	str	r3, [r7, #16]
      break;
 8042b80:	e01c      	b.n	8042bbc <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042b82:	4b18      	ldr	r3, [pc, #96]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b84:	681b      	ldr	r3, [r3, #0]
 8042b86:	f003 0308 	and.w	r3, r3, #8
 8042b8a:	2b00      	cmp	r3, #0
 8042b8c:	d107      	bne.n	8042b9e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8042b8e:	4b15      	ldr	r3, [pc, #84]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042b94:	0a1b      	lsrs	r3, r3, #8
 8042b96:	f003 030f 	and.w	r3, r3, #15
 8042b9a:	617b      	str	r3, [r7, #20]
 8042b9c:	e005      	b.n	8042baa <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8042b9e:	4b11      	ldr	r3, [pc, #68]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042ba0:	681b      	ldr	r3, [r3, #0]
 8042ba2:	091b      	lsrs	r3, r3, #4
 8042ba4:	f003 030f 	and.w	r3, r3, #15
 8042ba8:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8042baa:	4a10      	ldr	r2, [pc, #64]	@ (8042bec <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8042bac:	697b      	ldr	r3, [r7, #20]
 8042bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8042bb2:	613b      	str	r3, [r7, #16]
        break;
 8042bb4:	e002      	b.n	8042bbc <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8042bb6:	2300      	movs	r3, #0
 8042bb8:	613b      	str	r3, [r7, #16]
      break;
 8042bba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8042bbc:	4b09      	ldr	r3, [pc, #36]	@ (8042be4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042bbe:	68db      	ldr	r3, [r3, #12]
 8042bc0:	0e5b      	lsrs	r3, r3, #25
 8042bc2:	f003 0303 	and.w	r3, r3, #3
 8042bc6:	3301      	adds	r3, #1
 8042bc8:	005b      	lsls	r3, r3, #1
 8042bca:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8042bcc:	693a      	ldr	r2, [r7, #16]
 8042bce:	687b      	ldr	r3, [r7, #4]
 8042bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8042bd4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8042bd6:	683b      	ldr	r3, [r7, #0]
}
 8042bd8:	4618      	mov	r0, r3
 8042bda:	371c      	adds	r7, #28
 8042bdc:	46bd      	mov	sp, r7
 8042bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042be2:	4770      	bx	lr
 8042be4:	40021000 	.word	0x40021000
 8042be8:	00f42400 	.word	0x00f42400
 8042bec:	08049970 	.word	0x08049970

08042bf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8042bf0:	b580      	push	{r7, lr}
 8042bf2:	b088      	sub	sp, #32
 8042bf4:	af00      	add	r7, sp, #0
 8042bf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8042bf8:	2300      	movs	r3, #0
 8042bfa:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8042bfc:	2300      	movs	r3, #0
 8042bfe:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8042c00:	687b      	ldr	r3, [r7, #4]
 8042c02:	681b      	ldr	r3, [r3, #0]
 8042c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8042c08:	2b00      	cmp	r3, #0
 8042c0a:	d040      	beq.n	8042c8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8042c0c:	687b      	ldr	r3, [r7, #4]
 8042c0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8042c10:	2b80      	cmp	r3, #128	@ 0x80
 8042c12:	d02a      	beq.n	8042c6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042c14:	2b80      	cmp	r3, #128	@ 0x80
 8042c16:	d825      	bhi.n	8042c64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c18:	2b60      	cmp	r3, #96	@ 0x60
 8042c1a:	d026      	beq.n	8042c6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042c1c:	2b60      	cmp	r3, #96	@ 0x60
 8042c1e:	d821      	bhi.n	8042c64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c20:	2b40      	cmp	r3, #64	@ 0x40
 8042c22:	d006      	beq.n	8042c32 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8042c24:	2b40      	cmp	r3, #64	@ 0x40
 8042c26:	d81d      	bhi.n	8042c64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042c28:	2b00      	cmp	r3, #0
 8042c2a:	d009      	beq.n	8042c40 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8042c2c:	2b20      	cmp	r3, #32
 8042c2e:	d010      	beq.n	8042c52 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8042c30:	e018      	b.n	8042c64 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042c32:	4b8f      	ldr	r3, [pc, #572]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c34:	68db      	ldr	r3, [r3, #12]
 8042c36:	4a8e      	ldr	r2, [pc, #568]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042c3c:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c3e:	e015      	b.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042c40:	687b      	ldr	r3, [r7, #4]
 8042c42:	3304      	adds	r3, #4
 8042c44:	2100      	movs	r1, #0
 8042c46:	4618      	mov	r0, r3
 8042c48:	f000 fb56 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 8042c4c:	4603      	mov	r3, r0
 8042c4e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c50:	e00c      	b.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8042c52:	687b      	ldr	r3, [r7, #4]
 8042c54:	3320      	adds	r3, #32
 8042c56:	2100      	movs	r1, #0
 8042c58:	4618      	mov	r0, r3
 8042c5a:	f000 fc33 	bl	80434c4 <RCCEx_PLLSAI2_Config>
 8042c5e:	4603      	mov	r3, r0
 8042c60:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042c62:	e003      	b.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8042c64:	2301      	movs	r3, #1
 8042c66:	77fb      	strb	r3, [r7, #31]
        break;
 8042c68:	e000      	b.n	8042c6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8042c6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8042c6c:	7ffb      	ldrb	r3, [r7, #31]
 8042c6e:	2b00      	cmp	r3, #0
 8042c70:	d10b      	bne.n	8042c8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8042c72:	4b7f      	ldr	r3, [pc, #508]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042c78:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8042c7c:	687b      	ldr	r3, [r7, #4]
 8042c7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8042c80:	497b      	ldr	r1, [pc, #492]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042c82:	4313      	orrs	r3, r2
 8042c84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8042c88:	e001      	b.n	8042c8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042c8a:	7ffb      	ldrb	r3, [r7, #31]
 8042c8c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8042c8e:	687b      	ldr	r3, [r7, #4]
 8042c90:	681b      	ldr	r3, [r3, #0]
 8042c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8042c96:	2b00      	cmp	r3, #0
 8042c98:	d047      	beq.n	8042d2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8042c9a:	687b      	ldr	r3, [r7, #4]
 8042c9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042c9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042ca2:	d030      	beq.n	8042d06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042ca8:	d82a      	bhi.n	8042d00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042caa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042cae:	d02a      	beq.n	8042d06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042cb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042cb4:	d824      	bhi.n	8042d00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042cb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042cba:	d008      	beq.n	8042cce <HAL_RCCEx_PeriphCLKConfig+0xde>
 8042cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8042cc0:	d81e      	bhi.n	8042d00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8042cc2:	2b00      	cmp	r3, #0
 8042cc4:	d00a      	beq.n	8042cdc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8042cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8042cca:	d010      	beq.n	8042cee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8042ccc:	e018      	b.n	8042d00 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042cce:	4b68      	ldr	r3, [pc, #416]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042cd0:	68db      	ldr	r3, [r3, #12]
 8042cd2:	4a67      	ldr	r2, [pc, #412]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042cd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042cd8:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042cda:	e015      	b.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042cdc:	687b      	ldr	r3, [r7, #4]
 8042cde:	3304      	adds	r3, #4
 8042ce0:	2100      	movs	r1, #0
 8042ce2:	4618      	mov	r0, r3
 8042ce4:	f000 fb08 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 8042ce8:	4603      	mov	r3, r0
 8042cea:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042cec:	e00c      	b.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8042cee:	687b      	ldr	r3, [r7, #4]
 8042cf0:	3320      	adds	r3, #32
 8042cf2:	2100      	movs	r1, #0
 8042cf4:	4618      	mov	r0, r3
 8042cf6:	f000 fbe5 	bl	80434c4 <RCCEx_PLLSAI2_Config>
 8042cfa:	4603      	mov	r3, r0
 8042cfc:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8042cfe:	e003      	b.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8042d00:	2301      	movs	r3, #1
 8042d02:	77fb      	strb	r3, [r7, #31]
        break;
 8042d04:	e000      	b.n	8042d08 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8042d06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8042d08:	7ffb      	ldrb	r3, [r7, #31]
 8042d0a:	2b00      	cmp	r3, #0
 8042d0c:	d10b      	bne.n	8042d26 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8042d0e:	4b58      	ldr	r3, [pc, #352]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042d14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8042d18:	687b      	ldr	r3, [r7, #4]
 8042d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042d1c:	4954      	ldr	r1, [pc, #336]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d1e:	4313      	orrs	r3, r2
 8042d20:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8042d24:	e001      	b.n	8042d2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042d26:	7ffb      	ldrb	r3, [r7, #31]
 8042d28:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8042d2a:	687b      	ldr	r3, [r7, #4]
 8042d2c:	681b      	ldr	r3, [r3, #0]
 8042d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042d32:	2b00      	cmp	r3, #0
 8042d34:	f000 80ab 	beq.w	8042e8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8042d38:	2300      	movs	r3, #0
 8042d3a:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8042d3c:	4b4c      	ldr	r3, [pc, #304]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042d44:	2b00      	cmp	r3, #0
 8042d46:	d10d      	bne.n	8042d64 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8042d48:	4b49      	ldr	r3, [pc, #292]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d4c:	4a48      	ldr	r2, [pc, #288]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042d52:	6593      	str	r3, [r2, #88]	@ 0x58
 8042d54:	4b46      	ldr	r3, [pc, #280]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042d58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042d5c:	60fb      	str	r3, [r7, #12]
 8042d5e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8042d60:	2301      	movs	r3, #1
 8042d62:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8042d64:	4b43      	ldr	r3, [pc, #268]	@ (8042e74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d66:	681b      	ldr	r3, [r3, #0]
 8042d68:	4a42      	ldr	r2, [pc, #264]	@ (8042e74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8042d6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8042d70:	f7fe fa04 	bl	804117c <HAL_GetTick>
 8042d74:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042d76:	e00f      	b.n	8042d98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8042d78:	f7fe fa00 	bl	804117c <HAL_GetTick>
 8042d7c:	4602      	mov	r2, r0
 8042d7e:	693b      	ldr	r3, [r7, #16]
 8042d80:	1ad3      	subs	r3, r2, r3
 8042d82:	2b02      	cmp	r3, #2
 8042d84:	d908      	bls.n	8042d98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042d86:	4b3b      	ldr	r3, [pc, #236]	@ (8042e74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d88:	681b      	ldr	r3, [r3, #0]
 8042d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042d8e:	2b00      	cmp	r3, #0
 8042d90:	d109      	bne.n	8042da6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8042d92:	2303      	movs	r3, #3
 8042d94:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8042d96:	e006      	b.n	8042da6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8042d98:	4b36      	ldr	r3, [pc, #216]	@ (8042e74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8042d9a:	681b      	ldr	r3, [r3, #0]
 8042d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042da0:	2b00      	cmp	r3, #0
 8042da2:	d0e9      	beq.n	8042d78 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8042da4:	e000      	b.n	8042da8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8042da6:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8042da8:	7ffb      	ldrb	r3, [r7, #31]
 8042daa:	2b00      	cmp	r3, #0
 8042dac:	d164      	bne.n	8042e78 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8042dae:	4b30      	ldr	r3, [pc, #192]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042db4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8042db8:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8042dba:	69bb      	ldr	r3, [r7, #24]
 8042dbc:	2b00      	cmp	r3, #0
 8042dbe:	d01f      	beq.n	8042e00 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8042dc0:	687b      	ldr	r3, [r7, #4]
 8042dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dc6:	69ba      	ldr	r2, [r7, #24]
 8042dc8:	429a      	cmp	r2, r3
 8042dca:	d019      	beq.n	8042e00 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8042dcc:	4b28      	ldr	r3, [pc, #160]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8042dd6:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8042dd8:	4b25      	ldr	r3, [pc, #148]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042dda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dde:	4a24      	ldr	r2, [pc, #144]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8042de8:	4b21      	ldr	r3, [pc, #132]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042dee:	4a20      	ldr	r2, [pc, #128]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042df0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8042df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8042df8:	4a1d      	ldr	r2, [pc, #116]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042dfa:	69bb      	ldr	r3, [r7, #24]
 8042dfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8042e00:	69bb      	ldr	r3, [r7, #24]
 8042e02:	f003 0301 	and.w	r3, r3, #1
 8042e06:	2b00      	cmp	r3, #0
 8042e08:	d01f      	beq.n	8042e4a <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8042e0a:	f7fe f9b7 	bl	804117c <HAL_GetTick>
 8042e0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e10:	e012      	b.n	8042e38 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8042e12:	f7fe f9b3 	bl	804117c <HAL_GetTick>
 8042e16:	4602      	mov	r2, r0
 8042e18:	693b      	ldr	r3, [r7, #16]
 8042e1a:	1ad3      	subs	r3, r2, r3
 8042e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042e20:	4293      	cmp	r3, r2
 8042e22:	d909      	bls.n	8042e38 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e24:	4b12      	ldr	r3, [pc, #72]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e2a:	f003 0302 	and.w	r3, r3, #2
 8042e2e:	2b00      	cmp	r3, #0
 8042e30:	d10a      	bne.n	8042e48 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8042e32:	2303      	movs	r3, #3
 8042e34:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8042e36:	e007      	b.n	8042e48 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042e38:	4b0d      	ldr	r3, [pc, #52]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e3e:	f003 0302 	and.w	r3, r3, #2
 8042e42:	2b00      	cmp	r3, #0
 8042e44:	d0e5      	beq.n	8042e12 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8042e46:	e000      	b.n	8042e4a <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8042e48:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8042e4a:	7ffb      	ldrb	r3, [r7, #31]
 8042e4c:	2b00      	cmp	r3, #0
 8042e4e:	d10c      	bne.n	8042e6a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8042e50:	4b07      	ldr	r3, [pc, #28]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e56:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8042e5a:	687b      	ldr	r3, [r7, #4]
 8042e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042e60:	4903      	ldr	r1, [pc, #12]	@ (8042e70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042e62:	4313      	orrs	r3, r2
 8042e64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8042e68:	e008      	b.n	8042e7c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8042e6a:	7ffb      	ldrb	r3, [r7, #31]
 8042e6c:	77bb      	strb	r3, [r7, #30]
 8042e6e:	e005      	b.n	8042e7c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8042e70:	40021000 	.word	0x40021000
 8042e74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042e78:	7ffb      	ldrb	r3, [r7, #31]
 8042e7a:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8042e7c:	7dfb      	ldrb	r3, [r7, #23]
 8042e7e:	2b01      	cmp	r3, #1
 8042e80:	d105      	bne.n	8042e8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8042e82:	4b9c      	ldr	r3, [pc, #624]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042e86:	4a9b      	ldr	r2, [pc, #620]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042e88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042e8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8042e8e:	687b      	ldr	r3, [r7, #4]
 8042e90:	681b      	ldr	r3, [r3, #0]
 8042e92:	f003 0301 	and.w	r3, r3, #1
 8042e96:	2b00      	cmp	r3, #0
 8042e98:	d00a      	beq.n	8042eb0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8042e9a:	4b96      	ldr	r3, [pc, #600]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042ea0:	f023 0203 	bic.w	r2, r3, #3
 8042ea4:	687b      	ldr	r3, [r7, #4]
 8042ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8042ea8:	4992      	ldr	r1, [pc, #584]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042eaa:	4313      	orrs	r3, r2
 8042eac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8042eb0:	687b      	ldr	r3, [r7, #4]
 8042eb2:	681b      	ldr	r3, [r3, #0]
 8042eb4:	f003 0302 	and.w	r3, r3, #2
 8042eb8:	2b00      	cmp	r3, #0
 8042eba:	d00a      	beq.n	8042ed2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8042ebc:	4b8d      	ldr	r3, [pc, #564]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042ec2:	f023 020c 	bic.w	r2, r3, #12
 8042ec6:	687b      	ldr	r3, [r7, #4]
 8042ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8042eca:	498a      	ldr	r1, [pc, #552]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ecc:	4313      	orrs	r3, r2
 8042ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8042ed2:	687b      	ldr	r3, [r7, #4]
 8042ed4:	681b      	ldr	r3, [r3, #0]
 8042ed6:	f003 0304 	and.w	r3, r3, #4
 8042eda:	2b00      	cmp	r3, #0
 8042edc:	d00a      	beq.n	8042ef4 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8042ede:	4b85      	ldr	r3, [pc, #532]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042ee4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8042ee8:	687b      	ldr	r3, [r7, #4]
 8042eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8042eec:	4981      	ldr	r1, [pc, #516]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042eee:	4313      	orrs	r3, r2
 8042ef0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8042ef4:	687b      	ldr	r3, [r7, #4]
 8042ef6:	681b      	ldr	r3, [r3, #0]
 8042ef8:	f003 0308 	and.w	r3, r3, #8
 8042efc:	2b00      	cmp	r3, #0
 8042efe:	d00a      	beq.n	8042f16 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8042f00:	4b7c      	ldr	r3, [pc, #496]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8042f0a:	687b      	ldr	r3, [r7, #4]
 8042f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8042f0e:	4979      	ldr	r1, [pc, #484]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f10:	4313      	orrs	r3, r2
 8042f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8042f16:	687b      	ldr	r3, [r7, #4]
 8042f18:	681b      	ldr	r3, [r3, #0]
 8042f1a:	f003 0310 	and.w	r3, r3, #16
 8042f1e:	2b00      	cmp	r3, #0
 8042f20:	d00a      	beq.n	8042f38 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8042f22:	4b74      	ldr	r3, [pc, #464]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8042f2c:	687b      	ldr	r3, [r7, #4]
 8042f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8042f30:	4970      	ldr	r1, [pc, #448]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f32:	4313      	orrs	r3, r2
 8042f34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8042f38:	687b      	ldr	r3, [r7, #4]
 8042f3a:	681b      	ldr	r3, [r3, #0]
 8042f3c:	f003 0320 	and.w	r3, r3, #32
 8042f40:	2b00      	cmp	r3, #0
 8042f42:	d00a      	beq.n	8042f5a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8042f44:	4b6b      	ldr	r3, [pc, #428]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8042f4e:	687b      	ldr	r3, [r7, #4]
 8042f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8042f52:	4968      	ldr	r1, [pc, #416]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f54:	4313      	orrs	r3, r2
 8042f56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8042f5a:	687b      	ldr	r3, [r7, #4]
 8042f5c:	681b      	ldr	r3, [r3, #0]
 8042f5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8042f62:	2b00      	cmp	r3, #0
 8042f64:	d00a      	beq.n	8042f7c <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8042f66:	4b63      	ldr	r3, [pc, #396]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8042f70:	687b      	ldr	r3, [r7, #4]
 8042f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8042f74:	495f      	ldr	r1, [pc, #380]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f76:	4313      	orrs	r3, r2
 8042f78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8042f7c:	687b      	ldr	r3, [r7, #4]
 8042f7e:	681b      	ldr	r3, [r3, #0]
 8042f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042f84:	2b00      	cmp	r3, #0
 8042f86:	d00a      	beq.n	8042f9e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8042f88:	4b5a      	ldr	r3, [pc, #360]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042f8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8042f92:	687b      	ldr	r3, [r7, #4]
 8042f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8042f96:	4957      	ldr	r1, [pc, #348]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042f98:	4313      	orrs	r3, r2
 8042f9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8042f9e:	687b      	ldr	r3, [r7, #4]
 8042fa0:	681b      	ldr	r3, [r3, #0]
 8042fa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8042fa6:	2b00      	cmp	r3, #0
 8042fa8:	d00a      	beq.n	8042fc0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8042faa:	4b52      	ldr	r3, [pc, #328]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042fb0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8042fb4:	687b      	ldr	r3, [r7, #4]
 8042fb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8042fb8:	494e      	ldr	r1, [pc, #312]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fba:	4313      	orrs	r3, r2
 8042fbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8042fc0:	687b      	ldr	r3, [r7, #4]
 8042fc2:	681b      	ldr	r3, [r3, #0]
 8042fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042fc8:	2b00      	cmp	r3, #0
 8042fca:	d031      	beq.n	8043030 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8042fcc:	687b      	ldr	r3, [r7, #4]
 8042fce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8042fd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8042fd4:	d00e      	beq.n	8042ff4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8042fd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8042fda:	d814      	bhi.n	8043006 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8042fdc:	2b00      	cmp	r3, #0
 8042fde:	d015      	beq.n	804300c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8042fe0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8042fe4:	d10f      	bne.n	8043006 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042fe6:	4b43      	ldr	r3, [pc, #268]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fe8:	68db      	ldr	r3, [r3, #12]
 8042fea:	4a42      	ldr	r2, [pc, #264]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042fec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042ff0:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8042ff2:	e00c      	b.n	804300e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042ff4:	687b      	ldr	r3, [r7, #4]
 8042ff6:	3304      	adds	r3, #4
 8042ff8:	2100      	movs	r1, #0
 8042ffa:	4618      	mov	r0, r3
 8042ffc:	f000 f97c 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 8043000:	4603      	mov	r3, r0
 8043002:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8043004:	e003      	b.n	804300e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8043006:	2301      	movs	r3, #1
 8043008:	77fb      	strb	r3, [r7, #31]
        break;
 804300a:	e000      	b.n	804300e <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 804300c:	bf00      	nop
    }

    if (ret == HAL_OK)
 804300e:	7ffb      	ldrb	r3, [r7, #31]
 8043010:	2b00      	cmp	r3, #0
 8043012:	d10b      	bne.n	804302c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8043014:	4b37      	ldr	r3, [pc, #220]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804301a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 804301e:	687b      	ldr	r3, [r7, #4]
 8043020:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8043022:	4934      	ldr	r1, [pc, #208]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043024:	4313      	orrs	r3, r2
 8043026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 804302a:	e001      	b.n	8043030 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 804302c:	7ffb      	ldrb	r3, [r7, #31]
 804302e:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8043030:	687b      	ldr	r3, [r7, #4]
 8043032:	681b      	ldr	r3, [r3, #0]
 8043034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043038:	2b00      	cmp	r3, #0
 804303a:	d00a      	beq.n	8043052 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 804303c:	4b2d      	ldr	r3, [pc, #180]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043042:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8043046:	687b      	ldr	r3, [r7, #4]
 8043048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804304a:	492a      	ldr	r1, [pc, #168]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804304c:	4313      	orrs	r3, r2
 804304e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8043052:	687b      	ldr	r3, [r7, #4]
 8043054:	681b      	ldr	r3, [r3, #0]
 8043056:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 804305a:	2b00      	cmp	r3, #0
 804305c:	d00a      	beq.n	8043074 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 804305e:	4b25      	ldr	r3, [pc, #148]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043064:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8043068:	687b      	ldr	r3, [r7, #4]
 804306a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 804306c:	4921      	ldr	r1, [pc, #132]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804306e:	4313      	orrs	r3, r2
 8043070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8043074:	687b      	ldr	r3, [r7, #4]
 8043076:	681b      	ldr	r3, [r3, #0]
 8043078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 804307c:	2b00      	cmp	r3, #0
 804307e:	d00a      	beq.n	8043096 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8043080:	4b1c      	ldr	r3, [pc, #112]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043086:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 804308a:	687b      	ldr	r3, [r7, #4]
 804308c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 804308e:	4919      	ldr	r1, [pc, #100]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8043090:	4313      	orrs	r3, r2
 8043092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8043096:	687b      	ldr	r3, [r7, #4]
 8043098:	681b      	ldr	r3, [r3, #0]
 804309a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 804309e:	2b00      	cmp	r3, #0
 80430a0:	d00a      	beq.n	80430b8 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80430a2:	4b14      	ldr	r3, [pc, #80]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80430a8:	f023 0203 	bic.w	r2, r3, #3
 80430ac:	687b      	ldr	r3, [r7, #4]
 80430ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80430b0:	4910      	ldr	r1, [pc, #64]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430b2:	4313      	orrs	r3, r2
 80430b4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80430b8:	687b      	ldr	r3, [r7, #4]
 80430ba:	681b      	ldr	r3, [r3, #0]
 80430bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80430c0:	2b00      	cmp	r3, #0
 80430c2:	d02b      	beq.n	804311c <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80430c4:	4b0b      	ldr	r3, [pc, #44]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80430ca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80430ce:	687b      	ldr	r3, [r7, #4]
 80430d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80430d2:	4908      	ldr	r1, [pc, #32]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430d4:	4313      	orrs	r3, r2
 80430d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80430da:	687b      	ldr	r3, [r7, #4]
 80430dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80430de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80430e2:	d109      	bne.n	80430f8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80430e4:	4b03      	ldr	r3, [pc, #12]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430e6:	68db      	ldr	r3, [r3, #12]
 80430e8:	4a02      	ldr	r2, [pc, #8]	@ (80430f4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80430ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80430ee:	60d3      	str	r3, [r2, #12]
 80430f0:	e014      	b.n	804311c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80430f2:	bf00      	nop
 80430f4:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80430f8:	687b      	ldr	r3, [r7, #4]
 80430fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80430fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8043100:	d10c      	bne.n	804311c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8043102:	687b      	ldr	r3, [r7, #4]
 8043104:	3304      	adds	r3, #4
 8043106:	2101      	movs	r1, #1
 8043108:	4618      	mov	r0, r3
 804310a:	f000 f8f5 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 804310e:	4603      	mov	r3, r0
 8043110:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8043112:	7ffb      	ldrb	r3, [r7, #31]
 8043114:	2b00      	cmp	r3, #0
 8043116:	d001      	beq.n	804311c <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8043118:	7ffb      	ldrb	r3, [r7, #31]
 804311a:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 804311c:	687b      	ldr	r3, [r7, #4]
 804311e:	681b      	ldr	r3, [r3, #0]
 8043120:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8043124:	2b00      	cmp	r3, #0
 8043126:	d04a      	beq.n	80431be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8043128:	687b      	ldr	r3, [r7, #4]
 804312a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 804312c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8043130:	d108      	bne.n	8043144 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8043132:	4b70      	ldr	r3, [pc, #448]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043134:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043138:	4a6e      	ldr	r2, [pc, #440]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804313a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 804313e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8043142:	e012      	b.n	804316a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8043144:	4b6b      	ldr	r3, [pc, #428]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804314a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 804314e:	687b      	ldr	r3, [r7, #4]
 8043150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043152:	4968      	ldr	r1, [pc, #416]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043154:	4313      	orrs	r3, r2
 8043156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 804315a:	4b66      	ldr	r3, [pc, #408]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804315c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043160:	4a64      	ldr	r2, [pc, #400]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043162:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8043166:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 804316a:	687b      	ldr	r3, [r7, #4]
 804316c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 804316e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8043172:	d10d      	bne.n	8043190 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8043174:	687b      	ldr	r3, [r7, #4]
 8043176:	3304      	adds	r3, #4
 8043178:	2101      	movs	r1, #1
 804317a:	4618      	mov	r0, r3
 804317c:	f000 f8bc 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 8043180:	4603      	mov	r3, r0
 8043182:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8043184:	7ffb      	ldrb	r3, [r7, #31]
 8043186:	2b00      	cmp	r3, #0
 8043188:	d019      	beq.n	80431be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 804318a:	7ffb      	ldrb	r3, [r7, #31]
 804318c:	77bb      	strb	r3, [r7, #30]
 804318e:	e016      	b.n	80431be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8043190:	687b      	ldr	r3, [r7, #4]
 8043192:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043194:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8043198:	d106      	bne.n	80431a8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 804319a:	4b56      	ldr	r3, [pc, #344]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804319c:	68db      	ldr	r3, [r3, #12]
 804319e:	4a55      	ldr	r2, [pc, #340]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80431a4:	60d3      	str	r3, [r2, #12]
 80431a6:	e00a      	b.n	80431be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 80431a8:	687b      	ldr	r3, [r7, #4]
 80431aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80431ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80431b0:	d105      	bne.n	80431be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80431b2:	4b50      	ldr	r3, [pc, #320]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431b4:	68db      	ldr	r3, [r3, #12]
 80431b6:	4a4f      	ldr	r2, [pc, #316]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80431bc:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80431be:	687b      	ldr	r3, [r7, #4]
 80431c0:	681b      	ldr	r3, [r3, #0]
 80431c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80431c6:	2b00      	cmp	r3, #0
 80431c8:	d028      	beq.n	804321c <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80431ca:	4b4a      	ldr	r3, [pc, #296]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80431d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80431d4:	687b      	ldr	r3, [r7, #4]
 80431d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80431d8:	4946      	ldr	r1, [pc, #280]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431da:	4313      	orrs	r3, r2
 80431dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80431e0:	687b      	ldr	r3, [r7, #4]
 80431e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80431e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80431e8:	d106      	bne.n	80431f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80431ea:	4b42      	ldr	r3, [pc, #264]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431ec:	68db      	ldr	r3, [r3, #12]
 80431ee:	4a41      	ldr	r2, [pc, #260]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80431f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80431f4:	60d3      	str	r3, [r2, #12]
 80431f6:	e011      	b.n	804321c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80431f8:	687b      	ldr	r3, [r7, #4]
 80431fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80431fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8043200:	d10c      	bne.n	804321c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8043202:	687b      	ldr	r3, [r7, #4]
 8043204:	3304      	adds	r3, #4
 8043206:	2101      	movs	r1, #1
 8043208:	4618      	mov	r0, r3
 804320a:	f000 f875 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 804320e:	4603      	mov	r3, r0
 8043210:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8043212:	7ffb      	ldrb	r3, [r7, #31]
 8043214:	2b00      	cmp	r3, #0
 8043216:	d001      	beq.n	804321c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8043218:	7ffb      	ldrb	r3, [r7, #31]
 804321a:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 804321c:	687b      	ldr	r3, [r7, #4]
 804321e:	681b      	ldr	r3, [r3, #0]
 8043220:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8043224:	2b00      	cmp	r3, #0
 8043226:	d01e      	beq.n	8043266 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8043228:	4b32      	ldr	r3, [pc, #200]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804322a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804322e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8043232:	687b      	ldr	r3, [r7, #4]
 8043234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043238:	492e      	ldr	r1, [pc, #184]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 804323a:	4313      	orrs	r3, r2
 804323c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8043240:	687b      	ldr	r3, [r7, #4]
 8043242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043246:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 804324a:	d10c      	bne.n	8043266 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 804324c:	687b      	ldr	r3, [r7, #4]
 804324e:	3304      	adds	r3, #4
 8043250:	2102      	movs	r1, #2
 8043252:	4618      	mov	r0, r3
 8043254:	f000 f850 	bl	80432f8 <RCCEx_PLLSAI1_Config>
 8043258:	4603      	mov	r3, r0
 804325a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 804325c:	7ffb      	ldrb	r3, [r7, #31]
 804325e:	2b00      	cmp	r3, #0
 8043260:	d001      	beq.n	8043266 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8043262:	7ffb      	ldrb	r3, [r7, #31]
 8043264:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8043266:	687b      	ldr	r3, [r7, #4]
 8043268:	681b      	ldr	r3, [r3, #0]
 804326a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 804326e:	2b00      	cmp	r3, #0
 8043270:	d00b      	beq.n	804328a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8043272:	4b20      	ldr	r3, [pc, #128]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043274:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8043278:	f023 0204 	bic.w	r2, r3, #4
 804327c:	687b      	ldr	r3, [r7, #4]
 804327e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8043282:	491c      	ldr	r1, [pc, #112]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043284:	4313      	orrs	r3, r2
 8043286:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 804328a:	687b      	ldr	r3, [r7, #4]
 804328c:	681b      	ldr	r3, [r3, #0]
 804328e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8043292:	2b00      	cmp	r3, #0
 8043294:	d00b      	beq.n	80432ae <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8043296:	4b17      	ldr	r3, [pc, #92]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8043298:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 804329c:	f023 0218 	bic.w	r2, r3, #24
 80432a0:	687b      	ldr	r3, [r7, #4]
 80432a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80432a6:	4913      	ldr	r1, [pc, #76]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432a8:	4313      	orrs	r3, r2
 80432aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80432ae:	687b      	ldr	r3, [r7, #4]
 80432b0:	681b      	ldr	r3, [r3, #0]
 80432b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80432b6:	2b00      	cmp	r3, #0
 80432b8:	d017      	beq.n	80432ea <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80432ba:	4b0e      	ldr	r3, [pc, #56]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80432c0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80432c4:	687b      	ldr	r3, [r7, #4]
 80432c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80432ca:	490a      	ldr	r1, [pc, #40]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432cc:	4313      	orrs	r3, r2
 80432ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80432d2:	687b      	ldr	r3, [r7, #4]
 80432d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80432d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80432dc:	d105      	bne.n	80432ea <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80432de:	4b05      	ldr	r3, [pc, #20]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432e0:	68db      	ldr	r3, [r3, #12]
 80432e2:	4a04      	ldr	r2, [pc, #16]	@ (80432f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80432e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80432e8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80432ea:	7fbb      	ldrb	r3, [r7, #30]
}
 80432ec:	4618      	mov	r0, r3
 80432ee:	3720      	adds	r7, #32
 80432f0:	46bd      	mov	sp, r7
 80432f2:	bd80      	pop	{r7, pc}
 80432f4:	40021000 	.word	0x40021000

080432f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 80432f8:	b580      	push	{r7, lr}
 80432fa:	b084      	sub	sp, #16
 80432fc:	af00      	add	r7, sp, #0
 80432fe:	6078      	str	r0, [r7, #4]
 8043300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8043302:	2300      	movs	r3, #0
 8043304:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8043306:	687b      	ldr	r3, [r7, #4]
 8043308:	681b      	ldr	r3, [r3, #0]
 804330a:	2b03      	cmp	r3, #3
 804330c:	d018      	beq.n	8043340 <RCCEx_PLLSAI1_Config+0x48>
 804330e:	2b03      	cmp	r3, #3
 8043310:	d81f      	bhi.n	8043352 <RCCEx_PLLSAI1_Config+0x5a>
 8043312:	2b01      	cmp	r3, #1
 8043314:	d002      	beq.n	804331c <RCCEx_PLLSAI1_Config+0x24>
 8043316:	2b02      	cmp	r3, #2
 8043318:	d009      	beq.n	804332e <RCCEx_PLLSAI1_Config+0x36>
 804331a:	e01a      	b.n	8043352 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 804331c:	4b65      	ldr	r3, [pc, #404]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804331e:	681b      	ldr	r3, [r3, #0]
 8043320:	f003 0302 	and.w	r3, r3, #2
 8043324:	2b00      	cmp	r3, #0
 8043326:	d117      	bne.n	8043358 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8043328:	2301      	movs	r3, #1
 804332a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 804332c:	e014      	b.n	8043358 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 804332e:	4b61      	ldr	r3, [pc, #388]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043330:	681b      	ldr	r3, [r3, #0]
 8043332:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8043336:	2b00      	cmp	r3, #0
 8043338:	d110      	bne.n	804335c <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 804333a:	2301      	movs	r3, #1
 804333c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 804333e:	e00d      	b.n	804335c <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8043340:	4b5c      	ldr	r3, [pc, #368]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043342:	681b      	ldr	r3, [r3, #0]
 8043344:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8043348:	2b00      	cmp	r3, #0
 804334a:	d109      	bne.n	8043360 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 804334c:	2301      	movs	r3, #1
 804334e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8043350:	e006      	b.n	8043360 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8043352:	2301      	movs	r3, #1
 8043354:	73fb      	strb	r3, [r7, #15]
      break;
 8043356:	e004      	b.n	8043362 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8043358:	bf00      	nop
 804335a:	e002      	b.n	8043362 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 804335c:	bf00      	nop
 804335e:	e000      	b.n	8043362 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8043360:	bf00      	nop
  }

  if (status == HAL_OK)
 8043362:	7bfb      	ldrb	r3, [r7, #15]
 8043364:	2b00      	cmp	r3, #0
 8043366:	f040 809f 	bne.w	80434a8 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 804336a:	4b52      	ldr	r3, [pc, #328]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804336c:	681b      	ldr	r3, [r3, #0]
 804336e:	4a51      	ldr	r2, [pc, #324]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043370:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8043374:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8043376:	f7fd ff01 	bl	804117c <HAL_GetTick>
 804337a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 804337c:	e00f      	b.n	804339e <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 804337e:	f7fd fefd 	bl	804117c <HAL_GetTick>
 8043382:	4602      	mov	r2, r0
 8043384:	68bb      	ldr	r3, [r7, #8]
 8043386:	1ad3      	subs	r3, r2, r3
 8043388:	2b02      	cmp	r3, #2
 804338a:	d908      	bls.n	804339e <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 804338c:	4b49      	ldr	r3, [pc, #292]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804338e:	681b      	ldr	r3, [r3, #0]
 8043390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8043394:	2b00      	cmp	r3, #0
 8043396:	d009      	beq.n	80433ac <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8043398:	2303      	movs	r3, #3
 804339a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 804339c:	e006      	b.n	80433ac <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 804339e:	4b45      	ldr	r3, [pc, #276]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80433a0:	681b      	ldr	r3, [r3, #0]
 80433a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80433a6:	2b00      	cmp	r3, #0
 80433a8:	d1e9      	bne.n	804337e <RCCEx_PLLSAI1_Config+0x86>
 80433aa:	e000      	b.n	80433ae <RCCEx_PLLSAI1_Config+0xb6>
        break;
 80433ac:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80433ae:	7bfb      	ldrb	r3, [r7, #15]
 80433b0:	2b00      	cmp	r3, #0
 80433b2:	d179      	bne.n	80434a8 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80433b4:	683b      	ldr	r3, [r7, #0]
 80433b6:	2b00      	cmp	r3, #0
 80433b8:	d116      	bne.n	80433e8 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80433ba:	4b3e      	ldr	r3, [pc, #248]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80433bc:	691a      	ldr	r2, [r3, #16]
 80433be:	4b3e      	ldr	r3, [pc, #248]	@ (80434b8 <RCCEx_PLLSAI1_Config+0x1c0>)
 80433c0:	4013      	ands	r3, r2
 80433c2:	687a      	ldr	r2, [r7, #4]
 80433c4:	6892      	ldr	r2, [r2, #8]
 80433c6:	0211      	lsls	r1, r2, #8
 80433c8:	687a      	ldr	r2, [r7, #4]
 80433ca:	68d2      	ldr	r2, [r2, #12]
 80433cc:	06d2      	lsls	r2, r2, #27
 80433ce:	4311      	orrs	r1, r2
 80433d0:	687a      	ldr	r2, [r7, #4]
 80433d2:	6852      	ldr	r2, [r2, #4]
 80433d4:	3a01      	subs	r2, #1
 80433d6:	0112      	lsls	r2, r2, #4
 80433d8:	4311      	orrs	r1, r2
 80433da:	687a      	ldr	r2, [r7, #4]
 80433dc:	6812      	ldr	r2, [r2, #0]
 80433de:	430a      	orrs	r2, r1
 80433e0:	4934      	ldr	r1, [pc, #208]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80433e2:	4313      	orrs	r3, r2
 80433e4:	610b      	str	r3, [r1, #16]
 80433e6:	e033      	b.n	8043450 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80433e8:	683b      	ldr	r3, [r7, #0]
 80433ea:	2b01      	cmp	r3, #1
 80433ec:	d118      	bne.n	8043420 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80433ee:	4b31      	ldr	r3, [pc, #196]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80433f0:	691a      	ldr	r2, [r3, #16]
 80433f2:	4b32      	ldr	r3, [pc, #200]	@ (80434bc <RCCEx_PLLSAI1_Config+0x1c4>)
 80433f4:	4013      	ands	r3, r2
 80433f6:	687a      	ldr	r2, [r7, #4]
 80433f8:	6892      	ldr	r2, [r2, #8]
 80433fa:	0211      	lsls	r1, r2, #8
 80433fc:	687a      	ldr	r2, [r7, #4]
 80433fe:	6912      	ldr	r2, [r2, #16]
 8043400:	0852      	lsrs	r2, r2, #1
 8043402:	3a01      	subs	r2, #1
 8043404:	0552      	lsls	r2, r2, #21
 8043406:	4311      	orrs	r1, r2
 8043408:	687a      	ldr	r2, [r7, #4]
 804340a:	6852      	ldr	r2, [r2, #4]
 804340c:	3a01      	subs	r2, #1
 804340e:	0112      	lsls	r2, r2, #4
 8043410:	4311      	orrs	r1, r2
 8043412:	687a      	ldr	r2, [r7, #4]
 8043414:	6812      	ldr	r2, [r2, #0]
 8043416:	430a      	orrs	r2, r1
 8043418:	4926      	ldr	r1, [pc, #152]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804341a:	4313      	orrs	r3, r2
 804341c:	610b      	str	r3, [r1, #16]
 804341e:	e017      	b.n	8043450 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8043420:	4b24      	ldr	r3, [pc, #144]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043422:	691a      	ldr	r2, [r3, #16]
 8043424:	4b26      	ldr	r3, [pc, #152]	@ (80434c0 <RCCEx_PLLSAI1_Config+0x1c8>)
 8043426:	4013      	ands	r3, r2
 8043428:	687a      	ldr	r2, [r7, #4]
 804342a:	6892      	ldr	r2, [r2, #8]
 804342c:	0211      	lsls	r1, r2, #8
 804342e:	687a      	ldr	r2, [r7, #4]
 8043430:	6952      	ldr	r2, [r2, #20]
 8043432:	0852      	lsrs	r2, r2, #1
 8043434:	3a01      	subs	r2, #1
 8043436:	0652      	lsls	r2, r2, #25
 8043438:	4311      	orrs	r1, r2
 804343a:	687a      	ldr	r2, [r7, #4]
 804343c:	6852      	ldr	r2, [r2, #4]
 804343e:	3a01      	subs	r2, #1
 8043440:	0112      	lsls	r2, r2, #4
 8043442:	4311      	orrs	r1, r2
 8043444:	687a      	ldr	r2, [r7, #4]
 8043446:	6812      	ldr	r2, [r2, #0]
 8043448:	430a      	orrs	r2, r1
 804344a:	491a      	ldr	r1, [pc, #104]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804344c:	4313      	orrs	r3, r2
 804344e:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8043450:	4b18      	ldr	r3, [pc, #96]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043452:	681b      	ldr	r3, [r3, #0]
 8043454:	4a17      	ldr	r2, [pc, #92]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043456:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 804345a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 804345c:	f7fd fe8e 	bl	804117c <HAL_GetTick>
 8043460:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8043462:	e00f      	b.n	8043484 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8043464:	f7fd fe8a 	bl	804117c <HAL_GetTick>
 8043468:	4602      	mov	r2, r0
 804346a:	68bb      	ldr	r3, [r7, #8]
 804346c:	1ad3      	subs	r3, r2, r3
 804346e:	2b02      	cmp	r3, #2
 8043470:	d908      	bls.n	8043484 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8043472:	4b10      	ldr	r3, [pc, #64]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043474:	681b      	ldr	r3, [r3, #0]
 8043476:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 804347a:	2b00      	cmp	r3, #0
 804347c:	d109      	bne.n	8043492 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 804347e:	2303      	movs	r3, #3
 8043480:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8043482:	e006      	b.n	8043492 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8043484:	4b0b      	ldr	r3, [pc, #44]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8043486:	681b      	ldr	r3, [r3, #0]
 8043488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 804348c:	2b00      	cmp	r3, #0
 804348e:	d0e9      	beq.n	8043464 <RCCEx_PLLSAI1_Config+0x16c>
 8043490:	e000      	b.n	8043494 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8043492:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8043494:	7bfb      	ldrb	r3, [r7, #15]
 8043496:	2b00      	cmp	r3, #0
 8043498:	d106      	bne.n	80434a8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 804349a:	4b06      	ldr	r3, [pc, #24]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 804349c:	691a      	ldr	r2, [r3, #16]
 804349e:	687b      	ldr	r3, [r7, #4]
 80434a0:	699b      	ldr	r3, [r3, #24]
 80434a2:	4904      	ldr	r1, [pc, #16]	@ (80434b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80434a4:	4313      	orrs	r3, r2
 80434a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80434a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80434aa:	4618      	mov	r0, r3
 80434ac:	3710      	adds	r7, #16
 80434ae:	46bd      	mov	sp, r7
 80434b0:	bd80      	pop	{r7, pc}
 80434b2:	bf00      	nop
 80434b4:	40021000 	.word	0x40021000
 80434b8:	07ff800c 	.word	0x07ff800c
 80434bc:	ff9f800c 	.word	0xff9f800c
 80434c0:	f9ff800c 	.word	0xf9ff800c

080434c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80434c4:	b580      	push	{r7, lr}
 80434c6:	b084      	sub	sp, #16
 80434c8:	af00      	add	r7, sp, #0
 80434ca:	6078      	str	r0, [r7, #4]
 80434cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80434ce:	2300      	movs	r3, #0
 80434d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80434d2:	687b      	ldr	r3, [r7, #4]
 80434d4:	681b      	ldr	r3, [r3, #0]
 80434d6:	2b03      	cmp	r3, #3
 80434d8:	d018      	beq.n	804350c <RCCEx_PLLSAI2_Config+0x48>
 80434da:	2b03      	cmp	r3, #3
 80434dc:	d81f      	bhi.n	804351e <RCCEx_PLLSAI2_Config+0x5a>
 80434de:	2b01      	cmp	r3, #1
 80434e0:	d002      	beq.n	80434e8 <RCCEx_PLLSAI2_Config+0x24>
 80434e2:	2b02      	cmp	r3, #2
 80434e4:	d009      	beq.n	80434fa <RCCEx_PLLSAI2_Config+0x36>
 80434e6:	e01a      	b.n	804351e <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80434e8:	4b4a      	ldr	r3, [pc, #296]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80434ea:	681b      	ldr	r3, [r3, #0]
 80434ec:	f003 0302 	and.w	r3, r3, #2
 80434f0:	2b00      	cmp	r3, #0
 80434f2:	d117      	bne.n	8043524 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80434f4:	2301      	movs	r3, #1
 80434f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80434f8:	e014      	b.n	8043524 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80434fa:	4b46      	ldr	r3, [pc, #280]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80434fc:	681b      	ldr	r3, [r3, #0]
 80434fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8043502:	2b00      	cmp	r3, #0
 8043504:	d110      	bne.n	8043528 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8043506:	2301      	movs	r3, #1
 8043508:	73fb      	strb	r3, [r7, #15]
      }
      break;
 804350a:	e00d      	b.n	8043528 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 804350c:	4b41      	ldr	r3, [pc, #260]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 804350e:	681b      	ldr	r3, [r3, #0]
 8043510:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8043514:	2b00      	cmp	r3, #0
 8043516:	d109      	bne.n	804352c <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8043518:	2301      	movs	r3, #1
 804351a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 804351c:	e006      	b.n	804352c <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 804351e:	2301      	movs	r3, #1
 8043520:	73fb      	strb	r3, [r7, #15]
      break;
 8043522:	e004      	b.n	804352e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8043524:	bf00      	nop
 8043526:	e002      	b.n	804352e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8043528:	bf00      	nop
 804352a:	e000      	b.n	804352e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 804352c:	bf00      	nop
  }

  if (status == HAL_OK)
 804352e:	7bfb      	ldrb	r3, [r7, #15]
 8043530:	2b00      	cmp	r3, #0
 8043532:	d169      	bne.n	8043608 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8043534:	4b37      	ldr	r3, [pc, #220]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 8043536:	681b      	ldr	r3, [r3, #0]
 8043538:	4a36      	ldr	r2, [pc, #216]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 804353a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 804353e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8043540:	f7fd fe1c 	bl	804117c <HAL_GetTick>
 8043544:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8043546:	e00f      	b.n	8043568 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8043548:	f7fd fe18 	bl	804117c <HAL_GetTick>
 804354c:	4602      	mov	r2, r0
 804354e:	68bb      	ldr	r3, [r7, #8]
 8043550:	1ad3      	subs	r3, r2, r3
 8043552:	2b02      	cmp	r3, #2
 8043554:	d908      	bls.n	8043568 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8043556:	4b2f      	ldr	r3, [pc, #188]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 8043558:	681b      	ldr	r3, [r3, #0]
 804355a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 804355e:	2b00      	cmp	r3, #0
 8043560:	d009      	beq.n	8043576 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8043562:	2303      	movs	r3, #3
 8043564:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8043566:	e006      	b.n	8043576 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8043568:	4b2a      	ldr	r3, [pc, #168]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 804356a:	681b      	ldr	r3, [r3, #0]
 804356c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8043570:	2b00      	cmp	r3, #0
 8043572:	d1e9      	bne.n	8043548 <RCCEx_PLLSAI2_Config+0x84>
 8043574:	e000      	b.n	8043578 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8043576:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8043578:	7bfb      	ldrb	r3, [r7, #15]
 804357a:	2b00      	cmp	r3, #0
 804357c:	d144      	bne.n	8043608 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 804357e:	683b      	ldr	r3, [r7, #0]
 8043580:	2b00      	cmp	r3, #0
 8043582:	d115      	bne.n	80435b0 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8043584:	4b23      	ldr	r3, [pc, #140]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 8043586:	695a      	ldr	r2, [r3, #20]
 8043588:	4b23      	ldr	r3, [pc, #140]	@ (8043618 <RCCEx_PLLSAI2_Config+0x154>)
 804358a:	4013      	ands	r3, r2
 804358c:	687a      	ldr	r2, [r7, #4]
 804358e:	6892      	ldr	r2, [r2, #8]
 8043590:	0211      	lsls	r1, r2, #8
 8043592:	687a      	ldr	r2, [r7, #4]
 8043594:	68d2      	ldr	r2, [r2, #12]
 8043596:	06d2      	lsls	r2, r2, #27
 8043598:	4311      	orrs	r1, r2
 804359a:	687a      	ldr	r2, [r7, #4]
 804359c:	6852      	ldr	r2, [r2, #4]
 804359e:	3a01      	subs	r2, #1
 80435a0:	0112      	lsls	r2, r2, #4
 80435a2:	4311      	orrs	r1, r2
 80435a4:	687a      	ldr	r2, [r7, #4]
 80435a6:	6812      	ldr	r2, [r2, #0]
 80435a8:	430a      	orrs	r2, r1
 80435aa:	491a      	ldr	r1, [pc, #104]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435ac:	4313      	orrs	r3, r2
 80435ae:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80435b0:	4b18      	ldr	r3, [pc, #96]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435b2:	681b      	ldr	r3, [r3, #0]
 80435b4:	4a17      	ldr	r2, [pc, #92]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80435ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80435bc:	f7fd fdde 	bl	804117c <HAL_GetTick>
 80435c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435c2:	e00f      	b.n	80435e4 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80435c4:	f7fd fdda 	bl	804117c <HAL_GetTick>
 80435c8:	4602      	mov	r2, r0
 80435ca:	68bb      	ldr	r3, [r7, #8]
 80435cc:	1ad3      	subs	r3, r2, r3
 80435ce:	2b02      	cmp	r3, #2
 80435d0:	d908      	bls.n	80435e4 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435d2:	4b10      	ldr	r3, [pc, #64]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435d4:	681b      	ldr	r3, [r3, #0]
 80435d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80435da:	2b00      	cmp	r3, #0
 80435dc:	d109      	bne.n	80435f2 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 80435de:	2303      	movs	r3, #3
 80435e0:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80435e2:	e006      	b.n	80435f2 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80435e4:	4b0b      	ldr	r3, [pc, #44]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435e6:	681b      	ldr	r3, [r3, #0]
 80435e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80435ec:	2b00      	cmp	r3, #0
 80435ee:	d0e9      	beq.n	80435c4 <RCCEx_PLLSAI2_Config+0x100>
 80435f0:	e000      	b.n	80435f4 <RCCEx_PLLSAI2_Config+0x130>
          break;
 80435f2:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80435f4:	7bfb      	ldrb	r3, [r7, #15]
 80435f6:	2b00      	cmp	r3, #0
 80435f8:	d106      	bne.n	8043608 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80435fa:	4b06      	ldr	r3, [pc, #24]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 80435fc:	695a      	ldr	r2, [r3, #20]
 80435fe:	687b      	ldr	r3, [r7, #4]
 8043600:	691b      	ldr	r3, [r3, #16]
 8043602:	4904      	ldr	r1, [pc, #16]	@ (8043614 <RCCEx_PLLSAI2_Config+0x150>)
 8043604:	4313      	orrs	r3, r2
 8043606:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8043608:	7bfb      	ldrb	r3, [r7, #15]
}
 804360a:	4618      	mov	r0, r3
 804360c:	3710      	adds	r7, #16
 804360e:	46bd      	mov	sp, r7
 8043610:	bd80      	pop	{r7, pc}
 8043612:	bf00      	nop
 8043614:	40021000 	.word	0x40021000
 8043618:	07ff800c 	.word	0x07ff800c

0804361c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 804361c:	b580      	push	{r7, lr}
 804361e:	b082      	sub	sp, #8
 8043620:	af00      	add	r7, sp, #0
 8043622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8043624:	687b      	ldr	r3, [r7, #4]
 8043626:	2b00      	cmp	r3, #0
 8043628:	d101      	bne.n	804362e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 804362a:	2301      	movs	r3, #1
 804362c:	e049      	b.n	80436c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 804362e:	687b      	ldr	r3, [r7, #4]
 8043630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8043634:	b2db      	uxtb	r3, r3
 8043636:	2b00      	cmp	r3, #0
 8043638:	d106      	bne.n	8043648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 804363a:	687b      	ldr	r3, [r7, #4]
 804363c:	2200      	movs	r2, #0
 804363e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8043642:	6878      	ldr	r0, [r7, #4]
 8043644:	f7fd fc04 	bl	8040e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8043648:	687b      	ldr	r3, [r7, #4]
 804364a:	2202      	movs	r2, #2
 804364c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8043650:	687b      	ldr	r3, [r7, #4]
 8043652:	681a      	ldr	r2, [r3, #0]
 8043654:	687b      	ldr	r3, [r7, #4]
 8043656:	3304      	adds	r3, #4
 8043658:	4619      	mov	r1, r3
 804365a:	4610      	mov	r0, r2
 804365c:	f000 fb06 	bl	8043c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8043660:	687b      	ldr	r3, [r7, #4]
 8043662:	2201      	movs	r2, #1
 8043664:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8043668:	687b      	ldr	r3, [r7, #4]
 804366a:	2201      	movs	r2, #1
 804366c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8043670:	687b      	ldr	r3, [r7, #4]
 8043672:	2201      	movs	r2, #1
 8043674:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8043678:	687b      	ldr	r3, [r7, #4]
 804367a:	2201      	movs	r2, #1
 804367c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8043680:	687b      	ldr	r3, [r7, #4]
 8043682:	2201      	movs	r2, #1
 8043684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8043688:	687b      	ldr	r3, [r7, #4]
 804368a:	2201      	movs	r2, #1
 804368c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8043690:	687b      	ldr	r3, [r7, #4]
 8043692:	2201      	movs	r2, #1
 8043694:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8043698:	687b      	ldr	r3, [r7, #4]
 804369a:	2201      	movs	r2, #1
 804369c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80436a0:	687b      	ldr	r3, [r7, #4]
 80436a2:	2201      	movs	r2, #1
 80436a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80436a8:	687b      	ldr	r3, [r7, #4]
 80436aa:	2201      	movs	r2, #1
 80436ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80436b0:	687b      	ldr	r3, [r7, #4]
 80436b2:	2201      	movs	r2, #1
 80436b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80436b8:	687b      	ldr	r3, [r7, #4]
 80436ba:	2201      	movs	r2, #1
 80436bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80436c0:	2300      	movs	r3, #0
}
 80436c2:	4618      	mov	r0, r3
 80436c4:	3708      	adds	r7, #8
 80436c6:	46bd      	mov	sp, r7
 80436c8:	bd80      	pop	{r7, pc}
	...

080436cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80436cc:	b480      	push	{r7}
 80436ce:	b085      	sub	sp, #20
 80436d0:	af00      	add	r7, sp, #0
 80436d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80436d4:	687b      	ldr	r3, [r7, #4]
 80436d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80436da:	b2db      	uxtb	r3, r3
 80436dc:	2b01      	cmp	r3, #1
 80436de:	d001      	beq.n	80436e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80436e0:	2301      	movs	r3, #1
 80436e2:	e047      	b.n	8043774 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80436e4:	687b      	ldr	r3, [r7, #4]
 80436e6:	2202      	movs	r2, #2
 80436e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80436ec:	687b      	ldr	r3, [r7, #4]
 80436ee:	681b      	ldr	r3, [r3, #0]
 80436f0:	4a23      	ldr	r2, [pc, #140]	@ (8043780 <HAL_TIM_Base_Start+0xb4>)
 80436f2:	4293      	cmp	r3, r2
 80436f4:	d01d      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 80436f6:	687b      	ldr	r3, [r7, #4]
 80436f8:	681b      	ldr	r3, [r3, #0]
 80436fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80436fe:	d018      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 8043700:	687b      	ldr	r3, [r7, #4]
 8043702:	681b      	ldr	r3, [r3, #0]
 8043704:	4a1f      	ldr	r2, [pc, #124]	@ (8043784 <HAL_TIM_Base_Start+0xb8>)
 8043706:	4293      	cmp	r3, r2
 8043708:	d013      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 804370a:	687b      	ldr	r3, [r7, #4]
 804370c:	681b      	ldr	r3, [r3, #0]
 804370e:	4a1e      	ldr	r2, [pc, #120]	@ (8043788 <HAL_TIM_Base_Start+0xbc>)
 8043710:	4293      	cmp	r3, r2
 8043712:	d00e      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 8043714:	687b      	ldr	r3, [r7, #4]
 8043716:	681b      	ldr	r3, [r3, #0]
 8043718:	4a1c      	ldr	r2, [pc, #112]	@ (804378c <HAL_TIM_Base_Start+0xc0>)
 804371a:	4293      	cmp	r3, r2
 804371c:	d009      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 804371e:	687b      	ldr	r3, [r7, #4]
 8043720:	681b      	ldr	r3, [r3, #0]
 8043722:	4a1b      	ldr	r2, [pc, #108]	@ (8043790 <HAL_TIM_Base_Start+0xc4>)
 8043724:	4293      	cmp	r3, r2
 8043726:	d004      	beq.n	8043732 <HAL_TIM_Base_Start+0x66>
 8043728:	687b      	ldr	r3, [r7, #4]
 804372a:	681b      	ldr	r3, [r3, #0]
 804372c:	4a19      	ldr	r2, [pc, #100]	@ (8043794 <HAL_TIM_Base_Start+0xc8>)
 804372e:	4293      	cmp	r3, r2
 8043730:	d115      	bne.n	804375e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8043732:	687b      	ldr	r3, [r7, #4]
 8043734:	681b      	ldr	r3, [r3, #0]
 8043736:	689a      	ldr	r2, [r3, #8]
 8043738:	4b17      	ldr	r3, [pc, #92]	@ (8043798 <HAL_TIM_Base_Start+0xcc>)
 804373a:	4013      	ands	r3, r2
 804373c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 804373e:	68fb      	ldr	r3, [r7, #12]
 8043740:	2b06      	cmp	r3, #6
 8043742:	d015      	beq.n	8043770 <HAL_TIM_Base_Start+0xa4>
 8043744:	68fb      	ldr	r3, [r7, #12]
 8043746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 804374a:	d011      	beq.n	8043770 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 804374c:	687b      	ldr	r3, [r7, #4]
 804374e:	681b      	ldr	r3, [r3, #0]
 8043750:	681a      	ldr	r2, [r3, #0]
 8043752:	687b      	ldr	r3, [r7, #4]
 8043754:	681b      	ldr	r3, [r3, #0]
 8043756:	f042 0201 	orr.w	r2, r2, #1
 804375a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 804375c:	e008      	b.n	8043770 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 804375e:	687b      	ldr	r3, [r7, #4]
 8043760:	681b      	ldr	r3, [r3, #0]
 8043762:	681a      	ldr	r2, [r3, #0]
 8043764:	687b      	ldr	r3, [r7, #4]
 8043766:	681b      	ldr	r3, [r3, #0]
 8043768:	f042 0201 	orr.w	r2, r2, #1
 804376c:	601a      	str	r2, [r3, #0]
 804376e:	e000      	b.n	8043772 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043770:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8043772:	2300      	movs	r3, #0
}
 8043774:	4618      	mov	r0, r3
 8043776:	3714      	adds	r7, #20
 8043778:	46bd      	mov	sp, r7
 804377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804377e:	4770      	bx	lr
 8043780:	40012c00 	.word	0x40012c00
 8043784:	40000400 	.word	0x40000400
 8043788:	40000800 	.word	0x40000800
 804378c:	40000c00 	.word	0x40000c00
 8043790:	40013400 	.word	0x40013400
 8043794:	40014000 	.word	0x40014000
 8043798:	00010007 	.word	0x00010007

0804379c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 804379c:	b480      	push	{r7}
 804379e:	b085      	sub	sp, #20
 80437a0:	af00      	add	r7, sp, #0
 80437a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80437a4:	687b      	ldr	r3, [r7, #4]
 80437a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80437aa:	b2db      	uxtb	r3, r3
 80437ac:	2b01      	cmp	r3, #1
 80437ae:	d001      	beq.n	80437b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80437b0:	2301      	movs	r3, #1
 80437b2:	e04f      	b.n	8043854 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80437b4:	687b      	ldr	r3, [r7, #4]
 80437b6:	2202      	movs	r2, #2
 80437b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80437bc:	687b      	ldr	r3, [r7, #4]
 80437be:	681b      	ldr	r3, [r3, #0]
 80437c0:	68da      	ldr	r2, [r3, #12]
 80437c2:	687b      	ldr	r3, [r7, #4]
 80437c4:	681b      	ldr	r3, [r3, #0]
 80437c6:	f042 0201 	orr.w	r2, r2, #1
 80437ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80437cc:	687b      	ldr	r3, [r7, #4]
 80437ce:	681b      	ldr	r3, [r3, #0]
 80437d0:	4a23      	ldr	r2, [pc, #140]	@ (8043860 <HAL_TIM_Base_Start_IT+0xc4>)
 80437d2:	4293      	cmp	r3, r2
 80437d4:	d01d      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 80437d6:	687b      	ldr	r3, [r7, #4]
 80437d8:	681b      	ldr	r3, [r3, #0]
 80437da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80437de:	d018      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 80437e0:	687b      	ldr	r3, [r7, #4]
 80437e2:	681b      	ldr	r3, [r3, #0]
 80437e4:	4a1f      	ldr	r2, [pc, #124]	@ (8043864 <HAL_TIM_Base_Start_IT+0xc8>)
 80437e6:	4293      	cmp	r3, r2
 80437e8:	d013      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 80437ea:	687b      	ldr	r3, [r7, #4]
 80437ec:	681b      	ldr	r3, [r3, #0]
 80437ee:	4a1e      	ldr	r2, [pc, #120]	@ (8043868 <HAL_TIM_Base_Start_IT+0xcc>)
 80437f0:	4293      	cmp	r3, r2
 80437f2:	d00e      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 80437f4:	687b      	ldr	r3, [r7, #4]
 80437f6:	681b      	ldr	r3, [r3, #0]
 80437f8:	4a1c      	ldr	r2, [pc, #112]	@ (804386c <HAL_TIM_Base_Start_IT+0xd0>)
 80437fa:	4293      	cmp	r3, r2
 80437fc:	d009      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 80437fe:	687b      	ldr	r3, [r7, #4]
 8043800:	681b      	ldr	r3, [r3, #0]
 8043802:	4a1b      	ldr	r2, [pc, #108]	@ (8043870 <HAL_TIM_Base_Start_IT+0xd4>)
 8043804:	4293      	cmp	r3, r2
 8043806:	d004      	beq.n	8043812 <HAL_TIM_Base_Start_IT+0x76>
 8043808:	687b      	ldr	r3, [r7, #4]
 804380a:	681b      	ldr	r3, [r3, #0]
 804380c:	4a19      	ldr	r2, [pc, #100]	@ (8043874 <HAL_TIM_Base_Start_IT+0xd8>)
 804380e:	4293      	cmp	r3, r2
 8043810:	d115      	bne.n	804383e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8043812:	687b      	ldr	r3, [r7, #4]
 8043814:	681b      	ldr	r3, [r3, #0]
 8043816:	689a      	ldr	r2, [r3, #8]
 8043818:	4b17      	ldr	r3, [pc, #92]	@ (8043878 <HAL_TIM_Base_Start_IT+0xdc>)
 804381a:	4013      	ands	r3, r2
 804381c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 804381e:	68fb      	ldr	r3, [r7, #12]
 8043820:	2b06      	cmp	r3, #6
 8043822:	d015      	beq.n	8043850 <HAL_TIM_Base_Start_IT+0xb4>
 8043824:	68fb      	ldr	r3, [r7, #12]
 8043826:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 804382a:	d011      	beq.n	8043850 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 804382c:	687b      	ldr	r3, [r7, #4]
 804382e:	681b      	ldr	r3, [r3, #0]
 8043830:	681a      	ldr	r2, [r3, #0]
 8043832:	687b      	ldr	r3, [r7, #4]
 8043834:	681b      	ldr	r3, [r3, #0]
 8043836:	f042 0201 	orr.w	r2, r2, #1
 804383a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 804383c:	e008      	b.n	8043850 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 804383e:	687b      	ldr	r3, [r7, #4]
 8043840:	681b      	ldr	r3, [r3, #0]
 8043842:	681a      	ldr	r2, [r3, #0]
 8043844:	687b      	ldr	r3, [r7, #4]
 8043846:	681b      	ldr	r3, [r3, #0]
 8043848:	f042 0201 	orr.w	r2, r2, #1
 804384c:	601a      	str	r2, [r3, #0]
 804384e:	e000      	b.n	8043852 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043850:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8043852:	2300      	movs	r3, #0
}
 8043854:	4618      	mov	r0, r3
 8043856:	3714      	adds	r7, #20
 8043858:	46bd      	mov	sp, r7
 804385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804385e:	4770      	bx	lr
 8043860:	40012c00 	.word	0x40012c00
 8043864:	40000400 	.word	0x40000400
 8043868:	40000800 	.word	0x40000800
 804386c:	40000c00 	.word	0x40000c00
 8043870:	40013400 	.word	0x40013400
 8043874:	40014000 	.word	0x40014000
 8043878:	00010007 	.word	0x00010007

0804387c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 804387c:	b580      	push	{r7, lr}
 804387e:	b084      	sub	sp, #16
 8043880:	af00      	add	r7, sp, #0
 8043882:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8043884:	687b      	ldr	r3, [r7, #4]
 8043886:	681b      	ldr	r3, [r3, #0]
 8043888:	68db      	ldr	r3, [r3, #12]
 804388a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 804388c:	687b      	ldr	r3, [r7, #4]
 804388e:	681b      	ldr	r3, [r3, #0]
 8043890:	691b      	ldr	r3, [r3, #16]
 8043892:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8043894:	68bb      	ldr	r3, [r7, #8]
 8043896:	f003 0302 	and.w	r3, r3, #2
 804389a:	2b00      	cmp	r3, #0
 804389c:	d020      	beq.n	80438e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 804389e:	68fb      	ldr	r3, [r7, #12]
 80438a0:	f003 0302 	and.w	r3, r3, #2
 80438a4:	2b00      	cmp	r3, #0
 80438a6:	d01b      	beq.n	80438e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80438a8:	687b      	ldr	r3, [r7, #4]
 80438aa:	681b      	ldr	r3, [r3, #0]
 80438ac:	f06f 0202 	mvn.w	r2, #2
 80438b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80438b2:	687b      	ldr	r3, [r7, #4]
 80438b4:	2201      	movs	r2, #1
 80438b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80438b8:	687b      	ldr	r3, [r7, #4]
 80438ba:	681b      	ldr	r3, [r3, #0]
 80438bc:	699b      	ldr	r3, [r3, #24]
 80438be:	f003 0303 	and.w	r3, r3, #3
 80438c2:	2b00      	cmp	r3, #0
 80438c4:	d003      	beq.n	80438ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80438c6:	6878      	ldr	r0, [r7, #4]
 80438c8:	f000 f9b2 	bl	8043c30 <HAL_TIM_IC_CaptureCallback>
 80438cc:	e005      	b.n	80438da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80438ce:	6878      	ldr	r0, [r7, #4]
 80438d0:	f000 f9a4 	bl	8043c1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80438d4:	6878      	ldr	r0, [r7, #4]
 80438d6:	f000 f9b5 	bl	8043c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80438da:	687b      	ldr	r3, [r7, #4]
 80438dc:	2200      	movs	r2, #0
 80438de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80438e0:	68bb      	ldr	r3, [r7, #8]
 80438e2:	f003 0304 	and.w	r3, r3, #4
 80438e6:	2b00      	cmp	r3, #0
 80438e8:	d020      	beq.n	804392c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80438ea:	68fb      	ldr	r3, [r7, #12]
 80438ec:	f003 0304 	and.w	r3, r3, #4
 80438f0:	2b00      	cmp	r3, #0
 80438f2:	d01b      	beq.n	804392c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80438f4:	687b      	ldr	r3, [r7, #4]
 80438f6:	681b      	ldr	r3, [r3, #0]
 80438f8:	f06f 0204 	mvn.w	r2, #4
 80438fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80438fe:	687b      	ldr	r3, [r7, #4]
 8043900:	2202      	movs	r2, #2
 8043902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8043904:	687b      	ldr	r3, [r7, #4]
 8043906:	681b      	ldr	r3, [r3, #0]
 8043908:	699b      	ldr	r3, [r3, #24]
 804390a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 804390e:	2b00      	cmp	r3, #0
 8043910:	d003      	beq.n	804391a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8043912:	6878      	ldr	r0, [r7, #4]
 8043914:	f000 f98c 	bl	8043c30 <HAL_TIM_IC_CaptureCallback>
 8043918:	e005      	b.n	8043926 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 804391a:	6878      	ldr	r0, [r7, #4]
 804391c:	f000 f97e 	bl	8043c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8043920:	6878      	ldr	r0, [r7, #4]
 8043922:	f000 f98f 	bl	8043c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8043926:	687b      	ldr	r3, [r7, #4]
 8043928:	2200      	movs	r2, #0
 804392a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 804392c:	68bb      	ldr	r3, [r7, #8]
 804392e:	f003 0308 	and.w	r3, r3, #8
 8043932:	2b00      	cmp	r3, #0
 8043934:	d020      	beq.n	8043978 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8043936:	68fb      	ldr	r3, [r7, #12]
 8043938:	f003 0308 	and.w	r3, r3, #8
 804393c:	2b00      	cmp	r3, #0
 804393e:	d01b      	beq.n	8043978 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8043940:	687b      	ldr	r3, [r7, #4]
 8043942:	681b      	ldr	r3, [r3, #0]
 8043944:	f06f 0208 	mvn.w	r2, #8
 8043948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 804394a:	687b      	ldr	r3, [r7, #4]
 804394c:	2204      	movs	r2, #4
 804394e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8043950:	687b      	ldr	r3, [r7, #4]
 8043952:	681b      	ldr	r3, [r3, #0]
 8043954:	69db      	ldr	r3, [r3, #28]
 8043956:	f003 0303 	and.w	r3, r3, #3
 804395a:	2b00      	cmp	r3, #0
 804395c:	d003      	beq.n	8043966 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804395e:	6878      	ldr	r0, [r7, #4]
 8043960:	f000 f966 	bl	8043c30 <HAL_TIM_IC_CaptureCallback>
 8043964:	e005      	b.n	8043972 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8043966:	6878      	ldr	r0, [r7, #4]
 8043968:	f000 f958 	bl	8043c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 804396c:	6878      	ldr	r0, [r7, #4]
 804396e:	f000 f969 	bl	8043c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8043972:	687b      	ldr	r3, [r7, #4]
 8043974:	2200      	movs	r2, #0
 8043976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8043978:	68bb      	ldr	r3, [r7, #8]
 804397a:	f003 0310 	and.w	r3, r3, #16
 804397e:	2b00      	cmp	r3, #0
 8043980:	d020      	beq.n	80439c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8043982:	68fb      	ldr	r3, [r7, #12]
 8043984:	f003 0310 	and.w	r3, r3, #16
 8043988:	2b00      	cmp	r3, #0
 804398a:	d01b      	beq.n	80439c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 804398c:	687b      	ldr	r3, [r7, #4]
 804398e:	681b      	ldr	r3, [r3, #0]
 8043990:	f06f 0210 	mvn.w	r2, #16
 8043994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8043996:	687b      	ldr	r3, [r7, #4]
 8043998:	2208      	movs	r2, #8
 804399a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 804399c:	687b      	ldr	r3, [r7, #4]
 804399e:	681b      	ldr	r3, [r3, #0]
 80439a0:	69db      	ldr	r3, [r3, #28]
 80439a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80439a6:	2b00      	cmp	r3, #0
 80439a8:	d003      	beq.n	80439b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80439aa:	6878      	ldr	r0, [r7, #4]
 80439ac:	f000 f940 	bl	8043c30 <HAL_TIM_IC_CaptureCallback>
 80439b0:	e005      	b.n	80439be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80439b2:	6878      	ldr	r0, [r7, #4]
 80439b4:	f000 f932 	bl	8043c1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80439b8:	6878      	ldr	r0, [r7, #4]
 80439ba:	f000 f943 	bl	8043c44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80439be:	687b      	ldr	r3, [r7, #4]
 80439c0:	2200      	movs	r2, #0
 80439c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80439c4:	68bb      	ldr	r3, [r7, #8]
 80439c6:	f003 0301 	and.w	r3, r3, #1
 80439ca:	2b00      	cmp	r3, #0
 80439cc:	d00c      	beq.n	80439e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80439ce:	68fb      	ldr	r3, [r7, #12]
 80439d0:	f003 0301 	and.w	r3, r3, #1
 80439d4:	2b00      	cmp	r3, #0
 80439d6:	d007      	beq.n	80439e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80439d8:	687b      	ldr	r3, [r7, #4]
 80439da:	681b      	ldr	r3, [r3, #0]
 80439dc:	f06f 0201 	mvn.w	r2, #1
 80439e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80439e2:	6878      	ldr	r0, [r7, #4]
 80439e4:	f7fd f98a 	bl	8040cfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80439e8:	68bb      	ldr	r3, [r7, #8]
 80439ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80439ee:	2b00      	cmp	r3, #0
 80439f0:	d104      	bne.n	80439fc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80439f2:	68bb      	ldr	r3, [r7, #8]
 80439f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80439f8:	2b00      	cmp	r3, #0
 80439fa:	d00c      	beq.n	8043a16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80439fc:	68fb      	ldr	r3, [r7, #12]
 80439fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043a02:	2b00      	cmp	r3, #0
 8043a04:	d007      	beq.n	8043a16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8043a06:	687b      	ldr	r3, [r7, #4]
 8043a08:	681b      	ldr	r3, [r3, #0]
 8043a0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8043a0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8043a10:	6878      	ldr	r0, [r7, #4]
 8043a12:	f000 faff 	bl	8044014 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8043a16:	68bb      	ldr	r3, [r7, #8]
 8043a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043a1c:	2b00      	cmp	r3, #0
 8043a1e:	d00c      	beq.n	8043a3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8043a20:	68fb      	ldr	r3, [r7, #12]
 8043a22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043a26:	2b00      	cmp	r3, #0
 8043a28:	d007      	beq.n	8043a3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8043a2a:	687b      	ldr	r3, [r7, #4]
 8043a2c:	681b      	ldr	r3, [r3, #0]
 8043a2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8043a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8043a34:	6878      	ldr	r0, [r7, #4]
 8043a36:	f000 faf7 	bl	8044028 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8043a3a:	68bb      	ldr	r3, [r7, #8]
 8043a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043a40:	2b00      	cmp	r3, #0
 8043a42:	d00c      	beq.n	8043a5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8043a44:	68fb      	ldr	r3, [r7, #12]
 8043a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043a4a:	2b00      	cmp	r3, #0
 8043a4c:	d007      	beq.n	8043a5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8043a4e:	687b      	ldr	r3, [r7, #4]
 8043a50:	681b      	ldr	r3, [r3, #0]
 8043a52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8043a56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8043a58:	6878      	ldr	r0, [r7, #4]
 8043a5a:	f000 f8fd 	bl	8043c58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8043a5e:	68bb      	ldr	r3, [r7, #8]
 8043a60:	f003 0320 	and.w	r3, r3, #32
 8043a64:	2b00      	cmp	r3, #0
 8043a66:	d00c      	beq.n	8043a82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8043a68:	68fb      	ldr	r3, [r7, #12]
 8043a6a:	f003 0320 	and.w	r3, r3, #32
 8043a6e:	2b00      	cmp	r3, #0
 8043a70:	d007      	beq.n	8043a82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8043a72:	687b      	ldr	r3, [r7, #4]
 8043a74:	681b      	ldr	r3, [r3, #0]
 8043a76:	f06f 0220 	mvn.w	r2, #32
 8043a7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8043a7c:	6878      	ldr	r0, [r7, #4]
 8043a7e:	f000 fabf 	bl	8044000 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8043a82:	bf00      	nop
 8043a84:	3710      	adds	r7, #16
 8043a86:	46bd      	mov	sp, r7
 8043a88:	bd80      	pop	{r7, pc}

08043a8a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8043a8a:	b580      	push	{r7, lr}
 8043a8c:	b084      	sub	sp, #16
 8043a8e:	af00      	add	r7, sp, #0
 8043a90:	6078      	str	r0, [r7, #4]
 8043a92:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8043a94:	2300      	movs	r3, #0
 8043a96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8043a98:	687b      	ldr	r3, [r7, #4]
 8043a9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8043a9e:	2b01      	cmp	r3, #1
 8043aa0:	d101      	bne.n	8043aa6 <HAL_TIM_ConfigClockSource+0x1c>
 8043aa2:	2302      	movs	r3, #2
 8043aa4:	e0b6      	b.n	8043c14 <HAL_TIM_ConfigClockSource+0x18a>
 8043aa6:	687b      	ldr	r3, [r7, #4]
 8043aa8:	2201      	movs	r2, #1
 8043aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8043aae:	687b      	ldr	r3, [r7, #4]
 8043ab0:	2202      	movs	r2, #2
 8043ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8043ab6:	687b      	ldr	r3, [r7, #4]
 8043ab8:	681b      	ldr	r3, [r3, #0]
 8043aba:	689b      	ldr	r3, [r3, #8]
 8043abc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8043abe:	68bb      	ldr	r3, [r7, #8]
 8043ac0:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8043ac4:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8043ac8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8043aca:	68bb      	ldr	r3, [r7, #8]
 8043acc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8043ad0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8043ad2:	687b      	ldr	r3, [r7, #4]
 8043ad4:	681b      	ldr	r3, [r3, #0]
 8043ad6:	68ba      	ldr	r2, [r7, #8]
 8043ad8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8043ada:	683b      	ldr	r3, [r7, #0]
 8043adc:	681b      	ldr	r3, [r3, #0]
 8043ade:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8043ae2:	d03e      	beq.n	8043b62 <HAL_TIM_ConfigClockSource+0xd8>
 8043ae4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8043ae8:	f200 8087 	bhi.w	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043af0:	f000 8086 	beq.w	8043c00 <HAL_TIM_ConfigClockSource+0x176>
 8043af4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043af8:	d87f      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043afa:	2b70      	cmp	r3, #112	@ 0x70
 8043afc:	d01a      	beq.n	8043b34 <HAL_TIM_ConfigClockSource+0xaa>
 8043afe:	2b70      	cmp	r3, #112	@ 0x70
 8043b00:	d87b      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b02:	2b60      	cmp	r3, #96	@ 0x60
 8043b04:	d050      	beq.n	8043ba8 <HAL_TIM_ConfigClockSource+0x11e>
 8043b06:	2b60      	cmp	r3, #96	@ 0x60
 8043b08:	d877      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b0a:	2b50      	cmp	r3, #80	@ 0x50
 8043b0c:	d03c      	beq.n	8043b88 <HAL_TIM_ConfigClockSource+0xfe>
 8043b0e:	2b50      	cmp	r3, #80	@ 0x50
 8043b10:	d873      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b12:	2b40      	cmp	r3, #64	@ 0x40
 8043b14:	d058      	beq.n	8043bc8 <HAL_TIM_ConfigClockSource+0x13e>
 8043b16:	2b40      	cmp	r3, #64	@ 0x40
 8043b18:	d86f      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b1a:	2b30      	cmp	r3, #48	@ 0x30
 8043b1c:	d064      	beq.n	8043be8 <HAL_TIM_ConfigClockSource+0x15e>
 8043b1e:	2b30      	cmp	r3, #48	@ 0x30
 8043b20:	d86b      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b22:	2b20      	cmp	r3, #32
 8043b24:	d060      	beq.n	8043be8 <HAL_TIM_ConfigClockSource+0x15e>
 8043b26:	2b20      	cmp	r3, #32
 8043b28:	d867      	bhi.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
 8043b2a:	2b00      	cmp	r3, #0
 8043b2c:	d05c      	beq.n	8043be8 <HAL_TIM_ConfigClockSource+0x15e>
 8043b2e:	2b10      	cmp	r3, #16
 8043b30:	d05a      	beq.n	8043be8 <HAL_TIM_ConfigClockSource+0x15e>
 8043b32:	e062      	b.n	8043bfa <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8043b34:	687b      	ldr	r3, [r7, #4]
 8043b36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8043b38:	683b      	ldr	r3, [r7, #0]
 8043b3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8043b3c:	683b      	ldr	r3, [r7, #0]
 8043b3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8043b40:	683b      	ldr	r3, [r7, #0]
 8043b42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8043b44:	f000 f9b4 	bl	8043eb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8043b48:	687b      	ldr	r3, [r7, #4]
 8043b4a:	681b      	ldr	r3, [r3, #0]
 8043b4c:	689b      	ldr	r3, [r3, #8]
 8043b4e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8043b50:	68bb      	ldr	r3, [r7, #8]
 8043b52:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8043b56:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8043b58:	687b      	ldr	r3, [r7, #4]
 8043b5a:	681b      	ldr	r3, [r3, #0]
 8043b5c:	68ba      	ldr	r2, [r7, #8]
 8043b5e:	609a      	str	r2, [r3, #8]
      break;
 8043b60:	e04f      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8043b62:	687b      	ldr	r3, [r7, #4]
 8043b64:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8043b66:	683b      	ldr	r3, [r7, #0]
 8043b68:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8043b6a:	683b      	ldr	r3, [r7, #0]
 8043b6c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8043b6e:	683b      	ldr	r3, [r7, #0]
 8043b70:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8043b72:	f000 f99d 	bl	8043eb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8043b76:	687b      	ldr	r3, [r7, #4]
 8043b78:	681b      	ldr	r3, [r3, #0]
 8043b7a:	689a      	ldr	r2, [r3, #8]
 8043b7c:	687b      	ldr	r3, [r7, #4]
 8043b7e:	681b      	ldr	r3, [r3, #0]
 8043b80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8043b84:	609a      	str	r2, [r3, #8]
      break;
 8043b86:	e03c      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8043b88:	687b      	ldr	r3, [r7, #4]
 8043b8a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043b8c:	683b      	ldr	r3, [r7, #0]
 8043b8e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043b90:	683b      	ldr	r3, [r7, #0]
 8043b92:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8043b94:	461a      	mov	r2, r3
 8043b96:	f000 f90f 	bl	8043db8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8043b9a:	687b      	ldr	r3, [r7, #4]
 8043b9c:	681b      	ldr	r3, [r3, #0]
 8043b9e:	2150      	movs	r1, #80	@ 0x50
 8043ba0:	4618      	mov	r0, r3
 8043ba2:	f000 f968 	bl	8043e76 <TIM_ITRx_SetConfig>
      break;
 8043ba6:	e02c      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8043ba8:	687b      	ldr	r3, [r7, #4]
 8043baa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043bac:	683b      	ldr	r3, [r7, #0]
 8043bae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043bb0:	683b      	ldr	r3, [r7, #0]
 8043bb2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8043bb4:	461a      	mov	r2, r3
 8043bb6:	f000 f92e 	bl	8043e16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8043bba:	687b      	ldr	r3, [r7, #4]
 8043bbc:	681b      	ldr	r3, [r3, #0]
 8043bbe:	2160      	movs	r1, #96	@ 0x60
 8043bc0:	4618      	mov	r0, r3
 8043bc2:	f000 f958 	bl	8043e76 <TIM_ITRx_SetConfig>
      break;
 8043bc6:	e01c      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8043bc8:	687b      	ldr	r3, [r7, #4]
 8043bca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8043bcc:	683b      	ldr	r3, [r7, #0]
 8043bce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8043bd0:	683b      	ldr	r3, [r7, #0]
 8043bd2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8043bd4:	461a      	mov	r2, r3
 8043bd6:	f000 f8ef 	bl	8043db8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8043bda:	687b      	ldr	r3, [r7, #4]
 8043bdc:	681b      	ldr	r3, [r3, #0]
 8043bde:	2140      	movs	r1, #64	@ 0x40
 8043be0:	4618      	mov	r0, r3
 8043be2:	f000 f948 	bl	8043e76 <TIM_ITRx_SetConfig>
      break;
 8043be6:	e00c      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8043be8:	687b      	ldr	r3, [r7, #4]
 8043bea:	681a      	ldr	r2, [r3, #0]
 8043bec:	683b      	ldr	r3, [r7, #0]
 8043bee:	681b      	ldr	r3, [r3, #0]
 8043bf0:	4619      	mov	r1, r3
 8043bf2:	4610      	mov	r0, r2
 8043bf4:	f000 f93f 	bl	8043e76 <TIM_ITRx_SetConfig>
      break;
 8043bf8:	e003      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8043bfa:	2301      	movs	r3, #1
 8043bfc:	73fb      	strb	r3, [r7, #15]
      break;
 8043bfe:	e000      	b.n	8043c02 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8043c00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8043c02:	687b      	ldr	r3, [r7, #4]
 8043c04:	2201      	movs	r2, #1
 8043c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8043c0a:	687b      	ldr	r3, [r7, #4]
 8043c0c:	2200      	movs	r2, #0
 8043c0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8043c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8043c14:	4618      	mov	r0, r3
 8043c16:	3710      	adds	r7, #16
 8043c18:	46bd      	mov	sp, r7
 8043c1a:	bd80      	pop	{r7, pc}

08043c1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8043c1c:	b480      	push	{r7}
 8043c1e:	b083      	sub	sp, #12
 8043c20:	af00      	add	r7, sp, #0
 8043c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8043c24:	bf00      	nop
 8043c26:	370c      	adds	r7, #12
 8043c28:	46bd      	mov	sp, r7
 8043c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c2e:	4770      	bx	lr

08043c30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8043c30:	b480      	push	{r7}
 8043c32:	b083      	sub	sp, #12
 8043c34:	af00      	add	r7, sp, #0
 8043c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8043c38:	bf00      	nop
 8043c3a:	370c      	adds	r7, #12
 8043c3c:	46bd      	mov	sp, r7
 8043c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c42:	4770      	bx	lr

08043c44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8043c44:	b480      	push	{r7}
 8043c46:	b083      	sub	sp, #12
 8043c48:	af00      	add	r7, sp, #0
 8043c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8043c4c:	bf00      	nop
 8043c4e:	370c      	adds	r7, #12
 8043c50:	46bd      	mov	sp, r7
 8043c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c56:	4770      	bx	lr

08043c58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8043c58:	b480      	push	{r7}
 8043c5a:	b083      	sub	sp, #12
 8043c5c:	af00      	add	r7, sp, #0
 8043c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8043c60:	bf00      	nop
 8043c62:	370c      	adds	r7, #12
 8043c64:	46bd      	mov	sp, r7
 8043c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043c6a:	4770      	bx	lr

08043c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8043c6c:	b480      	push	{r7}
 8043c6e:	b085      	sub	sp, #20
 8043c70:	af00      	add	r7, sp, #0
 8043c72:	6078      	str	r0, [r7, #4]
 8043c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8043c76:	687b      	ldr	r3, [r7, #4]
 8043c78:	681b      	ldr	r3, [r3, #0]
 8043c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8043c7c:	687b      	ldr	r3, [r7, #4]
 8043c7e:	4a46      	ldr	r2, [pc, #280]	@ (8043d98 <TIM_Base_SetConfig+0x12c>)
 8043c80:	4293      	cmp	r3, r2
 8043c82:	d013      	beq.n	8043cac <TIM_Base_SetConfig+0x40>
 8043c84:	687b      	ldr	r3, [r7, #4]
 8043c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043c8a:	d00f      	beq.n	8043cac <TIM_Base_SetConfig+0x40>
 8043c8c:	687b      	ldr	r3, [r7, #4]
 8043c8e:	4a43      	ldr	r2, [pc, #268]	@ (8043d9c <TIM_Base_SetConfig+0x130>)
 8043c90:	4293      	cmp	r3, r2
 8043c92:	d00b      	beq.n	8043cac <TIM_Base_SetConfig+0x40>
 8043c94:	687b      	ldr	r3, [r7, #4]
 8043c96:	4a42      	ldr	r2, [pc, #264]	@ (8043da0 <TIM_Base_SetConfig+0x134>)
 8043c98:	4293      	cmp	r3, r2
 8043c9a:	d007      	beq.n	8043cac <TIM_Base_SetConfig+0x40>
 8043c9c:	687b      	ldr	r3, [r7, #4]
 8043c9e:	4a41      	ldr	r2, [pc, #260]	@ (8043da4 <TIM_Base_SetConfig+0x138>)
 8043ca0:	4293      	cmp	r3, r2
 8043ca2:	d003      	beq.n	8043cac <TIM_Base_SetConfig+0x40>
 8043ca4:	687b      	ldr	r3, [r7, #4]
 8043ca6:	4a40      	ldr	r2, [pc, #256]	@ (8043da8 <TIM_Base_SetConfig+0x13c>)
 8043ca8:	4293      	cmp	r3, r2
 8043caa:	d108      	bne.n	8043cbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8043cac:	68fb      	ldr	r3, [r7, #12]
 8043cae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8043cb4:	683b      	ldr	r3, [r7, #0]
 8043cb6:	685b      	ldr	r3, [r3, #4]
 8043cb8:	68fa      	ldr	r2, [r7, #12]
 8043cba:	4313      	orrs	r3, r2
 8043cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8043cbe:	687b      	ldr	r3, [r7, #4]
 8043cc0:	4a35      	ldr	r2, [pc, #212]	@ (8043d98 <TIM_Base_SetConfig+0x12c>)
 8043cc2:	4293      	cmp	r3, r2
 8043cc4:	d01f      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cc6:	687b      	ldr	r3, [r7, #4]
 8043cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043ccc:	d01b      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cce:	687b      	ldr	r3, [r7, #4]
 8043cd0:	4a32      	ldr	r2, [pc, #200]	@ (8043d9c <TIM_Base_SetConfig+0x130>)
 8043cd2:	4293      	cmp	r3, r2
 8043cd4:	d017      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cd6:	687b      	ldr	r3, [r7, #4]
 8043cd8:	4a31      	ldr	r2, [pc, #196]	@ (8043da0 <TIM_Base_SetConfig+0x134>)
 8043cda:	4293      	cmp	r3, r2
 8043cdc:	d013      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cde:	687b      	ldr	r3, [r7, #4]
 8043ce0:	4a30      	ldr	r2, [pc, #192]	@ (8043da4 <TIM_Base_SetConfig+0x138>)
 8043ce2:	4293      	cmp	r3, r2
 8043ce4:	d00f      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043ce6:	687b      	ldr	r3, [r7, #4]
 8043ce8:	4a2f      	ldr	r2, [pc, #188]	@ (8043da8 <TIM_Base_SetConfig+0x13c>)
 8043cea:	4293      	cmp	r3, r2
 8043cec:	d00b      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cee:	687b      	ldr	r3, [r7, #4]
 8043cf0:	4a2e      	ldr	r2, [pc, #184]	@ (8043dac <TIM_Base_SetConfig+0x140>)
 8043cf2:	4293      	cmp	r3, r2
 8043cf4:	d007      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cf6:	687b      	ldr	r3, [r7, #4]
 8043cf8:	4a2d      	ldr	r2, [pc, #180]	@ (8043db0 <TIM_Base_SetConfig+0x144>)
 8043cfa:	4293      	cmp	r3, r2
 8043cfc:	d003      	beq.n	8043d06 <TIM_Base_SetConfig+0x9a>
 8043cfe:	687b      	ldr	r3, [r7, #4]
 8043d00:	4a2c      	ldr	r2, [pc, #176]	@ (8043db4 <TIM_Base_SetConfig+0x148>)
 8043d02:	4293      	cmp	r3, r2
 8043d04:	d108      	bne.n	8043d18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8043d06:	68fb      	ldr	r3, [r7, #12]
 8043d08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8043d0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8043d0e:	683b      	ldr	r3, [r7, #0]
 8043d10:	68db      	ldr	r3, [r3, #12]
 8043d12:	68fa      	ldr	r2, [r7, #12]
 8043d14:	4313      	orrs	r3, r2
 8043d16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8043d18:	68fb      	ldr	r3, [r7, #12]
 8043d1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8043d1e:	683b      	ldr	r3, [r7, #0]
 8043d20:	695b      	ldr	r3, [r3, #20]
 8043d22:	4313      	orrs	r3, r2
 8043d24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8043d26:	687b      	ldr	r3, [r7, #4]
 8043d28:	68fa      	ldr	r2, [r7, #12]
 8043d2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8043d2c:	683b      	ldr	r3, [r7, #0]
 8043d2e:	689a      	ldr	r2, [r3, #8]
 8043d30:	687b      	ldr	r3, [r7, #4]
 8043d32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8043d34:	683b      	ldr	r3, [r7, #0]
 8043d36:	681a      	ldr	r2, [r3, #0]
 8043d38:	687b      	ldr	r3, [r7, #4]
 8043d3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8043d3c:	687b      	ldr	r3, [r7, #4]
 8043d3e:	4a16      	ldr	r2, [pc, #88]	@ (8043d98 <TIM_Base_SetConfig+0x12c>)
 8043d40:	4293      	cmp	r3, r2
 8043d42:	d00f      	beq.n	8043d64 <TIM_Base_SetConfig+0xf8>
 8043d44:	687b      	ldr	r3, [r7, #4]
 8043d46:	4a18      	ldr	r2, [pc, #96]	@ (8043da8 <TIM_Base_SetConfig+0x13c>)
 8043d48:	4293      	cmp	r3, r2
 8043d4a:	d00b      	beq.n	8043d64 <TIM_Base_SetConfig+0xf8>
 8043d4c:	687b      	ldr	r3, [r7, #4]
 8043d4e:	4a17      	ldr	r2, [pc, #92]	@ (8043dac <TIM_Base_SetConfig+0x140>)
 8043d50:	4293      	cmp	r3, r2
 8043d52:	d007      	beq.n	8043d64 <TIM_Base_SetConfig+0xf8>
 8043d54:	687b      	ldr	r3, [r7, #4]
 8043d56:	4a16      	ldr	r2, [pc, #88]	@ (8043db0 <TIM_Base_SetConfig+0x144>)
 8043d58:	4293      	cmp	r3, r2
 8043d5a:	d003      	beq.n	8043d64 <TIM_Base_SetConfig+0xf8>
 8043d5c:	687b      	ldr	r3, [r7, #4]
 8043d5e:	4a15      	ldr	r2, [pc, #84]	@ (8043db4 <TIM_Base_SetConfig+0x148>)
 8043d60:	4293      	cmp	r3, r2
 8043d62:	d103      	bne.n	8043d6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8043d64:	683b      	ldr	r3, [r7, #0]
 8043d66:	691a      	ldr	r2, [r3, #16]
 8043d68:	687b      	ldr	r3, [r7, #4]
 8043d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8043d6c:	687b      	ldr	r3, [r7, #4]
 8043d6e:	2201      	movs	r2, #1
 8043d70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8043d72:	687b      	ldr	r3, [r7, #4]
 8043d74:	691b      	ldr	r3, [r3, #16]
 8043d76:	f003 0301 	and.w	r3, r3, #1
 8043d7a:	2b01      	cmp	r3, #1
 8043d7c:	d105      	bne.n	8043d8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8043d7e:	687b      	ldr	r3, [r7, #4]
 8043d80:	691b      	ldr	r3, [r3, #16]
 8043d82:	f023 0201 	bic.w	r2, r3, #1
 8043d86:	687b      	ldr	r3, [r7, #4]
 8043d88:	611a      	str	r2, [r3, #16]
  }
}
 8043d8a:	bf00      	nop
 8043d8c:	3714      	adds	r7, #20
 8043d8e:	46bd      	mov	sp, r7
 8043d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043d94:	4770      	bx	lr
 8043d96:	bf00      	nop
 8043d98:	40012c00 	.word	0x40012c00
 8043d9c:	40000400 	.word	0x40000400
 8043da0:	40000800 	.word	0x40000800
 8043da4:	40000c00 	.word	0x40000c00
 8043da8:	40013400 	.word	0x40013400
 8043dac:	40014000 	.word	0x40014000
 8043db0:	40014400 	.word	0x40014400
 8043db4:	40014800 	.word	0x40014800

08043db8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8043db8:	b480      	push	{r7}
 8043dba:	b087      	sub	sp, #28
 8043dbc:	af00      	add	r7, sp, #0
 8043dbe:	60f8      	str	r0, [r7, #12]
 8043dc0:	60b9      	str	r1, [r7, #8]
 8043dc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8043dc4:	68fb      	ldr	r3, [r7, #12]
 8043dc6:	6a1b      	ldr	r3, [r3, #32]
 8043dc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8043dca:	68fb      	ldr	r3, [r7, #12]
 8043dcc:	6a1b      	ldr	r3, [r3, #32]
 8043dce:	f023 0201 	bic.w	r2, r3, #1
 8043dd2:	68fb      	ldr	r3, [r7, #12]
 8043dd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8043dd6:	68fb      	ldr	r3, [r7, #12]
 8043dd8:	699b      	ldr	r3, [r3, #24]
 8043dda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8043ddc:	693b      	ldr	r3, [r7, #16]
 8043dde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8043de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8043de4:	687b      	ldr	r3, [r7, #4]
 8043de6:	011b      	lsls	r3, r3, #4
 8043de8:	693a      	ldr	r2, [r7, #16]
 8043dea:	4313      	orrs	r3, r2
 8043dec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8043dee:	697b      	ldr	r3, [r7, #20]
 8043df0:	f023 030a 	bic.w	r3, r3, #10
 8043df4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8043df6:	697a      	ldr	r2, [r7, #20]
 8043df8:	68bb      	ldr	r3, [r7, #8]
 8043dfa:	4313      	orrs	r3, r2
 8043dfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8043dfe:	68fb      	ldr	r3, [r7, #12]
 8043e00:	693a      	ldr	r2, [r7, #16]
 8043e02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8043e04:	68fb      	ldr	r3, [r7, #12]
 8043e06:	697a      	ldr	r2, [r7, #20]
 8043e08:	621a      	str	r2, [r3, #32]
}
 8043e0a:	bf00      	nop
 8043e0c:	371c      	adds	r7, #28
 8043e0e:	46bd      	mov	sp, r7
 8043e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043e14:	4770      	bx	lr

08043e16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8043e16:	b480      	push	{r7}
 8043e18:	b087      	sub	sp, #28
 8043e1a:	af00      	add	r7, sp, #0
 8043e1c:	60f8      	str	r0, [r7, #12]
 8043e1e:	60b9      	str	r1, [r7, #8]
 8043e20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8043e22:	68fb      	ldr	r3, [r7, #12]
 8043e24:	6a1b      	ldr	r3, [r3, #32]
 8043e26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8043e28:	68fb      	ldr	r3, [r7, #12]
 8043e2a:	6a1b      	ldr	r3, [r3, #32]
 8043e2c:	f023 0210 	bic.w	r2, r3, #16
 8043e30:	68fb      	ldr	r3, [r7, #12]
 8043e32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8043e34:	68fb      	ldr	r3, [r7, #12]
 8043e36:	699b      	ldr	r3, [r3, #24]
 8043e38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8043e3a:	693b      	ldr	r3, [r7, #16]
 8043e3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8043e40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8043e42:	687b      	ldr	r3, [r7, #4]
 8043e44:	031b      	lsls	r3, r3, #12
 8043e46:	693a      	ldr	r2, [r7, #16]
 8043e48:	4313      	orrs	r3, r2
 8043e4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8043e4c:	697b      	ldr	r3, [r7, #20]
 8043e4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8043e52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8043e54:	68bb      	ldr	r3, [r7, #8]
 8043e56:	011b      	lsls	r3, r3, #4
 8043e58:	697a      	ldr	r2, [r7, #20]
 8043e5a:	4313      	orrs	r3, r2
 8043e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8043e5e:	68fb      	ldr	r3, [r7, #12]
 8043e60:	693a      	ldr	r2, [r7, #16]
 8043e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8043e64:	68fb      	ldr	r3, [r7, #12]
 8043e66:	697a      	ldr	r2, [r7, #20]
 8043e68:	621a      	str	r2, [r3, #32]
}
 8043e6a:	bf00      	nop
 8043e6c:	371c      	adds	r7, #28
 8043e6e:	46bd      	mov	sp, r7
 8043e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043e74:	4770      	bx	lr

08043e76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8043e76:	b480      	push	{r7}
 8043e78:	b085      	sub	sp, #20
 8043e7a:	af00      	add	r7, sp, #0
 8043e7c:	6078      	str	r0, [r7, #4]
 8043e7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8043e80:	687b      	ldr	r3, [r7, #4]
 8043e82:	689b      	ldr	r3, [r3, #8]
 8043e84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8043e86:	68fb      	ldr	r3, [r7, #12]
 8043e88:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8043e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8043e92:	683a      	ldr	r2, [r7, #0]
 8043e94:	68fb      	ldr	r3, [r7, #12]
 8043e96:	4313      	orrs	r3, r2
 8043e98:	f043 0307 	orr.w	r3, r3, #7
 8043e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8043e9e:	687b      	ldr	r3, [r7, #4]
 8043ea0:	68fa      	ldr	r2, [r7, #12]
 8043ea2:	609a      	str	r2, [r3, #8]
}
 8043ea4:	bf00      	nop
 8043ea6:	3714      	adds	r7, #20
 8043ea8:	46bd      	mov	sp, r7
 8043eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043eae:	4770      	bx	lr

08043eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8043eb0:	b480      	push	{r7}
 8043eb2:	b087      	sub	sp, #28
 8043eb4:	af00      	add	r7, sp, #0
 8043eb6:	60f8      	str	r0, [r7, #12]
 8043eb8:	60b9      	str	r1, [r7, #8]
 8043eba:	607a      	str	r2, [r7, #4]
 8043ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8043ebe:	68fb      	ldr	r3, [r7, #12]
 8043ec0:	689b      	ldr	r3, [r3, #8]
 8043ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8043ec4:	697b      	ldr	r3, [r7, #20]
 8043ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8043eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8043ecc:	683b      	ldr	r3, [r7, #0]
 8043ece:	021a      	lsls	r2, r3, #8
 8043ed0:	687b      	ldr	r3, [r7, #4]
 8043ed2:	431a      	orrs	r2, r3
 8043ed4:	68bb      	ldr	r3, [r7, #8]
 8043ed6:	4313      	orrs	r3, r2
 8043ed8:	697a      	ldr	r2, [r7, #20]
 8043eda:	4313      	orrs	r3, r2
 8043edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8043ede:	68fb      	ldr	r3, [r7, #12]
 8043ee0:	697a      	ldr	r2, [r7, #20]
 8043ee2:	609a      	str	r2, [r3, #8]
}
 8043ee4:	bf00      	nop
 8043ee6:	371c      	adds	r7, #28
 8043ee8:	46bd      	mov	sp, r7
 8043eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043eee:	4770      	bx	lr

08043ef0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8043ef0:	b480      	push	{r7}
 8043ef2:	b085      	sub	sp, #20
 8043ef4:	af00      	add	r7, sp, #0
 8043ef6:	6078      	str	r0, [r7, #4]
 8043ef8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8043efa:	687b      	ldr	r3, [r7, #4]
 8043efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8043f00:	2b01      	cmp	r3, #1
 8043f02:	d101      	bne.n	8043f08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8043f04:	2302      	movs	r3, #2
 8043f06:	e068      	b.n	8043fda <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8043f08:	687b      	ldr	r3, [r7, #4]
 8043f0a:	2201      	movs	r2, #1
 8043f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8043f10:	687b      	ldr	r3, [r7, #4]
 8043f12:	2202      	movs	r2, #2
 8043f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8043f18:	687b      	ldr	r3, [r7, #4]
 8043f1a:	681b      	ldr	r3, [r3, #0]
 8043f1c:	685b      	ldr	r3, [r3, #4]
 8043f1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8043f20:	687b      	ldr	r3, [r7, #4]
 8043f22:	681b      	ldr	r3, [r3, #0]
 8043f24:	689b      	ldr	r3, [r3, #8]
 8043f26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8043f28:	687b      	ldr	r3, [r7, #4]
 8043f2a:	681b      	ldr	r3, [r3, #0]
 8043f2c:	4a2e      	ldr	r2, [pc, #184]	@ (8043fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8043f2e:	4293      	cmp	r3, r2
 8043f30:	d004      	beq.n	8043f3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8043f32:	687b      	ldr	r3, [r7, #4]
 8043f34:	681b      	ldr	r3, [r3, #0]
 8043f36:	4a2d      	ldr	r2, [pc, #180]	@ (8043fec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8043f38:	4293      	cmp	r3, r2
 8043f3a:	d108      	bne.n	8043f4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8043f3c:	68fb      	ldr	r3, [r7, #12]
 8043f3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8043f42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8043f44:	683b      	ldr	r3, [r7, #0]
 8043f46:	685b      	ldr	r3, [r3, #4]
 8043f48:	68fa      	ldr	r2, [r7, #12]
 8043f4a:	4313      	orrs	r3, r2
 8043f4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8043f4e:	68fb      	ldr	r3, [r7, #12]
 8043f50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8043f54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8043f56:	683b      	ldr	r3, [r7, #0]
 8043f58:	681b      	ldr	r3, [r3, #0]
 8043f5a:	68fa      	ldr	r2, [r7, #12]
 8043f5c:	4313      	orrs	r3, r2
 8043f5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8043f60:	687b      	ldr	r3, [r7, #4]
 8043f62:	681b      	ldr	r3, [r3, #0]
 8043f64:	68fa      	ldr	r2, [r7, #12]
 8043f66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8043f68:	687b      	ldr	r3, [r7, #4]
 8043f6a:	681b      	ldr	r3, [r3, #0]
 8043f6c:	4a1e      	ldr	r2, [pc, #120]	@ (8043fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8043f6e:	4293      	cmp	r3, r2
 8043f70:	d01d      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f72:	687b      	ldr	r3, [r7, #4]
 8043f74:	681b      	ldr	r3, [r3, #0]
 8043f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043f7a:	d018      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f7c:	687b      	ldr	r3, [r7, #4]
 8043f7e:	681b      	ldr	r3, [r3, #0]
 8043f80:	4a1b      	ldr	r2, [pc, #108]	@ (8043ff0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8043f82:	4293      	cmp	r3, r2
 8043f84:	d013      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f86:	687b      	ldr	r3, [r7, #4]
 8043f88:	681b      	ldr	r3, [r3, #0]
 8043f8a:	4a1a      	ldr	r2, [pc, #104]	@ (8043ff4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8043f8c:	4293      	cmp	r3, r2
 8043f8e:	d00e      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f90:	687b      	ldr	r3, [r7, #4]
 8043f92:	681b      	ldr	r3, [r3, #0]
 8043f94:	4a18      	ldr	r2, [pc, #96]	@ (8043ff8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8043f96:	4293      	cmp	r3, r2
 8043f98:	d009      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043f9a:	687b      	ldr	r3, [r7, #4]
 8043f9c:	681b      	ldr	r3, [r3, #0]
 8043f9e:	4a13      	ldr	r2, [pc, #76]	@ (8043fec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8043fa0:	4293      	cmp	r3, r2
 8043fa2:	d004      	beq.n	8043fae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8043fa4:	687b      	ldr	r3, [r7, #4]
 8043fa6:	681b      	ldr	r3, [r3, #0]
 8043fa8:	4a14      	ldr	r2, [pc, #80]	@ (8043ffc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8043faa:	4293      	cmp	r3, r2
 8043fac:	d10c      	bne.n	8043fc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8043fae:	68bb      	ldr	r3, [r7, #8]
 8043fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8043fb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8043fb6:	683b      	ldr	r3, [r7, #0]
 8043fb8:	689b      	ldr	r3, [r3, #8]
 8043fba:	68ba      	ldr	r2, [r7, #8]
 8043fbc:	4313      	orrs	r3, r2
 8043fbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8043fc0:	687b      	ldr	r3, [r7, #4]
 8043fc2:	681b      	ldr	r3, [r3, #0]
 8043fc4:	68ba      	ldr	r2, [r7, #8]
 8043fc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8043fc8:	687b      	ldr	r3, [r7, #4]
 8043fca:	2201      	movs	r2, #1
 8043fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8043fd0:	687b      	ldr	r3, [r7, #4]
 8043fd2:	2200      	movs	r2, #0
 8043fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8043fd8:	2300      	movs	r3, #0
}
 8043fda:	4618      	mov	r0, r3
 8043fdc:	3714      	adds	r7, #20
 8043fde:	46bd      	mov	sp, r7
 8043fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043fe4:	4770      	bx	lr
 8043fe6:	bf00      	nop
 8043fe8:	40012c00 	.word	0x40012c00
 8043fec:	40013400 	.word	0x40013400
 8043ff0:	40000400 	.word	0x40000400
 8043ff4:	40000800 	.word	0x40000800
 8043ff8:	40000c00 	.word	0x40000c00
 8043ffc:	40014000 	.word	0x40014000

08044000 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8044000:	b480      	push	{r7}
 8044002:	b083      	sub	sp, #12
 8044004:	af00      	add	r7, sp, #0
 8044006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8044008:	bf00      	nop
 804400a:	370c      	adds	r7, #12
 804400c:	46bd      	mov	sp, r7
 804400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044012:	4770      	bx	lr

08044014 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8044014:	b480      	push	{r7}
 8044016:	b083      	sub	sp, #12
 8044018:	af00      	add	r7, sp, #0
 804401a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 804401c:	bf00      	nop
 804401e:	370c      	adds	r7, #12
 8044020:	46bd      	mov	sp, r7
 8044022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044026:	4770      	bx	lr

08044028 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8044028:	b480      	push	{r7}
 804402a:	b083      	sub	sp, #12
 804402c:	af00      	add	r7, sp, #0
 804402e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8044030:	bf00      	nop
 8044032:	370c      	adds	r7, #12
 8044034:	46bd      	mov	sp, r7
 8044036:	f85d 7b04 	ldr.w	r7, [sp], #4
 804403a:	4770      	bx	lr

0804403c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 804403c:	b580      	push	{r7, lr}
 804403e:	b082      	sub	sp, #8
 8044040:	af00      	add	r7, sp, #0
 8044042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8044044:	687b      	ldr	r3, [r7, #4]
 8044046:	2b00      	cmp	r3, #0
 8044048:	d101      	bne.n	804404e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 804404a:	2301      	movs	r3, #1
 804404c:	e042      	b.n	80440d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 804404e:	687b      	ldr	r3, [r7, #4]
 8044050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044054:	2b00      	cmp	r3, #0
 8044056:	d106      	bne.n	8044066 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8044058:	687b      	ldr	r3, [r7, #4]
 804405a:	2200      	movs	r2, #0
 804405c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8044060:	6878      	ldr	r0, [r7, #4]
 8044062:	f7fc fe8d 	bl	8040d80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8044066:	687b      	ldr	r3, [r7, #4]
 8044068:	2224      	movs	r2, #36	@ 0x24
 804406a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 804406e:	687b      	ldr	r3, [r7, #4]
 8044070:	681b      	ldr	r3, [r3, #0]
 8044072:	681a      	ldr	r2, [r3, #0]
 8044074:	687b      	ldr	r3, [r7, #4]
 8044076:	681b      	ldr	r3, [r3, #0]
 8044078:	f022 0201 	bic.w	r2, r2, #1
 804407c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 804407e:	687b      	ldr	r3, [r7, #4]
 8044080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044082:	2b00      	cmp	r3, #0
 8044084:	d002      	beq.n	804408c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8044086:	6878      	ldr	r0, [r7, #4]
 8044088:	f000 fefa 	bl	8044e80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 804408c:	6878      	ldr	r0, [r7, #4]
 804408e:	f000 fbf7 	bl	8044880 <UART_SetConfig>
 8044092:	4603      	mov	r3, r0
 8044094:	2b01      	cmp	r3, #1
 8044096:	d101      	bne.n	804409c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8044098:	2301      	movs	r3, #1
 804409a:	e01b      	b.n	80440d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 804409c:	687b      	ldr	r3, [r7, #4]
 804409e:	681b      	ldr	r3, [r3, #0]
 80440a0:	685a      	ldr	r2, [r3, #4]
 80440a2:	687b      	ldr	r3, [r7, #4]
 80440a4:	681b      	ldr	r3, [r3, #0]
 80440a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80440aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80440ac:	687b      	ldr	r3, [r7, #4]
 80440ae:	681b      	ldr	r3, [r3, #0]
 80440b0:	689a      	ldr	r2, [r3, #8]
 80440b2:	687b      	ldr	r3, [r7, #4]
 80440b4:	681b      	ldr	r3, [r3, #0]
 80440b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80440ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80440bc:	687b      	ldr	r3, [r7, #4]
 80440be:	681b      	ldr	r3, [r3, #0]
 80440c0:	681a      	ldr	r2, [r3, #0]
 80440c2:	687b      	ldr	r3, [r7, #4]
 80440c4:	681b      	ldr	r3, [r3, #0]
 80440c6:	f042 0201 	orr.w	r2, r2, #1
 80440ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80440cc:	6878      	ldr	r0, [r7, #4]
 80440ce:	f000 ff79 	bl	8044fc4 <UART_CheckIdleState>
 80440d2:	4603      	mov	r3, r0
}
 80440d4:	4618      	mov	r0, r3
 80440d6:	3708      	adds	r7, #8
 80440d8:	46bd      	mov	sp, r7
 80440da:	bd80      	pop	{r7, pc}

080440dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80440dc:	b580      	push	{r7, lr}
 80440de:	b08a      	sub	sp, #40	@ 0x28
 80440e0:	af02      	add	r7, sp, #8
 80440e2:	60f8      	str	r0, [r7, #12]
 80440e4:	60b9      	str	r1, [r7, #8]
 80440e6:	603b      	str	r3, [r7, #0]
 80440e8:	4613      	mov	r3, r2
 80440ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80440ec:	68fb      	ldr	r3, [r7, #12]
 80440ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80440f2:	2b20      	cmp	r3, #32
 80440f4:	d17b      	bne.n	80441ee <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80440f6:	68bb      	ldr	r3, [r7, #8]
 80440f8:	2b00      	cmp	r3, #0
 80440fa:	d002      	beq.n	8044102 <HAL_UART_Transmit+0x26>
 80440fc:	88fb      	ldrh	r3, [r7, #6]
 80440fe:	2b00      	cmp	r3, #0
 8044100:	d101      	bne.n	8044106 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8044102:	2301      	movs	r3, #1
 8044104:	e074      	b.n	80441f0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8044106:	68fb      	ldr	r3, [r7, #12]
 8044108:	2200      	movs	r2, #0
 804410a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804410e:	68fb      	ldr	r3, [r7, #12]
 8044110:	2221      	movs	r2, #33	@ 0x21
 8044112:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8044116:	f7fd f831 	bl	804117c <HAL_GetTick>
 804411a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 804411c:	68fb      	ldr	r3, [r7, #12]
 804411e:	88fa      	ldrh	r2, [r7, #6]
 8044120:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8044124:	68fb      	ldr	r3, [r7, #12]
 8044126:	88fa      	ldrh	r2, [r7, #6]
 8044128:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 804412c:	68fb      	ldr	r3, [r7, #12]
 804412e:	689b      	ldr	r3, [r3, #8]
 8044130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8044134:	d108      	bne.n	8044148 <HAL_UART_Transmit+0x6c>
 8044136:	68fb      	ldr	r3, [r7, #12]
 8044138:	691b      	ldr	r3, [r3, #16]
 804413a:	2b00      	cmp	r3, #0
 804413c:	d104      	bne.n	8044148 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 804413e:	2300      	movs	r3, #0
 8044140:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8044142:	68bb      	ldr	r3, [r7, #8]
 8044144:	61bb      	str	r3, [r7, #24]
 8044146:	e003      	b.n	8044150 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8044148:	68bb      	ldr	r3, [r7, #8]
 804414a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 804414c:	2300      	movs	r3, #0
 804414e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8044150:	e030      	b.n	80441b4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8044152:	683b      	ldr	r3, [r7, #0]
 8044154:	9300      	str	r3, [sp, #0]
 8044156:	697b      	ldr	r3, [r7, #20]
 8044158:	2200      	movs	r2, #0
 804415a:	2180      	movs	r1, #128	@ 0x80
 804415c:	68f8      	ldr	r0, [r7, #12]
 804415e:	f000 ffdb 	bl	8045118 <UART_WaitOnFlagUntilTimeout>
 8044162:	4603      	mov	r3, r0
 8044164:	2b00      	cmp	r3, #0
 8044166:	d005      	beq.n	8044174 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8044168:	68fb      	ldr	r3, [r7, #12]
 804416a:	2220      	movs	r2, #32
 804416c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8044170:	2303      	movs	r3, #3
 8044172:	e03d      	b.n	80441f0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8044174:	69fb      	ldr	r3, [r7, #28]
 8044176:	2b00      	cmp	r3, #0
 8044178:	d10b      	bne.n	8044192 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 804417a:	69bb      	ldr	r3, [r7, #24]
 804417c:	881b      	ldrh	r3, [r3, #0]
 804417e:	461a      	mov	r2, r3
 8044180:	68fb      	ldr	r3, [r7, #12]
 8044182:	681b      	ldr	r3, [r3, #0]
 8044184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8044188:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 804418a:	69bb      	ldr	r3, [r7, #24]
 804418c:	3302      	adds	r3, #2
 804418e:	61bb      	str	r3, [r7, #24]
 8044190:	e007      	b.n	80441a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8044192:	69fb      	ldr	r3, [r7, #28]
 8044194:	781a      	ldrb	r2, [r3, #0]
 8044196:	68fb      	ldr	r3, [r7, #12]
 8044198:	681b      	ldr	r3, [r3, #0]
 804419a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 804419c:	69fb      	ldr	r3, [r7, #28]
 804419e:	3301      	adds	r3, #1
 80441a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80441a2:	68fb      	ldr	r3, [r7, #12]
 80441a4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80441a8:	b29b      	uxth	r3, r3
 80441aa:	3b01      	subs	r3, #1
 80441ac:	b29a      	uxth	r2, r3
 80441ae:	68fb      	ldr	r3, [r7, #12]
 80441b0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80441b4:	68fb      	ldr	r3, [r7, #12]
 80441b6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80441ba:	b29b      	uxth	r3, r3
 80441bc:	2b00      	cmp	r3, #0
 80441be:	d1c8      	bne.n	8044152 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80441c0:	683b      	ldr	r3, [r7, #0]
 80441c2:	9300      	str	r3, [sp, #0]
 80441c4:	697b      	ldr	r3, [r7, #20]
 80441c6:	2200      	movs	r2, #0
 80441c8:	2140      	movs	r1, #64	@ 0x40
 80441ca:	68f8      	ldr	r0, [r7, #12]
 80441cc:	f000 ffa4 	bl	8045118 <UART_WaitOnFlagUntilTimeout>
 80441d0:	4603      	mov	r3, r0
 80441d2:	2b00      	cmp	r3, #0
 80441d4:	d005      	beq.n	80441e2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80441d6:	68fb      	ldr	r3, [r7, #12]
 80441d8:	2220      	movs	r2, #32
 80441da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80441de:	2303      	movs	r3, #3
 80441e0:	e006      	b.n	80441f0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80441e2:	68fb      	ldr	r3, [r7, #12]
 80441e4:	2220      	movs	r2, #32
 80441e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80441ea:	2300      	movs	r3, #0
 80441ec:	e000      	b.n	80441f0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80441ee:	2302      	movs	r3, #2
  }
}
 80441f0:	4618      	mov	r0, r3
 80441f2:	3720      	adds	r7, #32
 80441f4:	46bd      	mov	sp, r7
 80441f6:	bd80      	pop	{r7, pc}

080441f8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80441f8:	b580      	push	{r7, lr}
 80441fa:	b0ba      	sub	sp, #232	@ 0xe8
 80441fc:	af00      	add	r7, sp, #0
 80441fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8044200:	687b      	ldr	r3, [r7, #4]
 8044202:	681b      	ldr	r3, [r3, #0]
 8044204:	69db      	ldr	r3, [r3, #28]
 8044206:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 804420a:	687b      	ldr	r3, [r7, #4]
 804420c:	681b      	ldr	r3, [r3, #0]
 804420e:	681b      	ldr	r3, [r3, #0]
 8044210:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8044214:	687b      	ldr	r3, [r7, #4]
 8044216:	681b      	ldr	r3, [r3, #0]
 8044218:	689b      	ldr	r3, [r3, #8]
 804421a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 804421e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8044222:	f640 030f 	movw	r3, #2063	@ 0x80f
 8044226:	4013      	ands	r3, r2
 8044228:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 804422c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8044230:	2b00      	cmp	r3, #0
 8044232:	d11b      	bne.n	804426c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8044234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044238:	f003 0320 	and.w	r3, r3, #32
 804423c:	2b00      	cmp	r3, #0
 804423e:	d015      	beq.n	804426c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8044240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044244:	f003 0320 	and.w	r3, r3, #32
 8044248:	2b00      	cmp	r3, #0
 804424a:	d105      	bne.n	8044258 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 804424c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8044250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8044254:	2b00      	cmp	r3, #0
 8044256:	d009      	beq.n	804426c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8044258:	687b      	ldr	r3, [r7, #4]
 804425a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 804425c:	2b00      	cmp	r3, #0
 804425e:	f000 82e3 	beq.w	8044828 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8044262:	687b      	ldr	r3, [r7, #4]
 8044264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8044266:	6878      	ldr	r0, [r7, #4]
 8044268:	4798      	blx	r3
      }
      return;
 804426a:	e2dd      	b.n	8044828 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 804426c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8044270:	2b00      	cmp	r3, #0
 8044272:	f000 8123 	beq.w	80444bc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8044276:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 804427a:	4b8d      	ldr	r3, [pc, #564]	@ (80444b0 <HAL_UART_IRQHandler+0x2b8>)
 804427c:	4013      	ands	r3, r2
 804427e:	2b00      	cmp	r3, #0
 8044280:	d106      	bne.n	8044290 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8044282:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8044286:	4b8b      	ldr	r3, [pc, #556]	@ (80444b4 <HAL_UART_IRQHandler+0x2bc>)
 8044288:	4013      	ands	r3, r2
 804428a:	2b00      	cmp	r3, #0
 804428c:	f000 8116 	beq.w	80444bc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8044290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044294:	f003 0301 	and.w	r3, r3, #1
 8044298:	2b00      	cmp	r3, #0
 804429a:	d011      	beq.n	80442c0 <HAL_UART_IRQHandler+0xc8>
 804429c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80442a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80442a4:	2b00      	cmp	r3, #0
 80442a6:	d00b      	beq.n	80442c0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80442a8:	687b      	ldr	r3, [r7, #4]
 80442aa:	681b      	ldr	r3, [r3, #0]
 80442ac:	2201      	movs	r2, #1
 80442ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80442b0:	687b      	ldr	r3, [r7, #4]
 80442b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80442b6:	f043 0201 	orr.w	r2, r3, #1
 80442ba:	687b      	ldr	r3, [r7, #4]
 80442bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80442c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80442c4:	f003 0302 	and.w	r3, r3, #2
 80442c8:	2b00      	cmp	r3, #0
 80442ca:	d011      	beq.n	80442f0 <HAL_UART_IRQHandler+0xf8>
 80442cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80442d0:	f003 0301 	and.w	r3, r3, #1
 80442d4:	2b00      	cmp	r3, #0
 80442d6:	d00b      	beq.n	80442f0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80442d8:	687b      	ldr	r3, [r7, #4]
 80442da:	681b      	ldr	r3, [r3, #0]
 80442dc:	2202      	movs	r2, #2
 80442de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80442e0:	687b      	ldr	r3, [r7, #4]
 80442e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80442e6:	f043 0204 	orr.w	r2, r3, #4
 80442ea:	687b      	ldr	r3, [r7, #4]
 80442ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80442f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80442f4:	f003 0304 	and.w	r3, r3, #4
 80442f8:	2b00      	cmp	r3, #0
 80442fa:	d011      	beq.n	8044320 <HAL_UART_IRQHandler+0x128>
 80442fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8044300:	f003 0301 	and.w	r3, r3, #1
 8044304:	2b00      	cmp	r3, #0
 8044306:	d00b      	beq.n	8044320 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8044308:	687b      	ldr	r3, [r7, #4]
 804430a:	681b      	ldr	r3, [r3, #0]
 804430c:	2204      	movs	r2, #4
 804430e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8044310:	687b      	ldr	r3, [r7, #4]
 8044312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8044316:	f043 0202 	orr.w	r2, r3, #2
 804431a:	687b      	ldr	r3, [r7, #4]
 804431c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8044320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044324:	f003 0308 	and.w	r3, r3, #8
 8044328:	2b00      	cmp	r3, #0
 804432a:	d017      	beq.n	804435c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 804432c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8044330:	f003 0320 	and.w	r3, r3, #32
 8044334:	2b00      	cmp	r3, #0
 8044336:	d105      	bne.n	8044344 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8044338:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 804433c:	4b5c      	ldr	r3, [pc, #368]	@ (80444b0 <HAL_UART_IRQHandler+0x2b8>)
 804433e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8044340:	2b00      	cmp	r3, #0
 8044342:	d00b      	beq.n	804435c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8044344:	687b      	ldr	r3, [r7, #4]
 8044346:	681b      	ldr	r3, [r3, #0]
 8044348:	2208      	movs	r2, #8
 804434a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 804434c:	687b      	ldr	r3, [r7, #4]
 804434e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8044352:	f043 0208 	orr.w	r2, r3, #8
 8044356:	687b      	ldr	r3, [r7, #4]
 8044358:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 804435c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044360:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8044364:	2b00      	cmp	r3, #0
 8044366:	d012      	beq.n	804438e <HAL_UART_IRQHandler+0x196>
 8044368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 804436c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8044370:	2b00      	cmp	r3, #0
 8044372:	d00c      	beq.n	804438e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8044374:	687b      	ldr	r3, [r7, #4]
 8044376:	681b      	ldr	r3, [r3, #0]
 8044378:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 804437c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 804437e:	687b      	ldr	r3, [r7, #4]
 8044380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8044384:	f043 0220 	orr.w	r2, r3, #32
 8044388:	687b      	ldr	r3, [r7, #4]
 804438a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 804438e:	687b      	ldr	r3, [r7, #4]
 8044390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8044394:	2b00      	cmp	r3, #0
 8044396:	f000 8249 	beq.w	804482c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 804439a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 804439e:	f003 0320 	and.w	r3, r3, #32
 80443a2:	2b00      	cmp	r3, #0
 80443a4:	d013      	beq.n	80443ce <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80443a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80443aa:	f003 0320 	and.w	r3, r3, #32
 80443ae:	2b00      	cmp	r3, #0
 80443b0:	d105      	bne.n	80443be <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80443b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80443b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80443ba:	2b00      	cmp	r3, #0
 80443bc:	d007      	beq.n	80443ce <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80443be:	687b      	ldr	r3, [r7, #4]
 80443c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80443c2:	2b00      	cmp	r3, #0
 80443c4:	d003      	beq.n	80443ce <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80443c6:	687b      	ldr	r3, [r7, #4]
 80443c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80443ca:	6878      	ldr	r0, [r7, #4]
 80443cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80443ce:	687b      	ldr	r3, [r7, #4]
 80443d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80443d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80443d8:	687b      	ldr	r3, [r7, #4]
 80443da:	681b      	ldr	r3, [r3, #0]
 80443dc:	689b      	ldr	r3, [r3, #8]
 80443de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80443e2:	2b40      	cmp	r3, #64	@ 0x40
 80443e4:	d005      	beq.n	80443f2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80443e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80443ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80443ee:	2b00      	cmp	r3, #0
 80443f0:	d054      	beq.n	804449c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80443f2:	6878      	ldr	r0, [r7, #4]
 80443f4:	f000 fefd 	bl	80451f2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80443f8:	687b      	ldr	r3, [r7, #4]
 80443fa:	681b      	ldr	r3, [r3, #0]
 80443fc:	689b      	ldr	r3, [r3, #8]
 80443fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8044402:	2b40      	cmp	r3, #64	@ 0x40
 8044404:	d146      	bne.n	8044494 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8044406:	687b      	ldr	r3, [r7, #4]
 8044408:	681b      	ldr	r3, [r3, #0]
 804440a:	3308      	adds	r3, #8
 804440c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044410:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8044414:	e853 3f00 	ldrex	r3, [r3]
 8044418:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 804441c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8044420:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8044424:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8044428:	687b      	ldr	r3, [r7, #4]
 804442a:	681b      	ldr	r3, [r3, #0]
 804442c:	3308      	adds	r3, #8
 804442e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8044432:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8044436:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804443a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 804443e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8044442:	e841 2300 	strex	r3, r2, [r1]
 8044446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 804444a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 804444e:	2b00      	cmp	r3, #0
 8044450:	d1d9      	bne.n	8044406 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8044452:	687b      	ldr	r3, [r7, #4]
 8044454:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044458:	2b00      	cmp	r3, #0
 804445a:	d017      	beq.n	804448c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 804445c:	687b      	ldr	r3, [r7, #4]
 804445e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044462:	4a15      	ldr	r2, [pc, #84]	@ (80444b8 <HAL_UART_IRQHandler+0x2c0>)
 8044464:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8044466:	687b      	ldr	r3, [r7, #4]
 8044468:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804446c:	4618      	mov	r0, r3
 804446e:	f7fc ffcd 	bl	804140c <HAL_DMA_Abort_IT>
 8044472:	4603      	mov	r3, r0
 8044474:	2b00      	cmp	r3, #0
 8044476:	d019      	beq.n	80444ac <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8044478:	687b      	ldr	r3, [r7, #4]
 804447a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804447e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8044480:	687a      	ldr	r2, [r7, #4]
 8044482:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8044486:	4610      	mov	r0, r2
 8044488:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804448a:	e00f      	b.n	80444ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 804448c:	6878      	ldr	r0, [r7, #4]
 804448e:	f000 f9e1 	bl	8044854 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8044492:	e00b      	b.n	80444ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8044494:	6878      	ldr	r0, [r7, #4]
 8044496:	f000 f9dd 	bl	8044854 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 804449a:	e007      	b.n	80444ac <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 804449c:	6878      	ldr	r0, [r7, #4]
 804449e:	f000 f9d9 	bl	8044854 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80444a2:	687b      	ldr	r3, [r7, #4]
 80444a4:	2200      	movs	r2, #0
 80444a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80444aa:	e1bf      	b.n	804482c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80444ac:	bf00      	nop
    return;
 80444ae:	e1bd      	b.n	804482c <HAL_UART_IRQHandler+0x634>
 80444b0:	10000001 	.word	0x10000001
 80444b4:	04000120 	.word	0x04000120
 80444b8:	080452bf 	.word	0x080452bf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80444bc:	687b      	ldr	r3, [r7, #4]
 80444be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80444c0:	2b01      	cmp	r3, #1
 80444c2:	f040 8153 	bne.w	804476c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80444c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80444ca:	f003 0310 	and.w	r3, r3, #16
 80444ce:	2b00      	cmp	r3, #0
 80444d0:	f000 814c 	beq.w	804476c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80444d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80444d8:	f003 0310 	and.w	r3, r3, #16
 80444dc:	2b00      	cmp	r3, #0
 80444de:	f000 8145 	beq.w	804476c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80444e2:	687b      	ldr	r3, [r7, #4]
 80444e4:	681b      	ldr	r3, [r3, #0]
 80444e6:	2210      	movs	r2, #16
 80444e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80444ea:	687b      	ldr	r3, [r7, #4]
 80444ec:	681b      	ldr	r3, [r3, #0]
 80444ee:	689b      	ldr	r3, [r3, #8]
 80444f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80444f4:	2b40      	cmp	r3, #64	@ 0x40
 80444f6:	f040 80bb 	bne.w	8044670 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80444fa:	687b      	ldr	r3, [r7, #4]
 80444fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044500:	681b      	ldr	r3, [r3, #0]
 8044502:	685b      	ldr	r3, [r3, #4]
 8044504:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8044508:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 804450c:	2b00      	cmp	r3, #0
 804450e:	f000 818f 	beq.w	8044830 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8044512:	687b      	ldr	r3, [r7, #4]
 8044514:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8044518:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 804451c:	429a      	cmp	r2, r3
 804451e:	f080 8187 	bcs.w	8044830 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8044522:	687b      	ldr	r3, [r7, #4]
 8044524:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8044528:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 804452c:	687b      	ldr	r3, [r7, #4]
 804452e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044532:	681b      	ldr	r3, [r3, #0]
 8044534:	681b      	ldr	r3, [r3, #0]
 8044536:	f003 0320 	and.w	r3, r3, #32
 804453a:	2b00      	cmp	r3, #0
 804453c:	f040 8087 	bne.w	804464e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8044540:	687b      	ldr	r3, [r7, #4]
 8044542:	681b      	ldr	r3, [r3, #0]
 8044544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 804454c:	e853 3f00 	ldrex	r3, [r3]
 8044550:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8044554:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8044558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 804455c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8044560:	687b      	ldr	r3, [r7, #4]
 8044562:	681b      	ldr	r3, [r3, #0]
 8044564:	461a      	mov	r2, r3
 8044566:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 804456a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 804456e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044572:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8044576:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 804457a:	e841 2300 	strex	r3, r2, [r1]
 804457e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8044582:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8044586:	2b00      	cmp	r3, #0
 8044588:	d1da      	bne.n	8044540 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 804458a:	687b      	ldr	r3, [r7, #4]
 804458c:	681b      	ldr	r3, [r3, #0]
 804458e:	3308      	adds	r3, #8
 8044590:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8044594:	e853 3f00 	ldrex	r3, [r3]
 8044598:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 804459a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 804459c:	f023 0301 	bic.w	r3, r3, #1
 80445a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80445a4:	687b      	ldr	r3, [r7, #4]
 80445a6:	681b      	ldr	r3, [r3, #0]
 80445a8:	3308      	adds	r3, #8
 80445aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80445ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80445b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80445b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80445b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80445ba:	e841 2300 	strex	r3, r2, [r1]
 80445be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80445c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80445c2:	2b00      	cmp	r3, #0
 80445c4:	d1e1      	bne.n	804458a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80445c6:	687b      	ldr	r3, [r7, #4]
 80445c8:	681b      	ldr	r3, [r3, #0]
 80445ca:	3308      	adds	r3, #8
 80445cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80445ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80445d0:	e853 3f00 	ldrex	r3, [r3]
 80445d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80445d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80445d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80445dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80445e0:	687b      	ldr	r3, [r7, #4]
 80445e2:	681b      	ldr	r3, [r3, #0]
 80445e4:	3308      	adds	r3, #8
 80445e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80445ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80445ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80445ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80445f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80445f2:	e841 2300 	strex	r3, r2, [r1]
 80445f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80445f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80445fa:	2b00      	cmp	r3, #0
 80445fc:	d1e3      	bne.n	80445c6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80445fe:	687b      	ldr	r3, [r7, #4]
 8044600:	2220      	movs	r2, #32
 8044602:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8044606:	687b      	ldr	r3, [r7, #4]
 8044608:	2200      	movs	r2, #0
 804460a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 804460c:	687b      	ldr	r3, [r7, #4]
 804460e:	681b      	ldr	r3, [r3, #0]
 8044610:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8044614:	e853 3f00 	ldrex	r3, [r3]
 8044618:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 804461a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 804461c:	f023 0310 	bic.w	r3, r3, #16
 8044620:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8044624:	687b      	ldr	r3, [r7, #4]
 8044626:	681b      	ldr	r3, [r3, #0]
 8044628:	461a      	mov	r2, r3
 804462a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 804462e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8044630:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044632:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8044634:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8044636:	e841 2300 	strex	r3, r2, [r1]
 804463a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 804463c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 804463e:	2b00      	cmp	r3, #0
 8044640:	d1e4      	bne.n	804460c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8044642:	687b      	ldr	r3, [r7, #4]
 8044644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8044648:	4618      	mov	r0, r3
 804464a:	f7fc fe83 	bl	8041354 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 804464e:	687b      	ldr	r3, [r7, #4]
 8044650:	2202      	movs	r2, #2
 8044652:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8044654:	687b      	ldr	r3, [r7, #4]
 8044656:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 804465a:	687b      	ldr	r3, [r7, #4]
 804465c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8044660:	b29b      	uxth	r3, r3
 8044662:	1ad3      	subs	r3, r2, r3
 8044664:	b29b      	uxth	r3, r3
 8044666:	4619      	mov	r1, r3
 8044668:	6878      	ldr	r0, [r7, #4]
 804466a:	f000 f8fd 	bl	8044868 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 804466e:	e0df      	b.n	8044830 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8044670:	687b      	ldr	r3, [r7, #4]
 8044672:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8044676:	687b      	ldr	r3, [r7, #4]
 8044678:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 804467c:	b29b      	uxth	r3, r3
 804467e:	1ad3      	subs	r3, r2, r3
 8044680:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8044684:	687b      	ldr	r3, [r7, #4]
 8044686:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 804468a:	b29b      	uxth	r3, r3
 804468c:	2b00      	cmp	r3, #0
 804468e:	f000 80d1 	beq.w	8044834 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8044692:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8044696:	2b00      	cmp	r3, #0
 8044698:	f000 80cc 	beq.w	8044834 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 804469c:	687b      	ldr	r3, [r7, #4]
 804469e:	681b      	ldr	r3, [r3, #0]
 80446a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80446a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80446a4:	e853 3f00 	ldrex	r3, [r3]
 80446a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80446aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80446ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80446b0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80446b4:	687b      	ldr	r3, [r7, #4]
 80446b6:	681b      	ldr	r3, [r3, #0]
 80446b8:	461a      	mov	r2, r3
 80446ba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80446be:	647b      	str	r3, [r7, #68]	@ 0x44
 80446c0:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80446c2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80446c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80446c6:	e841 2300 	strex	r3, r2, [r1]
 80446ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80446cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80446ce:	2b00      	cmp	r3, #0
 80446d0:	d1e4      	bne.n	804469c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80446d2:	687b      	ldr	r3, [r7, #4]
 80446d4:	681b      	ldr	r3, [r3, #0]
 80446d6:	3308      	adds	r3, #8
 80446d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80446da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80446dc:	e853 3f00 	ldrex	r3, [r3]
 80446e0:	623b      	str	r3, [r7, #32]
   return(result);
 80446e2:	6a3b      	ldr	r3, [r7, #32]
 80446e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80446e8:	f023 0301 	bic.w	r3, r3, #1
 80446ec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80446f0:	687b      	ldr	r3, [r7, #4]
 80446f2:	681b      	ldr	r3, [r3, #0]
 80446f4:	3308      	adds	r3, #8
 80446f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80446fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80446fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80446fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8044700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8044702:	e841 2300 	strex	r3, r2, [r1]
 8044706:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8044708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804470a:	2b00      	cmp	r3, #0
 804470c:	d1e1      	bne.n	80446d2 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 804470e:	687b      	ldr	r3, [r7, #4]
 8044710:	2220      	movs	r2, #32
 8044712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8044716:	687b      	ldr	r3, [r7, #4]
 8044718:	2200      	movs	r2, #0
 804471a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 804471c:	687b      	ldr	r3, [r7, #4]
 804471e:	2200      	movs	r2, #0
 8044720:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8044722:	687b      	ldr	r3, [r7, #4]
 8044724:	681b      	ldr	r3, [r3, #0]
 8044726:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044728:	693b      	ldr	r3, [r7, #16]
 804472a:	e853 3f00 	ldrex	r3, [r3]
 804472e:	60fb      	str	r3, [r7, #12]
   return(result);
 8044730:	68fb      	ldr	r3, [r7, #12]
 8044732:	f023 0310 	bic.w	r3, r3, #16
 8044736:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 804473a:	687b      	ldr	r3, [r7, #4]
 804473c:	681b      	ldr	r3, [r3, #0]
 804473e:	461a      	mov	r2, r3
 8044740:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8044744:	61fb      	str	r3, [r7, #28]
 8044746:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044748:	69b9      	ldr	r1, [r7, #24]
 804474a:	69fa      	ldr	r2, [r7, #28]
 804474c:	e841 2300 	strex	r3, r2, [r1]
 8044750:	617b      	str	r3, [r7, #20]
   return(result);
 8044752:	697b      	ldr	r3, [r7, #20]
 8044754:	2b00      	cmp	r3, #0
 8044756:	d1e4      	bne.n	8044722 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8044758:	687b      	ldr	r3, [r7, #4]
 804475a:	2202      	movs	r2, #2
 804475c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 804475e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8044762:	4619      	mov	r1, r3
 8044764:	6878      	ldr	r0, [r7, #4]
 8044766:	f000 f87f 	bl	8044868 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 804476a:	e063      	b.n	8044834 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 804476c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044770:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8044774:	2b00      	cmp	r3, #0
 8044776:	d00e      	beq.n	8044796 <HAL_UART_IRQHandler+0x59e>
 8044778:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 804477c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8044780:	2b00      	cmp	r3, #0
 8044782:	d008      	beq.n	8044796 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8044784:	687b      	ldr	r3, [r7, #4]
 8044786:	681b      	ldr	r3, [r3, #0]
 8044788:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 804478c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 804478e:	6878      	ldr	r0, [r7, #4]
 8044790:	f000 fdd6 	bl	8045340 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8044794:	e051      	b.n	804483a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8044796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 804479a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 804479e:	2b00      	cmp	r3, #0
 80447a0:	d014      	beq.n	80447cc <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80447a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80447a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80447aa:	2b00      	cmp	r3, #0
 80447ac:	d105      	bne.n	80447ba <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80447ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80447b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80447b6:	2b00      	cmp	r3, #0
 80447b8:	d008      	beq.n	80447cc <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80447ba:	687b      	ldr	r3, [r7, #4]
 80447bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80447be:	2b00      	cmp	r3, #0
 80447c0:	d03a      	beq.n	8044838 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80447c2:	687b      	ldr	r3, [r7, #4]
 80447c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80447c6:	6878      	ldr	r0, [r7, #4]
 80447c8:	4798      	blx	r3
    }
    return;
 80447ca:	e035      	b.n	8044838 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80447cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80447d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80447d4:	2b00      	cmp	r3, #0
 80447d6:	d009      	beq.n	80447ec <HAL_UART_IRQHandler+0x5f4>
 80447d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80447dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80447e0:	2b00      	cmp	r3, #0
 80447e2:	d003      	beq.n	80447ec <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80447e4:	6878      	ldr	r0, [r7, #4]
 80447e6:	f000 fd80 	bl	80452ea <UART_EndTransmit_IT>
    return;
 80447ea:	e026      	b.n	804483a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80447ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80447f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80447f4:	2b00      	cmp	r3, #0
 80447f6:	d009      	beq.n	804480c <HAL_UART_IRQHandler+0x614>
 80447f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80447fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8044800:	2b00      	cmp	r3, #0
 8044802:	d003      	beq.n	804480c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8044804:	6878      	ldr	r0, [r7, #4]
 8044806:	f000 fdaf 	bl	8045368 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 804480a:	e016      	b.n	804483a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 804480c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8044810:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8044814:	2b00      	cmp	r3, #0
 8044816:	d010      	beq.n	804483a <HAL_UART_IRQHandler+0x642>
 8044818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 804481c:	2b00      	cmp	r3, #0
 804481e:	da0c      	bge.n	804483a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8044820:	6878      	ldr	r0, [r7, #4]
 8044822:	f000 fd97 	bl	8045354 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8044826:	e008      	b.n	804483a <HAL_UART_IRQHandler+0x642>
      return;
 8044828:	bf00      	nop
 804482a:	e006      	b.n	804483a <HAL_UART_IRQHandler+0x642>
    return;
 804482c:	bf00      	nop
 804482e:	e004      	b.n	804483a <HAL_UART_IRQHandler+0x642>
      return;
 8044830:	bf00      	nop
 8044832:	e002      	b.n	804483a <HAL_UART_IRQHandler+0x642>
      return;
 8044834:	bf00      	nop
 8044836:	e000      	b.n	804483a <HAL_UART_IRQHandler+0x642>
    return;
 8044838:	bf00      	nop
  }
}
 804483a:	37e8      	adds	r7, #232	@ 0xe8
 804483c:	46bd      	mov	sp, r7
 804483e:	bd80      	pop	{r7, pc}

08044840 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8044840:	b480      	push	{r7}
 8044842:	b083      	sub	sp, #12
 8044844:	af00      	add	r7, sp, #0
 8044846:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8044848:	bf00      	nop
 804484a:	370c      	adds	r7, #12
 804484c:	46bd      	mov	sp, r7
 804484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044852:	4770      	bx	lr

08044854 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8044854:	b480      	push	{r7}
 8044856:	b083      	sub	sp, #12
 8044858:	af00      	add	r7, sp, #0
 804485a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 804485c:	bf00      	nop
 804485e:	370c      	adds	r7, #12
 8044860:	46bd      	mov	sp, r7
 8044862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044866:	4770      	bx	lr

08044868 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8044868:	b480      	push	{r7}
 804486a:	b083      	sub	sp, #12
 804486c:	af00      	add	r7, sp, #0
 804486e:	6078      	str	r0, [r7, #4]
 8044870:	460b      	mov	r3, r1
 8044872:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8044874:	bf00      	nop
 8044876:	370c      	adds	r7, #12
 8044878:	46bd      	mov	sp, r7
 804487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804487e:	4770      	bx	lr

08044880 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8044880:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8044884:	b08c      	sub	sp, #48	@ 0x30
 8044886:	af00      	add	r7, sp, #0
 8044888:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 804488a:	2300      	movs	r3, #0
 804488c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8044890:	697b      	ldr	r3, [r7, #20]
 8044892:	689a      	ldr	r2, [r3, #8]
 8044894:	697b      	ldr	r3, [r7, #20]
 8044896:	691b      	ldr	r3, [r3, #16]
 8044898:	431a      	orrs	r2, r3
 804489a:	697b      	ldr	r3, [r7, #20]
 804489c:	695b      	ldr	r3, [r3, #20]
 804489e:	431a      	orrs	r2, r3
 80448a0:	697b      	ldr	r3, [r7, #20]
 80448a2:	69db      	ldr	r3, [r3, #28]
 80448a4:	4313      	orrs	r3, r2
 80448a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80448a8:	697b      	ldr	r3, [r7, #20]
 80448aa:	681b      	ldr	r3, [r3, #0]
 80448ac:	681a      	ldr	r2, [r3, #0]
 80448ae:	4baa      	ldr	r3, [pc, #680]	@ (8044b58 <UART_SetConfig+0x2d8>)
 80448b0:	4013      	ands	r3, r2
 80448b2:	697a      	ldr	r2, [r7, #20]
 80448b4:	6812      	ldr	r2, [r2, #0]
 80448b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80448b8:	430b      	orrs	r3, r1
 80448ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80448bc:	697b      	ldr	r3, [r7, #20]
 80448be:	681b      	ldr	r3, [r3, #0]
 80448c0:	685b      	ldr	r3, [r3, #4]
 80448c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80448c6:	697b      	ldr	r3, [r7, #20]
 80448c8:	68da      	ldr	r2, [r3, #12]
 80448ca:	697b      	ldr	r3, [r7, #20]
 80448cc:	681b      	ldr	r3, [r3, #0]
 80448ce:	430a      	orrs	r2, r1
 80448d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80448d2:	697b      	ldr	r3, [r7, #20]
 80448d4:	699b      	ldr	r3, [r3, #24]
 80448d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80448d8:	697b      	ldr	r3, [r7, #20]
 80448da:	681b      	ldr	r3, [r3, #0]
 80448dc:	4a9f      	ldr	r2, [pc, #636]	@ (8044b5c <UART_SetConfig+0x2dc>)
 80448de:	4293      	cmp	r3, r2
 80448e0:	d004      	beq.n	80448ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80448e2:	697b      	ldr	r3, [r7, #20]
 80448e4:	6a1b      	ldr	r3, [r3, #32]
 80448e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80448e8:	4313      	orrs	r3, r2
 80448ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80448ec:	697b      	ldr	r3, [r7, #20]
 80448ee:	681b      	ldr	r3, [r3, #0]
 80448f0:	689b      	ldr	r3, [r3, #8]
 80448f2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80448f6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80448fa:	697a      	ldr	r2, [r7, #20]
 80448fc:	6812      	ldr	r2, [r2, #0]
 80448fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8044900:	430b      	orrs	r3, r1
 8044902:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8044904:	697b      	ldr	r3, [r7, #20]
 8044906:	681b      	ldr	r3, [r3, #0]
 8044908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804490a:	f023 010f 	bic.w	r1, r3, #15
 804490e:	697b      	ldr	r3, [r7, #20]
 8044910:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8044912:	697b      	ldr	r3, [r7, #20]
 8044914:	681b      	ldr	r3, [r3, #0]
 8044916:	430a      	orrs	r2, r1
 8044918:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 804491a:	697b      	ldr	r3, [r7, #20]
 804491c:	681b      	ldr	r3, [r3, #0]
 804491e:	4a90      	ldr	r2, [pc, #576]	@ (8044b60 <UART_SetConfig+0x2e0>)
 8044920:	4293      	cmp	r3, r2
 8044922:	d125      	bne.n	8044970 <UART_SetConfig+0xf0>
 8044924:	4b8f      	ldr	r3, [pc, #572]	@ (8044b64 <UART_SetConfig+0x2e4>)
 8044926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804492a:	f003 0303 	and.w	r3, r3, #3
 804492e:	2b03      	cmp	r3, #3
 8044930:	d81a      	bhi.n	8044968 <UART_SetConfig+0xe8>
 8044932:	a201      	add	r2, pc, #4	@ (adr r2, 8044938 <UART_SetConfig+0xb8>)
 8044934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044938:	08044949 	.word	0x08044949
 804493c:	08044959 	.word	0x08044959
 8044940:	08044951 	.word	0x08044951
 8044944:	08044961 	.word	0x08044961
 8044948:	2301      	movs	r3, #1
 804494a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804494e:	e116      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044950:	2302      	movs	r3, #2
 8044952:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044956:	e112      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044958:	2304      	movs	r3, #4
 804495a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804495e:	e10e      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044960:	2308      	movs	r3, #8
 8044962:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044966:	e10a      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044968:	2310      	movs	r3, #16
 804496a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804496e:	e106      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044970:	697b      	ldr	r3, [r7, #20]
 8044972:	681b      	ldr	r3, [r3, #0]
 8044974:	4a7c      	ldr	r2, [pc, #496]	@ (8044b68 <UART_SetConfig+0x2e8>)
 8044976:	4293      	cmp	r3, r2
 8044978:	d138      	bne.n	80449ec <UART_SetConfig+0x16c>
 804497a:	4b7a      	ldr	r3, [pc, #488]	@ (8044b64 <UART_SetConfig+0x2e4>)
 804497c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044980:	f003 030c 	and.w	r3, r3, #12
 8044984:	2b0c      	cmp	r3, #12
 8044986:	d82d      	bhi.n	80449e4 <UART_SetConfig+0x164>
 8044988:	a201      	add	r2, pc, #4	@ (adr r2, 8044990 <UART_SetConfig+0x110>)
 804498a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804498e:	bf00      	nop
 8044990:	080449c5 	.word	0x080449c5
 8044994:	080449e5 	.word	0x080449e5
 8044998:	080449e5 	.word	0x080449e5
 804499c:	080449e5 	.word	0x080449e5
 80449a0:	080449d5 	.word	0x080449d5
 80449a4:	080449e5 	.word	0x080449e5
 80449a8:	080449e5 	.word	0x080449e5
 80449ac:	080449e5 	.word	0x080449e5
 80449b0:	080449cd 	.word	0x080449cd
 80449b4:	080449e5 	.word	0x080449e5
 80449b8:	080449e5 	.word	0x080449e5
 80449bc:	080449e5 	.word	0x080449e5
 80449c0:	080449dd 	.word	0x080449dd
 80449c4:	2300      	movs	r3, #0
 80449c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449ca:	e0d8      	b.n	8044b7e <UART_SetConfig+0x2fe>
 80449cc:	2302      	movs	r3, #2
 80449ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449d2:	e0d4      	b.n	8044b7e <UART_SetConfig+0x2fe>
 80449d4:	2304      	movs	r3, #4
 80449d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449da:	e0d0      	b.n	8044b7e <UART_SetConfig+0x2fe>
 80449dc:	2308      	movs	r3, #8
 80449de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449e2:	e0cc      	b.n	8044b7e <UART_SetConfig+0x2fe>
 80449e4:	2310      	movs	r3, #16
 80449e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80449ea:	e0c8      	b.n	8044b7e <UART_SetConfig+0x2fe>
 80449ec:	697b      	ldr	r3, [r7, #20]
 80449ee:	681b      	ldr	r3, [r3, #0]
 80449f0:	4a5e      	ldr	r2, [pc, #376]	@ (8044b6c <UART_SetConfig+0x2ec>)
 80449f2:	4293      	cmp	r3, r2
 80449f4:	d125      	bne.n	8044a42 <UART_SetConfig+0x1c2>
 80449f6:	4b5b      	ldr	r3, [pc, #364]	@ (8044b64 <UART_SetConfig+0x2e4>)
 80449f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80449fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8044a00:	2b30      	cmp	r3, #48	@ 0x30
 8044a02:	d016      	beq.n	8044a32 <UART_SetConfig+0x1b2>
 8044a04:	2b30      	cmp	r3, #48	@ 0x30
 8044a06:	d818      	bhi.n	8044a3a <UART_SetConfig+0x1ba>
 8044a08:	2b20      	cmp	r3, #32
 8044a0a:	d00a      	beq.n	8044a22 <UART_SetConfig+0x1a2>
 8044a0c:	2b20      	cmp	r3, #32
 8044a0e:	d814      	bhi.n	8044a3a <UART_SetConfig+0x1ba>
 8044a10:	2b00      	cmp	r3, #0
 8044a12:	d002      	beq.n	8044a1a <UART_SetConfig+0x19a>
 8044a14:	2b10      	cmp	r3, #16
 8044a16:	d008      	beq.n	8044a2a <UART_SetConfig+0x1aa>
 8044a18:	e00f      	b.n	8044a3a <UART_SetConfig+0x1ba>
 8044a1a:	2300      	movs	r3, #0
 8044a1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a20:	e0ad      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a22:	2302      	movs	r3, #2
 8044a24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a28:	e0a9      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a2a:	2304      	movs	r3, #4
 8044a2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a30:	e0a5      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a32:	2308      	movs	r3, #8
 8044a34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a38:	e0a1      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a3a:	2310      	movs	r3, #16
 8044a3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a40:	e09d      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a42:	697b      	ldr	r3, [r7, #20]
 8044a44:	681b      	ldr	r3, [r3, #0]
 8044a46:	4a4a      	ldr	r2, [pc, #296]	@ (8044b70 <UART_SetConfig+0x2f0>)
 8044a48:	4293      	cmp	r3, r2
 8044a4a:	d125      	bne.n	8044a98 <UART_SetConfig+0x218>
 8044a4c:	4b45      	ldr	r3, [pc, #276]	@ (8044b64 <UART_SetConfig+0x2e4>)
 8044a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044a52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8044a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8044a58:	d016      	beq.n	8044a88 <UART_SetConfig+0x208>
 8044a5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8044a5c:	d818      	bhi.n	8044a90 <UART_SetConfig+0x210>
 8044a5e:	2b80      	cmp	r3, #128	@ 0x80
 8044a60:	d00a      	beq.n	8044a78 <UART_SetConfig+0x1f8>
 8044a62:	2b80      	cmp	r3, #128	@ 0x80
 8044a64:	d814      	bhi.n	8044a90 <UART_SetConfig+0x210>
 8044a66:	2b00      	cmp	r3, #0
 8044a68:	d002      	beq.n	8044a70 <UART_SetConfig+0x1f0>
 8044a6a:	2b40      	cmp	r3, #64	@ 0x40
 8044a6c:	d008      	beq.n	8044a80 <UART_SetConfig+0x200>
 8044a6e:	e00f      	b.n	8044a90 <UART_SetConfig+0x210>
 8044a70:	2300      	movs	r3, #0
 8044a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a76:	e082      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a78:	2302      	movs	r3, #2
 8044a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a7e:	e07e      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a80:	2304      	movs	r3, #4
 8044a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a86:	e07a      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a88:	2308      	movs	r3, #8
 8044a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a8e:	e076      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a90:	2310      	movs	r3, #16
 8044a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044a96:	e072      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044a98:	697b      	ldr	r3, [r7, #20]
 8044a9a:	681b      	ldr	r3, [r3, #0]
 8044a9c:	4a35      	ldr	r2, [pc, #212]	@ (8044b74 <UART_SetConfig+0x2f4>)
 8044a9e:	4293      	cmp	r3, r2
 8044aa0:	d12a      	bne.n	8044af8 <UART_SetConfig+0x278>
 8044aa2:	4b30      	ldr	r3, [pc, #192]	@ (8044b64 <UART_SetConfig+0x2e4>)
 8044aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044aa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8044aac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044ab0:	d01a      	beq.n	8044ae8 <UART_SetConfig+0x268>
 8044ab2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044ab6:	d81b      	bhi.n	8044af0 <UART_SetConfig+0x270>
 8044ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8044abc:	d00c      	beq.n	8044ad8 <UART_SetConfig+0x258>
 8044abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8044ac2:	d815      	bhi.n	8044af0 <UART_SetConfig+0x270>
 8044ac4:	2b00      	cmp	r3, #0
 8044ac6:	d003      	beq.n	8044ad0 <UART_SetConfig+0x250>
 8044ac8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8044acc:	d008      	beq.n	8044ae0 <UART_SetConfig+0x260>
 8044ace:	e00f      	b.n	8044af0 <UART_SetConfig+0x270>
 8044ad0:	2300      	movs	r3, #0
 8044ad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044ad6:	e052      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044ad8:	2302      	movs	r3, #2
 8044ada:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044ade:	e04e      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044ae0:	2304      	movs	r3, #4
 8044ae2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044ae6:	e04a      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044ae8:	2308      	movs	r3, #8
 8044aea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044aee:	e046      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044af0:	2310      	movs	r3, #16
 8044af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044af6:	e042      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044af8:	697b      	ldr	r3, [r7, #20]
 8044afa:	681b      	ldr	r3, [r3, #0]
 8044afc:	4a17      	ldr	r2, [pc, #92]	@ (8044b5c <UART_SetConfig+0x2dc>)
 8044afe:	4293      	cmp	r3, r2
 8044b00:	d13a      	bne.n	8044b78 <UART_SetConfig+0x2f8>
 8044b02:	4b18      	ldr	r3, [pc, #96]	@ (8044b64 <UART_SetConfig+0x2e4>)
 8044b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044b08:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8044b0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044b10:	d01a      	beq.n	8044b48 <UART_SetConfig+0x2c8>
 8044b12:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044b16:	d81b      	bhi.n	8044b50 <UART_SetConfig+0x2d0>
 8044b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8044b1c:	d00c      	beq.n	8044b38 <UART_SetConfig+0x2b8>
 8044b1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8044b22:	d815      	bhi.n	8044b50 <UART_SetConfig+0x2d0>
 8044b24:	2b00      	cmp	r3, #0
 8044b26:	d003      	beq.n	8044b30 <UART_SetConfig+0x2b0>
 8044b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8044b2c:	d008      	beq.n	8044b40 <UART_SetConfig+0x2c0>
 8044b2e:	e00f      	b.n	8044b50 <UART_SetConfig+0x2d0>
 8044b30:	2300      	movs	r3, #0
 8044b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b36:	e022      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044b38:	2302      	movs	r3, #2
 8044b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b3e:	e01e      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044b40:	2304      	movs	r3, #4
 8044b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b46:	e01a      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044b48:	2308      	movs	r3, #8
 8044b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b4e:	e016      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044b50:	2310      	movs	r3, #16
 8044b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044b56:	e012      	b.n	8044b7e <UART_SetConfig+0x2fe>
 8044b58:	cfff69f3 	.word	0xcfff69f3
 8044b5c:	40008000 	.word	0x40008000
 8044b60:	40013800 	.word	0x40013800
 8044b64:	40021000 	.word	0x40021000
 8044b68:	40004400 	.word	0x40004400
 8044b6c:	40004800 	.word	0x40004800
 8044b70:	40004c00 	.word	0x40004c00
 8044b74:	40005000 	.word	0x40005000
 8044b78:	2310      	movs	r3, #16
 8044b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8044b7e:	697b      	ldr	r3, [r7, #20]
 8044b80:	681b      	ldr	r3, [r3, #0]
 8044b82:	4ab0      	ldr	r2, [pc, #704]	@ (8044e44 <UART_SetConfig+0x5c4>)
 8044b84:	4293      	cmp	r3, r2
 8044b86:	f040 809b 	bne.w	8044cc0 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8044b8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044b8e:	2b08      	cmp	r3, #8
 8044b90:	d827      	bhi.n	8044be2 <UART_SetConfig+0x362>
 8044b92:	a201      	add	r2, pc, #4	@ (adr r2, 8044b98 <UART_SetConfig+0x318>)
 8044b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044b98:	08044bbd 	.word	0x08044bbd
 8044b9c:	08044bc5 	.word	0x08044bc5
 8044ba0:	08044bcd 	.word	0x08044bcd
 8044ba4:	08044be3 	.word	0x08044be3
 8044ba8:	08044bd3 	.word	0x08044bd3
 8044bac:	08044be3 	.word	0x08044be3
 8044bb0:	08044be3 	.word	0x08044be3
 8044bb4:	08044be3 	.word	0x08044be3
 8044bb8:	08044bdb 	.word	0x08044bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044bbc:	f7fd feee 	bl	804299c <HAL_RCC_GetPCLK1Freq>
 8044bc0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044bc2:	e014      	b.n	8044bee <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044bc4:	f7fd fefe 	bl	80429c4 <HAL_RCC_GetPCLK2Freq>
 8044bc8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044bca:	e010      	b.n	8044bee <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044bcc:	4b9e      	ldr	r3, [pc, #632]	@ (8044e48 <UART_SetConfig+0x5c8>)
 8044bce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044bd0:	e00d      	b.n	8044bee <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044bd2:	f7fd fe33 	bl	804283c <HAL_RCC_GetSysClockFreq>
 8044bd6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044bd8:	e009      	b.n	8044bee <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044bda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044bde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044be0:	e005      	b.n	8044bee <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8044be2:	2300      	movs	r3, #0
 8044be4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044be6:	2301      	movs	r3, #1
 8044be8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044bec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8044bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044bf0:	2b00      	cmp	r3, #0
 8044bf2:	f000 8130 	beq.w	8044e56 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8044bf6:	697b      	ldr	r3, [r7, #20]
 8044bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044bfa:	4a94      	ldr	r2, [pc, #592]	@ (8044e4c <UART_SetConfig+0x5cc>)
 8044bfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044c00:	461a      	mov	r2, r3
 8044c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044c04:	fbb3 f3f2 	udiv	r3, r3, r2
 8044c08:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8044c0a:	697b      	ldr	r3, [r7, #20]
 8044c0c:	685a      	ldr	r2, [r3, #4]
 8044c0e:	4613      	mov	r3, r2
 8044c10:	005b      	lsls	r3, r3, #1
 8044c12:	4413      	add	r3, r2
 8044c14:	69ba      	ldr	r2, [r7, #24]
 8044c16:	429a      	cmp	r2, r3
 8044c18:	d305      	bcc.n	8044c26 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8044c1a:	697b      	ldr	r3, [r7, #20]
 8044c1c:	685b      	ldr	r3, [r3, #4]
 8044c1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8044c20:	69ba      	ldr	r2, [r7, #24]
 8044c22:	429a      	cmp	r2, r3
 8044c24:	d903      	bls.n	8044c2e <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8044c26:	2301      	movs	r3, #1
 8044c28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044c2c:	e113      	b.n	8044e56 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044c30:	2200      	movs	r2, #0
 8044c32:	60bb      	str	r3, [r7, #8]
 8044c34:	60fa      	str	r2, [r7, #12]
 8044c36:	697b      	ldr	r3, [r7, #20]
 8044c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044c3a:	4a84      	ldr	r2, [pc, #528]	@ (8044e4c <UART_SetConfig+0x5cc>)
 8044c3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044c40:	b29b      	uxth	r3, r3
 8044c42:	2200      	movs	r2, #0
 8044c44:	603b      	str	r3, [r7, #0]
 8044c46:	607a      	str	r2, [r7, #4]
 8044c48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8044c4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8044c50:	f7fb faf6 	bl	8040240 <__aeabi_uldivmod>
 8044c54:	4602      	mov	r2, r0
 8044c56:	460b      	mov	r3, r1
 8044c58:	4610      	mov	r0, r2
 8044c5a:	4619      	mov	r1, r3
 8044c5c:	f04f 0200 	mov.w	r2, #0
 8044c60:	f04f 0300 	mov.w	r3, #0
 8044c64:	020b      	lsls	r3, r1, #8
 8044c66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8044c6a:	0202      	lsls	r2, r0, #8
 8044c6c:	6979      	ldr	r1, [r7, #20]
 8044c6e:	6849      	ldr	r1, [r1, #4]
 8044c70:	0849      	lsrs	r1, r1, #1
 8044c72:	2000      	movs	r0, #0
 8044c74:	460c      	mov	r4, r1
 8044c76:	4605      	mov	r5, r0
 8044c78:	eb12 0804 	adds.w	r8, r2, r4
 8044c7c:	eb43 0905 	adc.w	r9, r3, r5
 8044c80:	697b      	ldr	r3, [r7, #20]
 8044c82:	685b      	ldr	r3, [r3, #4]
 8044c84:	2200      	movs	r2, #0
 8044c86:	469a      	mov	sl, r3
 8044c88:	4693      	mov	fp, r2
 8044c8a:	4652      	mov	r2, sl
 8044c8c:	465b      	mov	r3, fp
 8044c8e:	4640      	mov	r0, r8
 8044c90:	4649      	mov	r1, r9
 8044c92:	f7fb fad5 	bl	8040240 <__aeabi_uldivmod>
 8044c96:	4602      	mov	r2, r0
 8044c98:	460b      	mov	r3, r1
 8044c9a:	4613      	mov	r3, r2
 8044c9c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8044c9e:	6a3b      	ldr	r3, [r7, #32]
 8044ca0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044ca4:	d308      	bcc.n	8044cb8 <UART_SetConfig+0x438>
 8044ca6:	6a3b      	ldr	r3, [r7, #32]
 8044ca8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8044cac:	d204      	bcs.n	8044cb8 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 8044cae:	697b      	ldr	r3, [r7, #20]
 8044cb0:	681b      	ldr	r3, [r3, #0]
 8044cb2:	6a3a      	ldr	r2, [r7, #32]
 8044cb4:	60da      	str	r2, [r3, #12]
 8044cb6:	e0ce      	b.n	8044e56 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8044cb8:	2301      	movs	r3, #1
 8044cba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044cbe:	e0ca      	b.n	8044e56 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8044cc0:	697b      	ldr	r3, [r7, #20]
 8044cc2:	69db      	ldr	r3, [r3, #28]
 8044cc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8044cc8:	d166      	bne.n	8044d98 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8044cca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044cce:	2b08      	cmp	r3, #8
 8044cd0:	d827      	bhi.n	8044d22 <UART_SetConfig+0x4a2>
 8044cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8044cd8 <UART_SetConfig+0x458>)
 8044cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044cd8:	08044cfd 	.word	0x08044cfd
 8044cdc:	08044d05 	.word	0x08044d05
 8044ce0:	08044d0d 	.word	0x08044d0d
 8044ce4:	08044d23 	.word	0x08044d23
 8044ce8:	08044d13 	.word	0x08044d13
 8044cec:	08044d23 	.word	0x08044d23
 8044cf0:	08044d23 	.word	0x08044d23
 8044cf4:	08044d23 	.word	0x08044d23
 8044cf8:	08044d1b 	.word	0x08044d1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044cfc:	f7fd fe4e 	bl	804299c <HAL_RCC_GetPCLK1Freq>
 8044d00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d02:	e014      	b.n	8044d2e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044d04:	f7fd fe5e 	bl	80429c4 <HAL_RCC_GetPCLK2Freq>
 8044d08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d0a:	e010      	b.n	8044d2e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044d0c:	4b4e      	ldr	r3, [pc, #312]	@ (8044e48 <UART_SetConfig+0x5c8>)
 8044d0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044d10:	e00d      	b.n	8044d2e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044d12:	f7fd fd93 	bl	804283c <HAL_RCC_GetSysClockFreq>
 8044d16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044d18:	e009      	b.n	8044d2e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044d1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044d20:	e005      	b.n	8044d2e <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8044d22:	2300      	movs	r3, #0
 8044d24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044d26:	2301      	movs	r3, #1
 8044d28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044d2c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8044d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044d30:	2b00      	cmp	r3, #0
 8044d32:	f000 8090 	beq.w	8044e56 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044d36:	697b      	ldr	r3, [r7, #20]
 8044d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044d3a:	4a44      	ldr	r2, [pc, #272]	@ (8044e4c <UART_SetConfig+0x5cc>)
 8044d3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044d40:	461a      	mov	r2, r3
 8044d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044d44:	fbb3 f3f2 	udiv	r3, r3, r2
 8044d48:	005a      	lsls	r2, r3, #1
 8044d4a:	697b      	ldr	r3, [r7, #20]
 8044d4c:	685b      	ldr	r3, [r3, #4]
 8044d4e:	085b      	lsrs	r3, r3, #1
 8044d50:	441a      	add	r2, r3
 8044d52:	697b      	ldr	r3, [r7, #20]
 8044d54:	685b      	ldr	r3, [r3, #4]
 8044d56:	fbb2 f3f3 	udiv	r3, r2, r3
 8044d5a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8044d5c:	6a3b      	ldr	r3, [r7, #32]
 8044d5e:	2b0f      	cmp	r3, #15
 8044d60:	d916      	bls.n	8044d90 <UART_SetConfig+0x510>
 8044d62:	6a3b      	ldr	r3, [r7, #32]
 8044d64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8044d68:	d212      	bcs.n	8044d90 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8044d6a:	6a3b      	ldr	r3, [r7, #32]
 8044d6c:	b29b      	uxth	r3, r3
 8044d6e:	f023 030f 	bic.w	r3, r3, #15
 8044d72:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8044d74:	6a3b      	ldr	r3, [r7, #32]
 8044d76:	085b      	lsrs	r3, r3, #1
 8044d78:	b29b      	uxth	r3, r3
 8044d7a:	f003 0307 	and.w	r3, r3, #7
 8044d7e:	b29a      	uxth	r2, r3
 8044d80:	8bfb      	ldrh	r3, [r7, #30]
 8044d82:	4313      	orrs	r3, r2
 8044d84:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8044d86:	697b      	ldr	r3, [r7, #20]
 8044d88:	681b      	ldr	r3, [r3, #0]
 8044d8a:	8bfa      	ldrh	r2, [r7, #30]
 8044d8c:	60da      	str	r2, [r3, #12]
 8044d8e:	e062      	b.n	8044e56 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 8044d90:	2301      	movs	r3, #1
 8044d92:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8044d96:	e05e      	b.n	8044e56 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8044d98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8044d9c:	2b08      	cmp	r3, #8
 8044d9e:	d828      	bhi.n	8044df2 <UART_SetConfig+0x572>
 8044da0:	a201      	add	r2, pc, #4	@ (adr r2, 8044da8 <UART_SetConfig+0x528>)
 8044da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044da6:	bf00      	nop
 8044da8:	08044dcd 	.word	0x08044dcd
 8044dac:	08044dd5 	.word	0x08044dd5
 8044db0:	08044ddd 	.word	0x08044ddd
 8044db4:	08044df3 	.word	0x08044df3
 8044db8:	08044de3 	.word	0x08044de3
 8044dbc:	08044df3 	.word	0x08044df3
 8044dc0:	08044df3 	.word	0x08044df3
 8044dc4:	08044df3 	.word	0x08044df3
 8044dc8:	08044deb 	.word	0x08044deb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8044dcc:	f7fd fde6 	bl	804299c <HAL_RCC_GetPCLK1Freq>
 8044dd0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044dd2:	e014      	b.n	8044dfe <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044dd4:	f7fd fdf6 	bl	80429c4 <HAL_RCC_GetPCLK2Freq>
 8044dd8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044dda:	e010      	b.n	8044dfe <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8044ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8044e48 <UART_SetConfig+0x5c8>)
 8044dde:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044de0:	e00d      	b.n	8044dfe <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044de2:	f7fd fd2b 	bl	804283c <HAL_RCC_GetSysClockFreq>
 8044de6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044de8:	e009      	b.n	8044dfe <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8044dea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8044dee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044df0:	e005      	b.n	8044dfe <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8044df2:	2300      	movs	r3, #0
 8044df4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044df6:	2301      	movs	r3, #1
 8044df8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8044dfc:	bf00      	nop
    }

    if (pclk != 0U)
 8044dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044e00:	2b00      	cmp	r3, #0
 8044e02:	d028      	beq.n	8044e56 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044e04:	697b      	ldr	r3, [r7, #20]
 8044e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044e08:	4a10      	ldr	r2, [pc, #64]	@ (8044e4c <UART_SetConfig+0x5cc>)
 8044e0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044e0e:	461a      	mov	r2, r3
 8044e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044e12:	fbb3 f2f2 	udiv	r2, r3, r2
 8044e16:	697b      	ldr	r3, [r7, #20]
 8044e18:	685b      	ldr	r3, [r3, #4]
 8044e1a:	085b      	lsrs	r3, r3, #1
 8044e1c:	441a      	add	r2, r3
 8044e1e:	697b      	ldr	r3, [r7, #20]
 8044e20:	685b      	ldr	r3, [r3, #4]
 8044e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8044e26:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8044e28:	6a3b      	ldr	r3, [r7, #32]
 8044e2a:	2b0f      	cmp	r3, #15
 8044e2c:	d910      	bls.n	8044e50 <UART_SetConfig+0x5d0>
 8044e2e:	6a3b      	ldr	r3, [r7, #32]
 8044e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8044e34:	d20c      	bcs.n	8044e50 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8044e36:	6a3b      	ldr	r3, [r7, #32]
 8044e38:	b29a      	uxth	r2, r3
 8044e3a:	697b      	ldr	r3, [r7, #20]
 8044e3c:	681b      	ldr	r3, [r3, #0]
 8044e3e:	60da      	str	r2, [r3, #12]
 8044e40:	e009      	b.n	8044e56 <UART_SetConfig+0x5d6>
 8044e42:	bf00      	nop
 8044e44:	40008000 	.word	0x40008000
 8044e48:	00f42400 	.word	0x00f42400
 8044e4c:	080499b0 	.word	0x080499b0
      }
      else
      {
        ret = HAL_ERROR;
 8044e50:	2301      	movs	r3, #1
 8044e52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8044e56:	697b      	ldr	r3, [r7, #20]
 8044e58:	2201      	movs	r2, #1
 8044e5a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8044e5e:	697b      	ldr	r3, [r7, #20]
 8044e60:	2201      	movs	r2, #1
 8044e62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8044e66:	697b      	ldr	r3, [r7, #20]
 8044e68:	2200      	movs	r2, #0
 8044e6a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8044e6c:	697b      	ldr	r3, [r7, #20]
 8044e6e:	2200      	movs	r2, #0
 8044e70:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8044e72:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8044e76:	4618      	mov	r0, r3
 8044e78:	3730      	adds	r7, #48	@ 0x30
 8044e7a:	46bd      	mov	sp, r7
 8044e7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08044e80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8044e80:	b480      	push	{r7}
 8044e82:	b083      	sub	sp, #12
 8044e84:	af00      	add	r7, sp, #0
 8044e86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8044e88:	687b      	ldr	r3, [r7, #4]
 8044e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044e8c:	f003 0308 	and.w	r3, r3, #8
 8044e90:	2b00      	cmp	r3, #0
 8044e92:	d00a      	beq.n	8044eaa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8044e94:	687b      	ldr	r3, [r7, #4]
 8044e96:	681b      	ldr	r3, [r3, #0]
 8044e98:	685b      	ldr	r3, [r3, #4]
 8044e9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8044e9e:	687b      	ldr	r3, [r7, #4]
 8044ea0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8044ea2:	687b      	ldr	r3, [r7, #4]
 8044ea4:	681b      	ldr	r3, [r3, #0]
 8044ea6:	430a      	orrs	r2, r1
 8044ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8044eaa:	687b      	ldr	r3, [r7, #4]
 8044eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044eae:	f003 0301 	and.w	r3, r3, #1
 8044eb2:	2b00      	cmp	r3, #0
 8044eb4:	d00a      	beq.n	8044ecc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8044eb6:	687b      	ldr	r3, [r7, #4]
 8044eb8:	681b      	ldr	r3, [r3, #0]
 8044eba:	685b      	ldr	r3, [r3, #4]
 8044ebc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8044ec0:	687b      	ldr	r3, [r7, #4]
 8044ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8044ec4:	687b      	ldr	r3, [r7, #4]
 8044ec6:	681b      	ldr	r3, [r3, #0]
 8044ec8:	430a      	orrs	r2, r1
 8044eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8044ecc:	687b      	ldr	r3, [r7, #4]
 8044ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044ed0:	f003 0302 	and.w	r3, r3, #2
 8044ed4:	2b00      	cmp	r3, #0
 8044ed6:	d00a      	beq.n	8044eee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8044ed8:	687b      	ldr	r3, [r7, #4]
 8044eda:	681b      	ldr	r3, [r3, #0]
 8044edc:	685b      	ldr	r3, [r3, #4]
 8044ede:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8044ee2:	687b      	ldr	r3, [r7, #4]
 8044ee4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8044ee6:	687b      	ldr	r3, [r7, #4]
 8044ee8:	681b      	ldr	r3, [r3, #0]
 8044eea:	430a      	orrs	r2, r1
 8044eec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8044eee:	687b      	ldr	r3, [r7, #4]
 8044ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044ef2:	f003 0304 	and.w	r3, r3, #4
 8044ef6:	2b00      	cmp	r3, #0
 8044ef8:	d00a      	beq.n	8044f10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8044efa:	687b      	ldr	r3, [r7, #4]
 8044efc:	681b      	ldr	r3, [r3, #0]
 8044efe:	685b      	ldr	r3, [r3, #4]
 8044f00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8044f04:	687b      	ldr	r3, [r7, #4]
 8044f06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8044f08:	687b      	ldr	r3, [r7, #4]
 8044f0a:	681b      	ldr	r3, [r3, #0]
 8044f0c:	430a      	orrs	r2, r1
 8044f0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8044f10:	687b      	ldr	r3, [r7, #4]
 8044f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f14:	f003 0310 	and.w	r3, r3, #16
 8044f18:	2b00      	cmp	r3, #0
 8044f1a:	d00a      	beq.n	8044f32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8044f1c:	687b      	ldr	r3, [r7, #4]
 8044f1e:	681b      	ldr	r3, [r3, #0]
 8044f20:	689b      	ldr	r3, [r3, #8]
 8044f22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8044f26:	687b      	ldr	r3, [r7, #4]
 8044f28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8044f2a:	687b      	ldr	r3, [r7, #4]
 8044f2c:	681b      	ldr	r3, [r3, #0]
 8044f2e:	430a      	orrs	r2, r1
 8044f30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8044f32:	687b      	ldr	r3, [r7, #4]
 8044f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f36:	f003 0320 	and.w	r3, r3, #32
 8044f3a:	2b00      	cmp	r3, #0
 8044f3c:	d00a      	beq.n	8044f54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8044f3e:	687b      	ldr	r3, [r7, #4]
 8044f40:	681b      	ldr	r3, [r3, #0]
 8044f42:	689b      	ldr	r3, [r3, #8]
 8044f44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8044f48:	687b      	ldr	r3, [r7, #4]
 8044f4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8044f4c:	687b      	ldr	r3, [r7, #4]
 8044f4e:	681b      	ldr	r3, [r3, #0]
 8044f50:	430a      	orrs	r2, r1
 8044f52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8044f54:	687b      	ldr	r3, [r7, #4]
 8044f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8044f5c:	2b00      	cmp	r3, #0
 8044f5e:	d01a      	beq.n	8044f96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8044f60:	687b      	ldr	r3, [r7, #4]
 8044f62:	681b      	ldr	r3, [r3, #0]
 8044f64:	685b      	ldr	r3, [r3, #4]
 8044f66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8044f6a:	687b      	ldr	r3, [r7, #4]
 8044f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8044f6e:	687b      	ldr	r3, [r7, #4]
 8044f70:	681b      	ldr	r3, [r3, #0]
 8044f72:	430a      	orrs	r2, r1
 8044f74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8044f76:	687b      	ldr	r3, [r7, #4]
 8044f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8044f7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8044f7e:	d10a      	bne.n	8044f96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8044f80:	687b      	ldr	r3, [r7, #4]
 8044f82:	681b      	ldr	r3, [r3, #0]
 8044f84:	685b      	ldr	r3, [r3, #4]
 8044f86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8044f8a:	687b      	ldr	r3, [r7, #4]
 8044f8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8044f8e:	687b      	ldr	r3, [r7, #4]
 8044f90:	681b      	ldr	r3, [r3, #0]
 8044f92:	430a      	orrs	r2, r1
 8044f94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8044f96:	687b      	ldr	r3, [r7, #4]
 8044f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8044f9e:	2b00      	cmp	r3, #0
 8044fa0:	d00a      	beq.n	8044fb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8044fa2:	687b      	ldr	r3, [r7, #4]
 8044fa4:	681b      	ldr	r3, [r3, #0]
 8044fa6:	685b      	ldr	r3, [r3, #4]
 8044fa8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8044fac:	687b      	ldr	r3, [r7, #4]
 8044fae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8044fb0:	687b      	ldr	r3, [r7, #4]
 8044fb2:	681b      	ldr	r3, [r3, #0]
 8044fb4:	430a      	orrs	r2, r1
 8044fb6:	605a      	str	r2, [r3, #4]
  }
}
 8044fb8:	bf00      	nop
 8044fba:	370c      	adds	r7, #12
 8044fbc:	46bd      	mov	sp, r7
 8044fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044fc2:	4770      	bx	lr

08044fc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8044fc4:	b580      	push	{r7, lr}
 8044fc6:	b098      	sub	sp, #96	@ 0x60
 8044fc8:	af02      	add	r7, sp, #8
 8044fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8044fcc:	687b      	ldr	r3, [r7, #4]
 8044fce:	2200      	movs	r2, #0
 8044fd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8044fd4:	f7fc f8d2 	bl	804117c <HAL_GetTick>
 8044fd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8044fda:	687b      	ldr	r3, [r7, #4]
 8044fdc:	681b      	ldr	r3, [r3, #0]
 8044fde:	681b      	ldr	r3, [r3, #0]
 8044fe0:	f003 0308 	and.w	r3, r3, #8
 8044fe4:	2b08      	cmp	r3, #8
 8044fe6:	d12f      	bne.n	8045048 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8044fe8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8044fec:	9300      	str	r3, [sp, #0]
 8044fee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8044ff0:	2200      	movs	r2, #0
 8044ff2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8044ff6:	6878      	ldr	r0, [r7, #4]
 8044ff8:	f000 f88e 	bl	8045118 <UART_WaitOnFlagUntilTimeout>
 8044ffc:	4603      	mov	r3, r0
 8044ffe:	2b00      	cmp	r3, #0
 8045000:	d022      	beq.n	8045048 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8045002:	687b      	ldr	r3, [r7, #4]
 8045004:	681b      	ldr	r3, [r3, #0]
 8045006:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 804500a:	e853 3f00 	ldrex	r3, [r3]
 804500e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8045010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8045012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8045016:	653b      	str	r3, [r7, #80]	@ 0x50
 8045018:	687b      	ldr	r3, [r7, #4]
 804501a:	681b      	ldr	r3, [r3, #0]
 804501c:	461a      	mov	r2, r3
 804501e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8045020:	647b      	str	r3, [r7, #68]	@ 0x44
 8045022:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045024:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8045026:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8045028:	e841 2300 	strex	r3, r2, [r1]
 804502c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 804502e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8045030:	2b00      	cmp	r3, #0
 8045032:	d1e6      	bne.n	8045002 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8045034:	687b      	ldr	r3, [r7, #4]
 8045036:	2220      	movs	r2, #32
 8045038:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 804503c:	687b      	ldr	r3, [r7, #4]
 804503e:	2200      	movs	r2, #0
 8045040:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8045044:	2303      	movs	r3, #3
 8045046:	e063      	b.n	8045110 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8045048:	687b      	ldr	r3, [r7, #4]
 804504a:	681b      	ldr	r3, [r3, #0]
 804504c:	681b      	ldr	r3, [r3, #0]
 804504e:	f003 0304 	and.w	r3, r3, #4
 8045052:	2b04      	cmp	r3, #4
 8045054:	d149      	bne.n	80450ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8045056:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 804505a:	9300      	str	r3, [sp, #0]
 804505c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 804505e:	2200      	movs	r2, #0
 8045060:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8045064:	6878      	ldr	r0, [r7, #4]
 8045066:	f000 f857 	bl	8045118 <UART_WaitOnFlagUntilTimeout>
 804506a:	4603      	mov	r3, r0
 804506c:	2b00      	cmp	r3, #0
 804506e:	d03c      	beq.n	80450ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8045070:	687b      	ldr	r3, [r7, #4]
 8045072:	681b      	ldr	r3, [r3, #0]
 8045074:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045078:	e853 3f00 	ldrex	r3, [r3]
 804507c:	623b      	str	r3, [r7, #32]
   return(result);
 804507e:	6a3b      	ldr	r3, [r7, #32]
 8045080:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8045084:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8045086:	687b      	ldr	r3, [r7, #4]
 8045088:	681b      	ldr	r3, [r3, #0]
 804508a:	461a      	mov	r2, r3
 804508c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 804508e:	633b      	str	r3, [r7, #48]	@ 0x30
 8045090:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045092:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8045094:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8045096:	e841 2300 	strex	r3, r2, [r1]
 804509a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 804509c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804509e:	2b00      	cmp	r3, #0
 80450a0:	d1e6      	bne.n	8045070 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80450a2:	687b      	ldr	r3, [r7, #4]
 80450a4:	681b      	ldr	r3, [r3, #0]
 80450a6:	3308      	adds	r3, #8
 80450a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80450aa:	693b      	ldr	r3, [r7, #16]
 80450ac:	e853 3f00 	ldrex	r3, [r3]
 80450b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80450b2:	68fb      	ldr	r3, [r7, #12]
 80450b4:	f023 0301 	bic.w	r3, r3, #1
 80450b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80450ba:	687b      	ldr	r3, [r7, #4]
 80450bc:	681b      	ldr	r3, [r3, #0]
 80450be:	3308      	adds	r3, #8
 80450c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80450c2:	61fa      	str	r2, [r7, #28]
 80450c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80450c6:	69b9      	ldr	r1, [r7, #24]
 80450c8:	69fa      	ldr	r2, [r7, #28]
 80450ca:	e841 2300 	strex	r3, r2, [r1]
 80450ce:	617b      	str	r3, [r7, #20]
   return(result);
 80450d0:	697b      	ldr	r3, [r7, #20]
 80450d2:	2b00      	cmp	r3, #0
 80450d4:	d1e5      	bne.n	80450a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80450d6:	687b      	ldr	r3, [r7, #4]
 80450d8:	2220      	movs	r2, #32
 80450da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80450de:	687b      	ldr	r3, [r7, #4]
 80450e0:	2200      	movs	r2, #0
 80450e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80450e6:	2303      	movs	r3, #3
 80450e8:	e012      	b.n	8045110 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80450ea:	687b      	ldr	r3, [r7, #4]
 80450ec:	2220      	movs	r2, #32
 80450ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80450f2:	687b      	ldr	r3, [r7, #4]
 80450f4:	2220      	movs	r2, #32
 80450f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80450fa:	687b      	ldr	r3, [r7, #4]
 80450fc:	2200      	movs	r2, #0
 80450fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8045100:	687b      	ldr	r3, [r7, #4]
 8045102:	2200      	movs	r2, #0
 8045104:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8045106:	687b      	ldr	r3, [r7, #4]
 8045108:	2200      	movs	r2, #0
 804510a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 804510e:	2300      	movs	r3, #0
}
 8045110:	4618      	mov	r0, r3
 8045112:	3758      	adds	r7, #88	@ 0x58
 8045114:	46bd      	mov	sp, r7
 8045116:	bd80      	pop	{r7, pc}

08045118 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8045118:	b580      	push	{r7, lr}
 804511a:	b084      	sub	sp, #16
 804511c:	af00      	add	r7, sp, #0
 804511e:	60f8      	str	r0, [r7, #12]
 8045120:	60b9      	str	r1, [r7, #8]
 8045122:	603b      	str	r3, [r7, #0]
 8045124:	4613      	mov	r3, r2
 8045126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8045128:	e04f      	b.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 804512a:	69bb      	ldr	r3, [r7, #24]
 804512c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045130:	d04b      	beq.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8045132:	f7fc f823 	bl	804117c <HAL_GetTick>
 8045136:	4602      	mov	r2, r0
 8045138:	683b      	ldr	r3, [r7, #0]
 804513a:	1ad3      	subs	r3, r2, r3
 804513c:	69ba      	ldr	r2, [r7, #24]
 804513e:	429a      	cmp	r2, r3
 8045140:	d302      	bcc.n	8045148 <UART_WaitOnFlagUntilTimeout+0x30>
 8045142:	69bb      	ldr	r3, [r7, #24]
 8045144:	2b00      	cmp	r3, #0
 8045146:	d101      	bne.n	804514c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8045148:	2303      	movs	r3, #3
 804514a:	e04e      	b.n	80451ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 804514c:	68fb      	ldr	r3, [r7, #12]
 804514e:	681b      	ldr	r3, [r3, #0]
 8045150:	681b      	ldr	r3, [r3, #0]
 8045152:	f003 0304 	and.w	r3, r3, #4
 8045156:	2b00      	cmp	r3, #0
 8045158:	d037      	beq.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
 804515a:	68bb      	ldr	r3, [r7, #8]
 804515c:	2b80      	cmp	r3, #128	@ 0x80
 804515e:	d034      	beq.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8045160:	68bb      	ldr	r3, [r7, #8]
 8045162:	2b40      	cmp	r3, #64	@ 0x40
 8045164:	d031      	beq.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8045166:	68fb      	ldr	r3, [r7, #12]
 8045168:	681b      	ldr	r3, [r3, #0]
 804516a:	69db      	ldr	r3, [r3, #28]
 804516c:	f003 0308 	and.w	r3, r3, #8
 8045170:	2b08      	cmp	r3, #8
 8045172:	d110      	bne.n	8045196 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8045174:	68fb      	ldr	r3, [r7, #12]
 8045176:	681b      	ldr	r3, [r3, #0]
 8045178:	2208      	movs	r2, #8
 804517a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 804517c:	68f8      	ldr	r0, [r7, #12]
 804517e:	f000 f838 	bl	80451f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8045182:	68fb      	ldr	r3, [r7, #12]
 8045184:	2208      	movs	r2, #8
 8045186:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 804518a:	68fb      	ldr	r3, [r7, #12]
 804518c:	2200      	movs	r2, #0
 804518e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8045192:	2301      	movs	r3, #1
 8045194:	e029      	b.n	80451ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8045196:	68fb      	ldr	r3, [r7, #12]
 8045198:	681b      	ldr	r3, [r3, #0]
 804519a:	69db      	ldr	r3, [r3, #28]
 804519c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80451a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80451a4:	d111      	bne.n	80451ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80451a6:	68fb      	ldr	r3, [r7, #12]
 80451a8:	681b      	ldr	r3, [r3, #0]
 80451aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80451ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80451b0:	68f8      	ldr	r0, [r7, #12]
 80451b2:	f000 f81e 	bl	80451f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80451b6:	68fb      	ldr	r3, [r7, #12]
 80451b8:	2220      	movs	r2, #32
 80451ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80451be:	68fb      	ldr	r3, [r7, #12]
 80451c0:	2200      	movs	r2, #0
 80451c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80451c6:	2303      	movs	r3, #3
 80451c8:	e00f      	b.n	80451ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80451ca:	68fb      	ldr	r3, [r7, #12]
 80451cc:	681b      	ldr	r3, [r3, #0]
 80451ce:	69da      	ldr	r2, [r3, #28]
 80451d0:	68bb      	ldr	r3, [r7, #8]
 80451d2:	4013      	ands	r3, r2
 80451d4:	68ba      	ldr	r2, [r7, #8]
 80451d6:	429a      	cmp	r2, r3
 80451d8:	bf0c      	ite	eq
 80451da:	2301      	moveq	r3, #1
 80451dc:	2300      	movne	r3, #0
 80451de:	b2db      	uxtb	r3, r3
 80451e0:	461a      	mov	r2, r3
 80451e2:	79fb      	ldrb	r3, [r7, #7]
 80451e4:	429a      	cmp	r2, r3
 80451e6:	d0a0      	beq.n	804512a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80451e8:	2300      	movs	r3, #0
}
 80451ea:	4618      	mov	r0, r3
 80451ec:	3710      	adds	r7, #16
 80451ee:	46bd      	mov	sp, r7
 80451f0:	bd80      	pop	{r7, pc}

080451f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80451f2:	b480      	push	{r7}
 80451f4:	b095      	sub	sp, #84	@ 0x54
 80451f6:	af00      	add	r7, sp, #0
 80451f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80451fa:	687b      	ldr	r3, [r7, #4]
 80451fc:	681b      	ldr	r3, [r3, #0]
 80451fe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8045202:	e853 3f00 	ldrex	r3, [r3]
 8045206:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8045208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 804520a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 804520e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8045210:	687b      	ldr	r3, [r7, #4]
 8045212:	681b      	ldr	r3, [r3, #0]
 8045214:	461a      	mov	r2, r3
 8045216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8045218:	643b      	str	r3, [r7, #64]	@ 0x40
 804521a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804521c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 804521e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8045220:	e841 2300 	strex	r3, r2, [r1]
 8045224:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8045226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8045228:	2b00      	cmp	r3, #0
 804522a:	d1e6      	bne.n	80451fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 804522c:	687b      	ldr	r3, [r7, #4]
 804522e:	681b      	ldr	r3, [r3, #0]
 8045230:	3308      	adds	r3, #8
 8045232:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045234:	6a3b      	ldr	r3, [r7, #32]
 8045236:	e853 3f00 	ldrex	r3, [r3]
 804523a:	61fb      	str	r3, [r7, #28]
   return(result);
 804523c:	69fb      	ldr	r3, [r7, #28]
 804523e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8045242:	f023 0301 	bic.w	r3, r3, #1
 8045246:	64bb      	str	r3, [r7, #72]	@ 0x48
 8045248:	687b      	ldr	r3, [r7, #4]
 804524a:	681b      	ldr	r3, [r3, #0]
 804524c:	3308      	adds	r3, #8
 804524e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8045250:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8045252:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045254:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8045256:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8045258:	e841 2300 	strex	r3, r2, [r1]
 804525c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 804525e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045260:	2b00      	cmp	r3, #0
 8045262:	d1e3      	bne.n	804522c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8045264:	687b      	ldr	r3, [r7, #4]
 8045266:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8045268:	2b01      	cmp	r3, #1
 804526a:	d118      	bne.n	804529e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 804526c:	687b      	ldr	r3, [r7, #4]
 804526e:	681b      	ldr	r3, [r3, #0]
 8045270:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8045272:	68fb      	ldr	r3, [r7, #12]
 8045274:	e853 3f00 	ldrex	r3, [r3]
 8045278:	60bb      	str	r3, [r7, #8]
   return(result);
 804527a:	68bb      	ldr	r3, [r7, #8]
 804527c:	f023 0310 	bic.w	r3, r3, #16
 8045280:	647b      	str	r3, [r7, #68]	@ 0x44
 8045282:	687b      	ldr	r3, [r7, #4]
 8045284:	681b      	ldr	r3, [r3, #0]
 8045286:	461a      	mov	r2, r3
 8045288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 804528a:	61bb      	str	r3, [r7, #24]
 804528c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804528e:	6979      	ldr	r1, [r7, #20]
 8045290:	69ba      	ldr	r2, [r7, #24]
 8045292:	e841 2300 	strex	r3, r2, [r1]
 8045296:	613b      	str	r3, [r7, #16]
   return(result);
 8045298:	693b      	ldr	r3, [r7, #16]
 804529a:	2b00      	cmp	r3, #0
 804529c:	d1e6      	bne.n	804526c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 804529e:	687b      	ldr	r3, [r7, #4]
 80452a0:	2220      	movs	r2, #32
 80452a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80452a6:	687b      	ldr	r3, [r7, #4]
 80452a8:	2200      	movs	r2, #0
 80452aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80452ac:	687b      	ldr	r3, [r7, #4]
 80452ae:	2200      	movs	r2, #0
 80452b0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80452b2:	bf00      	nop
 80452b4:	3754      	adds	r7, #84	@ 0x54
 80452b6:	46bd      	mov	sp, r7
 80452b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80452bc:	4770      	bx	lr

080452be <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80452be:	b580      	push	{r7, lr}
 80452c0:	b084      	sub	sp, #16
 80452c2:	af00      	add	r7, sp, #0
 80452c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80452c6:	687b      	ldr	r3, [r7, #4]
 80452c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80452ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80452cc:	68fb      	ldr	r3, [r7, #12]
 80452ce:	2200      	movs	r2, #0
 80452d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80452d4:	68fb      	ldr	r3, [r7, #12]
 80452d6:	2200      	movs	r2, #0
 80452d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80452dc:	68f8      	ldr	r0, [r7, #12]
 80452de:	f7ff fab9 	bl	8044854 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80452e2:	bf00      	nop
 80452e4:	3710      	adds	r7, #16
 80452e6:	46bd      	mov	sp, r7
 80452e8:	bd80      	pop	{r7, pc}

080452ea <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80452ea:	b580      	push	{r7, lr}
 80452ec:	b088      	sub	sp, #32
 80452ee:	af00      	add	r7, sp, #0
 80452f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80452f2:	687b      	ldr	r3, [r7, #4]
 80452f4:	681b      	ldr	r3, [r3, #0]
 80452f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80452f8:	68fb      	ldr	r3, [r7, #12]
 80452fa:	e853 3f00 	ldrex	r3, [r3]
 80452fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8045300:	68bb      	ldr	r3, [r7, #8]
 8045302:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8045306:	61fb      	str	r3, [r7, #28]
 8045308:	687b      	ldr	r3, [r7, #4]
 804530a:	681b      	ldr	r3, [r3, #0]
 804530c:	461a      	mov	r2, r3
 804530e:	69fb      	ldr	r3, [r7, #28]
 8045310:	61bb      	str	r3, [r7, #24]
 8045312:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8045314:	6979      	ldr	r1, [r7, #20]
 8045316:	69ba      	ldr	r2, [r7, #24]
 8045318:	e841 2300 	strex	r3, r2, [r1]
 804531c:	613b      	str	r3, [r7, #16]
   return(result);
 804531e:	693b      	ldr	r3, [r7, #16]
 8045320:	2b00      	cmp	r3, #0
 8045322:	d1e6      	bne.n	80452f2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8045324:	687b      	ldr	r3, [r7, #4]
 8045326:	2220      	movs	r2, #32
 8045328:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 804532c:	687b      	ldr	r3, [r7, #4]
 804532e:	2200      	movs	r2, #0
 8045330:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8045332:	6878      	ldr	r0, [r7, #4]
 8045334:	f7ff fa84 	bl	8044840 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8045338:	bf00      	nop
 804533a:	3720      	adds	r7, #32
 804533c:	46bd      	mov	sp, r7
 804533e:	bd80      	pop	{r7, pc}

08045340 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8045340:	b480      	push	{r7}
 8045342:	b083      	sub	sp, #12
 8045344:	af00      	add	r7, sp, #0
 8045346:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8045348:	bf00      	nop
 804534a:	370c      	adds	r7, #12
 804534c:	46bd      	mov	sp, r7
 804534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045352:	4770      	bx	lr

08045354 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8045354:	b480      	push	{r7}
 8045356:	b083      	sub	sp, #12
 8045358:	af00      	add	r7, sp, #0
 804535a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 804535c:	bf00      	nop
 804535e:	370c      	adds	r7, #12
 8045360:	46bd      	mov	sp, r7
 8045362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045366:	4770      	bx	lr

08045368 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8045368:	b480      	push	{r7}
 804536a:	b083      	sub	sp, #12
 804536c:	af00      	add	r7, sp, #0
 804536e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8045370:	bf00      	nop
 8045372:	370c      	adds	r7, #12
 8045374:	46bd      	mov	sp, r7
 8045376:	f85d 7b04 	ldr.w	r7, [sp], #4
 804537a:	4770      	bx	lr

0804537c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 804537c:	b480      	push	{r7}
 804537e:	b085      	sub	sp, #20
 8045380:	af00      	add	r7, sp, #0
 8045382:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8045384:	687b      	ldr	r3, [r7, #4]
 8045386:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 804538a:	2b01      	cmp	r3, #1
 804538c:	d101      	bne.n	8045392 <HAL_UARTEx_DisableFifoMode+0x16>
 804538e:	2302      	movs	r3, #2
 8045390:	e027      	b.n	80453e2 <HAL_UARTEx_DisableFifoMode+0x66>
 8045392:	687b      	ldr	r3, [r7, #4]
 8045394:	2201      	movs	r2, #1
 8045396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 804539a:	687b      	ldr	r3, [r7, #4]
 804539c:	2224      	movs	r2, #36	@ 0x24
 804539e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80453a2:	687b      	ldr	r3, [r7, #4]
 80453a4:	681b      	ldr	r3, [r3, #0]
 80453a6:	681b      	ldr	r3, [r3, #0]
 80453a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80453aa:	687b      	ldr	r3, [r7, #4]
 80453ac:	681b      	ldr	r3, [r3, #0]
 80453ae:	681a      	ldr	r2, [r3, #0]
 80453b0:	687b      	ldr	r3, [r7, #4]
 80453b2:	681b      	ldr	r3, [r3, #0]
 80453b4:	f022 0201 	bic.w	r2, r2, #1
 80453b8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80453ba:	68fb      	ldr	r3, [r7, #12]
 80453bc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80453c0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80453c2:	687b      	ldr	r3, [r7, #4]
 80453c4:	2200      	movs	r2, #0
 80453c6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80453c8:	687b      	ldr	r3, [r7, #4]
 80453ca:	681b      	ldr	r3, [r3, #0]
 80453cc:	68fa      	ldr	r2, [r7, #12]
 80453ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80453d0:	687b      	ldr	r3, [r7, #4]
 80453d2:	2220      	movs	r2, #32
 80453d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80453d8:	687b      	ldr	r3, [r7, #4]
 80453da:	2200      	movs	r2, #0
 80453dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80453e0:	2300      	movs	r3, #0
}
 80453e2:	4618      	mov	r0, r3
 80453e4:	3714      	adds	r7, #20
 80453e6:	46bd      	mov	sp, r7
 80453e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80453ec:	4770      	bx	lr

080453ee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80453ee:	b580      	push	{r7, lr}
 80453f0:	b084      	sub	sp, #16
 80453f2:	af00      	add	r7, sp, #0
 80453f4:	6078      	str	r0, [r7, #4]
 80453f6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80453f8:	687b      	ldr	r3, [r7, #4]
 80453fa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80453fe:	2b01      	cmp	r3, #1
 8045400:	d101      	bne.n	8045406 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8045402:	2302      	movs	r3, #2
 8045404:	e02d      	b.n	8045462 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8045406:	687b      	ldr	r3, [r7, #4]
 8045408:	2201      	movs	r2, #1
 804540a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 804540e:	687b      	ldr	r3, [r7, #4]
 8045410:	2224      	movs	r2, #36	@ 0x24
 8045412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8045416:	687b      	ldr	r3, [r7, #4]
 8045418:	681b      	ldr	r3, [r3, #0]
 804541a:	681b      	ldr	r3, [r3, #0]
 804541c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 804541e:	687b      	ldr	r3, [r7, #4]
 8045420:	681b      	ldr	r3, [r3, #0]
 8045422:	681a      	ldr	r2, [r3, #0]
 8045424:	687b      	ldr	r3, [r7, #4]
 8045426:	681b      	ldr	r3, [r3, #0]
 8045428:	f022 0201 	bic.w	r2, r2, #1
 804542c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 804542e:	687b      	ldr	r3, [r7, #4]
 8045430:	681b      	ldr	r3, [r3, #0]
 8045432:	689b      	ldr	r3, [r3, #8]
 8045434:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8045438:	687b      	ldr	r3, [r7, #4]
 804543a:	681b      	ldr	r3, [r3, #0]
 804543c:	683a      	ldr	r2, [r7, #0]
 804543e:	430a      	orrs	r2, r1
 8045440:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8045442:	6878      	ldr	r0, [r7, #4]
 8045444:	f000 f850 	bl	80454e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8045448:	687b      	ldr	r3, [r7, #4]
 804544a:	681b      	ldr	r3, [r3, #0]
 804544c:	68fa      	ldr	r2, [r7, #12]
 804544e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8045450:	687b      	ldr	r3, [r7, #4]
 8045452:	2220      	movs	r2, #32
 8045454:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8045458:	687b      	ldr	r3, [r7, #4]
 804545a:	2200      	movs	r2, #0
 804545c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8045460:	2300      	movs	r3, #0
}
 8045462:	4618      	mov	r0, r3
 8045464:	3710      	adds	r7, #16
 8045466:	46bd      	mov	sp, r7
 8045468:	bd80      	pop	{r7, pc}

0804546a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 804546a:	b580      	push	{r7, lr}
 804546c:	b084      	sub	sp, #16
 804546e:	af00      	add	r7, sp, #0
 8045470:	6078      	str	r0, [r7, #4]
 8045472:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8045474:	687b      	ldr	r3, [r7, #4]
 8045476:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 804547a:	2b01      	cmp	r3, #1
 804547c:	d101      	bne.n	8045482 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 804547e:	2302      	movs	r3, #2
 8045480:	e02d      	b.n	80454de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8045482:	687b      	ldr	r3, [r7, #4]
 8045484:	2201      	movs	r2, #1
 8045486:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 804548a:	687b      	ldr	r3, [r7, #4]
 804548c:	2224      	movs	r2, #36	@ 0x24
 804548e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8045492:	687b      	ldr	r3, [r7, #4]
 8045494:	681b      	ldr	r3, [r3, #0]
 8045496:	681b      	ldr	r3, [r3, #0]
 8045498:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 804549a:	687b      	ldr	r3, [r7, #4]
 804549c:	681b      	ldr	r3, [r3, #0]
 804549e:	681a      	ldr	r2, [r3, #0]
 80454a0:	687b      	ldr	r3, [r7, #4]
 80454a2:	681b      	ldr	r3, [r3, #0]
 80454a4:	f022 0201 	bic.w	r2, r2, #1
 80454a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80454aa:	687b      	ldr	r3, [r7, #4]
 80454ac:	681b      	ldr	r3, [r3, #0]
 80454ae:	689b      	ldr	r3, [r3, #8]
 80454b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80454b4:	687b      	ldr	r3, [r7, #4]
 80454b6:	681b      	ldr	r3, [r3, #0]
 80454b8:	683a      	ldr	r2, [r7, #0]
 80454ba:	430a      	orrs	r2, r1
 80454bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80454be:	6878      	ldr	r0, [r7, #4]
 80454c0:	f000 f812 	bl	80454e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80454c4:	687b      	ldr	r3, [r7, #4]
 80454c6:	681b      	ldr	r3, [r3, #0]
 80454c8:	68fa      	ldr	r2, [r7, #12]
 80454ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80454cc:	687b      	ldr	r3, [r7, #4]
 80454ce:	2220      	movs	r2, #32
 80454d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80454d4:	687b      	ldr	r3, [r7, #4]
 80454d6:	2200      	movs	r2, #0
 80454d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80454dc:	2300      	movs	r3, #0
}
 80454de:	4618      	mov	r0, r3
 80454e0:	3710      	adds	r7, #16
 80454e2:	46bd      	mov	sp, r7
 80454e4:	bd80      	pop	{r7, pc}
	...

080454e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80454e8:	b480      	push	{r7}
 80454ea:	b085      	sub	sp, #20
 80454ec:	af00      	add	r7, sp, #0
 80454ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80454f0:	687b      	ldr	r3, [r7, #4]
 80454f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80454f4:	2b00      	cmp	r3, #0
 80454f6:	d108      	bne.n	804550a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80454f8:	687b      	ldr	r3, [r7, #4]
 80454fa:	2201      	movs	r2, #1
 80454fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8045500:	687b      	ldr	r3, [r7, #4]
 8045502:	2201      	movs	r2, #1
 8045504:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8045508:	e031      	b.n	804556e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 804550a:	2308      	movs	r3, #8
 804550c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 804550e:	2308      	movs	r3, #8
 8045510:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8045512:	687b      	ldr	r3, [r7, #4]
 8045514:	681b      	ldr	r3, [r3, #0]
 8045516:	689b      	ldr	r3, [r3, #8]
 8045518:	0e5b      	lsrs	r3, r3, #25
 804551a:	b2db      	uxtb	r3, r3
 804551c:	f003 0307 	and.w	r3, r3, #7
 8045520:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8045522:	687b      	ldr	r3, [r7, #4]
 8045524:	681b      	ldr	r3, [r3, #0]
 8045526:	689b      	ldr	r3, [r3, #8]
 8045528:	0f5b      	lsrs	r3, r3, #29
 804552a:	b2db      	uxtb	r3, r3
 804552c:	f003 0307 	and.w	r3, r3, #7
 8045530:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8045532:	7bbb      	ldrb	r3, [r7, #14]
 8045534:	7b3a      	ldrb	r2, [r7, #12]
 8045536:	4911      	ldr	r1, [pc, #68]	@ (804557c <UARTEx_SetNbDataToProcess+0x94>)
 8045538:	5c8a      	ldrb	r2, [r1, r2]
 804553a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 804553e:	7b3a      	ldrb	r2, [r7, #12]
 8045540:	490f      	ldr	r1, [pc, #60]	@ (8045580 <UARTEx_SetNbDataToProcess+0x98>)
 8045542:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8045544:	fb93 f3f2 	sdiv	r3, r3, r2
 8045548:	b29a      	uxth	r2, r3
 804554a:	687b      	ldr	r3, [r7, #4]
 804554c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8045550:	7bfb      	ldrb	r3, [r7, #15]
 8045552:	7b7a      	ldrb	r2, [r7, #13]
 8045554:	4909      	ldr	r1, [pc, #36]	@ (804557c <UARTEx_SetNbDataToProcess+0x94>)
 8045556:	5c8a      	ldrb	r2, [r1, r2]
 8045558:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 804555c:	7b7a      	ldrb	r2, [r7, #13]
 804555e:	4908      	ldr	r1, [pc, #32]	@ (8045580 <UARTEx_SetNbDataToProcess+0x98>)
 8045560:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8045562:	fb93 f3f2 	sdiv	r3, r3, r2
 8045566:	b29a      	uxth	r2, r3
 8045568:	687b      	ldr	r3, [r7, #4]
 804556a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 804556e:	bf00      	nop
 8045570:	3714      	adds	r7, #20
 8045572:	46bd      	mov	sp, r7
 8045574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045578:	4770      	bx	lr
 804557a:	bf00      	nop
 804557c:	080499c8 	.word	0x080499c8
 8045580:	080499d0 	.word	0x080499d0

08045584 <__NVIC_SetPriority>:
{
 8045584:	b480      	push	{r7}
 8045586:	b083      	sub	sp, #12
 8045588:	af00      	add	r7, sp, #0
 804558a:	4603      	mov	r3, r0
 804558c:	6039      	str	r1, [r7, #0]
 804558e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8045590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8045594:	2b00      	cmp	r3, #0
 8045596:	db0a      	blt.n	80455ae <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8045598:	683b      	ldr	r3, [r7, #0]
 804559a:	b2da      	uxtb	r2, r3
 804559c:	490c      	ldr	r1, [pc, #48]	@ (80455d0 <__NVIC_SetPriority+0x4c>)
 804559e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80455a2:	0152      	lsls	r2, r2, #5
 80455a4:	b2d2      	uxtb	r2, r2
 80455a6:	440b      	add	r3, r1
 80455a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80455ac:	e00a      	b.n	80455c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80455ae:	683b      	ldr	r3, [r7, #0]
 80455b0:	b2da      	uxtb	r2, r3
 80455b2:	4908      	ldr	r1, [pc, #32]	@ (80455d4 <__NVIC_SetPriority+0x50>)
 80455b4:	79fb      	ldrb	r3, [r7, #7]
 80455b6:	f003 030f 	and.w	r3, r3, #15
 80455ba:	3b04      	subs	r3, #4
 80455bc:	0152      	lsls	r2, r2, #5
 80455be:	b2d2      	uxtb	r2, r2
 80455c0:	440b      	add	r3, r1
 80455c2:	761a      	strb	r2, [r3, #24]
}
 80455c4:	bf00      	nop
 80455c6:	370c      	adds	r7, #12
 80455c8:	46bd      	mov	sp, r7
 80455ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80455ce:	4770      	bx	lr
 80455d0:	e000e100 	.word	0xe000e100
 80455d4:	e000ed00 	.word	0xe000ed00

080455d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80455d8:	b580      	push	{r7, lr}
 80455da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80455dc:	4b05      	ldr	r3, [pc, #20]	@ (80455f4 <SysTick_Handler+0x1c>)
 80455de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80455e0:	f002 f982 	bl	80478e8 <xTaskGetSchedulerState>
 80455e4:	4603      	mov	r3, r0
 80455e6:	2b01      	cmp	r3, #1
 80455e8:	d001      	beq.n	80455ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80455ea:	f000 fc49 	bl	8045e80 <xPortSysTickHandler>
  }
}
 80455ee:	bf00      	nop
 80455f0:	bd80      	pop	{r7, pc}
 80455f2:	bf00      	nop
 80455f4:	e000e010 	.word	0xe000e010

080455f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80455f8:	b580      	push	{r7, lr}
 80455fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80455fc:	2100      	movs	r1, #0
 80455fe:	f06f 0004 	mvn.w	r0, #4
 8045602:	f7ff ffbf 	bl	8045584 <__NVIC_SetPriority>
#endif
}
 8045606:	bf00      	nop
 8045608:	bd80      	pop	{r7, pc}
	...

0804560c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 804560c:	b480      	push	{r7}
 804560e:	b083      	sub	sp, #12
 8045610:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8045612:	f3ef 8305 	mrs	r3, IPSR
 8045616:	603b      	str	r3, [r7, #0]
  return(result);
 8045618:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 804561a:	2b00      	cmp	r3, #0
 804561c:	d003      	beq.n	8045626 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 804561e:	f06f 0305 	mvn.w	r3, #5
 8045622:	607b      	str	r3, [r7, #4]
 8045624:	e00c      	b.n	8045640 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8045626:	4b0a      	ldr	r3, [pc, #40]	@ (8045650 <osKernelInitialize+0x44>)
 8045628:	681b      	ldr	r3, [r3, #0]
 804562a:	2b00      	cmp	r3, #0
 804562c:	d105      	bne.n	804563a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 804562e:	4b08      	ldr	r3, [pc, #32]	@ (8045650 <osKernelInitialize+0x44>)
 8045630:	2201      	movs	r2, #1
 8045632:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8045634:	2300      	movs	r3, #0
 8045636:	607b      	str	r3, [r7, #4]
 8045638:	e002      	b.n	8045640 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 804563a:	f04f 33ff 	mov.w	r3, #4294967295
 804563e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8045640:	687b      	ldr	r3, [r7, #4]
}
 8045642:	4618      	mov	r0, r3
 8045644:	370c      	adds	r7, #12
 8045646:	46bd      	mov	sp, r7
 8045648:	f85d 7b04 	ldr.w	r7, [sp], #4
 804564c:	4770      	bx	lr
 804564e:	bf00      	nop
 8045650:	200181f8 	.word	0x200181f8

08045654 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8045654:	b580      	push	{r7, lr}
 8045656:	b082      	sub	sp, #8
 8045658:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 804565a:	f3ef 8305 	mrs	r3, IPSR
 804565e:	603b      	str	r3, [r7, #0]
  return(result);
 8045660:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8045662:	2b00      	cmp	r3, #0
 8045664:	d003      	beq.n	804566e <osKernelStart+0x1a>
    stat = osErrorISR;
 8045666:	f06f 0305 	mvn.w	r3, #5
 804566a:	607b      	str	r3, [r7, #4]
 804566c:	e010      	b.n	8045690 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 804566e:	4b0b      	ldr	r3, [pc, #44]	@ (804569c <osKernelStart+0x48>)
 8045670:	681b      	ldr	r3, [r3, #0]
 8045672:	2b01      	cmp	r3, #1
 8045674:	d109      	bne.n	804568a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8045676:	f7ff ffbf 	bl	80455f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 804567a:	4b08      	ldr	r3, [pc, #32]	@ (804569c <osKernelStart+0x48>)
 804567c:	2202      	movs	r2, #2
 804567e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8045680:	f001 fd0c 	bl	804709c <vTaskStartScheduler>
      stat = osOK;
 8045684:	2300      	movs	r3, #0
 8045686:	607b      	str	r3, [r7, #4]
 8045688:	e002      	b.n	8045690 <osKernelStart+0x3c>
    } else {
      stat = osError;
 804568a:	f04f 33ff 	mov.w	r3, #4294967295
 804568e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8045690:	687b      	ldr	r3, [r7, #4]
}
 8045692:	4618      	mov	r0, r3
 8045694:	3708      	adds	r7, #8
 8045696:	46bd      	mov	sp, r7
 8045698:	bd80      	pop	{r7, pc}
 804569a:	bf00      	nop
 804569c:	200181f8 	.word	0x200181f8

080456a0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80456a0:	b580      	push	{r7, lr}
 80456a2:	b082      	sub	sp, #8
 80456a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80456a6:	f3ef 8305 	mrs	r3, IPSR
 80456aa:	603b      	str	r3, [r7, #0]
  return(result);
 80456ac:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80456ae:	2b00      	cmp	r3, #0
 80456b0:	d003      	beq.n	80456ba <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80456b2:	f001 fdf7 	bl	80472a4 <xTaskGetTickCountFromISR>
 80456b6:	6078      	str	r0, [r7, #4]
 80456b8:	e002      	b.n	80456c0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80456ba:	f001 fde3 	bl	8047284 <xTaskGetTickCount>
 80456be:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80456c0:	687b      	ldr	r3, [r7, #4]
}
 80456c2:	4618      	mov	r0, r3
 80456c4:	3708      	adds	r7, #8
 80456c6:	46bd      	mov	sp, r7
 80456c8:	bd80      	pop	{r7, pc}

080456ca <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80456ca:	b580      	push	{r7, lr}
 80456cc:	b08e      	sub	sp, #56	@ 0x38
 80456ce:	af04      	add	r7, sp, #16
 80456d0:	60f8      	str	r0, [r7, #12]
 80456d2:	60b9      	str	r1, [r7, #8]
 80456d4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80456d6:	2300      	movs	r3, #0
 80456d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80456da:	f3ef 8305 	mrs	r3, IPSR
 80456de:	617b      	str	r3, [r7, #20]
  return(result);
 80456e0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80456e2:	2b00      	cmp	r3, #0
 80456e4:	d17f      	bne.n	80457e6 <osThreadNew+0x11c>
 80456e6:	68fb      	ldr	r3, [r7, #12]
 80456e8:	2b00      	cmp	r3, #0
 80456ea:	d07c      	beq.n	80457e6 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80456ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80456f0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80456f2:	2318      	movs	r3, #24
 80456f4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80456f6:	2300      	movs	r3, #0
 80456f8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80456fa:	f04f 33ff 	mov.w	r3, #4294967295
 80456fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8045700:	687b      	ldr	r3, [r7, #4]
 8045702:	2b00      	cmp	r3, #0
 8045704:	d045      	beq.n	8045792 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8045706:	687b      	ldr	r3, [r7, #4]
 8045708:	681b      	ldr	r3, [r3, #0]
 804570a:	2b00      	cmp	r3, #0
 804570c:	d002      	beq.n	8045714 <osThreadNew+0x4a>
        name = attr->name;
 804570e:	687b      	ldr	r3, [r7, #4]
 8045710:	681b      	ldr	r3, [r3, #0]
 8045712:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8045714:	687b      	ldr	r3, [r7, #4]
 8045716:	699b      	ldr	r3, [r3, #24]
 8045718:	2b00      	cmp	r3, #0
 804571a:	d002      	beq.n	8045722 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 804571c:	687b      	ldr	r3, [r7, #4]
 804571e:	699b      	ldr	r3, [r3, #24]
 8045720:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8045722:	69fb      	ldr	r3, [r7, #28]
 8045724:	2b00      	cmp	r3, #0
 8045726:	d008      	beq.n	804573a <osThreadNew+0x70>
 8045728:	69fb      	ldr	r3, [r7, #28]
 804572a:	2b38      	cmp	r3, #56	@ 0x38
 804572c:	d805      	bhi.n	804573a <osThreadNew+0x70>
 804572e:	687b      	ldr	r3, [r7, #4]
 8045730:	685b      	ldr	r3, [r3, #4]
 8045732:	f003 0301 	and.w	r3, r3, #1
 8045736:	2b00      	cmp	r3, #0
 8045738:	d001      	beq.n	804573e <osThreadNew+0x74>
        return (NULL);
 804573a:	2300      	movs	r3, #0
 804573c:	e054      	b.n	80457e8 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 804573e:	687b      	ldr	r3, [r7, #4]
 8045740:	695b      	ldr	r3, [r3, #20]
 8045742:	2b00      	cmp	r3, #0
 8045744:	d003      	beq.n	804574e <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8045746:	687b      	ldr	r3, [r7, #4]
 8045748:	695b      	ldr	r3, [r3, #20]
 804574a:	089b      	lsrs	r3, r3, #2
 804574c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 804574e:	687b      	ldr	r3, [r7, #4]
 8045750:	689b      	ldr	r3, [r3, #8]
 8045752:	2b00      	cmp	r3, #0
 8045754:	d00e      	beq.n	8045774 <osThreadNew+0xaa>
 8045756:	687b      	ldr	r3, [r7, #4]
 8045758:	68db      	ldr	r3, [r3, #12]
 804575a:	2b5b      	cmp	r3, #91	@ 0x5b
 804575c:	d90a      	bls.n	8045774 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 804575e:	687b      	ldr	r3, [r7, #4]
 8045760:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8045762:	2b00      	cmp	r3, #0
 8045764:	d006      	beq.n	8045774 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8045766:	687b      	ldr	r3, [r7, #4]
 8045768:	695b      	ldr	r3, [r3, #20]
 804576a:	2b00      	cmp	r3, #0
 804576c:	d002      	beq.n	8045774 <osThreadNew+0xaa>
        mem = 1;
 804576e:	2301      	movs	r3, #1
 8045770:	61bb      	str	r3, [r7, #24]
 8045772:	e010      	b.n	8045796 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8045774:	687b      	ldr	r3, [r7, #4]
 8045776:	689b      	ldr	r3, [r3, #8]
 8045778:	2b00      	cmp	r3, #0
 804577a:	d10c      	bne.n	8045796 <osThreadNew+0xcc>
 804577c:	687b      	ldr	r3, [r7, #4]
 804577e:	68db      	ldr	r3, [r3, #12]
 8045780:	2b00      	cmp	r3, #0
 8045782:	d108      	bne.n	8045796 <osThreadNew+0xcc>
 8045784:	687b      	ldr	r3, [r7, #4]
 8045786:	691b      	ldr	r3, [r3, #16]
 8045788:	2b00      	cmp	r3, #0
 804578a:	d104      	bne.n	8045796 <osThreadNew+0xcc>
          mem = 0;
 804578c:	2300      	movs	r3, #0
 804578e:	61bb      	str	r3, [r7, #24]
 8045790:	e001      	b.n	8045796 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8045792:	2300      	movs	r3, #0
 8045794:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8045796:	69bb      	ldr	r3, [r7, #24]
 8045798:	2b01      	cmp	r3, #1
 804579a:	d110      	bne.n	80457be <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 804579c:	687b      	ldr	r3, [r7, #4]
 804579e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80457a0:	687a      	ldr	r2, [r7, #4]
 80457a2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80457a4:	9202      	str	r2, [sp, #8]
 80457a6:	9301      	str	r3, [sp, #4]
 80457a8:	69fb      	ldr	r3, [r7, #28]
 80457aa:	9300      	str	r3, [sp, #0]
 80457ac:	68bb      	ldr	r3, [r7, #8]
 80457ae:	6a3a      	ldr	r2, [r7, #32]
 80457b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80457b2:	68f8      	ldr	r0, [r7, #12]
 80457b4:	f001 facc 	bl	8046d50 <xTaskCreateStatic>
 80457b8:	4603      	mov	r3, r0
 80457ba:	613b      	str	r3, [r7, #16]
 80457bc:	e013      	b.n	80457e6 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80457be:	69bb      	ldr	r3, [r7, #24]
 80457c0:	2b00      	cmp	r3, #0
 80457c2:	d110      	bne.n	80457e6 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80457c4:	6a3b      	ldr	r3, [r7, #32]
 80457c6:	b29a      	uxth	r2, r3
 80457c8:	f107 0310 	add.w	r3, r7, #16
 80457cc:	9301      	str	r3, [sp, #4]
 80457ce:	69fb      	ldr	r3, [r7, #28]
 80457d0:	9300      	str	r3, [sp, #0]
 80457d2:	68bb      	ldr	r3, [r7, #8]
 80457d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80457d6:	68f8      	ldr	r0, [r7, #12]
 80457d8:	f001 fb02 	bl	8046de0 <xTaskCreate>
 80457dc:	4603      	mov	r3, r0
 80457de:	2b01      	cmp	r3, #1
 80457e0:	d001      	beq.n	80457e6 <osThreadNew+0x11c>
            hTask = NULL;
 80457e2:	2300      	movs	r3, #0
 80457e4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80457e6:	693b      	ldr	r3, [r7, #16]
}
 80457e8:	4618      	mov	r0, r3
 80457ea:	3728      	adds	r7, #40	@ 0x28
 80457ec:	46bd      	mov	sp, r7
 80457ee:	bd80      	pop	{r7, pc}

080457f0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80457f0:	b580      	push	{r7, lr}
 80457f2:	b084      	sub	sp, #16
 80457f4:	af00      	add	r7, sp, #0
 80457f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80457f8:	f3ef 8305 	mrs	r3, IPSR
 80457fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80457fe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8045800:	2b00      	cmp	r3, #0
 8045802:	d003      	beq.n	804580c <osDelay+0x1c>
    stat = osErrorISR;
 8045804:	f06f 0305 	mvn.w	r3, #5
 8045808:	60fb      	str	r3, [r7, #12]
 804580a:	e007      	b.n	804581c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 804580c:	2300      	movs	r3, #0
 804580e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8045810:	687b      	ldr	r3, [r7, #4]
 8045812:	2b00      	cmp	r3, #0
 8045814:	d002      	beq.n	804581c <osDelay+0x2c>
      vTaskDelay(ticks);
 8045816:	6878      	ldr	r0, [r7, #4]
 8045818:	f001 fc1a 	bl	8047050 <vTaskDelay>
    }
  }

  return (stat);
 804581c:	68fb      	ldr	r3, [r7, #12]
}
 804581e:	4618      	mov	r0, r3
 8045820:	3710      	adds	r7, #16
 8045822:	46bd      	mov	sp, r7
 8045824:	bd80      	pop	{r7, pc}
	...

08045828 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8045828:	b480      	push	{r7}
 804582a:	b085      	sub	sp, #20
 804582c:	af00      	add	r7, sp, #0
 804582e:	60f8      	str	r0, [r7, #12]
 8045830:	60b9      	str	r1, [r7, #8]
 8045832:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8045834:	68fb      	ldr	r3, [r7, #12]
 8045836:	4a07      	ldr	r2, [pc, #28]	@ (8045854 <vApplicationGetIdleTaskMemory+0x2c>)
 8045838:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 804583a:	68bb      	ldr	r3, [r7, #8]
 804583c:	4a06      	ldr	r2, [pc, #24]	@ (8045858 <vApplicationGetIdleTaskMemory+0x30>)
 804583e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8045840:	687b      	ldr	r3, [r7, #4]
 8045842:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8045846:	601a      	str	r2, [r3, #0]
}
 8045848:	bf00      	nop
 804584a:	3714      	adds	r7, #20
 804584c:	46bd      	mov	sp, r7
 804584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045852:	4770      	bx	lr
 8045854:	200181fc 	.word	0x200181fc
 8045858:	20018258 	.word	0x20018258

0804585c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 804585c:	b480      	push	{r7}
 804585e:	b085      	sub	sp, #20
 8045860:	af00      	add	r7, sp, #0
 8045862:	60f8      	str	r0, [r7, #12]
 8045864:	60b9      	str	r1, [r7, #8]
 8045866:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8045868:	68fb      	ldr	r3, [r7, #12]
 804586a:	4a07      	ldr	r2, [pc, #28]	@ (8045888 <vApplicationGetTimerTaskMemory+0x2c>)
 804586c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 804586e:	68bb      	ldr	r3, [r7, #8]
 8045870:	4a06      	ldr	r2, [pc, #24]	@ (804588c <vApplicationGetTimerTaskMemory+0x30>)
 8045872:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8045874:	687b      	ldr	r3, [r7, #4]
 8045876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 804587a:	601a      	str	r2, [r3, #0]
}
 804587c:	bf00      	nop
 804587e:	3714      	adds	r7, #20
 8045880:	46bd      	mov	sp, r7
 8045882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045886:	4770      	bx	lr
 8045888:	20018a58 	.word	0x20018a58
 804588c:	20018ab4 	.word	0x20018ab4

08045890 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8045890:	b580      	push	{r7, lr}
 8045892:	b086      	sub	sp, #24
 8045894:	af00      	add	r7, sp, #0
 8045896:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8045898:	2300      	movs	r3, #0
 804589a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 804589c:	f001 fc56 	bl	804714c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80458a0:	4b50      	ldr	r3, [pc, #320]	@ (80459e4 <pvPortMalloc+0x154>)
 80458a2:	681b      	ldr	r3, [r3, #0]
 80458a4:	2b00      	cmp	r3, #0
 80458a6:	d101      	bne.n	80458ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80458a8:	f000 f8fc 	bl	8045aa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80458ac:	4b4e      	ldr	r3, [pc, #312]	@ (80459e8 <pvPortMalloc+0x158>)
 80458ae:	681a      	ldr	r2, [r3, #0]
 80458b0:	687b      	ldr	r3, [r7, #4]
 80458b2:	4013      	ands	r3, r2
 80458b4:	2b00      	cmp	r3, #0
 80458b6:	f040 8085 	bne.w	80459c4 <pvPortMalloc+0x134>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80458ba:	687b      	ldr	r3, [r7, #4]
 80458bc:	2b00      	cmp	r3, #0
 80458be:	d016      	beq.n	80458ee <pvPortMalloc+0x5e>
			{
				xWantedSize += xHeapStructSize;
 80458c0:	2208      	movs	r2, #8
 80458c2:	687b      	ldr	r3, [r7, #4]
 80458c4:	4413      	add	r3, r2
 80458c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80458c8:	687b      	ldr	r3, [r7, #4]
 80458ca:	f003 0307 	and.w	r3, r3, #7
 80458ce:	2b00      	cmp	r3, #0
 80458d0:	d00d      	beq.n	80458ee <pvPortMalloc+0x5e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80458d2:	687b      	ldr	r3, [r7, #4]
 80458d4:	f023 0307 	bic.w	r3, r3, #7
 80458d8:	3308      	adds	r3, #8
 80458da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80458dc:	687b      	ldr	r3, [r7, #4]
 80458de:	f003 0307 	and.w	r3, r3, #7
 80458e2:	2b00      	cmp	r3, #0
 80458e4:	d003      	beq.n	80458ee <pvPortMalloc+0x5e>
 80458e6:	f000 fc0f 	bl	8046108 <ulSetInterruptMask>
 80458ea:	bf00      	nop
 80458ec:	e7fd      	b.n	80458ea <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80458ee:	687b      	ldr	r3, [r7, #4]
 80458f0:	2b00      	cmp	r3, #0
 80458f2:	d067      	beq.n	80459c4 <pvPortMalloc+0x134>
 80458f4:	4b3d      	ldr	r3, [pc, #244]	@ (80459ec <pvPortMalloc+0x15c>)
 80458f6:	681b      	ldr	r3, [r3, #0]
 80458f8:	687a      	ldr	r2, [r7, #4]
 80458fa:	429a      	cmp	r2, r3
 80458fc:	d862      	bhi.n	80459c4 <pvPortMalloc+0x134>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80458fe:	4b3c      	ldr	r3, [pc, #240]	@ (80459f0 <pvPortMalloc+0x160>)
 8045900:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8045902:	4b3b      	ldr	r3, [pc, #236]	@ (80459f0 <pvPortMalloc+0x160>)
 8045904:	681b      	ldr	r3, [r3, #0]
 8045906:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8045908:	e004      	b.n	8045914 <pvPortMalloc+0x84>
				{
					pxPreviousBlock = pxBlock;
 804590a:	697b      	ldr	r3, [r7, #20]
 804590c:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 804590e:	697b      	ldr	r3, [r7, #20]
 8045910:	681b      	ldr	r3, [r3, #0]
 8045912:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8045914:	697b      	ldr	r3, [r7, #20]
 8045916:	685b      	ldr	r3, [r3, #4]
 8045918:	687a      	ldr	r2, [r7, #4]
 804591a:	429a      	cmp	r2, r3
 804591c:	d903      	bls.n	8045926 <pvPortMalloc+0x96>
 804591e:	697b      	ldr	r3, [r7, #20]
 8045920:	681b      	ldr	r3, [r3, #0]
 8045922:	2b00      	cmp	r3, #0
 8045924:	d1f1      	bne.n	804590a <pvPortMalloc+0x7a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8045926:	4b2f      	ldr	r3, [pc, #188]	@ (80459e4 <pvPortMalloc+0x154>)
 8045928:	681b      	ldr	r3, [r3, #0]
 804592a:	697a      	ldr	r2, [r7, #20]
 804592c:	429a      	cmp	r2, r3
 804592e:	d049      	beq.n	80459c4 <pvPortMalloc+0x134>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8045930:	693b      	ldr	r3, [r7, #16]
 8045932:	681b      	ldr	r3, [r3, #0]
 8045934:	2208      	movs	r2, #8
 8045936:	4413      	add	r3, r2
 8045938:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 804593a:	697b      	ldr	r3, [r7, #20]
 804593c:	681a      	ldr	r2, [r3, #0]
 804593e:	693b      	ldr	r3, [r7, #16]
 8045940:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8045942:	697b      	ldr	r3, [r7, #20]
 8045944:	685a      	ldr	r2, [r3, #4]
 8045946:	687b      	ldr	r3, [r7, #4]
 8045948:	1ad2      	subs	r2, r2, r3
 804594a:	2308      	movs	r3, #8
 804594c:	005b      	lsls	r3, r3, #1
 804594e:	429a      	cmp	r2, r3
 8045950:	d918      	bls.n	8045984 <pvPortMalloc+0xf4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8045952:	697a      	ldr	r2, [r7, #20]
 8045954:	687b      	ldr	r3, [r7, #4]
 8045956:	4413      	add	r3, r2
 8045958:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 804595a:	68bb      	ldr	r3, [r7, #8]
 804595c:	f003 0307 	and.w	r3, r3, #7
 8045960:	2b00      	cmp	r3, #0
 8045962:	d003      	beq.n	804596c <pvPortMalloc+0xdc>
 8045964:	f000 fbd0 	bl	8046108 <ulSetInterruptMask>
 8045968:	bf00      	nop
 804596a:	e7fd      	b.n	8045968 <pvPortMalloc+0xd8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 804596c:	697b      	ldr	r3, [r7, #20]
 804596e:	685a      	ldr	r2, [r3, #4]
 8045970:	687b      	ldr	r3, [r7, #4]
 8045972:	1ad2      	subs	r2, r2, r3
 8045974:	68bb      	ldr	r3, [r7, #8]
 8045976:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8045978:	697b      	ldr	r3, [r7, #20]
 804597a:	687a      	ldr	r2, [r7, #4]
 804597c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 804597e:	68b8      	ldr	r0, [r7, #8]
 8045980:	f000 f8f2 	bl	8045b68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8045984:	4b19      	ldr	r3, [pc, #100]	@ (80459ec <pvPortMalloc+0x15c>)
 8045986:	681a      	ldr	r2, [r3, #0]
 8045988:	697b      	ldr	r3, [r7, #20]
 804598a:	685b      	ldr	r3, [r3, #4]
 804598c:	1ad3      	subs	r3, r2, r3
 804598e:	4a17      	ldr	r2, [pc, #92]	@ (80459ec <pvPortMalloc+0x15c>)
 8045990:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8045992:	4b16      	ldr	r3, [pc, #88]	@ (80459ec <pvPortMalloc+0x15c>)
 8045994:	681a      	ldr	r2, [r3, #0]
 8045996:	4b17      	ldr	r3, [pc, #92]	@ (80459f4 <pvPortMalloc+0x164>)
 8045998:	681b      	ldr	r3, [r3, #0]
 804599a:	429a      	cmp	r2, r3
 804599c:	d203      	bcs.n	80459a6 <pvPortMalloc+0x116>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 804599e:	4b13      	ldr	r3, [pc, #76]	@ (80459ec <pvPortMalloc+0x15c>)
 80459a0:	681b      	ldr	r3, [r3, #0]
 80459a2:	4a14      	ldr	r2, [pc, #80]	@ (80459f4 <pvPortMalloc+0x164>)
 80459a4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80459a6:	697b      	ldr	r3, [r7, #20]
 80459a8:	685a      	ldr	r2, [r3, #4]
 80459aa:	4b0f      	ldr	r3, [pc, #60]	@ (80459e8 <pvPortMalloc+0x158>)
 80459ac:	681b      	ldr	r3, [r3, #0]
 80459ae:	431a      	orrs	r2, r3
 80459b0:	697b      	ldr	r3, [r7, #20]
 80459b2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80459b4:	697b      	ldr	r3, [r7, #20]
 80459b6:	2200      	movs	r2, #0
 80459b8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80459ba:	4b0f      	ldr	r3, [pc, #60]	@ (80459f8 <pvPortMalloc+0x168>)
 80459bc:	681b      	ldr	r3, [r3, #0]
 80459be:	3301      	adds	r3, #1
 80459c0:	4a0d      	ldr	r2, [pc, #52]	@ (80459f8 <pvPortMalloc+0x168>)
 80459c2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80459c4:	f001 fbd0 	bl	8047168 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80459c8:	68fb      	ldr	r3, [r7, #12]
 80459ca:	f003 0307 	and.w	r3, r3, #7
 80459ce:	2b00      	cmp	r3, #0
 80459d0:	d003      	beq.n	80459da <pvPortMalloc+0x14a>
 80459d2:	f000 fb99 	bl	8046108 <ulSetInterruptMask>
 80459d6:	bf00      	nop
 80459d8:	e7fd      	b.n	80459d6 <pvPortMalloc+0x146>
	return pvReturn;
 80459da:	68fb      	ldr	r3, [r7, #12]
}
 80459dc:	4618      	mov	r0, r3
 80459de:	3718      	adds	r7, #24
 80459e0:	46bd      	mov	sp, r7
 80459e2:	bd80      	pop	{r7, pc}
 80459e4:	2001b2bc 	.word	0x2001b2bc
 80459e8:	2001b2d0 	.word	0x2001b2d0
 80459ec:	2001b2c0 	.word	0x2001b2c0
 80459f0:	2001b2b4 	.word	0x2001b2b4
 80459f4:	2001b2c4 	.word	0x2001b2c4
 80459f8:	2001b2c8 	.word	0x2001b2c8

080459fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80459fc:	b580      	push	{r7, lr}
 80459fe:	b084      	sub	sp, #16
 8045a00:	af00      	add	r7, sp, #0
 8045a02:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8045a04:	687b      	ldr	r3, [r7, #4]
 8045a06:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8045a08:	687b      	ldr	r3, [r7, #4]
 8045a0a:	2b00      	cmp	r3, #0
 8045a0c:	d03f      	beq.n	8045a8e <vPortFree+0x92>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8045a0e:	2308      	movs	r3, #8
 8045a10:	425b      	negs	r3, r3
 8045a12:	68fa      	ldr	r2, [r7, #12]
 8045a14:	4413      	add	r3, r2
 8045a16:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8045a18:	68fb      	ldr	r3, [r7, #12]
 8045a1a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8045a1c:	68bb      	ldr	r3, [r7, #8]
 8045a1e:	685a      	ldr	r2, [r3, #4]
 8045a20:	4b1d      	ldr	r3, [pc, #116]	@ (8045a98 <vPortFree+0x9c>)
 8045a22:	681b      	ldr	r3, [r3, #0]
 8045a24:	4013      	ands	r3, r2
 8045a26:	2b00      	cmp	r3, #0
 8045a28:	d103      	bne.n	8045a32 <vPortFree+0x36>
 8045a2a:	f000 fb6d 	bl	8046108 <ulSetInterruptMask>
 8045a2e:	bf00      	nop
 8045a30:	e7fd      	b.n	8045a2e <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8045a32:	68bb      	ldr	r3, [r7, #8]
 8045a34:	681b      	ldr	r3, [r3, #0]
 8045a36:	2b00      	cmp	r3, #0
 8045a38:	d003      	beq.n	8045a42 <vPortFree+0x46>
 8045a3a:	f000 fb65 	bl	8046108 <ulSetInterruptMask>
 8045a3e:	bf00      	nop
 8045a40:	e7fd      	b.n	8045a3e <vPortFree+0x42>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8045a42:	68bb      	ldr	r3, [r7, #8]
 8045a44:	685a      	ldr	r2, [r3, #4]
 8045a46:	4b14      	ldr	r3, [pc, #80]	@ (8045a98 <vPortFree+0x9c>)
 8045a48:	681b      	ldr	r3, [r3, #0]
 8045a4a:	4013      	ands	r3, r2
 8045a4c:	2b00      	cmp	r3, #0
 8045a4e:	d01e      	beq.n	8045a8e <vPortFree+0x92>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8045a50:	68bb      	ldr	r3, [r7, #8]
 8045a52:	681b      	ldr	r3, [r3, #0]
 8045a54:	2b00      	cmp	r3, #0
 8045a56:	d11a      	bne.n	8045a8e <vPortFree+0x92>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8045a58:	68bb      	ldr	r3, [r7, #8]
 8045a5a:	685a      	ldr	r2, [r3, #4]
 8045a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8045a98 <vPortFree+0x9c>)
 8045a5e:	681b      	ldr	r3, [r3, #0]
 8045a60:	43db      	mvns	r3, r3
 8045a62:	401a      	ands	r2, r3
 8045a64:	68bb      	ldr	r3, [r7, #8]
 8045a66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8045a68:	f001 fb70 	bl	804714c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8045a6c:	68bb      	ldr	r3, [r7, #8]
 8045a6e:	685a      	ldr	r2, [r3, #4]
 8045a70:	4b0a      	ldr	r3, [pc, #40]	@ (8045a9c <vPortFree+0xa0>)
 8045a72:	681b      	ldr	r3, [r3, #0]
 8045a74:	4413      	add	r3, r2
 8045a76:	4a09      	ldr	r2, [pc, #36]	@ (8045a9c <vPortFree+0xa0>)
 8045a78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8045a7a:	68b8      	ldr	r0, [r7, #8]
 8045a7c:	f000 f874 	bl	8045b68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8045a80:	4b07      	ldr	r3, [pc, #28]	@ (8045aa0 <vPortFree+0xa4>)
 8045a82:	681b      	ldr	r3, [r3, #0]
 8045a84:	3301      	adds	r3, #1
 8045a86:	4a06      	ldr	r2, [pc, #24]	@ (8045aa0 <vPortFree+0xa4>)
 8045a88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8045a8a:	f001 fb6d 	bl	8047168 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8045a8e:	bf00      	nop
 8045a90:	3710      	adds	r7, #16
 8045a92:	46bd      	mov	sp, r7
 8045a94:	bd80      	pop	{r7, pc}
 8045a96:	bf00      	nop
 8045a98:	2001b2d0 	.word	0x2001b2d0
 8045a9c:	2001b2c0 	.word	0x2001b2c0
 8045aa0:	2001b2cc 	.word	0x2001b2cc

08045aa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8045aa4:	b480      	push	{r7}
 8045aa6:	b085      	sub	sp, #20
 8045aa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8045aaa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8045aae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8045ab0:	4b27      	ldr	r3, [pc, #156]	@ (8045b50 <prvHeapInit+0xac>)
 8045ab2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8045ab4:	68fb      	ldr	r3, [r7, #12]
 8045ab6:	f003 0307 	and.w	r3, r3, #7
 8045aba:	2b00      	cmp	r3, #0
 8045abc:	d00c      	beq.n	8045ad8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8045abe:	68fb      	ldr	r3, [r7, #12]
 8045ac0:	3307      	adds	r3, #7
 8045ac2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8045ac4:	68fb      	ldr	r3, [r7, #12]
 8045ac6:	f023 0307 	bic.w	r3, r3, #7
 8045aca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8045acc:	68ba      	ldr	r2, [r7, #8]
 8045ace:	68fb      	ldr	r3, [r7, #12]
 8045ad0:	1ad3      	subs	r3, r2, r3
 8045ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8045b50 <prvHeapInit+0xac>)
 8045ad4:	4413      	add	r3, r2
 8045ad6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8045ad8:	68fb      	ldr	r3, [r7, #12]
 8045ada:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8045adc:	4a1d      	ldr	r2, [pc, #116]	@ (8045b54 <prvHeapInit+0xb0>)
 8045ade:	687b      	ldr	r3, [r7, #4]
 8045ae0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8045ae2:	4b1c      	ldr	r3, [pc, #112]	@ (8045b54 <prvHeapInit+0xb0>)
 8045ae4:	2200      	movs	r2, #0
 8045ae6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8045ae8:	687b      	ldr	r3, [r7, #4]
 8045aea:	68ba      	ldr	r2, [r7, #8]
 8045aec:	4413      	add	r3, r2
 8045aee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8045af0:	2208      	movs	r2, #8
 8045af2:	68fb      	ldr	r3, [r7, #12]
 8045af4:	1a9b      	subs	r3, r3, r2
 8045af6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8045af8:	68fb      	ldr	r3, [r7, #12]
 8045afa:	f023 0307 	bic.w	r3, r3, #7
 8045afe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8045b00:	68fb      	ldr	r3, [r7, #12]
 8045b02:	4a15      	ldr	r2, [pc, #84]	@ (8045b58 <prvHeapInit+0xb4>)
 8045b04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8045b06:	4b14      	ldr	r3, [pc, #80]	@ (8045b58 <prvHeapInit+0xb4>)
 8045b08:	681b      	ldr	r3, [r3, #0]
 8045b0a:	2200      	movs	r2, #0
 8045b0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8045b0e:	4b12      	ldr	r3, [pc, #72]	@ (8045b58 <prvHeapInit+0xb4>)
 8045b10:	681b      	ldr	r3, [r3, #0]
 8045b12:	2200      	movs	r2, #0
 8045b14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8045b16:	687b      	ldr	r3, [r7, #4]
 8045b18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8045b1a:	683b      	ldr	r3, [r7, #0]
 8045b1c:	68fa      	ldr	r2, [r7, #12]
 8045b1e:	1ad2      	subs	r2, r2, r3
 8045b20:	683b      	ldr	r3, [r7, #0]
 8045b22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8045b24:	4b0c      	ldr	r3, [pc, #48]	@ (8045b58 <prvHeapInit+0xb4>)
 8045b26:	681a      	ldr	r2, [r3, #0]
 8045b28:	683b      	ldr	r3, [r7, #0]
 8045b2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045b2c:	683b      	ldr	r3, [r7, #0]
 8045b2e:	685b      	ldr	r3, [r3, #4]
 8045b30:	4a0a      	ldr	r2, [pc, #40]	@ (8045b5c <prvHeapInit+0xb8>)
 8045b32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045b34:	683b      	ldr	r3, [r7, #0]
 8045b36:	685b      	ldr	r3, [r3, #4]
 8045b38:	4a09      	ldr	r2, [pc, #36]	@ (8045b60 <prvHeapInit+0xbc>)
 8045b3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8045b3c:	4b09      	ldr	r3, [pc, #36]	@ (8045b64 <prvHeapInit+0xc0>)
 8045b3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8045b42:	601a      	str	r2, [r3, #0]
}
 8045b44:	bf00      	nop
 8045b46:	3714      	adds	r7, #20
 8045b48:	46bd      	mov	sp, r7
 8045b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045b4e:	4770      	bx	lr
 8045b50:	200192b4 	.word	0x200192b4
 8045b54:	2001b2b4 	.word	0x2001b2b4
 8045b58:	2001b2bc 	.word	0x2001b2bc
 8045b5c:	2001b2c4 	.word	0x2001b2c4
 8045b60:	2001b2c0 	.word	0x2001b2c0
 8045b64:	2001b2d0 	.word	0x2001b2d0

08045b68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8045b68:	b480      	push	{r7}
 8045b6a:	b085      	sub	sp, #20
 8045b6c:	af00      	add	r7, sp, #0
 8045b6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8045b70:	4b28      	ldr	r3, [pc, #160]	@ (8045c14 <prvInsertBlockIntoFreeList+0xac>)
 8045b72:	60fb      	str	r3, [r7, #12]
 8045b74:	e002      	b.n	8045b7c <prvInsertBlockIntoFreeList+0x14>
 8045b76:	68fb      	ldr	r3, [r7, #12]
 8045b78:	681b      	ldr	r3, [r3, #0]
 8045b7a:	60fb      	str	r3, [r7, #12]
 8045b7c:	68fb      	ldr	r3, [r7, #12]
 8045b7e:	681b      	ldr	r3, [r3, #0]
 8045b80:	687a      	ldr	r2, [r7, #4]
 8045b82:	429a      	cmp	r2, r3
 8045b84:	d8f7      	bhi.n	8045b76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8045b86:	68fb      	ldr	r3, [r7, #12]
 8045b88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8045b8a:	68fb      	ldr	r3, [r7, #12]
 8045b8c:	685b      	ldr	r3, [r3, #4]
 8045b8e:	68ba      	ldr	r2, [r7, #8]
 8045b90:	4413      	add	r3, r2
 8045b92:	687a      	ldr	r2, [r7, #4]
 8045b94:	429a      	cmp	r2, r3
 8045b96:	d108      	bne.n	8045baa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8045b98:	68fb      	ldr	r3, [r7, #12]
 8045b9a:	685a      	ldr	r2, [r3, #4]
 8045b9c:	687b      	ldr	r3, [r7, #4]
 8045b9e:	685b      	ldr	r3, [r3, #4]
 8045ba0:	441a      	add	r2, r3
 8045ba2:	68fb      	ldr	r3, [r7, #12]
 8045ba4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8045ba6:	68fb      	ldr	r3, [r7, #12]
 8045ba8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8045baa:	687b      	ldr	r3, [r7, #4]
 8045bac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8045bae:	687b      	ldr	r3, [r7, #4]
 8045bb0:	685b      	ldr	r3, [r3, #4]
 8045bb2:	68ba      	ldr	r2, [r7, #8]
 8045bb4:	441a      	add	r2, r3
 8045bb6:	68fb      	ldr	r3, [r7, #12]
 8045bb8:	681b      	ldr	r3, [r3, #0]
 8045bba:	429a      	cmp	r2, r3
 8045bbc:	d118      	bne.n	8045bf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8045bbe:	68fb      	ldr	r3, [r7, #12]
 8045bc0:	681a      	ldr	r2, [r3, #0]
 8045bc2:	4b15      	ldr	r3, [pc, #84]	@ (8045c18 <prvInsertBlockIntoFreeList+0xb0>)
 8045bc4:	681b      	ldr	r3, [r3, #0]
 8045bc6:	429a      	cmp	r2, r3
 8045bc8:	d00d      	beq.n	8045be6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8045bca:	687b      	ldr	r3, [r7, #4]
 8045bcc:	685a      	ldr	r2, [r3, #4]
 8045bce:	68fb      	ldr	r3, [r7, #12]
 8045bd0:	681b      	ldr	r3, [r3, #0]
 8045bd2:	685b      	ldr	r3, [r3, #4]
 8045bd4:	441a      	add	r2, r3
 8045bd6:	687b      	ldr	r3, [r7, #4]
 8045bd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8045bda:	68fb      	ldr	r3, [r7, #12]
 8045bdc:	681b      	ldr	r3, [r3, #0]
 8045bde:	681a      	ldr	r2, [r3, #0]
 8045be0:	687b      	ldr	r3, [r7, #4]
 8045be2:	601a      	str	r2, [r3, #0]
 8045be4:	e008      	b.n	8045bf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8045be6:	4b0c      	ldr	r3, [pc, #48]	@ (8045c18 <prvInsertBlockIntoFreeList+0xb0>)
 8045be8:	681a      	ldr	r2, [r3, #0]
 8045bea:	687b      	ldr	r3, [r7, #4]
 8045bec:	601a      	str	r2, [r3, #0]
 8045bee:	e003      	b.n	8045bf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8045bf0:	68fb      	ldr	r3, [r7, #12]
 8045bf2:	681a      	ldr	r2, [r3, #0]
 8045bf4:	687b      	ldr	r3, [r7, #4]
 8045bf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8045bf8:	68fa      	ldr	r2, [r7, #12]
 8045bfa:	687b      	ldr	r3, [r7, #4]
 8045bfc:	429a      	cmp	r2, r3
 8045bfe:	d002      	beq.n	8045c06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8045c00:	68fb      	ldr	r3, [r7, #12]
 8045c02:	687a      	ldr	r2, [r7, #4]
 8045c04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8045c06:	bf00      	nop
 8045c08:	3714      	adds	r7, #20
 8045c0a:	46bd      	mov	sp, r7
 8045c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c10:	4770      	bx	lr
 8045c12:	bf00      	nop
 8045c14:	2001b2b4 	.word	0x2001b2b4
 8045c18:	2001b2bc 	.word	0x2001b2bc

08045c1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8045c1c:	b480      	push	{r7}
 8045c1e:	b083      	sub	sp, #12
 8045c20:	af00      	add	r7, sp, #0
 8045c22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c24:	687b      	ldr	r3, [r7, #4]
 8045c26:	f103 0208 	add.w	r2, r3, #8
 8045c2a:	687b      	ldr	r3, [r7, #4]
 8045c2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8045c2e:	687b      	ldr	r3, [r7, #4]
 8045c30:	f04f 32ff 	mov.w	r2, #4294967295
 8045c34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c36:	687b      	ldr	r3, [r7, #4]
 8045c38:	f103 0208 	add.w	r2, r3, #8
 8045c3c:	687b      	ldr	r3, [r7, #4]
 8045c3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045c40:	687b      	ldr	r3, [r7, #4]
 8045c42:	f103 0208 	add.w	r2, r3, #8
 8045c46:	687b      	ldr	r3, [r7, #4]
 8045c48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8045c4a:	687b      	ldr	r3, [r7, #4]
 8045c4c:	2200      	movs	r2, #0
 8045c4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8045c50:	bf00      	nop
 8045c52:	370c      	adds	r7, #12
 8045c54:	46bd      	mov	sp, r7
 8045c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c5a:	4770      	bx	lr

08045c5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8045c5c:	b480      	push	{r7}
 8045c5e:	b083      	sub	sp, #12
 8045c60:	af00      	add	r7, sp, #0
 8045c62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8045c64:	687b      	ldr	r3, [r7, #4]
 8045c66:	2200      	movs	r2, #0
 8045c68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8045c6a:	bf00      	nop
 8045c6c:	370c      	adds	r7, #12
 8045c6e:	46bd      	mov	sp, r7
 8045c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045c74:	4770      	bx	lr

08045c76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045c76:	b480      	push	{r7}
 8045c78:	b085      	sub	sp, #20
 8045c7a:	af00      	add	r7, sp, #0
 8045c7c:	6078      	str	r0, [r7, #4]
 8045c7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8045c80:	687b      	ldr	r3, [r7, #4]
 8045c82:	685b      	ldr	r3, [r3, #4]
 8045c84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8045c86:	683b      	ldr	r3, [r7, #0]
 8045c88:	68fa      	ldr	r2, [r7, #12]
 8045c8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8045c8c:	68fb      	ldr	r3, [r7, #12]
 8045c8e:	689a      	ldr	r2, [r3, #8]
 8045c90:	683b      	ldr	r3, [r7, #0]
 8045c92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8045c94:	68fb      	ldr	r3, [r7, #12]
 8045c96:	689b      	ldr	r3, [r3, #8]
 8045c98:	683a      	ldr	r2, [r7, #0]
 8045c9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8045c9c:	68fb      	ldr	r3, [r7, #12]
 8045c9e:	683a      	ldr	r2, [r7, #0]
 8045ca0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8045ca2:	683b      	ldr	r3, [r7, #0]
 8045ca4:	687a      	ldr	r2, [r7, #4]
 8045ca6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045ca8:	687b      	ldr	r3, [r7, #4]
 8045caa:	681b      	ldr	r3, [r3, #0]
 8045cac:	1c5a      	adds	r2, r3, #1
 8045cae:	687b      	ldr	r3, [r7, #4]
 8045cb0:	601a      	str	r2, [r3, #0]
}
 8045cb2:	bf00      	nop
 8045cb4:	3714      	adds	r7, #20
 8045cb6:	46bd      	mov	sp, r7
 8045cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045cbc:	4770      	bx	lr

08045cbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8045cbe:	b480      	push	{r7}
 8045cc0:	b085      	sub	sp, #20
 8045cc2:	af00      	add	r7, sp, #0
 8045cc4:	6078      	str	r0, [r7, #4]
 8045cc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8045cc8:	683b      	ldr	r3, [r7, #0]
 8045cca:	681b      	ldr	r3, [r3, #0]
 8045ccc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8045cce:	68bb      	ldr	r3, [r7, #8]
 8045cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045cd4:	d103      	bne.n	8045cde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8045cd6:	687b      	ldr	r3, [r7, #4]
 8045cd8:	691b      	ldr	r3, [r3, #16]
 8045cda:	60fb      	str	r3, [r7, #12]
 8045cdc:	e00c      	b.n	8045cf8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8045cde:	687b      	ldr	r3, [r7, #4]
 8045ce0:	3308      	adds	r3, #8
 8045ce2:	60fb      	str	r3, [r7, #12]
 8045ce4:	e002      	b.n	8045cec <vListInsert+0x2e>
 8045ce6:	68fb      	ldr	r3, [r7, #12]
 8045ce8:	685b      	ldr	r3, [r3, #4]
 8045cea:	60fb      	str	r3, [r7, #12]
 8045cec:	68fb      	ldr	r3, [r7, #12]
 8045cee:	685b      	ldr	r3, [r3, #4]
 8045cf0:	681b      	ldr	r3, [r3, #0]
 8045cf2:	68ba      	ldr	r2, [r7, #8]
 8045cf4:	429a      	cmp	r2, r3
 8045cf6:	d2f6      	bcs.n	8045ce6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8045cf8:	68fb      	ldr	r3, [r7, #12]
 8045cfa:	685a      	ldr	r2, [r3, #4]
 8045cfc:	683b      	ldr	r3, [r7, #0]
 8045cfe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8045d00:	683b      	ldr	r3, [r7, #0]
 8045d02:	685b      	ldr	r3, [r3, #4]
 8045d04:	683a      	ldr	r2, [r7, #0]
 8045d06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8045d08:	683b      	ldr	r3, [r7, #0]
 8045d0a:	68fa      	ldr	r2, [r7, #12]
 8045d0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8045d0e:	68fb      	ldr	r3, [r7, #12]
 8045d10:	683a      	ldr	r2, [r7, #0]
 8045d12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8045d14:	683b      	ldr	r3, [r7, #0]
 8045d16:	687a      	ldr	r2, [r7, #4]
 8045d18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8045d1a:	687b      	ldr	r3, [r7, #4]
 8045d1c:	681b      	ldr	r3, [r3, #0]
 8045d1e:	1c5a      	adds	r2, r3, #1
 8045d20:	687b      	ldr	r3, [r7, #4]
 8045d22:	601a      	str	r2, [r3, #0]
}
 8045d24:	bf00      	nop
 8045d26:	3714      	adds	r7, #20
 8045d28:	46bd      	mov	sp, r7
 8045d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045d2e:	4770      	bx	lr

08045d30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8045d30:	b480      	push	{r7}
 8045d32:	b085      	sub	sp, #20
 8045d34:	af00      	add	r7, sp, #0
 8045d36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8045d38:	687b      	ldr	r3, [r7, #4]
 8045d3a:	691b      	ldr	r3, [r3, #16]
 8045d3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8045d3e:	687b      	ldr	r3, [r7, #4]
 8045d40:	685b      	ldr	r3, [r3, #4]
 8045d42:	687a      	ldr	r2, [r7, #4]
 8045d44:	6892      	ldr	r2, [r2, #8]
 8045d46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8045d48:	687b      	ldr	r3, [r7, #4]
 8045d4a:	689b      	ldr	r3, [r3, #8]
 8045d4c:	687a      	ldr	r2, [r7, #4]
 8045d4e:	6852      	ldr	r2, [r2, #4]
 8045d50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8045d52:	68fb      	ldr	r3, [r7, #12]
 8045d54:	685b      	ldr	r3, [r3, #4]
 8045d56:	687a      	ldr	r2, [r7, #4]
 8045d58:	429a      	cmp	r2, r3
 8045d5a:	d103      	bne.n	8045d64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8045d5c:	687b      	ldr	r3, [r7, #4]
 8045d5e:	689a      	ldr	r2, [r3, #8]
 8045d60:	68fb      	ldr	r3, [r7, #12]
 8045d62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8045d64:	687b      	ldr	r3, [r7, #4]
 8045d66:	2200      	movs	r2, #0
 8045d68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8045d6a:	68fb      	ldr	r3, [r7, #12]
 8045d6c:	681b      	ldr	r3, [r3, #0]
 8045d6e:	1e5a      	subs	r2, r3, #1
 8045d70:	68fb      	ldr	r3, [r7, #12]
 8045d72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8045d74:	68fb      	ldr	r3, [r7, #12]
 8045d76:	681b      	ldr	r3, [r3, #0]
}
 8045d78:	4618      	mov	r0, r3
 8045d7a:	3714      	adds	r7, #20
 8045d7c:	46bd      	mov	sp, r7
 8045d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045d82:	4770      	bx	lr

08045d84 <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8045d84:	b480      	push	{r7}
 8045d86:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8045d88:	4b0b      	ldr	r3, [pc, #44]	@ (8045db8 <vPortSetupTimerInterrupt+0x34>)
 8045d8a:	2200      	movs	r2, #0
 8045d8c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8045d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8045dbc <vPortSetupTimerInterrupt+0x38>)
 8045d90:	2200      	movs	r2, #0
 8045d92:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8045d94:	4b0a      	ldr	r3, [pc, #40]	@ (8045dc0 <vPortSetupTimerInterrupt+0x3c>)
 8045d96:	681b      	ldr	r3, [r3, #0]
 8045d98:	4a0a      	ldr	r2, [pc, #40]	@ (8045dc4 <vPortSetupTimerInterrupt+0x40>)
 8045d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8045d9e:	0b5b      	lsrs	r3, r3, #13
 8045da0:	4a09      	ldr	r2, [pc, #36]	@ (8045dc8 <vPortSetupTimerInterrupt+0x44>)
 8045da2:	3b01      	subs	r3, #1
 8045da4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8045da6:	4b04      	ldr	r3, [pc, #16]	@ (8045db8 <vPortSetupTimerInterrupt+0x34>)
 8045da8:	2207      	movs	r2, #7
 8045daa:	601a      	str	r2, [r3, #0]
}
 8045dac:	bf00      	nop
 8045dae:	46bd      	mov	sp, r7
 8045db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045db4:	4770      	bx	lr
 8045db6:	bf00      	nop
 8045db8:	e000e010 	.word	0xe000e010
 8045dbc:	e000e018 	.word	0xe000e018
 8045dc0:	20018018 	.word	0x20018018
 8045dc4:	d1b71759 	.word	0xd1b71759
 8045dc8:	e000e014 	.word	0xe000e014

08045dcc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8045dcc:	b580      	push	{r7, lr}
 8045dce:	b082      	sub	sp, #8
 8045dd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8045dd2:	2300      	movs	r3, #0
 8045dd4:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 8045dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8045e00 <prvTaskExitError+0x34>)
 8045dd8:	681b      	ldr	r3, [r3, #0]
 8045dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045dde:	d003      	beq.n	8045de8 <prvTaskExitError+0x1c>
 8045de0:	f000 f992 	bl	8046108 <ulSetInterruptMask>
 8045de4:	bf00      	nop
 8045de6:	e7fd      	b.n	8045de4 <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 8045de8:	f000 f98e 	bl	8046108 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8045dec:	bf00      	nop
 8045dee:	687b      	ldr	r3, [r7, #4]
 8045df0:	2b00      	cmp	r3, #0
 8045df2:	d0fc      	beq.n	8045dee <prvTaskExitError+0x22>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8045df4:	bf00      	nop
 8045df6:	bf00      	nop
 8045df8:	3708      	adds	r7, #8
 8045dfa:	46bd      	mov	sp, r7
 8045dfc:	bd80      	pop	{r7, pc}
 8045dfe:	bf00      	nop
 8045e00:	20018040 	.word	0x20018040

08045e04 <vPortYield>:
	}
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8045e04:	b480      	push	{r7}
 8045e06:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8045e08:	4b06      	ldr	r3, [pc, #24]	@ (8045e24 <vPortYield+0x20>)
 8045e0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8045e0e:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8045e10:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045e14:	f3bf 8f6f 	isb	sy
}
 8045e18:	bf00      	nop
 8045e1a:	46bd      	mov	sp, r7
 8045e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045e20:	4770      	bx	lr
 8045e22:	bf00      	nop
 8045e24:	e000ed04 	.word	0xe000ed04

08045e28 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8045e28:	b580      	push	{r7, lr}
 8045e2a:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8045e2c:	f000 f96c 	bl	8046108 <ulSetInterruptMask>
	ulCriticalNesting++;
 8045e30:	4b05      	ldr	r3, [pc, #20]	@ (8045e48 <vPortEnterCritical+0x20>)
 8045e32:	681b      	ldr	r3, [r3, #0]
 8045e34:	3301      	adds	r3, #1
 8045e36:	4a04      	ldr	r2, [pc, #16]	@ (8045e48 <vPortEnterCritical+0x20>)
 8045e38:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8045e3a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045e3e:	f3bf 8f6f 	isb	sy
}
 8045e42:	bf00      	nop
 8045e44:	bd80      	pop	{r7, pc}
 8045e46:	bf00      	nop
 8045e48:	20018040 	.word	0x20018040

08045e4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8045e4c:	b580      	push	{r7, lr}
 8045e4e:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8045e50:	4b0a      	ldr	r3, [pc, #40]	@ (8045e7c <vPortExitCritical+0x30>)
 8045e52:	681b      	ldr	r3, [r3, #0]
 8045e54:	2b00      	cmp	r3, #0
 8045e56:	d103      	bne.n	8045e60 <vPortExitCritical+0x14>
 8045e58:	f000 f956 	bl	8046108 <ulSetInterruptMask>
 8045e5c:	bf00      	nop
 8045e5e:	e7fd      	b.n	8045e5c <vPortExitCritical+0x10>
	ulCriticalNesting--;
 8045e60:	4b06      	ldr	r3, [pc, #24]	@ (8045e7c <vPortExitCritical+0x30>)
 8045e62:	681b      	ldr	r3, [r3, #0]
 8045e64:	3b01      	subs	r3, #1
 8045e66:	4a05      	ldr	r2, [pc, #20]	@ (8045e7c <vPortExitCritical+0x30>)
 8045e68:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 8045e6a:	4b04      	ldr	r3, [pc, #16]	@ (8045e7c <vPortExitCritical+0x30>)
 8045e6c:	681b      	ldr	r3, [r3, #0]
 8045e6e:	2b00      	cmp	r3, #0
 8045e70:	d102      	bne.n	8045e78 <vPortExitCritical+0x2c>
	{
		portENABLE_INTERRUPTS();
 8045e72:	2000      	movs	r0, #0
 8045e74:	f000 f955 	bl	8046122 <vClearInterruptMask>
	}
}
 8045e78:	bf00      	nop
 8045e7a:	bd80      	pop	{r7, pc}
 8045e7c:	20018040 	.word	0x20018040

08045e80 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8045e80:	b580      	push	{r7, lr}
 8045e82:	b082      	sub	sp, #8
 8045e84:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8045e86:	f000 f93f 	bl	8046108 <ulSetInterruptMask>
 8045e8a:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8045e8c:	f001 fa1c 	bl	80472c8 <xTaskIncrementTick>
 8045e90:	4603      	mov	r3, r0
 8045e92:	2b00      	cmp	r3, #0
 8045e94:	d003      	beq.n	8045e9e <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8045e96:	4b05      	ldr	r3, [pc, #20]	@ (8045eac <xPortSysTickHandler+0x2c>)
 8045e98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8045e9c:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8045e9e:	6878      	ldr	r0, [r7, #4]
 8045ea0:	f000 f93f 	bl	8046122 <vClearInterruptMask>
}
 8045ea4:	bf00      	nop
 8045ea6:	3708      	adds	r7, #8
 8045ea8:	46bd      	mov	sp, r7
 8045eaa:	bd80      	pop	{r7, pc}
 8045eac:	e000ed04 	.word	0xe000ed04

08045eb0 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8045eb0:	b580      	push	{r7, lr}
 8045eb2:	b086      	sub	sp, #24
 8045eb4:	af00      	add	r7, sp, #0
 8045eb6:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 8045eb8:	687b      	ldr	r3, [r7, #4]
 8045eba:	699b      	ldr	r3, [r3, #24]
 8045ebc:	617b      	str	r3, [r7, #20]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8045ebe:	697b      	ldr	r3, [r7, #20]
 8045ec0:	3b02      	subs	r3, #2
 8045ec2:	781b      	ldrb	r3, [r3, #0]
 8045ec4:	74fb      	strb	r3, [r7, #19]

	switch( ucSVCNumber )
 8045ec6:	7cfb      	ldrb	r3, [r7, #19]
 8045ec8:	2b02      	cmp	r3, #2
 8045eca:	d025      	beq.n	8045f18 <vPortSVCHandler_C+0x68>
 8045ecc:	2b02      	cmp	r3, #2
 8045ece:	dc2a      	bgt.n	8045f26 <vPortSVCHandler_C+0x76>
 8045ed0:	2b00      	cmp	r3, #0
 8045ed2:	d002      	beq.n	8045eda <vPortSVCHandler_C+0x2a>
 8045ed4:	2b01      	cmp	r3, #1
 8045ed6:	d017      	beq.n	8045f08 <vPortSVCHandler_C+0x58>
 8045ed8:	e025      	b.n	8045f26 <vPortSVCHandler_C+0x76>
		#if( configENABLE_TRUSTZONE == 1 )
			case portSVC_ALLOCATE_SECURE_CONTEXT:
			{
				/* R0 contains the stack size passed as parameter to the
				 * vPortAllocateSecureContext function. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8045eda:	687b      	ldr	r3, [r7, #4]
 8045edc:	681b      	ldr	r3, [r3, #0]
 8045ede:	60fb      	str	r3, [r7, #12]
					xSecureContext = SecureContext_AllocateContext( ulR0, ulIsTaskPrivileged );
				}
				#else
				{
					/* Allocate and load a context for the secure task. */
					xSecureContext = SecureContext_AllocateContext( ulR0 );
 8045ee0:	68f8      	ldr	r0, [r7, #12]
 8045ee2:	f003 f995 	bl	8049210 <__SecureContext_AllocateContext_veneer>
 8045ee6:	4603      	mov	r3, r0
 8045ee8:	4a13      	ldr	r2, [pc, #76]	@ (8045f38 <vPortSVCHandler_C+0x88>)
 8045eea:	6013      	str	r3, [r2, #0]
				}
				#endif /* configENABLE_MPU */

				configASSERT( xSecureContext != NULL );
 8045eec:	4b12      	ldr	r3, [pc, #72]	@ (8045f38 <vPortSVCHandler_C+0x88>)
 8045eee:	681b      	ldr	r3, [r3, #0]
 8045ef0:	2b00      	cmp	r3, #0
 8045ef2:	d103      	bne.n	8045efc <vPortSVCHandler_C+0x4c>
 8045ef4:	f000 f908 	bl	8046108 <ulSetInterruptMask>
 8045ef8:	bf00      	nop
 8045efa:	e7fd      	b.n	8045ef8 <vPortSVCHandler_C+0x48>
				SecureContext_LoadContext( xSecureContext );
 8045efc:	4b0e      	ldr	r3, [pc, #56]	@ (8045f38 <vPortSVCHandler_C+0x88>)
 8045efe:	681b      	ldr	r3, [r3, #0]
 8045f00:	4618      	mov	r0, r3
 8045f02:	f003 f999 	bl	8049238 <__SecureContext_LoadContext_veneer>
			}
			break;
 8045f06:	e012      	b.n	8045f2e <vPortSVCHandler_C+0x7e>

			case portSVC_FREE_SECURE_CONTEXT:
			{
				/* R0 contains the secure context handle to be freed. */
				ulR0 = pulCallerStackAddress[ 0 ];
 8045f08:	687b      	ldr	r3, [r7, #4]
 8045f0a:	681b      	ldr	r3, [r3, #0]
 8045f0c:	60fb      	str	r3, [r7, #12]

				/* Free the secure context. */
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8045f0e:	68fb      	ldr	r3, [r7, #12]
 8045f10:	4618      	mov	r0, r3
 8045f12:	f003 f999 	bl	8049248 <__SecureContext_FreeContext_veneer>
			}
			break;
 8045f16:	e00a      	b.n	8045f2e <vPortSVCHandler_C+0x7e>
		{
			#if( configENABLE_TRUSTZONE == 1 )
			{
				/* De-prioritize the non-secure exceptions so that the
				 * non-secure pendSV runs at the lowest priority. */
				SecureInit_DePrioritizeNSExceptions();
 8045f18:	f003 f982 	bl	8049220 <__SecureInit_DePrioritizeNSExceptions_veneer>

				/* Initialize the secure context management system. */
				SecureContext_Init();
 8045f1c:	f003 f990 	bl	8049240 <__SecureContext_Init_veneer>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8045f20:	f000 f8be 	bl	80460a0 <vRestoreContextOfFirstTask>
		}
		break;
 8045f24:	e003      	b.n	8045f2e <vPortSVCHandler_C+0x7e>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 8045f26:	f000 f8ef 	bl	8046108 <ulSetInterruptMask>
 8045f2a:	bf00      	nop
 8045f2c:	e7fd      	b.n	8045f2a <vPortSVCHandler_C+0x7a>
		}
	}
}
 8045f2e:	bf00      	nop
 8045f30:	3718      	adds	r7, #24
 8045f32:	46bd      	mov	sp, r7
 8045f34:	bd80      	pop	{r7, pc}
 8045f36:	bf00      	nop
 8045f38:	2001b2d4 	.word	0x2001b2d4

08045f3c <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8045f3c:	b480      	push	{r7}
 8045f3e:	b085      	sub	sp, #20
 8045f40:	af00      	add	r7, sp, #0
 8045f42:	60f8      	str	r0, [r7, #12]
 8045f44:	60b9      	str	r1, [r7, #8]
 8045f46:	607a      	str	r2, [r7, #4]
 8045f48:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8045f4a:	68fb      	ldr	r3, [r7, #12]
 8045f4c:	3b04      	subs	r3, #4
 8045f4e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8045f50:	68fb      	ldr	r3, [r7, #12]
 8045f52:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8045f56:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f58:	68fb      	ldr	r3, [r7, #12]
 8045f5a:	3b04      	subs	r3, #4
 8045f5c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8045f5e:	687a      	ldr	r2, [r7, #4]
 8045f60:	68fb      	ldr	r3, [r7, #12]
 8045f62:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f64:	68fb      	ldr	r3, [r7, #12]
 8045f66:	3b04      	subs	r3, #4
 8045f68:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8045f6a:	4a3b      	ldr	r2, [pc, #236]	@ (8046058 <pxPortInitialiseStack+0x11c>)
 8045f6c:	68fb      	ldr	r3, [r7, #12]
 8045f6e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f70:	68fb      	ldr	r3, [r7, #12]
 8045f72:	3b04      	subs	r3, #4
 8045f74:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 8045f76:	68fb      	ldr	r3, [r7, #12]
 8045f78:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 8045f7c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f7e:	68fb      	ldr	r3, [r7, #12]
 8045f80:	3b04      	subs	r3, #4
 8045f82:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8045f84:	68fb      	ldr	r3, [r7, #12]
 8045f86:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 8045f8a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f8c:	68fb      	ldr	r3, [r7, #12]
 8045f8e:	3b04      	subs	r3, #4
 8045f90:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 8045f92:	68fb      	ldr	r3, [r7, #12]
 8045f94:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8045f98:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045f9a:	68fb      	ldr	r3, [r7, #12]
 8045f9c:	3b04      	subs	r3, #4
 8045f9e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8045fa0:	68fb      	ldr	r3, [r7, #12]
 8045fa2:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8045fa6:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fa8:	68fb      	ldr	r3, [r7, #12]
 8045faa:	3b04      	subs	r3, #4
 8045fac:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 8045fae:	683a      	ldr	r2, [r7, #0]
 8045fb0:	68fb      	ldr	r3, [r7, #12]
 8045fb2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fb4:	68fb      	ldr	r3, [r7, #12]
 8045fb6:	3b04      	subs	r3, #4
 8045fb8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 8045fba:	68fb      	ldr	r3, [r7, #12]
 8045fbc:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 8045fc0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fc2:	68fb      	ldr	r3, [r7, #12]
 8045fc4:	3b04      	subs	r3, #4
 8045fc6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8045fc8:	68fb      	ldr	r3, [r7, #12]
 8045fca:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8045fce:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fd0:	68fb      	ldr	r3, [r7, #12]
 8045fd2:	3b04      	subs	r3, #4
 8045fd4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 8045fd6:	68fb      	ldr	r3, [r7, #12]
 8045fd8:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8045fdc:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fde:	68fb      	ldr	r3, [r7, #12]
 8045fe0:	3b04      	subs	r3, #4
 8045fe2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8045fe4:	68fb      	ldr	r3, [r7, #12]
 8045fe6:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 8045fea:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045fec:	68fb      	ldr	r3, [r7, #12]
 8045fee:	3b04      	subs	r3, #4
 8045ff0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 8045ff2:	68fb      	ldr	r3, [r7, #12]
 8045ff4:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 8045ff8:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045ffa:	68fb      	ldr	r3, [r7, #12]
 8045ffc:	3b04      	subs	r3, #4
 8045ffe:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8046000:	68fb      	ldr	r3, [r7, #12]
 8046002:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8046006:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8046008:	68fb      	ldr	r3, [r7, #12]
 804600a:	3b04      	subs	r3, #4
 804600c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 804600e:	68fb      	ldr	r3, [r7, #12]
 8046010:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8046014:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8046016:	68fb      	ldr	r3, [r7, #12]
 8046018:	3b04      	subs	r3, #4
 804601a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 804601c:	68fb      	ldr	r3, [r7, #12]
 804601e:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8046022:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8046024:	68fb      	ldr	r3, [r7, #12]
 8046026:	3b04      	subs	r3, #4
 8046028:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 804602a:	68fb      	ldr	r3, [r7, #12]
 804602c:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8046030:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 8046032:	68fb      	ldr	r3, [r7, #12]
 8046034:	3b04      	subs	r3, #4
 8046036:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 8046038:	68ba      	ldr	r2, [r7, #8]
 804603a:	68fb      	ldr	r3, [r7, #12]
 804603c:	601a      	str	r2, [r3, #0]

		#if( configENABLE_TRUSTZONE == 1 )
		{
			pxTopOfStack--;
 804603e:	68fb      	ldr	r3, [r7, #12]
 8046040:	3b04      	subs	r3, #4
 8046042:	60fb      	str	r3, [r7, #12]
			*pxTopOfStack = portNO_SECURE_CONTEXT;		/* Slot used to hold this task's xSecureContext value. */
 8046044:	68fb      	ldr	r3, [r7, #12]
 8046046:	2200      	movs	r2, #0
 8046048:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 804604a:	68fb      	ldr	r3, [r7, #12]
}
 804604c:	4618      	mov	r0, r3
 804604e:	3714      	adds	r7, #20
 8046050:	46bd      	mov	sp, r7
 8046052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046056:	4770      	bx	lr
 8046058:	08045dcd 	.word	0x08045dcd

0804605c <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 804605c:	b580      	push	{r7, lr}
 804605e:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8046060:	4b0c      	ldr	r3, [pc, #48]	@ (8046094 <xPortStartScheduler+0x38>)
 8046062:	681b      	ldr	r3, [r3, #0]
 8046064:	4a0b      	ldr	r2, [pc, #44]	@ (8046094 <xPortStartScheduler+0x38>)
 8046066:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 804606a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 804606c:	4b09      	ldr	r3, [pc, #36]	@ (8046094 <xPortStartScheduler+0x38>)
 804606e:	681b      	ldr	r3, [r3, #0]
 8046070:	4a08      	ldr	r2, [pc, #32]	@ (8046094 <xPortStartScheduler+0x38>)
 8046072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8046076:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 8046078:	f7ff fe84 	bl	8045d84 <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 804607c:	4b06      	ldr	r3, [pc, #24]	@ (8046098 <xPortStartScheduler+0x3c>)
 804607e:	2200      	movs	r2, #0
 8046080:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 8046082:	f000 f82d 	bl	80460e0 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 8046086:	f001 f9d1 	bl	804742c <vTaskSwitchContext>
	prvTaskExitError();
 804608a:	f7ff fe9f 	bl	8045dcc <prvTaskExitError>

	/* Should not get here. */
	return 0;
 804608e:	2300      	movs	r3, #0
}
 8046090:	4618      	mov	r0, r3
 8046092:	bd80      	pop	{r7, pc}
 8046094:	e000ed20 	.word	0xe000ed20
 8046098:	20018040 	.word	0x20018040
 804609c:	00000000 	.word	0x00000000

080460a0 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80460a0:	4a0b      	ldr	r2, [pc, #44]	@ (80460d0 <pxCurrentTCBConst2>)
 80460a2:	6813      	ldr	r3, [r2, #0]
 80460a4:	6818      	ldr	r0, [r3, #0]
 80460a6:	c80e      	ldmia	r0!, {r1, r2, r3}
 80460a8:	4c0a      	ldr	r4, [pc, #40]	@ (80460d4 <xSecureContextConst2>)
 80460aa:	6021      	str	r1, [r4, #0]
 80460ac:	f382 880b 	msr	PSPLIM, r2
 80460b0:	2102      	movs	r1, #2
 80460b2:	f381 8814 	msr	CONTROL, r1
 80460b6:	3020      	adds	r0, #32
 80460b8:	f380 8809 	msr	PSP, r0
 80460bc:	f3bf 8f6f 	isb	sy
 80460c0:	4718      	bx	r3
 80460c2:	bf00      	nop
 80460c4:	f3af 8000 	nop.w
 80460c8:	f3af 8000 	nop.w
 80460cc:	f3af 8000 	nop.w

080460d0 <pxCurrentTCBConst2>:
 80460d0:	2001b318 	.word	0x2001b318

080460d4 <xSecureContextConst2>:
 80460d4:	2001b2d4 	.word	0x2001b2d4
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 80460d8:	bf00      	nop
 80460da:	bf00      	nop
 80460dc:	0000      	movs	r0, r0
	...

080460e0 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80460e0:	4807      	ldr	r0, [pc, #28]	@ (8046100 <xVTORConst>)
 80460e2:	6800      	ldr	r0, [r0, #0]
 80460e4:	6800      	ldr	r0, [r0, #0]
 80460e6:	f380 8808 	msr	MSP, r0
 80460ea:	b662      	cpsie	i
 80460ec:	b661      	cpsie	f
 80460ee:	f3bf 8f4f 	dsb	sy
 80460f2:	f3bf 8f6f 	isb	sy
 80460f6:	df02      	svc	2
 80460f8:	bf00      	nop
 80460fa:	bf00      	nop
 80460fc:	f3af 8000 	nop.w

08046100 <xVTORConst>:
 8046100:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8046104:	bf00      	nop
 8046106:	bf00      	nop

08046108 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046108:	f3ef 8011 	mrs	r0, BASEPRI
 804610c:	f04f 01a0 	mov.w	r1, #160	@ 0xa0
 8046110:	f381 8811 	msr	BASEPRI, r1
 8046114:	f3bf 8f4f 	dsb	sy
 8046118:	f3bf 8f6f 	isb	sy
 804611c:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 804611e:	bf00      	nop
 8046120:	4618      	mov	r0, r3

08046122 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046122:	f380 8811 	msr	BASEPRI, r0
 8046126:	f3bf 8f4f 	dsb	sy
 804612a:	f3bf 8f6f 	isb	sy
 804612e:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 8046130:	bf00      	nop
	...

08046140 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8046140:	f3ef 8109 	mrs	r1, PSP
 8046144:	4a23      	ldr	r2, [pc, #140]	@ (80461d4 <xSecureContextConst>)
 8046146:	6810      	ldr	r0, [r2, #0]
 8046148:	b178      	cbz	r0, 804616a <save_ns_context>
 804614a:	b507      	push	{r0, r1, r2, lr}
 804614c:	f003 f864 	bl	8049218 <__SecureContext_SaveContext_veneer>
 8046150:	bc0f      	pop	{r0, r1, r2, r3}
 8046152:	469e      	mov	lr, r3
 8046154:	065a      	lsls	r2, r3, #25
 8046156:	d508      	bpl.n	804616a <save_ns_context>
 8046158:	4b1d      	ldr	r3, [pc, #116]	@ (80461d0 <pxCurrentTCBConst>)
 804615a:	681a      	ldr	r2, [r3, #0]
 804615c:	390c      	subs	r1, #12
 804615e:	6011      	str	r1, [r2, #0]
 8046160:	f3ef 820b 	mrs	r2, PSPLIM
 8046164:	4673      	mov	r3, lr
 8046166:	c10d      	stmia	r1!, {r0, r2, r3}
 8046168:	e00b      	b.n	8046182 <select_next_task>

0804616a <save_ns_context>:
 804616a:	4b19      	ldr	r3, [pc, #100]	@ (80461d0 <pxCurrentTCBConst>)
 804616c:	681a      	ldr	r2, [r3, #0]
 804616e:	392c      	subs	r1, #44	@ 0x2c
 8046170:	6011      	str	r1, [r2, #0]
 8046172:	310c      	adds	r1, #12
 8046174:	e881 0ff0 	stmia.w	r1, {r4, r5, r6, r7, r8, r9, sl, fp}
 8046178:	f3ef 820b 	mrs	r2, PSPLIM
 804617c:	4673      	mov	r3, lr
 804617e:	390c      	subs	r1, #12
 8046180:	c10d      	stmia	r1!, {r0, r2, r3}

08046182 <select_next_task>:
 8046182:	f04f 00a0 	mov.w	r0, #160	@ 0xa0
 8046186:	f380 8811 	msr	BASEPRI, r0
 804618a:	f3bf 8f4f 	dsb	sy
 804618e:	f3bf 8f6f 	isb	sy
 8046192:	f001 f94b 	bl	804742c <vTaskSwitchContext>
 8046196:	f04f 0000 	mov.w	r0, #0
 804619a:	f380 8811 	msr	BASEPRI, r0
 804619e:	4a0c      	ldr	r2, [pc, #48]	@ (80461d0 <pxCurrentTCBConst>)
 80461a0:	6813      	ldr	r3, [r2, #0]
 80461a2:	6819      	ldr	r1, [r3, #0]
 80461a4:	c90d      	ldmia	r1!, {r0, r2, r3}
 80461a6:	f382 880b 	msr	PSPLIM, r2
 80461aa:	469e      	mov	lr, r3
 80461ac:	4a09      	ldr	r2, [pc, #36]	@ (80461d4 <xSecureContextConst>)
 80461ae:	6010      	str	r0, [r2, #0]
 80461b0:	b148      	cbz	r0, 80461c6 <restore_ns_context>
 80461b2:	b40a      	push	{r1, r3}
 80461b4:	f003 f840 	bl	8049238 <__SecureContext_LoadContext_veneer>
 80461b8:	bc0a      	pop	{r1, r3}
 80461ba:	469e      	mov	lr, r3
 80461bc:	065a      	lsls	r2, r3, #25
 80461be:	d502      	bpl.n	80461c6 <restore_ns_context>
 80461c0:	f381 8809 	msr	PSP, r1
 80461c4:	4770      	bx	lr

080461c6 <restore_ns_context>:
 80461c6:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80461ca:	f381 8809 	msr	PSP, r1
 80461ce:	4770      	bx	lr

080461d0 <pxCurrentTCBConst>:
 80461d0:	2001b318 	.word	0x2001b318

080461d4 <xSecureContextConst>:
 80461d4:	2001b2d4 	.word	0x2001b2d4
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 80461d8:	bf00      	nop
 80461da:	bf00      	nop
 80461dc:	0000      	movs	r0, r0
	...

080461e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80461e0:	f01e 0f04 	tst.w	lr, #4
 80461e4:	bf0c      	ite	eq
 80461e6:	f3ef 8008 	mrseq	r0, MSP
 80461ea:	f3ef 8009 	mrsne	r0, PSP
 80461ee:	4904      	ldr	r1, [pc, #16]	@ (8046200 <svchandler_address_const>)
 80461f0:	4708      	bx	r1
 80461f2:	bf00      	nop
 80461f4:	f3af 8000 	nop.w
 80461f8:	f3af 8000 	nop.w
 80461fc:	f3af 8000 	nop.w

08046200 <svchandler_address_const>:
 8046200:	08045eb1 	.word	0x08045eb1
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8046204:	bf00      	nop
 8046206:	bf00      	nop

08046208 <vPortAllocateSecureContext>:
/*-----------------------------------------------------------*/

void vPortAllocateSecureContext( uint32_t ulSecureStackSize ) /* __attribute__ (( naked )) */
{
	__asm volatile
 8046208:	df00      	svc	0
 804620a:	4770      	bx	lr
	(
	"	svc %0											\n" /* Secure context is allocated in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_ALLOCATE_SECURE_CONTEXT ) : "memory"
	);
}
 804620c:	bf00      	nop

0804620e <vPortFreeSecureContext>:
/*-----------------------------------------------------------*/

void vPortFreeSecureContext( uint32_t *pulTCB ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 804620e:	6801      	ldr	r1, [r0, #0]
 8046210:	6808      	ldr	r0, [r1, #0]
 8046212:	2800      	cmp	r0, #0
 8046214:	bf18      	it	ne
 8046216:	df01      	svcne	1
 8046218:	4770      	bx	lr
	"	it ne											\n"
	"	svcne %0										\n" /* Secure context is freed in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_FREE_SECURE_CONTEXT ) : "memory"
	);
}
 804621a:	bf00      	nop

0804621c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 804621c:	b580      	push	{r7, lr}
 804621e:	b084      	sub	sp, #16
 8046220:	af00      	add	r7, sp, #0
 8046222:	6078      	str	r0, [r7, #4]
 8046224:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8046226:	687b      	ldr	r3, [r7, #4]
 8046228:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 804622a:	68fb      	ldr	r3, [r7, #12]
 804622c:	2b00      	cmp	r3, #0
 804622e:	d103      	bne.n	8046238 <xQueueGenericReset+0x1c>
 8046230:	f7ff ff6a 	bl	8046108 <ulSetInterruptMask>
 8046234:	bf00      	nop
 8046236:	e7fd      	b.n	8046234 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8046238:	f7ff fdf6 	bl	8045e28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 804623c:	68fb      	ldr	r3, [r7, #12]
 804623e:	681a      	ldr	r2, [r3, #0]
 8046240:	68fb      	ldr	r3, [r7, #12]
 8046242:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046244:	68f9      	ldr	r1, [r7, #12]
 8046246:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8046248:	fb01 f303 	mul.w	r3, r1, r3
 804624c:	441a      	add	r2, r3
 804624e:	68fb      	ldr	r3, [r7, #12]
 8046250:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8046252:	68fb      	ldr	r3, [r7, #12]
 8046254:	2200      	movs	r2, #0
 8046256:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8046258:	68fb      	ldr	r3, [r7, #12]
 804625a:	681a      	ldr	r2, [r3, #0]
 804625c:	68fb      	ldr	r3, [r7, #12]
 804625e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8046260:	68fb      	ldr	r3, [r7, #12]
 8046262:	681a      	ldr	r2, [r3, #0]
 8046264:	68fb      	ldr	r3, [r7, #12]
 8046266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046268:	3b01      	subs	r3, #1
 804626a:	68f9      	ldr	r1, [r7, #12]
 804626c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 804626e:	fb01 f303 	mul.w	r3, r1, r3
 8046272:	441a      	add	r2, r3
 8046274:	68fb      	ldr	r3, [r7, #12]
 8046276:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8046278:	68fb      	ldr	r3, [r7, #12]
 804627a:	22ff      	movs	r2, #255	@ 0xff
 804627c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8046280:	68fb      	ldr	r3, [r7, #12]
 8046282:	22ff      	movs	r2, #255	@ 0xff
 8046284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8046288:	683b      	ldr	r3, [r7, #0]
 804628a:	2b00      	cmp	r3, #0
 804628c:	d10e      	bne.n	80462ac <xQueueGenericReset+0x90>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804628e:	68fb      	ldr	r3, [r7, #12]
 8046290:	691b      	ldr	r3, [r3, #16]
 8046292:	2b00      	cmp	r3, #0
 8046294:	d014      	beq.n	80462c0 <xQueueGenericReset+0xa4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8046296:	68fb      	ldr	r3, [r7, #12]
 8046298:	3310      	adds	r3, #16
 804629a:	4618      	mov	r0, r3
 804629c:	f001 f984 	bl	80475a8 <xTaskRemoveFromEventList>
 80462a0:	4603      	mov	r3, r0
 80462a2:	2b00      	cmp	r3, #0
 80462a4:	d00c      	beq.n	80462c0 <xQueueGenericReset+0xa4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80462a6:	f7ff fdad 	bl	8045e04 <vPortYield>
 80462aa:	e009      	b.n	80462c0 <xQueueGenericReset+0xa4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80462ac:	68fb      	ldr	r3, [r7, #12]
 80462ae:	3310      	adds	r3, #16
 80462b0:	4618      	mov	r0, r3
 80462b2:	f7ff fcb3 	bl	8045c1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80462b6:	68fb      	ldr	r3, [r7, #12]
 80462b8:	3324      	adds	r3, #36	@ 0x24
 80462ba:	4618      	mov	r0, r3
 80462bc:	f7ff fcae 	bl	8045c1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80462c0:	f7ff fdc4 	bl	8045e4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80462c4:	2301      	movs	r3, #1
}
 80462c6:	4618      	mov	r0, r3
 80462c8:	3710      	adds	r7, #16
 80462ca:	46bd      	mov	sp, r7
 80462cc:	bd80      	pop	{r7, pc}

080462ce <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80462ce:	b580      	push	{r7, lr}
 80462d0:	b088      	sub	sp, #32
 80462d2:	af02      	add	r7, sp, #8
 80462d4:	60f8      	str	r0, [r7, #12]
 80462d6:	60b9      	str	r1, [r7, #8]
 80462d8:	607a      	str	r2, [r7, #4]
 80462da:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80462dc:	68fb      	ldr	r3, [r7, #12]
 80462de:	2b00      	cmp	r3, #0
 80462e0:	d103      	bne.n	80462ea <xQueueGenericCreateStatic+0x1c>
 80462e2:	f7ff ff11 	bl	8046108 <ulSetInterruptMask>
 80462e6:	bf00      	nop
 80462e8:	e7fd      	b.n	80462e6 <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80462ea:	683b      	ldr	r3, [r7, #0]
 80462ec:	2b00      	cmp	r3, #0
 80462ee:	d103      	bne.n	80462f8 <xQueueGenericCreateStatic+0x2a>
 80462f0:	f7ff ff0a 	bl	8046108 <ulSetInterruptMask>
 80462f4:	bf00      	nop
 80462f6:	e7fd      	b.n	80462f4 <xQueueGenericCreateStatic+0x26>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80462f8:	687b      	ldr	r3, [r7, #4]
 80462fa:	2b00      	cmp	r3, #0
 80462fc:	d002      	beq.n	8046304 <xQueueGenericCreateStatic+0x36>
 80462fe:	68bb      	ldr	r3, [r7, #8]
 8046300:	2b00      	cmp	r3, #0
 8046302:	d001      	beq.n	8046308 <xQueueGenericCreateStatic+0x3a>
 8046304:	2301      	movs	r3, #1
 8046306:	e000      	b.n	804630a <xQueueGenericCreateStatic+0x3c>
 8046308:	2300      	movs	r3, #0
 804630a:	2b00      	cmp	r3, #0
 804630c:	d103      	bne.n	8046316 <xQueueGenericCreateStatic+0x48>
 804630e:	f7ff fefb 	bl	8046108 <ulSetInterruptMask>
 8046312:	bf00      	nop
 8046314:	e7fd      	b.n	8046312 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8046316:	687b      	ldr	r3, [r7, #4]
 8046318:	2b00      	cmp	r3, #0
 804631a:	d102      	bne.n	8046322 <xQueueGenericCreateStatic+0x54>
 804631c:	68bb      	ldr	r3, [r7, #8]
 804631e:	2b00      	cmp	r3, #0
 8046320:	d101      	bne.n	8046326 <xQueueGenericCreateStatic+0x58>
 8046322:	2301      	movs	r3, #1
 8046324:	e000      	b.n	8046328 <xQueueGenericCreateStatic+0x5a>
 8046326:	2300      	movs	r3, #0
 8046328:	2b00      	cmp	r3, #0
 804632a:	d103      	bne.n	8046334 <xQueueGenericCreateStatic+0x66>
 804632c:	f7ff feec 	bl	8046108 <ulSetInterruptMask>
 8046330:	bf00      	nop
 8046332:	e7fd      	b.n	8046330 <xQueueGenericCreateStatic+0x62>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8046334:	2350      	movs	r3, #80	@ 0x50
 8046336:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8046338:	693b      	ldr	r3, [r7, #16]
 804633a:	2b50      	cmp	r3, #80	@ 0x50
 804633c:	d003      	beq.n	8046346 <xQueueGenericCreateStatic+0x78>
 804633e:	f7ff fee3 	bl	8046108 <ulSetInterruptMask>
 8046342:	bf00      	nop
 8046344:	e7fd      	b.n	8046342 <xQueueGenericCreateStatic+0x74>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8046346:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8046348:	683b      	ldr	r3, [r7, #0]
 804634a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 804634c:	697b      	ldr	r3, [r7, #20]
 804634e:	2b00      	cmp	r3, #0
 8046350:	d00d      	beq.n	804636e <xQueueGenericCreateStatic+0xa0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8046352:	697b      	ldr	r3, [r7, #20]
 8046354:	2201      	movs	r2, #1
 8046356:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 804635a:	f897 2020 	ldrb.w	r2, [r7, #32]
 804635e:	697b      	ldr	r3, [r7, #20]
 8046360:	9300      	str	r3, [sp, #0]
 8046362:	4613      	mov	r3, r2
 8046364:	687a      	ldr	r2, [r7, #4]
 8046366:	68b9      	ldr	r1, [r7, #8]
 8046368:	68f8      	ldr	r0, [r7, #12]
 804636a:	f000 f838 	bl	80463de <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 804636e:	697b      	ldr	r3, [r7, #20]
	}
 8046370:	4618      	mov	r0, r3
 8046372:	3718      	adds	r7, #24
 8046374:	46bd      	mov	sp, r7
 8046376:	bd80      	pop	{r7, pc}

08046378 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8046378:	b580      	push	{r7, lr}
 804637a:	b08a      	sub	sp, #40	@ 0x28
 804637c:	af02      	add	r7, sp, #8
 804637e:	60f8      	str	r0, [r7, #12]
 8046380:	60b9      	str	r1, [r7, #8]
 8046382:	4613      	mov	r3, r2
 8046384:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8046386:	68fb      	ldr	r3, [r7, #12]
 8046388:	2b00      	cmp	r3, #0
 804638a:	d103      	bne.n	8046394 <xQueueGenericCreate+0x1c>
 804638c:	f7ff febc 	bl	8046108 <ulSetInterruptMask>
 8046390:	bf00      	nop
 8046392:	e7fd      	b.n	8046390 <xQueueGenericCreate+0x18>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046394:	68fb      	ldr	r3, [r7, #12]
 8046396:	68ba      	ldr	r2, [r7, #8]
 8046398:	fb02 f303 	mul.w	r3, r2, r3
 804639c:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 804639e:	69fb      	ldr	r3, [r7, #28]
 80463a0:	3350      	adds	r3, #80	@ 0x50
 80463a2:	4618      	mov	r0, r3
 80463a4:	f7ff fa74 	bl	8045890 <pvPortMalloc>
 80463a8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80463aa:	69bb      	ldr	r3, [r7, #24]
 80463ac:	2b00      	cmp	r3, #0
 80463ae:	d011      	beq.n	80463d4 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80463b0:	69bb      	ldr	r3, [r7, #24]
 80463b2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80463b4:	697b      	ldr	r3, [r7, #20]
 80463b6:	3350      	adds	r3, #80	@ 0x50
 80463b8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80463ba:	69bb      	ldr	r3, [r7, #24]
 80463bc:	2200      	movs	r2, #0
 80463be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80463c2:	79fa      	ldrb	r2, [r7, #7]
 80463c4:	69bb      	ldr	r3, [r7, #24]
 80463c6:	9300      	str	r3, [sp, #0]
 80463c8:	4613      	mov	r3, r2
 80463ca:	697a      	ldr	r2, [r7, #20]
 80463cc:	68b9      	ldr	r1, [r7, #8]
 80463ce:	68f8      	ldr	r0, [r7, #12]
 80463d0:	f000 f805 	bl	80463de <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80463d4:	69bb      	ldr	r3, [r7, #24]
	}
 80463d6:	4618      	mov	r0, r3
 80463d8:	3720      	adds	r7, #32
 80463da:	46bd      	mov	sp, r7
 80463dc:	bd80      	pop	{r7, pc}

080463de <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80463de:	b580      	push	{r7, lr}
 80463e0:	b084      	sub	sp, #16
 80463e2:	af00      	add	r7, sp, #0
 80463e4:	60f8      	str	r0, [r7, #12]
 80463e6:	60b9      	str	r1, [r7, #8]
 80463e8:	607a      	str	r2, [r7, #4]
 80463ea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80463ec:	68bb      	ldr	r3, [r7, #8]
 80463ee:	2b00      	cmp	r3, #0
 80463f0:	d103      	bne.n	80463fa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80463f2:	69bb      	ldr	r3, [r7, #24]
 80463f4:	69ba      	ldr	r2, [r7, #24]
 80463f6:	601a      	str	r2, [r3, #0]
 80463f8:	e002      	b.n	8046400 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80463fa:	69bb      	ldr	r3, [r7, #24]
 80463fc:	687a      	ldr	r2, [r7, #4]
 80463fe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8046400:	69bb      	ldr	r3, [r7, #24]
 8046402:	68fa      	ldr	r2, [r7, #12]
 8046404:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8046406:	69bb      	ldr	r3, [r7, #24]
 8046408:	68ba      	ldr	r2, [r7, #8]
 804640a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 804640c:	2101      	movs	r1, #1
 804640e:	69b8      	ldr	r0, [r7, #24]
 8046410:	f7ff ff04 	bl	804621c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8046414:	69bb      	ldr	r3, [r7, #24]
 8046416:	78fa      	ldrb	r2, [r7, #3]
 8046418:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 804641c:	bf00      	nop
 804641e:	3710      	adds	r7, #16
 8046420:	46bd      	mov	sp, r7
 8046422:	bd80      	pop	{r7, pc}

08046424 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8046424:	b580      	push	{r7, lr}
 8046426:	b082      	sub	sp, #8
 8046428:	af00      	add	r7, sp, #0
 804642a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 804642c:	687b      	ldr	r3, [r7, #4]
 804642e:	2b00      	cmp	r3, #0
 8046430:	d00e      	beq.n	8046450 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8046432:	687b      	ldr	r3, [r7, #4]
 8046434:	2200      	movs	r2, #0
 8046436:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8046438:	687b      	ldr	r3, [r7, #4]
 804643a:	2200      	movs	r2, #0
 804643c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 804643e:	687b      	ldr	r3, [r7, #4]
 8046440:	2200      	movs	r2, #0
 8046442:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8046444:	2300      	movs	r3, #0
 8046446:	2200      	movs	r2, #0
 8046448:	2100      	movs	r1, #0
 804644a:	6878      	ldr	r0, [r7, #4]
 804644c:	f000 f81c 	bl	8046488 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8046450:	bf00      	nop
 8046452:	3708      	adds	r7, #8
 8046454:	46bd      	mov	sp, r7
 8046456:	bd80      	pop	{r7, pc}

08046458 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8046458:	b580      	push	{r7, lr}
 804645a:	b086      	sub	sp, #24
 804645c:	af00      	add	r7, sp, #0
 804645e:	4603      	mov	r3, r0
 8046460:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8046462:	2301      	movs	r3, #1
 8046464:	617b      	str	r3, [r7, #20]
 8046466:	2300      	movs	r3, #0
 8046468:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 804646a:	79fb      	ldrb	r3, [r7, #7]
 804646c:	461a      	mov	r2, r3
 804646e:	6939      	ldr	r1, [r7, #16]
 8046470:	6978      	ldr	r0, [r7, #20]
 8046472:	f7ff ff81 	bl	8046378 <xQueueGenericCreate>
 8046476:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8046478:	68f8      	ldr	r0, [r7, #12]
 804647a:	f7ff ffd3 	bl	8046424 <prvInitialiseMutex>

		return xNewQueue;
 804647e:	68fb      	ldr	r3, [r7, #12]
	}
 8046480:	4618      	mov	r0, r3
 8046482:	3718      	adds	r7, #24
 8046484:	46bd      	mov	sp, r7
 8046486:	bd80      	pop	{r7, pc}

08046488 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8046488:	b580      	push	{r7, lr}
 804648a:	b08a      	sub	sp, #40	@ 0x28
 804648c:	af00      	add	r7, sp, #0
 804648e:	60f8      	str	r0, [r7, #12]
 8046490:	60b9      	str	r1, [r7, #8]
 8046492:	607a      	str	r2, [r7, #4]
 8046494:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8046496:	2300      	movs	r3, #0
 8046498:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 804649a:	68fb      	ldr	r3, [r7, #12]
 804649c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 804649e:	6a3b      	ldr	r3, [r7, #32]
 80464a0:	2b00      	cmp	r3, #0
 80464a2:	d103      	bne.n	80464ac <xQueueGenericSend+0x24>
 80464a4:	f7ff fe30 	bl	8046108 <ulSetInterruptMask>
 80464a8:	bf00      	nop
 80464aa:	e7fd      	b.n	80464a8 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80464ac:	68bb      	ldr	r3, [r7, #8]
 80464ae:	2b00      	cmp	r3, #0
 80464b0:	d103      	bne.n	80464ba <xQueueGenericSend+0x32>
 80464b2:	6a3b      	ldr	r3, [r7, #32]
 80464b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80464b6:	2b00      	cmp	r3, #0
 80464b8:	d101      	bne.n	80464be <xQueueGenericSend+0x36>
 80464ba:	2301      	movs	r3, #1
 80464bc:	e000      	b.n	80464c0 <xQueueGenericSend+0x38>
 80464be:	2300      	movs	r3, #0
 80464c0:	2b00      	cmp	r3, #0
 80464c2:	d103      	bne.n	80464cc <xQueueGenericSend+0x44>
 80464c4:	f7ff fe20 	bl	8046108 <ulSetInterruptMask>
 80464c8:	bf00      	nop
 80464ca:	e7fd      	b.n	80464c8 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80464cc:	683b      	ldr	r3, [r7, #0]
 80464ce:	2b02      	cmp	r3, #2
 80464d0:	d103      	bne.n	80464da <xQueueGenericSend+0x52>
 80464d2:	6a3b      	ldr	r3, [r7, #32]
 80464d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80464d6:	2b01      	cmp	r3, #1
 80464d8:	d101      	bne.n	80464de <xQueueGenericSend+0x56>
 80464da:	2301      	movs	r3, #1
 80464dc:	e000      	b.n	80464e0 <xQueueGenericSend+0x58>
 80464de:	2300      	movs	r3, #0
 80464e0:	2b00      	cmp	r3, #0
 80464e2:	d103      	bne.n	80464ec <xQueueGenericSend+0x64>
 80464e4:	f7ff fe10 	bl	8046108 <ulSetInterruptMask>
 80464e8:	bf00      	nop
 80464ea:	e7fd      	b.n	80464e8 <xQueueGenericSend+0x60>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80464ec:	f001 f9fc 	bl	80478e8 <xTaskGetSchedulerState>
 80464f0:	4603      	mov	r3, r0
 80464f2:	2b00      	cmp	r3, #0
 80464f4:	d102      	bne.n	80464fc <xQueueGenericSend+0x74>
 80464f6:	687b      	ldr	r3, [r7, #4]
 80464f8:	2b00      	cmp	r3, #0
 80464fa:	d101      	bne.n	8046500 <xQueueGenericSend+0x78>
 80464fc:	2301      	movs	r3, #1
 80464fe:	e000      	b.n	8046502 <xQueueGenericSend+0x7a>
 8046500:	2300      	movs	r3, #0
 8046502:	2b00      	cmp	r3, #0
 8046504:	d103      	bne.n	804650e <xQueueGenericSend+0x86>
 8046506:	f7ff fdff 	bl	8046108 <ulSetInterruptMask>
 804650a:	bf00      	nop
 804650c:	e7fd      	b.n	804650a <xQueueGenericSend+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804650e:	f7ff fc8b 	bl	8045e28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8046512:	6a3b      	ldr	r3, [r7, #32]
 8046514:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8046516:	6a3b      	ldr	r3, [r7, #32]
 8046518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 804651a:	429a      	cmp	r2, r3
 804651c:	d302      	bcc.n	8046524 <xQueueGenericSend+0x9c>
 804651e:	683b      	ldr	r3, [r7, #0]
 8046520:	2b02      	cmp	r3, #2
 8046522:	d11d      	bne.n	8046560 <xQueueGenericSend+0xd8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8046524:	683a      	ldr	r2, [r7, #0]
 8046526:	68b9      	ldr	r1, [r7, #8]
 8046528:	6a38      	ldr	r0, [r7, #32]
 804652a:	f000 faa3 	bl	8046a74 <prvCopyDataToQueue>
 804652e:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8046530:	6a3b      	ldr	r3, [r7, #32]
 8046532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046534:	2b00      	cmp	r3, #0
 8046536:	d00a      	beq.n	804654e <xQueueGenericSend+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8046538:	6a3b      	ldr	r3, [r7, #32]
 804653a:	3324      	adds	r3, #36	@ 0x24
 804653c:	4618      	mov	r0, r3
 804653e:	f001 f833 	bl	80475a8 <xTaskRemoveFromEventList>
 8046542:	4603      	mov	r3, r0
 8046544:	2b00      	cmp	r3, #0
 8046546:	d007      	beq.n	8046558 <xQueueGenericSend+0xd0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8046548:	f7ff fc5c 	bl	8045e04 <vPortYield>
 804654c:	e004      	b.n	8046558 <xQueueGenericSend+0xd0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 804654e:	69fb      	ldr	r3, [r7, #28]
 8046550:	2b00      	cmp	r3, #0
 8046552:	d001      	beq.n	8046558 <xQueueGenericSend+0xd0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8046554:	f7ff fc56 	bl	8045e04 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8046558:	f7ff fc78 	bl	8045e4c <vPortExitCritical>
				return pdPASS;
 804655c:	2301      	movs	r3, #1
 804655e:	e05c      	b.n	804661a <xQueueGenericSend+0x192>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8046560:	687b      	ldr	r3, [r7, #4]
 8046562:	2b00      	cmp	r3, #0
 8046564:	d103      	bne.n	804656e <xQueueGenericSend+0xe6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8046566:	f7ff fc71 	bl	8045e4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 804656a:	2300      	movs	r3, #0
 804656c:	e055      	b.n	804661a <xQueueGenericSend+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 804656e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046570:	2b00      	cmp	r3, #0
 8046572:	d106      	bne.n	8046582 <xQueueGenericSend+0xfa>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8046574:	f107 0314 	add.w	r3, r7, #20
 8046578:	4618      	mov	r0, r3
 804657a:	f001 f871 	bl	8047660 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 804657e:	2301      	movs	r3, #1
 8046580:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8046582:	f7ff fc63 	bl	8045e4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8046586:	f000 fde1 	bl	804714c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 804658a:	f7ff fc4d 	bl	8045e28 <vPortEnterCritical>
 804658e:	6a3b      	ldr	r3, [r7, #32]
 8046590:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046594:	b25b      	sxtb	r3, r3
 8046596:	f1b3 3fff 	cmp.w	r3, #4294967295
 804659a:	d103      	bne.n	80465a4 <xQueueGenericSend+0x11c>
 804659c:	6a3b      	ldr	r3, [r7, #32]
 804659e:	2200      	movs	r2, #0
 80465a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80465a4:	6a3b      	ldr	r3, [r7, #32]
 80465a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80465aa:	b25b      	sxtb	r3, r3
 80465ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80465b0:	d103      	bne.n	80465ba <xQueueGenericSend+0x132>
 80465b2:	6a3b      	ldr	r3, [r7, #32]
 80465b4:	2200      	movs	r2, #0
 80465b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80465ba:	f7ff fc47 	bl	8045e4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80465be:	1d3a      	adds	r2, r7, #4
 80465c0:	f107 0314 	add.w	r3, r7, #20
 80465c4:	4611      	mov	r1, r2
 80465c6:	4618      	mov	r0, r3
 80465c8:	f001 f860 	bl	804768c <xTaskCheckForTimeOut>
 80465cc:	4603      	mov	r3, r0
 80465ce:	2b00      	cmp	r3, #0
 80465d0:	d11d      	bne.n	804660e <xQueueGenericSend+0x186>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80465d2:	6a38      	ldr	r0, [r7, #32]
 80465d4:	f000 fb46 	bl	8046c64 <prvIsQueueFull>
 80465d8:	4603      	mov	r3, r0
 80465da:	2b00      	cmp	r3, #0
 80465dc:	d011      	beq.n	8046602 <xQueueGenericSend+0x17a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80465de:	6a3b      	ldr	r3, [r7, #32]
 80465e0:	3310      	adds	r3, #16
 80465e2:	687a      	ldr	r2, [r7, #4]
 80465e4:	4611      	mov	r1, r2
 80465e6:	4618      	mov	r0, r3
 80465e8:	f000 ff9c 	bl	8047524 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80465ec:	6a38      	ldr	r0, [r7, #32]
 80465ee:	f000 fad1 	bl	8046b94 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80465f2:	f000 fdb9 	bl	8047168 <xTaskResumeAll>
 80465f6:	4603      	mov	r3, r0
 80465f8:	2b00      	cmp	r3, #0
 80465fa:	d188      	bne.n	804650e <xQueueGenericSend+0x86>
				{
					portYIELD_WITHIN_API();
 80465fc:	f7ff fc02 	bl	8045e04 <vPortYield>
 8046600:	e785      	b.n	804650e <xQueueGenericSend+0x86>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8046602:	6a38      	ldr	r0, [r7, #32]
 8046604:	f000 fac6 	bl	8046b94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8046608:	f000 fdae 	bl	8047168 <xTaskResumeAll>
 804660c:	e77f      	b.n	804650e <xQueueGenericSend+0x86>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 804660e:	6a38      	ldr	r0, [r7, #32]
 8046610:	f000 fac0 	bl	8046b94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046614:	f000 fda8 	bl	8047168 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8046618:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 804661a:	4618      	mov	r0, r3
 804661c:	3728      	adds	r7, #40	@ 0x28
 804661e:	46bd      	mov	sp, r7
 8046620:	bd80      	pop	{r7, pc}

08046622 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8046622:	b580      	push	{r7, lr}
 8046624:	b08a      	sub	sp, #40	@ 0x28
 8046626:	af00      	add	r7, sp, #0
 8046628:	60f8      	str	r0, [r7, #12]
 804662a:	60b9      	str	r1, [r7, #8]
 804662c:	607a      	str	r2, [r7, #4]
 804662e:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8046630:	68fb      	ldr	r3, [r7, #12]
 8046632:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8046634:	6a3b      	ldr	r3, [r7, #32]
 8046636:	2b00      	cmp	r3, #0
 8046638:	d103      	bne.n	8046642 <xQueueGenericSendFromISR+0x20>
 804663a:	f7ff fd65 	bl	8046108 <ulSetInterruptMask>
 804663e:	bf00      	nop
 8046640:	e7fd      	b.n	804663e <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8046642:	68bb      	ldr	r3, [r7, #8]
 8046644:	2b00      	cmp	r3, #0
 8046646:	d103      	bne.n	8046650 <xQueueGenericSendFromISR+0x2e>
 8046648:	6a3b      	ldr	r3, [r7, #32]
 804664a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804664c:	2b00      	cmp	r3, #0
 804664e:	d101      	bne.n	8046654 <xQueueGenericSendFromISR+0x32>
 8046650:	2301      	movs	r3, #1
 8046652:	e000      	b.n	8046656 <xQueueGenericSendFromISR+0x34>
 8046654:	2300      	movs	r3, #0
 8046656:	2b00      	cmp	r3, #0
 8046658:	d103      	bne.n	8046662 <xQueueGenericSendFromISR+0x40>
 804665a:	f7ff fd55 	bl	8046108 <ulSetInterruptMask>
 804665e:	bf00      	nop
 8046660:	e7fd      	b.n	804665e <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8046662:	683b      	ldr	r3, [r7, #0]
 8046664:	2b02      	cmp	r3, #2
 8046666:	d103      	bne.n	8046670 <xQueueGenericSendFromISR+0x4e>
 8046668:	6a3b      	ldr	r3, [r7, #32]
 804666a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 804666c:	2b01      	cmp	r3, #1
 804666e:	d101      	bne.n	8046674 <xQueueGenericSendFromISR+0x52>
 8046670:	2301      	movs	r3, #1
 8046672:	e000      	b.n	8046676 <xQueueGenericSendFromISR+0x54>
 8046674:	2300      	movs	r3, #0
 8046676:	2b00      	cmp	r3, #0
 8046678:	d103      	bne.n	8046682 <xQueueGenericSendFromISR+0x60>
 804667a:	f7ff fd45 	bl	8046108 <ulSetInterruptMask>
 804667e:	bf00      	nop
 8046680:	e7fd      	b.n	804667e <xQueueGenericSendFromISR+0x5c>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8046682:	f7ff fd41 	bl	8046108 <ulSetInterruptMask>
 8046686:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8046688:	6a3b      	ldr	r3, [r7, #32]
 804668a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 804668c:	6a3b      	ldr	r3, [r7, #32]
 804668e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046690:	429a      	cmp	r2, r3
 8046692:	d302      	bcc.n	804669a <xQueueGenericSendFromISR+0x78>
 8046694:	683b      	ldr	r3, [r7, #0]
 8046696:	2b02      	cmp	r3, #2
 8046698:	d12d      	bne.n	80466f6 <xQueueGenericSendFromISR+0xd4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 804669a:	6a3b      	ldr	r3, [r7, #32]
 804669c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80466a0:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80466a2:	6a3b      	ldr	r3, [r7, #32]
 80466a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80466a6:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80466a8:	683a      	ldr	r2, [r7, #0]
 80466aa:	68b9      	ldr	r1, [r7, #8]
 80466ac:	6a38      	ldr	r0, [r7, #32]
 80466ae:	f000 f9e1 	bl	8046a74 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80466b2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80466b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80466ba:	d112      	bne.n	80466e2 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80466bc:	6a3b      	ldr	r3, [r7, #32]
 80466be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80466c0:	2b00      	cmp	r3, #0
 80466c2:	d015      	beq.n	80466f0 <xQueueGenericSendFromISR+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80466c4:	6a3b      	ldr	r3, [r7, #32]
 80466c6:	3324      	adds	r3, #36	@ 0x24
 80466c8:	4618      	mov	r0, r3
 80466ca:	f000 ff6d 	bl	80475a8 <xTaskRemoveFromEventList>
 80466ce:	4603      	mov	r3, r0
 80466d0:	2b00      	cmp	r3, #0
 80466d2:	d00d      	beq.n	80466f0 <xQueueGenericSendFromISR+0xce>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80466d4:	687b      	ldr	r3, [r7, #4]
 80466d6:	2b00      	cmp	r3, #0
 80466d8:	d00a      	beq.n	80466f0 <xQueueGenericSendFromISR+0xce>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80466da:	687b      	ldr	r3, [r7, #4]
 80466dc:	2201      	movs	r2, #1
 80466de:	601a      	str	r2, [r3, #0]
 80466e0:	e006      	b.n	80466f0 <xQueueGenericSendFromISR+0xce>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80466e2:	7efb      	ldrb	r3, [r7, #27]
 80466e4:	3301      	adds	r3, #1
 80466e6:	b2db      	uxtb	r3, r3
 80466e8:	b25a      	sxtb	r2, r3
 80466ea:	6a3b      	ldr	r3, [r7, #32]
 80466ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80466f0:	2301      	movs	r3, #1
 80466f2:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 80466f4:	e001      	b.n	80466fa <xQueueGenericSendFromISR+0xd8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80466f6:	2300      	movs	r3, #0
 80466f8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80466fa:	69f8      	ldr	r0, [r7, #28]
 80466fc:	f7ff fd11 	bl	8046122 <vClearInterruptMask>

	return xReturn;
 8046700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8046702:	4618      	mov	r0, r3
 8046704:	3728      	adds	r7, #40	@ 0x28
 8046706:	46bd      	mov	sp, r7
 8046708:	bd80      	pop	{r7, pc}

0804670a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 804670a:	b580      	push	{r7, lr}
 804670c:	b08a      	sub	sp, #40	@ 0x28
 804670e:	af00      	add	r7, sp, #0
 8046710:	60f8      	str	r0, [r7, #12]
 8046712:	60b9      	str	r1, [r7, #8]
 8046714:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8046716:	2300      	movs	r3, #0
 8046718:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 804671a:	68fb      	ldr	r3, [r7, #12]
 804671c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 804671e:	6a3b      	ldr	r3, [r7, #32]
 8046720:	2b00      	cmp	r3, #0
 8046722:	d103      	bne.n	804672c <xQueueReceive+0x22>
 8046724:	f7ff fcf0 	bl	8046108 <ulSetInterruptMask>
 8046728:	bf00      	nop
 804672a:	e7fd      	b.n	8046728 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 804672c:	68bb      	ldr	r3, [r7, #8]
 804672e:	2b00      	cmp	r3, #0
 8046730:	d103      	bne.n	804673a <xQueueReceive+0x30>
 8046732:	6a3b      	ldr	r3, [r7, #32]
 8046734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046736:	2b00      	cmp	r3, #0
 8046738:	d101      	bne.n	804673e <xQueueReceive+0x34>
 804673a:	2301      	movs	r3, #1
 804673c:	e000      	b.n	8046740 <xQueueReceive+0x36>
 804673e:	2300      	movs	r3, #0
 8046740:	2b00      	cmp	r3, #0
 8046742:	d103      	bne.n	804674c <xQueueReceive+0x42>
 8046744:	f7ff fce0 	bl	8046108 <ulSetInterruptMask>
 8046748:	bf00      	nop
 804674a:	e7fd      	b.n	8046748 <xQueueReceive+0x3e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 804674c:	f001 f8cc 	bl	80478e8 <xTaskGetSchedulerState>
 8046750:	4603      	mov	r3, r0
 8046752:	2b00      	cmp	r3, #0
 8046754:	d102      	bne.n	804675c <xQueueReceive+0x52>
 8046756:	687b      	ldr	r3, [r7, #4]
 8046758:	2b00      	cmp	r3, #0
 804675a:	d101      	bne.n	8046760 <xQueueReceive+0x56>
 804675c:	2301      	movs	r3, #1
 804675e:	e000      	b.n	8046762 <xQueueReceive+0x58>
 8046760:	2300      	movs	r3, #0
 8046762:	2b00      	cmp	r3, #0
 8046764:	d103      	bne.n	804676e <xQueueReceive+0x64>
 8046766:	f7ff fccf 	bl	8046108 <ulSetInterruptMask>
 804676a:	bf00      	nop
 804676c:	e7fd      	b.n	804676a <xQueueReceive+0x60>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 804676e:	f7ff fb5b 	bl	8045e28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8046772:	6a3b      	ldr	r3, [r7, #32]
 8046774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046776:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8046778:	69fb      	ldr	r3, [r7, #28]
 804677a:	2b00      	cmp	r3, #0
 804677c:	d019      	beq.n	80467b2 <xQueueReceive+0xa8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 804677e:	68b9      	ldr	r1, [r7, #8]
 8046780:	6a38      	ldr	r0, [r7, #32]
 8046782:	f000 f9e1 	bl	8046b48 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8046786:	69fb      	ldr	r3, [r7, #28]
 8046788:	1e5a      	subs	r2, r3, #1
 804678a:	6a3b      	ldr	r3, [r7, #32]
 804678c:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 804678e:	6a3b      	ldr	r3, [r7, #32]
 8046790:	691b      	ldr	r3, [r3, #16]
 8046792:	2b00      	cmp	r3, #0
 8046794:	d009      	beq.n	80467aa <xQueueReceive+0xa0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8046796:	6a3b      	ldr	r3, [r7, #32]
 8046798:	3310      	adds	r3, #16
 804679a:	4618      	mov	r0, r3
 804679c:	f000 ff04 	bl	80475a8 <xTaskRemoveFromEventList>
 80467a0:	4603      	mov	r3, r0
 80467a2:	2b00      	cmp	r3, #0
 80467a4:	d001      	beq.n	80467aa <xQueueReceive+0xa0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80467a6:	f7ff fb2d 	bl	8045e04 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80467aa:	f7ff fb4f 	bl	8045e4c <vPortExitCritical>
				return pdPASS;
 80467ae:	2301      	movs	r3, #1
 80467b0:	e063      	b.n	804687a <xQueueReceive+0x170>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80467b2:	687b      	ldr	r3, [r7, #4]
 80467b4:	2b00      	cmp	r3, #0
 80467b6:	d103      	bne.n	80467c0 <xQueueReceive+0xb6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80467b8:	f7ff fb48 	bl	8045e4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80467bc:	2300      	movs	r3, #0
 80467be:	e05c      	b.n	804687a <xQueueReceive+0x170>
				}
				else if( xEntryTimeSet == pdFALSE )
 80467c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80467c2:	2b00      	cmp	r3, #0
 80467c4:	d106      	bne.n	80467d4 <xQueueReceive+0xca>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80467c6:	f107 0314 	add.w	r3, r7, #20
 80467ca:	4618      	mov	r0, r3
 80467cc:	f000 ff48 	bl	8047660 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80467d0:	2301      	movs	r3, #1
 80467d2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80467d4:	f7ff fb3a 	bl	8045e4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80467d8:	f000 fcb8 	bl	804714c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80467dc:	f7ff fb24 	bl	8045e28 <vPortEnterCritical>
 80467e0:	6a3b      	ldr	r3, [r7, #32]
 80467e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80467e6:	b25b      	sxtb	r3, r3
 80467e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80467ec:	d103      	bne.n	80467f6 <xQueueReceive+0xec>
 80467ee:	6a3b      	ldr	r3, [r7, #32]
 80467f0:	2200      	movs	r2, #0
 80467f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80467f6:	6a3b      	ldr	r3, [r7, #32]
 80467f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80467fc:	b25b      	sxtb	r3, r3
 80467fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046802:	d103      	bne.n	804680c <xQueueReceive+0x102>
 8046804:	6a3b      	ldr	r3, [r7, #32]
 8046806:	2200      	movs	r2, #0
 8046808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 804680c:	f7ff fb1e 	bl	8045e4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8046810:	1d3a      	adds	r2, r7, #4
 8046812:	f107 0314 	add.w	r3, r7, #20
 8046816:	4611      	mov	r1, r2
 8046818:	4618      	mov	r0, r3
 804681a:	f000 ff37 	bl	804768c <xTaskCheckForTimeOut>
 804681e:	4603      	mov	r3, r0
 8046820:	2b00      	cmp	r3, #0
 8046822:	d11d      	bne.n	8046860 <xQueueReceive+0x156>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8046824:	6a38      	ldr	r0, [r7, #32]
 8046826:	f000 fa07 	bl	8046c38 <prvIsQueueEmpty>
 804682a:	4603      	mov	r3, r0
 804682c:	2b00      	cmp	r3, #0
 804682e:	d011      	beq.n	8046854 <xQueueReceive+0x14a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8046830:	6a3b      	ldr	r3, [r7, #32]
 8046832:	3324      	adds	r3, #36	@ 0x24
 8046834:	687a      	ldr	r2, [r7, #4]
 8046836:	4611      	mov	r1, r2
 8046838:	4618      	mov	r0, r3
 804683a:	f000 fe73 	bl	8047524 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 804683e:	6a38      	ldr	r0, [r7, #32]
 8046840:	f000 f9a8 	bl	8046b94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8046844:	f000 fc90 	bl	8047168 <xTaskResumeAll>
 8046848:	4603      	mov	r3, r0
 804684a:	2b00      	cmp	r3, #0
 804684c:	d18f      	bne.n	804676e <xQueueReceive+0x64>
				{
					portYIELD_WITHIN_API();
 804684e:	f7ff fad9 	bl	8045e04 <vPortYield>
 8046852:	e78c      	b.n	804676e <xQueueReceive+0x64>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8046854:	6a38      	ldr	r0, [r7, #32]
 8046856:	f000 f99d 	bl	8046b94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 804685a:	f000 fc85 	bl	8047168 <xTaskResumeAll>
 804685e:	e786      	b.n	804676e <xQueueReceive+0x64>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8046860:	6a38      	ldr	r0, [r7, #32]
 8046862:	f000 f997 	bl	8046b94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046866:	f000 fc7f 	bl	8047168 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 804686a:	6a38      	ldr	r0, [r7, #32]
 804686c:	f000 f9e4 	bl	8046c38 <prvIsQueueEmpty>
 8046870:	4603      	mov	r3, r0
 8046872:	2b00      	cmp	r3, #0
 8046874:	f43f af7b 	beq.w	804676e <xQueueReceive+0x64>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8046878:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 804687a:	4618      	mov	r0, r3
 804687c:	3728      	adds	r7, #40	@ 0x28
 804687e:	46bd      	mov	sp, r7
 8046880:	bd80      	pop	{r7, pc}

08046882 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8046882:	b580      	push	{r7, lr}
 8046884:	b08a      	sub	sp, #40	@ 0x28
 8046886:	af00      	add	r7, sp, #0
 8046888:	6078      	str	r0, [r7, #4]
 804688a:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 804688c:	2300      	movs	r3, #0
 804688e:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8046890:	687b      	ldr	r3, [r7, #4]
 8046892:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8046894:	2300      	movs	r3, #0
 8046896:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8046898:	69fb      	ldr	r3, [r7, #28]
 804689a:	2b00      	cmp	r3, #0
 804689c:	d103      	bne.n	80468a6 <xQueueSemaphoreTake+0x24>
 804689e:	f7ff fc33 	bl	8046108 <ulSetInterruptMask>
 80468a2:	bf00      	nop
 80468a4:	e7fd      	b.n	80468a2 <xQueueSemaphoreTake+0x20>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80468a6:	69fb      	ldr	r3, [r7, #28]
 80468a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80468aa:	2b00      	cmp	r3, #0
 80468ac:	d003      	beq.n	80468b6 <xQueueSemaphoreTake+0x34>
 80468ae:	f7ff fc2b 	bl	8046108 <ulSetInterruptMask>
 80468b2:	bf00      	nop
 80468b4:	e7fd      	b.n	80468b2 <xQueueSemaphoreTake+0x30>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80468b6:	f001 f817 	bl	80478e8 <xTaskGetSchedulerState>
 80468ba:	4603      	mov	r3, r0
 80468bc:	2b00      	cmp	r3, #0
 80468be:	d102      	bne.n	80468c6 <xQueueSemaphoreTake+0x44>
 80468c0:	683b      	ldr	r3, [r7, #0]
 80468c2:	2b00      	cmp	r3, #0
 80468c4:	d101      	bne.n	80468ca <xQueueSemaphoreTake+0x48>
 80468c6:	2301      	movs	r3, #1
 80468c8:	e000      	b.n	80468cc <xQueueSemaphoreTake+0x4a>
 80468ca:	2300      	movs	r3, #0
 80468cc:	2b00      	cmp	r3, #0
 80468ce:	d103      	bne.n	80468d8 <xQueueSemaphoreTake+0x56>
 80468d0:	f7ff fc1a 	bl	8046108 <ulSetInterruptMask>
 80468d4:	bf00      	nop
 80468d6:	e7fd      	b.n	80468d4 <xQueueSemaphoreTake+0x52>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80468d8:	f7ff faa6 	bl	8045e28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80468dc:	69fb      	ldr	r3, [r7, #28]
 80468de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80468e0:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80468e2:	69bb      	ldr	r3, [r7, #24]
 80468e4:	2b00      	cmp	r3, #0
 80468e6:	d01e      	beq.n	8046926 <xQueueSemaphoreTake+0xa4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80468e8:	69bb      	ldr	r3, [r7, #24]
 80468ea:	1e5a      	subs	r2, r3, #1
 80468ec:	69fb      	ldr	r3, [r7, #28]
 80468ee:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80468f0:	69fb      	ldr	r3, [r7, #28]
 80468f2:	681b      	ldr	r3, [r3, #0]
 80468f4:	2b00      	cmp	r3, #0
 80468f6:	d104      	bne.n	8046902 <xQueueSemaphoreTake+0x80>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80468f8:	f001 f950 	bl	8047b9c <pvTaskIncrementMutexHeldCount>
 80468fc:	4602      	mov	r2, r0
 80468fe:	69fb      	ldr	r3, [r7, #28]
 8046900:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8046902:	69fb      	ldr	r3, [r7, #28]
 8046904:	691b      	ldr	r3, [r3, #16]
 8046906:	2b00      	cmp	r3, #0
 8046908:	d009      	beq.n	804691e <xQueueSemaphoreTake+0x9c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 804690a:	69fb      	ldr	r3, [r7, #28]
 804690c:	3310      	adds	r3, #16
 804690e:	4618      	mov	r0, r3
 8046910:	f000 fe4a 	bl	80475a8 <xTaskRemoveFromEventList>
 8046914:	4603      	mov	r3, r0
 8046916:	2b00      	cmp	r3, #0
 8046918:	d001      	beq.n	804691e <xQueueSemaphoreTake+0x9c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 804691a:	f7ff fa73 	bl	8045e04 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 804691e:	f7ff fa95 	bl	8045e4c <vPortExitCritical>
				return pdPASS;
 8046922:	2301      	movs	r3, #1
 8046924:	e08a      	b.n	8046a3c <xQueueSemaphoreTake+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8046926:	683b      	ldr	r3, [r7, #0]
 8046928:	2b00      	cmp	r3, #0
 804692a:	d10a      	bne.n	8046942 <xQueueSemaphoreTake+0xc0>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 804692c:	6a3b      	ldr	r3, [r7, #32]
 804692e:	2b00      	cmp	r3, #0
 8046930:	d003      	beq.n	804693a <xQueueSemaphoreTake+0xb8>
 8046932:	f7ff fbe9 	bl	8046108 <ulSetInterruptMask>
 8046936:	bf00      	nop
 8046938:	e7fd      	b.n	8046936 <xQueueSemaphoreTake+0xb4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 804693a:	f7ff fa87 	bl	8045e4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 804693e:	2300      	movs	r3, #0
 8046940:	e07c      	b.n	8046a3c <xQueueSemaphoreTake+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
 8046942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046944:	2b00      	cmp	r3, #0
 8046946:	d106      	bne.n	8046956 <xQueueSemaphoreTake+0xd4>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8046948:	f107 030c 	add.w	r3, r7, #12
 804694c:	4618      	mov	r0, r3
 804694e:	f000 fe87 	bl	8047660 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8046952:	2301      	movs	r3, #1
 8046954:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8046956:	f7ff fa79 	bl	8045e4c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 804695a:	f000 fbf7 	bl	804714c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 804695e:	f7ff fa63 	bl	8045e28 <vPortEnterCritical>
 8046962:	69fb      	ldr	r3, [r7, #28]
 8046964:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046968:	b25b      	sxtb	r3, r3
 804696a:	f1b3 3fff 	cmp.w	r3, #4294967295
 804696e:	d103      	bne.n	8046978 <xQueueSemaphoreTake+0xf6>
 8046970:	69fb      	ldr	r3, [r7, #28]
 8046972:	2200      	movs	r2, #0
 8046974:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046978:	69fb      	ldr	r3, [r7, #28]
 804697a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 804697e:	b25b      	sxtb	r3, r3
 8046980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046984:	d103      	bne.n	804698e <xQueueSemaphoreTake+0x10c>
 8046986:	69fb      	ldr	r3, [r7, #28]
 8046988:	2200      	movs	r2, #0
 804698a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 804698e:	f7ff fa5d 	bl	8045e4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8046992:	463a      	mov	r2, r7
 8046994:	f107 030c 	add.w	r3, r7, #12
 8046998:	4611      	mov	r1, r2
 804699a:	4618      	mov	r0, r3
 804699c:	f000 fe76 	bl	804768c <xTaskCheckForTimeOut>
 80469a0:	4603      	mov	r3, r0
 80469a2:	2b00      	cmp	r3, #0
 80469a4:	d12c      	bne.n	8046a00 <xQueueSemaphoreTake+0x17e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80469a6:	69f8      	ldr	r0, [r7, #28]
 80469a8:	f000 f946 	bl	8046c38 <prvIsQueueEmpty>
 80469ac:	4603      	mov	r3, r0
 80469ae:	2b00      	cmp	r3, #0
 80469b0:	d020      	beq.n	80469f4 <xQueueSemaphoreTake+0x172>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80469b2:	69fb      	ldr	r3, [r7, #28]
 80469b4:	681b      	ldr	r3, [r3, #0]
 80469b6:	2b00      	cmp	r3, #0
 80469b8:	d109      	bne.n	80469ce <xQueueSemaphoreTake+0x14c>
					{
						taskENTER_CRITICAL();
 80469ba:	f7ff fa35 	bl	8045e28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80469be:	69fb      	ldr	r3, [r7, #28]
 80469c0:	689b      	ldr	r3, [r3, #8]
 80469c2:	4618      	mov	r0, r3
 80469c4:	f000 ffae 	bl	8047924 <xTaskPriorityInherit>
 80469c8:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 80469ca:	f7ff fa3f 	bl	8045e4c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80469ce:	69fb      	ldr	r3, [r7, #28]
 80469d0:	3324      	adds	r3, #36	@ 0x24
 80469d2:	683a      	ldr	r2, [r7, #0]
 80469d4:	4611      	mov	r1, r2
 80469d6:	4618      	mov	r0, r3
 80469d8:	f000 fda4 	bl	8047524 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80469dc:	69f8      	ldr	r0, [r7, #28]
 80469de:	f000 f8d9 	bl	8046b94 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80469e2:	f000 fbc1 	bl	8047168 <xTaskResumeAll>
 80469e6:	4603      	mov	r3, r0
 80469e8:	2b00      	cmp	r3, #0
 80469ea:	f47f af75 	bne.w	80468d8 <xQueueSemaphoreTake+0x56>
				{
					portYIELD_WITHIN_API();
 80469ee:	f7ff fa09 	bl	8045e04 <vPortYield>
 80469f2:	e771      	b.n	80468d8 <xQueueSemaphoreTake+0x56>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80469f4:	69f8      	ldr	r0, [r7, #28]
 80469f6:	f000 f8cd 	bl	8046b94 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80469fa:	f000 fbb5 	bl	8047168 <xTaskResumeAll>
 80469fe:	e76b      	b.n	80468d8 <xQueueSemaphoreTake+0x56>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8046a00:	69f8      	ldr	r0, [r7, #28]
 8046a02:	f000 f8c7 	bl	8046b94 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8046a06:	f000 fbaf 	bl	8047168 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8046a0a:	69f8      	ldr	r0, [r7, #28]
 8046a0c:	f000 f914 	bl	8046c38 <prvIsQueueEmpty>
 8046a10:	4603      	mov	r3, r0
 8046a12:	2b00      	cmp	r3, #0
 8046a14:	f43f af60 	beq.w	80468d8 <xQueueSemaphoreTake+0x56>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8046a18:	6a3b      	ldr	r3, [r7, #32]
 8046a1a:	2b00      	cmp	r3, #0
 8046a1c:	d00d      	beq.n	8046a3a <xQueueSemaphoreTake+0x1b8>
					{
						taskENTER_CRITICAL();
 8046a1e:	f7ff fa03 	bl	8045e28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8046a22:	69f8      	ldr	r0, [r7, #28]
 8046a24:	f000 f80e 	bl	8046a44 <prvGetDisinheritPriorityAfterTimeout>
 8046a28:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8046a2a:	69fb      	ldr	r3, [r7, #28]
 8046a2c:	689b      	ldr	r3, [r3, #8]
 8046a2e:	6979      	ldr	r1, [r7, #20]
 8046a30:	4618      	mov	r0, r3
 8046a32:	f001 f83f 	bl	8047ab4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8046a36:	f7ff fa09 	bl	8045e4c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8046a3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8046a3c:	4618      	mov	r0, r3
 8046a3e:	3728      	adds	r7, #40	@ 0x28
 8046a40:	46bd      	mov	sp, r7
 8046a42:	bd80      	pop	{r7, pc}

08046a44 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8046a44:	b480      	push	{r7}
 8046a46:	b085      	sub	sp, #20
 8046a48:	af00      	add	r7, sp, #0
 8046a4a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8046a4c:	687b      	ldr	r3, [r7, #4]
 8046a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046a50:	2b00      	cmp	r3, #0
 8046a52:	d006      	beq.n	8046a62 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8046a54:	687b      	ldr	r3, [r7, #4]
 8046a56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8046a58:	681b      	ldr	r3, [r3, #0]
 8046a5a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8046a5e:	60fb      	str	r3, [r7, #12]
 8046a60:	e001      	b.n	8046a66 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8046a62:	2300      	movs	r3, #0
 8046a64:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8046a66:	68fb      	ldr	r3, [r7, #12]
	}
 8046a68:	4618      	mov	r0, r3
 8046a6a:	3714      	adds	r7, #20
 8046a6c:	46bd      	mov	sp, r7
 8046a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046a72:	4770      	bx	lr

08046a74 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8046a74:	b580      	push	{r7, lr}
 8046a76:	b086      	sub	sp, #24
 8046a78:	af00      	add	r7, sp, #0
 8046a7a:	60f8      	str	r0, [r7, #12]
 8046a7c:	60b9      	str	r1, [r7, #8]
 8046a7e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8046a80:	2300      	movs	r3, #0
 8046a82:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8046a84:	68fb      	ldr	r3, [r7, #12]
 8046a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046a88:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8046a8a:	68fb      	ldr	r3, [r7, #12]
 8046a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046a8e:	2b00      	cmp	r3, #0
 8046a90:	d10d      	bne.n	8046aae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8046a92:	68fb      	ldr	r3, [r7, #12]
 8046a94:	681b      	ldr	r3, [r3, #0]
 8046a96:	2b00      	cmp	r3, #0
 8046a98:	d14d      	bne.n	8046b36 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8046a9a:	68fb      	ldr	r3, [r7, #12]
 8046a9c:	689b      	ldr	r3, [r3, #8]
 8046a9e:	4618      	mov	r0, r3
 8046aa0:	f000 ffa8 	bl	80479f4 <xTaskPriorityDisinherit>
 8046aa4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8046aa6:	68fb      	ldr	r3, [r7, #12]
 8046aa8:	2200      	movs	r2, #0
 8046aaa:	609a      	str	r2, [r3, #8]
 8046aac:	e043      	b.n	8046b36 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8046aae:	687b      	ldr	r3, [r7, #4]
 8046ab0:	2b00      	cmp	r3, #0
 8046ab2:	d119      	bne.n	8046ae8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8046ab4:	68fb      	ldr	r3, [r7, #12]
 8046ab6:	6858      	ldr	r0, [r3, #4]
 8046ab8:	68fb      	ldr	r3, [r7, #12]
 8046aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046abc:	461a      	mov	r2, r3
 8046abe:	68b9      	ldr	r1, [r7, #8]
 8046ac0:	f001 fe73 	bl	80487aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8046ac4:	68fb      	ldr	r3, [r7, #12]
 8046ac6:	685a      	ldr	r2, [r3, #4]
 8046ac8:	68fb      	ldr	r3, [r7, #12]
 8046aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046acc:	441a      	add	r2, r3
 8046ace:	68fb      	ldr	r3, [r7, #12]
 8046ad0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8046ad2:	68fb      	ldr	r3, [r7, #12]
 8046ad4:	685a      	ldr	r2, [r3, #4]
 8046ad6:	68fb      	ldr	r3, [r7, #12]
 8046ad8:	689b      	ldr	r3, [r3, #8]
 8046ada:	429a      	cmp	r2, r3
 8046adc:	d32b      	bcc.n	8046b36 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8046ade:	68fb      	ldr	r3, [r7, #12]
 8046ae0:	681a      	ldr	r2, [r3, #0]
 8046ae2:	68fb      	ldr	r3, [r7, #12]
 8046ae4:	605a      	str	r2, [r3, #4]
 8046ae6:	e026      	b.n	8046b36 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8046ae8:	68fb      	ldr	r3, [r7, #12]
 8046aea:	68d8      	ldr	r0, [r3, #12]
 8046aec:	68fb      	ldr	r3, [r7, #12]
 8046aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046af0:	461a      	mov	r2, r3
 8046af2:	68b9      	ldr	r1, [r7, #8]
 8046af4:	f001 fe59 	bl	80487aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8046af8:	68fb      	ldr	r3, [r7, #12]
 8046afa:	68da      	ldr	r2, [r3, #12]
 8046afc:	68fb      	ldr	r3, [r7, #12]
 8046afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b00:	425b      	negs	r3, r3
 8046b02:	441a      	add	r2, r3
 8046b04:	68fb      	ldr	r3, [r7, #12]
 8046b06:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8046b08:	68fb      	ldr	r3, [r7, #12]
 8046b0a:	68da      	ldr	r2, [r3, #12]
 8046b0c:	68fb      	ldr	r3, [r7, #12]
 8046b0e:	681b      	ldr	r3, [r3, #0]
 8046b10:	429a      	cmp	r2, r3
 8046b12:	d207      	bcs.n	8046b24 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8046b14:	68fb      	ldr	r3, [r7, #12]
 8046b16:	689a      	ldr	r2, [r3, #8]
 8046b18:	68fb      	ldr	r3, [r7, #12]
 8046b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b1c:	425b      	negs	r3, r3
 8046b1e:	441a      	add	r2, r3
 8046b20:	68fb      	ldr	r3, [r7, #12]
 8046b22:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8046b24:	687b      	ldr	r3, [r7, #4]
 8046b26:	2b02      	cmp	r3, #2
 8046b28:	d105      	bne.n	8046b36 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8046b2a:	693b      	ldr	r3, [r7, #16]
 8046b2c:	2b00      	cmp	r3, #0
 8046b2e:	d002      	beq.n	8046b36 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8046b30:	693b      	ldr	r3, [r7, #16]
 8046b32:	3b01      	subs	r3, #1
 8046b34:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8046b36:	693b      	ldr	r3, [r7, #16]
 8046b38:	1c5a      	adds	r2, r3, #1
 8046b3a:	68fb      	ldr	r3, [r7, #12]
 8046b3c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8046b3e:	697b      	ldr	r3, [r7, #20]
}
 8046b40:	4618      	mov	r0, r3
 8046b42:	3718      	adds	r7, #24
 8046b44:	46bd      	mov	sp, r7
 8046b46:	bd80      	pop	{r7, pc}

08046b48 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8046b48:	b580      	push	{r7, lr}
 8046b4a:	b082      	sub	sp, #8
 8046b4c:	af00      	add	r7, sp, #0
 8046b4e:	6078      	str	r0, [r7, #4]
 8046b50:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8046b52:	687b      	ldr	r3, [r7, #4]
 8046b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b56:	2b00      	cmp	r3, #0
 8046b58:	d018      	beq.n	8046b8c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8046b5a:	687b      	ldr	r3, [r7, #4]
 8046b5c:	68da      	ldr	r2, [r3, #12]
 8046b5e:	687b      	ldr	r3, [r7, #4]
 8046b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b62:	441a      	add	r2, r3
 8046b64:	687b      	ldr	r3, [r7, #4]
 8046b66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8046b68:	687b      	ldr	r3, [r7, #4]
 8046b6a:	68da      	ldr	r2, [r3, #12]
 8046b6c:	687b      	ldr	r3, [r7, #4]
 8046b6e:	689b      	ldr	r3, [r3, #8]
 8046b70:	429a      	cmp	r2, r3
 8046b72:	d303      	bcc.n	8046b7c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8046b74:	687b      	ldr	r3, [r7, #4]
 8046b76:	681a      	ldr	r2, [r3, #0]
 8046b78:	687b      	ldr	r3, [r7, #4]
 8046b7a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8046b7c:	687b      	ldr	r3, [r7, #4]
 8046b7e:	68d9      	ldr	r1, [r3, #12]
 8046b80:	687b      	ldr	r3, [r7, #4]
 8046b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046b84:	461a      	mov	r2, r3
 8046b86:	6838      	ldr	r0, [r7, #0]
 8046b88:	f001 fe0f 	bl	80487aa <memcpy>
	}
}
 8046b8c:	bf00      	nop
 8046b8e:	3708      	adds	r7, #8
 8046b90:	46bd      	mov	sp, r7
 8046b92:	bd80      	pop	{r7, pc}

08046b94 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8046b94:	b580      	push	{r7, lr}
 8046b96:	b084      	sub	sp, #16
 8046b98:	af00      	add	r7, sp, #0
 8046b9a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8046b9c:	f7ff f944 	bl	8045e28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8046ba0:	687b      	ldr	r3, [r7, #4]
 8046ba2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8046ba6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8046ba8:	e011      	b.n	8046bce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8046baa:	687b      	ldr	r3, [r7, #4]
 8046bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8046bae:	2b00      	cmp	r3, #0
 8046bb0:	d012      	beq.n	8046bd8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8046bb2:	687b      	ldr	r3, [r7, #4]
 8046bb4:	3324      	adds	r3, #36	@ 0x24
 8046bb6:	4618      	mov	r0, r3
 8046bb8:	f000 fcf6 	bl	80475a8 <xTaskRemoveFromEventList>
 8046bbc:	4603      	mov	r3, r0
 8046bbe:	2b00      	cmp	r3, #0
 8046bc0:	d001      	beq.n	8046bc6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8046bc2:	f000 fdb7 	bl	8047734 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8046bc6:	7bfb      	ldrb	r3, [r7, #15]
 8046bc8:	3b01      	subs	r3, #1
 8046bca:	b2db      	uxtb	r3, r3
 8046bcc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8046bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8046bd2:	2b00      	cmp	r3, #0
 8046bd4:	dce9      	bgt.n	8046baa <prvUnlockQueue+0x16>
 8046bd6:	e000      	b.n	8046bda <prvUnlockQueue+0x46>
					break;
 8046bd8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8046bda:	687b      	ldr	r3, [r7, #4]
 8046bdc:	22ff      	movs	r2, #255	@ 0xff
 8046bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8046be2:	f7ff f933 	bl	8045e4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8046be6:	f7ff f91f 	bl	8045e28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8046bea:	687b      	ldr	r3, [r7, #4]
 8046bec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046bf0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046bf2:	e011      	b.n	8046c18 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8046bf4:	687b      	ldr	r3, [r7, #4]
 8046bf6:	691b      	ldr	r3, [r3, #16]
 8046bf8:	2b00      	cmp	r3, #0
 8046bfa:	d012      	beq.n	8046c22 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8046bfc:	687b      	ldr	r3, [r7, #4]
 8046bfe:	3310      	adds	r3, #16
 8046c00:	4618      	mov	r0, r3
 8046c02:	f000 fcd1 	bl	80475a8 <xTaskRemoveFromEventList>
 8046c06:	4603      	mov	r3, r0
 8046c08:	2b00      	cmp	r3, #0
 8046c0a:	d001      	beq.n	8046c10 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8046c0c:	f000 fd92 	bl	8047734 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8046c10:	7bbb      	ldrb	r3, [r7, #14]
 8046c12:	3b01      	subs	r3, #1
 8046c14:	b2db      	uxtb	r3, r3
 8046c16:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046c18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8046c1c:	2b00      	cmp	r3, #0
 8046c1e:	dce9      	bgt.n	8046bf4 <prvUnlockQueue+0x60>
 8046c20:	e000      	b.n	8046c24 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8046c22:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8046c24:	687b      	ldr	r3, [r7, #4]
 8046c26:	22ff      	movs	r2, #255	@ 0xff
 8046c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8046c2c:	f7ff f90e 	bl	8045e4c <vPortExitCritical>
}
 8046c30:	bf00      	nop
 8046c32:	3710      	adds	r7, #16
 8046c34:	46bd      	mov	sp, r7
 8046c36:	bd80      	pop	{r7, pc}

08046c38 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8046c38:	b580      	push	{r7, lr}
 8046c3a:	b084      	sub	sp, #16
 8046c3c:	af00      	add	r7, sp, #0
 8046c3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8046c40:	f7ff f8f2 	bl	8045e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8046c44:	687b      	ldr	r3, [r7, #4]
 8046c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046c48:	2b00      	cmp	r3, #0
 8046c4a:	d102      	bne.n	8046c52 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8046c4c:	2301      	movs	r3, #1
 8046c4e:	60fb      	str	r3, [r7, #12]
 8046c50:	e001      	b.n	8046c56 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8046c52:	2300      	movs	r3, #0
 8046c54:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8046c56:	f7ff f8f9 	bl	8045e4c <vPortExitCritical>

	return xReturn;
 8046c5a:	68fb      	ldr	r3, [r7, #12]
}
 8046c5c:	4618      	mov	r0, r3
 8046c5e:	3710      	adds	r7, #16
 8046c60:	46bd      	mov	sp, r7
 8046c62:	bd80      	pop	{r7, pc}

08046c64 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8046c64:	b580      	push	{r7, lr}
 8046c66:	b084      	sub	sp, #16
 8046c68:	af00      	add	r7, sp, #0
 8046c6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8046c6c:	f7ff f8dc 	bl	8045e28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8046c70:	687b      	ldr	r3, [r7, #4]
 8046c72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8046c74:	687b      	ldr	r3, [r7, #4]
 8046c76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046c78:	429a      	cmp	r2, r3
 8046c7a:	d102      	bne.n	8046c82 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8046c7c:	2301      	movs	r3, #1
 8046c7e:	60fb      	str	r3, [r7, #12]
 8046c80:	e001      	b.n	8046c86 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8046c82:	2300      	movs	r3, #0
 8046c84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8046c86:	f7ff f8e1 	bl	8045e4c <vPortExitCritical>

	return xReturn;
 8046c8a:	68fb      	ldr	r3, [r7, #12]
}
 8046c8c:	4618      	mov	r0, r3
 8046c8e:	3710      	adds	r7, #16
 8046c90:	46bd      	mov	sp, r7
 8046c92:	bd80      	pop	{r7, pc}

08046c94 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8046c94:	b480      	push	{r7}
 8046c96:	b085      	sub	sp, #20
 8046c98:	af00      	add	r7, sp, #0
 8046c9a:	6078      	str	r0, [r7, #4]
 8046c9c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8046c9e:	2300      	movs	r3, #0
 8046ca0:	60fb      	str	r3, [r7, #12]
 8046ca2:	e014      	b.n	8046cce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8046ca4:	4a0f      	ldr	r2, [pc, #60]	@ (8046ce4 <vQueueAddToRegistry+0x50>)
 8046ca6:	68fb      	ldr	r3, [r7, #12]
 8046ca8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8046cac:	2b00      	cmp	r3, #0
 8046cae:	d10b      	bne.n	8046cc8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8046cb0:	490c      	ldr	r1, [pc, #48]	@ (8046ce4 <vQueueAddToRegistry+0x50>)
 8046cb2:	68fb      	ldr	r3, [r7, #12]
 8046cb4:	683a      	ldr	r2, [r7, #0]
 8046cb6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8046cba:	4a0a      	ldr	r2, [pc, #40]	@ (8046ce4 <vQueueAddToRegistry+0x50>)
 8046cbc:	68fb      	ldr	r3, [r7, #12]
 8046cbe:	00db      	lsls	r3, r3, #3
 8046cc0:	4413      	add	r3, r2
 8046cc2:	687a      	ldr	r2, [r7, #4]
 8046cc4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8046cc6:	e006      	b.n	8046cd6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8046cc8:	68fb      	ldr	r3, [r7, #12]
 8046cca:	3301      	adds	r3, #1
 8046ccc:	60fb      	str	r3, [r7, #12]
 8046cce:	68fb      	ldr	r3, [r7, #12]
 8046cd0:	2b07      	cmp	r3, #7
 8046cd2:	d9e7      	bls.n	8046ca4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8046cd4:	bf00      	nop
 8046cd6:	bf00      	nop
 8046cd8:	3714      	adds	r7, #20
 8046cda:	46bd      	mov	sp, r7
 8046cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046ce0:	4770      	bx	lr
 8046ce2:	bf00      	nop
 8046ce4:	2001b2d8 	.word	0x2001b2d8

08046ce8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8046ce8:	b580      	push	{r7, lr}
 8046cea:	b086      	sub	sp, #24
 8046cec:	af00      	add	r7, sp, #0
 8046cee:	60f8      	str	r0, [r7, #12]
 8046cf0:	60b9      	str	r1, [r7, #8]
 8046cf2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8046cf4:	68fb      	ldr	r3, [r7, #12]
 8046cf6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8046cf8:	f7ff f896 	bl	8045e28 <vPortEnterCritical>
 8046cfc:	697b      	ldr	r3, [r7, #20]
 8046cfe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046d02:	b25b      	sxtb	r3, r3
 8046d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046d08:	d103      	bne.n	8046d12 <vQueueWaitForMessageRestricted+0x2a>
 8046d0a:	697b      	ldr	r3, [r7, #20]
 8046d0c:	2200      	movs	r2, #0
 8046d0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046d12:	697b      	ldr	r3, [r7, #20]
 8046d14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8046d18:	b25b      	sxtb	r3, r3
 8046d1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046d1e:	d103      	bne.n	8046d28 <vQueueWaitForMessageRestricted+0x40>
 8046d20:	697b      	ldr	r3, [r7, #20]
 8046d22:	2200      	movs	r2, #0
 8046d24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8046d28:	f7ff f890 	bl	8045e4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8046d2c:	697b      	ldr	r3, [r7, #20]
 8046d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046d30:	2b00      	cmp	r3, #0
 8046d32:	d106      	bne.n	8046d42 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8046d34:	697b      	ldr	r3, [r7, #20]
 8046d36:	3324      	adds	r3, #36	@ 0x24
 8046d38:	687a      	ldr	r2, [r7, #4]
 8046d3a:	68b9      	ldr	r1, [r7, #8]
 8046d3c:	4618      	mov	r0, r3
 8046d3e:	f000 fc0f 	bl	8047560 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8046d42:	6978      	ldr	r0, [r7, #20]
 8046d44:	f7ff ff26 	bl	8046b94 <prvUnlockQueue>
	}
 8046d48:	bf00      	nop
 8046d4a:	3718      	adds	r7, #24
 8046d4c:	46bd      	mov	sp, r7
 8046d4e:	bd80      	pop	{r7, pc}

08046d50 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8046d50:	b580      	push	{r7, lr}
 8046d52:	b08c      	sub	sp, #48	@ 0x30
 8046d54:	af04      	add	r7, sp, #16
 8046d56:	60f8      	str	r0, [r7, #12]
 8046d58:	60b9      	str	r1, [r7, #8]
 8046d5a:	607a      	str	r2, [r7, #4]
 8046d5c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8046d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046d60:	2b00      	cmp	r3, #0
 8046d62:	d103      	bne.n	8046d6c <xTaskCreateStatic+0x1c>
 8046d64:	f7ff f9d0 	bl	8046108 <ulSetInterruptMask>
 8046d68:	bf00      	nop
 8046d6a:	e7fd      	b.n	8046d68 <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 8046d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046d6e:	2b00      	cmp	r3, #0
 8046d70:	d103      	bne.n	8046d7a <xTaskCreateStatic+0x2a>
 8046d72:	f7ff f9c9 	bl	8046108 <ulSetInterruptMask>
 8046d76:	bf00      	nop
 8046d78:	e7fd      	b.n	8046d76 <xTaskCreateStatic+0x26>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8046d7a:	235c      	movs	r3, #92	@ 0x5c
 8046d7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8046d7e:	697b      	ldr	r3, [r7, #20]
 8046d80:	2b5c      	cmp	r3, #92	@ 0x5c
 8046d82:	d003      	beq.n	8046d8c <xTaskCreateStatic+0x3c>
 8046d84:	f7ff f9c0 	bl	8046108 <ulSetInterruptMask>
 8046d88:	bf00      	nop
 8046d8a:	e7fd      	b.n	8046d88 <xTaskCreateStatic+0x38>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8046d8c:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8046d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046d90:	2b00      	cmp	r3, #0
 8046d92:	d01e      	beq.n	8046dd2 <xTaskCreateStatic+0x82>
 8046d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046d96:	2b00      	cmp	r3, #0
 8046d98:	d01b      	beq.n	8046dd2 <xTaskCreateStatic+0x82>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8046d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8046d9c:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8046d9e:	69fb      	ldr	r3, [r7, #28]
 8046da0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8046da2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8046da4:	69fb      	ldr	r3, [r7, #28]
 8046da6:	2202      	movs	r2, #2
 8046da8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8046dac:	2300      	movs	r3, #0
 8046dae:	9303      	str	r3, [sp, #12]
 8046db0:	69fb      	ldr	r3, [r7, #28]
 8046db2:	9302      	str	r3, [sp, #8]
 8046db4:	f107 0318 	add.w	r3, r7, #24
 8046db8:	9301      	str	r3, [sp, #4]
 8046dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046dbc:	9300      	str	r3, [sp, #0]
 8046dbe:	683b      	ldr	r3, [r7, #0]
 8046dc0:	687a      	ldr	r2, [r7, #4]
 8046dc2:	68b9      	ldr	r1, [r7, #8]
 8046dc4:	68f8      	ldr	r0, [r7, #12]
 8046dc6:	f000 f850 	bl	8046e6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8046dca:	69f8      	ldr	r0, [r7, #28]
 8046dcc:	f000 f8d8 	bl	8046f80 <prvAddNewTaskToReadyList>
 8046dd0:	e001      	b.n	8046dd6 <xTaskCreateStatic+0x86>
		}
		else
		{
			xReturn = NULL;
 8046dd2:	2300      	movs	r3, #0
 8046dd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8046dd6:	69bb      	ldr	r3, [r7, #24]
	}
 8046dd8:	4618      	mov	r0, r3
 8046dda:	3720      	adds	r7, #32
 8046ddc:	46bd      	mov	sp, r7
 8046dde:	bd80      	pop	{r7, pc}

08046de0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8046de0:	b580      	push	{r7, lr}
 8046de2:	b08c      	sub	sp, #48	@ 0x30
 8046de4:	af04      	add	r7, sp, #16
 8046de6:	60f8      	str	r0, [r7, #12]
 8046de8:	60b9      	str	r1, [r7, #8]
 8046dea:	603b      	str	r3, [r7, #0]
 8046dec:	4613      	mov	r3, r2
 8046dee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8046df0:	88fb      	ldrh	r3, [r7, #6]
 8046df2:	009b      	lsls	r3, r3, #2
 8046df4:	4618      	mov	r0, r3
 8046df6:	f7fe fd4b 	bl	8045890 <pvPortMalloc>
 8046dfa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8046dfc:	697b      	ldr	r3, [r7, #20]
 8046dfe:	2b00      	cmp	r3, #0
 8046e00:	d00e      	beq.n	8046e20 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8046e02:	205c      	movs	r0, #92	@ 0x5c
 8046e04:	f7fe fd44 	bl	8045890 <pvPortMalloc>
 8046e08:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8046e0a:	69fb      	ldr	r3, [r7, #28]
 8046e0c:	2b00      	cmp	r3, #0
 8046e0e:	d003      	beq.n	8046e18 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8046e10:	69fb      	ldr	r3, [r7, #28]
 8046e12:	697a      	ldr	r2, [r7, #20]
 8046e14:	631a      	str	r2, [r3, #48]	@ 0x30
 8046e16:	e005      	b.n	8046e24 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8046e18:	6978      	ldr	r0, [r7, #20]
 8046e1a:	f7fe fdef 	bl	80459fc <vPortFree>
 8046e1e:	e001      	b.n	8046e24 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8046e20:	2300      	movs	r3, #0
 8046e22:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8046e24:	69fb      	ldr	r3, [r7, #28]
 8046e26:	2b00      	cmp	r3, #0
 8046e28:	d017      	beq.n	8046e5a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8046e2a:	69fb      	ldr	r3, [r7, #28]
 8046e2c:	2200      	movs	r2, #0
 8046e2e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8046e32:	88fa      	ldrh	r2, [r7, #6]
 8046e34:	2300      	movs	r3, #0
 8046e36:	9303      	str	r3, [sp, #12]
 8046e38:	69fb      	ldr	r3, [r7, #28]
 8046e3a:	9302      	str	r3, [sp, #8]
 8046e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046e3e:	9301      	str	r3, [sp, #4]
 8046e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e42:	9300      	str	r3, [sp, #0]
 8046e44:	683b      	ldr	r3, [r7, #0]
 8046e46:	68b9      	ldr	r1, [r7, #8]
 8046e48:	68f8      	ldr	r0, [r7, #12]
 8046e4a:	f000 f80e 	bl	8046e6a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8046e4e:	69f8      	ldr	r0, [r7, #28]
 8046e50:	f000 f896 	bl	8046f80 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8046e54:	2301      	movs	r3, #1
 8046e56:	61bb      	str	r3, [r7, #24]
 8046e58:	e002      	b.n	8046e60 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8046e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8046e5e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8046e60:	69bb      	ldr	r3, [r7, #24]
	}
 8046e62:	4618      	mov	r0, r3
 8046e64:	3720      	adds	r7, #32
 8046e66:	46bd      	mov	sp, r7
 8046e68:	bd80      	pop	{r7, pc}

08046e6a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8046e6a:	b580      	push	{r7, lr}
 8046e6c:	b086      	sub	sp, #24
 8046e6e:	af00      	add	r7, sp, #0
 8046e70:	60f8      	str	r0, [r7, #12]
 8046e72:	60b9      	str	r1, [r7, #8]
 8046e74:	607a      	str	r2, [r7, #4]
 8046e76:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8046e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e7a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8046e7c:	687b      	ldr	r3, [r7, #4]
 8046e7e:	009b      	lsls	r3, r3, #2
 8046e80:	461a      	mov	r2, r3
 8046e82:	21a5      	movs	r1, #165	@ 0xa5
 8046e84:	f001 fc16 	bl	80486b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8046e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046e8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8046e8c:	687b      	ldr	r3, [r7, #4]
 8046e8e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8046e92:	3b01      	subs	r3, #1
 8046e94:	009b      	lsls	r3, r3, #2
 8046e96:	4413      	add	r3, r2
 8046e98:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8046e9a:	693b      	ldr	r3, [r7, #16]
 8046e9c:	f023 0307 	bic.w	r3, r3, #7
 8046ea0:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8046ea2:	693b      	ldr	r3, [r7, #16]
 8046ea4:	f003 0307 	and.w	r3, r3, #7
 8046ea8:	2b00      	cmp	r3, #0
 8046eaa:	d003      	beq.n	8046eb4 <prvInitialiseNewTask+0x4a>
 8046eac:	f7ff f92c 	bl	8046108 <ulSetInterruptMask>
 8046eb0:	bf00      	nop
 8046eb2:	e7fd      	b.n	8046eb0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8046eb4:	68bb      	ldr	r3, [r7, #8]
 8046eb6:	2b00      	cmp	r3, #0
 8046eb8:	d01f      	beq.n	8046efa <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8046eba:	2300      	movs	r3, #0
 8046ebc:	617b      	str	r3, [r7, #20]
 8046ebe:	e012      	b.n	8046ee6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8046ec0:	68ba      	ldr	r2, [r7, #8]
 8046ec2:	697b      	ldr	r3, [r7, #20]
 8046ec4:	4413      	add	r3, r2
 8046ec6:	7819      	ldrb	r1, [r3, #0]
 8046ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046eca:	697b      	ldr	r3, [r7, #20]
 8046ecc:	4413      	add	r3, r2
 8046ece:	3334      	adds	r3, #52	@ 0x34
 8046ed0:	460a      	mov	r2, r1
 8046ed2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8046ed4:	68ba      	ldr	r2, [r7, #8]
 8046ed6:	697b      	ldr	r3, [r7, #20]
 8046ed8:	4413      	add	r3, r2
 8046eda:	781b      	ldrb	r3, [r3, #0]
 8046edc:	2b00      	cmp	r3, #0
 8046ede:	d006      	beq.n	8046eee <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8046ee0:	697b      	ldr	r3, [r7, #20]
 8046ee2:	3301      	adds	r3, #1
 8046ee4:	617b      	str	r3, [r7, #20]
 8046ee6:	697b      	ldr	r3, [r7, #20]
 8046ee8:	2b0f      	cmp	r3, #15
 8046eea:	d9e9      	bls.n	8046ec0 <prvInitialiseNewTask+0x56>
 8046eec:	e000      	b.n	8046ef0 <prvInitialiseNewTask+0x86>
			{
				break;
 8046eee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8046ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046ef2:	2200      	movs	r2, #0
 8046ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8046ef8:	e003      	b.n	8046f02 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8046efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046efc:	2200      	movs	r2, #0
 8046efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8046f02:	6a3b      	ldr	r3, [r7, #32]
 8046f04:	2b37      	cmp	r3, #55	@ 0x37
 8046f06:	d901      	bls.n	8046f0c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8046f08:	2337      	movs	r3, #55	@ 0x37
 8046f0a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8046f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f0e:	6a3a      	ldr	r2, [r7, #32]
 8046f10:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8046f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f14:	6a3a      	ldr	r2, [r7, #32]
 8046f16:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8046f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f1a:	2200      	movs	r2, #0
 8046f1c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8046f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f20:	3304      	adds	r3, #4
 8046f22:	4618      	mov	r0, r3
 8046f24:	f7fe fe9a 	bl	8045c5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8046f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f2a:	3318      	adds	r3, #24
 8046f2c:	4618      	mov	r0, r3
 8046f2e:	f7fe fe95 	bl	8045c5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8046f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046f38:	6a3b      	ldr	r3, [r7, #32]
 8046f3a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8046f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8046f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f46:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8046f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f4a:	2200      	movs	r2, #0
 8046f4c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8046f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f50:	2200      	movs	r2, #0
 8046f52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8046f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f58:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8046f5a:	683b      	ldr	r3, [r7, #0]
 8046f5c:	68fa      	ldr	r2, [r7, #12]
 8046f5e:	6938      	ldr	r0, [r7, #16]
 8046f60:	f7fe ffec 	bl	8045f3c <pxPortInitialiseStack>
 8046f64:	4602      	mov	r2, r0
 8046f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046f68:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8046f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046f6c:	2b00      	cmp	r3, #0
 8046f6e:	d002      	beq.n	8046f76 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8046f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046f72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046f74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8046f76:	bf00      	nop
 8046f78:	3718      	adds	r7, #24
 8046f7a:	46bd      	mov	sp, r7
 8046f7c:	bd80      	pop	{r7, pc}
	...

08046f80 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8046f80:	b580      	push	{r7, lr}
 8046f82:	b082      	sub	sp, #8
 8046f84:	af00      	add	r7, sp, #0
 8046f86:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8046f88:	f7fe ff4e 	bl	8045e28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8046f8c:	4b2a      	ldr	r3, [pc, #168]	@ (8047038 <prvAddNewTaskToReadyList+0xb8>)
 8046f8e:	681b      	ldr	r3, [r3, #0]
 8046f90:	3301      	adds	r3, #1
 8046f92:	4a29      	ldr	r2, [pc, #164]	@ (8047038 <prvAddNewTaskToReadyList+0xb8>)
 8046f94:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8046f96:	4b29      	ldr	r3, [pc, #164]	@ (804703c <prvAddNewTaskToReadyList+0xbc>)
 8046f98:	681b      	ldr	r3, [r3, #0]
 8046f9a:	2b00      	cmp	r3, #0
 8046f9c:	d109      	bne.n	8046fb2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8046f9e:	4a27      	ldr	r2, [pc, #156]	@ (804703c <prvAddNewTaskToReadyList+0xbc>)
 8046fa0:	687b      	ldr	r3, [r7, #4]
 8046fa2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8046fa4:	4b24      	ldr	r3, [pc, #144]	@ (8047038 <prvAddNewTaskToReadyList+0xb8>)
 8046fa6:	681b      	ldr	r3, [r3, #0]
 8046fa8:	2b01      	cmp	r3, #1
 8046faa:	d110      	bne.n	8046fce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8046fac:	f000 fbe2 	bl	8047774 <prvInitialiseTaskLists>
 8046fb0:	e00d      	b.n	8046fce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8046fb2:	4b23      	ldr	r3, [pc, #140]	@ (8047040 <prvAddNewTaskToReadyList+0xc0>)
 8046fb4:	681b      	ldr	r3, [r3, #0]
 8046fb6:	2b00      	cmp	r3, #0
 8046fb8:	d109      	bne.n	8046fce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8046fba:	4b20      	ldr	r3, [pc, #128]	@ (804703c <prvAddNewTaskToReadyList+0xbc>)
 8046fbc:	681b      	ldr	r3, [r3, #0]
 8046fbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046fc0:	687b      	ldr	r3, [r7, #4]
 8046fc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046fc4:	429a      	cmp	r2, r3
 8046fc6:	d802      	bhi.n	8046fce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8046fc8:	4a1c      	ldr	r2, [pc, #112]	@ (804703c <prvAddNewTaskToReadyList+0xbc>)
 8046fca:	687b      	ldr	r3, [r7, #4]
 8046fcc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8046fce:	4b1d      	ldr	r3, [pc, #116]	@ (8047044 <prvAddNewTaskToReadyList+0xc4>)
 8046fd0:	681b      	ldr	r3, [r3, #0]
 8046fd2:	3301      	adds	r3, #1
 8046fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8047044 <prvAddNewTaskToReadyList+0xc4>)
 8046fd6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8046fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8047044 <prvAddNewTaskToReadyList+0xc4>)
 8046fda:	681a      	ldr	r2, [r3, #0]
 8046fdc:	687b      	ldr	r3, [r7, #4]
 8046fde:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8046fe0:	687b      	ldr	r3, [r7, #4]
 8046fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046fe4:	4b18      	ldr	r3, [pc, #96]	@ (8047048 <prvAddNewTaskToReadyList+0xc8>)
 8046fe6:	681b      	ldr	r3, [r3, #0]
 8046fe8:	429a      	cmp	r2, r3
 8046fea:	d903      	bls.n	8046ff4 <prvAddNewTaskToReadyList+0x74>
 8046fec:	687b      	ldr	r3, [r7, #4]
 8046fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046ff0:	4a15      	ldr	r2, [pc, #84]	@ (8047048 <prvAddNewTaskToReadyList+0xc8>)
 8046ff2:	6013      	str	r3, [r2, #0]
 8046ff4:	687b      	ldr	r3, [r7, #4]
 8046ff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046ff8:	4613      	mov	r3, r2
 8046ffa:	009b      	lsls	r3, r3, #2
 8046ffc:	4413      	add	r3, r2
 8046ffe:	009b      	lsls	r3, r3, #2
 8047000:	4a12      	ldr	r2, [pc, #72]	@ (804704c <prvAddNewTaskToReadyList+0xcc>)
 8047002:	441a      	add	r2, r3
 8047004:	687b      	ldr	r3, [r7, #4]
 8047006:	3304      	adds	r3, #4
 8047008:	4619      	mov	r1, r3
 804700a:	4610      	mov	r0, r2
 804700c:	f7fe fe33 	bl	8045c76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8047010:	f7fe ff1c 	bl	8045e4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8047014:	4b0a      	ldr	r3, [pc, #40]	@ (8047040 <prvAddNewTaskToReadyList+0xc0>)
 8047016:	681b      	ldr	r3, [r3, #0]
 8047018:	2b00      	cmp	r3, #0
 804701a:	d008      	beq.n	804702e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 804701c:	4b07      	ldr	r3, [pc, #28]	@ (804703c <prvAddNewTaskToReadyList+0xbc>)
 804701e:	681b      	ldr	r3, [r3, #0]
 8047020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047022:	687b      	ldr	r3, [r7, #4]
 8047024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047026:	429a      	cmp	r2, r3
 8047028:	d201      	bcs.n	804702e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 804702a:	f7fe feeb 	bl	8045e04 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804702e:	bf00      	nop
 8047030:	3708      	adds	r7, #8
 8047032:	46bd      	mov	sp, r7
 8047034:	bd80      	pop	{r7, pc}
 8047036:	bf00      	nop
 8047038:	2001b7ec 	.word	0x2001b7ec
 804703c:	2001b318 	.word	0x2001b318
 8047040:	2001b7f8 	.word	0x2001b7f8
 8047044:	2001b808 	.word	0x2001b808
 8047048:	2001b7f4 	.word	0x2001b7f4
 804704c:	2001b31c 	.word	0x2001b31c

08047050 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8047050:	b580      	push	{r7, lr}
 8047052:	b084      	sub	sp, #16
 8047054:	af00      	add	r7, sp, #0
 8047056:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8047058:	2300      	movs	r3, #0
 804705a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 804705c:	687b      	ldr	r3, [r7, #4]
 804705e:	2b00      	cmp	r3, #0
 8047060:	d010      	beq.n	8047084 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8047062:	4b0d      	ldr	r3, [pc, #52]	@ (8047098 <vTaskDelay+0x48>)
 8047064:	681b      	ldr	r3, [r3, #0]
 8047066:	2b00      	cmp	r3, #0
 8047068:	d003      	beq.n	8047072 <vTaskDelay+0x22>
 804706a:	f7ff f84d 	bl	8046108 <ulSetInterruptMask>
 804706e:	bf00      	nop
 8047070:	e7fd      	b.n	804706e <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8047072:	f000 f86b 	bl	804714c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8047076:	2100      	movs	r1, #0
 8047078:	6878      	ldr	r0, [r7, #4]
 804707a:	f000 fda3 	bl	8047bc4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 804707e:	f000 f873 	bl	8047168 <xTaskResumeAll>
 8047082:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8047084:	68fb      	ldr	r3, [r7, #12]
 8047086:	2b00      	cmp	r3, #0
 8047088:	d101      	bne.n	804708e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 804708a:	f7fe febb 	bl	8045e04 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 804708e:	bf00      	nop
 8047090:	3710      	adds	r7, #16
 8047092:	46bd      	mov	sp, r7
 8047094:	bd80      	pop	{r7, pc}
 8047096:	bf00      	nop
 8047098:	2001b814 	.word	0x2001b814

0804709c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 804709c:	b580      	push	{r7, lr}
 804709e:	b088      	sub	sp, #32
 80470a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80470a2:	2300      	movs	r3, #0
 80470a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80470a6:	2300      	movs	r3, #0
 80470a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80470aa:	463a      	mov	r2, r7
 80470ac:	1d39      	adds	r1, r7, #4
 80470ae:	f107 0308 	add.w	r3, r7, #8
 80470b2:	4618      	mov	r0, r3
 80470b4:	f7fe fbb8 	bl	8045828 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80470b8:	6839      	ldr	r1, [r7, #0]
 80470ba:	687b      	ldr	r3, [r7, #4]
 80470bc:	68ba      	ldr	r2, [r7, #8]
 80470be:	9202      	str	r2, [sp, #8]
 80470c0:	9301      	str	r3, [sp, #4]
 80470c2:	2300      	movs	r3, #0
 80470c4:	9300      	str	r3, [sp, #0]
 80470c6:	2300      	movs	r3, #0
 80470c8:	460a      	mov	r2, r1
 80470ca:	491a      	ldr	r1, [pc, #104]	@ (8047134 <vTaskStartScheduler+0x98>)
 80470cc:	481a      	ldr	r0, [pc, #104]	@ (8047138 <vTaskStartScheduler+0x9c>)
 80470ce:	f7ff fe3f 	bl	8046d50 <xTaskCreateStatic>
 80470d2:	4603      	mov	r3, r0
 80470d4:	4a19      	ldr	r2, [pc, #100]	@ (804713c <vTaskStartScheduler+0xa0>)
 80470d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80470d8:	4b18      	ldr	r3, [pc, #96]	@ (804713c <vTaskStartScheduler+0xa0>)
 80470da:	681b      	ldr	r3, [r3, #0]
 80470dc:	2b00      	cmp	r3, #0
 80470de:	d002      	beq.n	80470e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80470e0:	2301      	movs	r3, #1
 80470e2:	60fb      	str	r3, [r7, #12]
 80470e4:	e001      	b.n	80470ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80470e6:	2300      	movs	r3, #0
 80470e8:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80470ea:	68fb      	ldr	r3, [r7, #12]
 80470ec:	2b01      	cmp	r3, #1
 80470ee:	d102      	bne.n	80470f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80470f0:	f000 fdbc 	bl	8047c6c <xTimerCreateTimerTask>
 80470f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80470f6:	68fb      	ldr	r3, [r7, #12]
 80470f8:	2b01      	cmp	r3, #1
 80470fa:	d10e      	bne.n	804711a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80470fc:	f7ff f804 	bl	8046108 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8047100:	4b0f      	ldr	r3, [pc, #60]	@ (8047140 <vTaskStartScheduler+0xa4>)
 8047102:	f04f 32ff 	mov.w	r2, #4294967295
 8047106:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8047108:	4b0e      	ldr	r3, [pc, #56]	@ (8047144 <vTaskStartScheduler+0xa8>)
 804710a:	2201      	movs	r2, #1
 804710c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 804710e:	4b0e      	ldr	r3, [pc, #56]	@ (8047148 <vTaskStartScheduler+0xac>)
 8047110:	2200      	movs	r2, #0
 8047112:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8047114:	f7fe ffa2 	bl	804605c <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8047118:	e007      	b.n	804712a <vTaskStartScheduler+0x8e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 804711a:	68fb      	ldr	r3, [r7, #12]
 804711c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047120:	d103      	bne.n	804712a <vTaskStartScheduler+0x8e>
 8047122:	f7fe fff1 	bl	8046108 <ulSetInterruptMask>
 8047126:	bf00      	nop
 8047128:	e7fd      	b.n	8047126 <vTaskStartScheduler+0x8a>
}
 804712a:	bf00      	nop
 804712c:	3710      	adds	r7, #16
 804712e:	46bd      	mov	sp, r7
 8047130:	bd80      	pop	{r7, pc}
 8047132:	bf00      	nop
 8047134:	0804991c 	.word	0x0804991c
 8047138:	0804774d 	.word	0x0804774d
 804713c:	2001b810 	.word	0x2001b810
 8047140:	2001b80c 	.word	0x2001b80c
 8047144:	2001b7f8 	.word	0x2001b7f8
 8047148:	2001b7f0 	.word	0x2001b7f0

0804714c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 804714c:	b480      	push	{r7}
 804714e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8047150:	4b04      	ldr	r3, [pc, #16]	@ (8047164 <vTaskSuspendAll+0x18>)
 8047152:	681b      	ldr	r3, [r3, #0]
 8047154:	3301      	adds	r3, #1
 8047156:	4a03      	ldr	r2, [pc, #12]	@ (8047164 <vTaskSuspendAll+0x18>)
 8047158:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 804715a:	bf00      	nop
 804715c:	46bd      	mov	sp, r7
 804715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047162:	4770      	bx	lr
 8047164:	2001b814 	.word	0x2001b814

08047168 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8047168:	b580      	push	{r7, lr}
 804716a:	b084      	sub	sp, #16
 804716c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 804716e:	2300      	movs	r3, #0
 8047170:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8047172:	2300      	movs	r3, #0
 8047174:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8047176:	4b3b      	ldr	r3, [pc, #236]	@ (8047264 <xTaskResumeAll+0xfc>)
 8047178:	681b      	ldr	r3, [r3, #0]
 804717a:	2b00      	cmp	r3, #0
 804717c:	d103      	bne.n	8047186 <xTaskResumeAll+0x1e>
 804717e:	f7fe ffc3 	bl	8046108 <ulSetInterruptMask>
 8047182:	bf00      	nop
 8047184:	e7fd      	b.n	8047182 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8047186:	f7fe fe4f 	bl	8045e28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 804718a:	4b36      	ldr	r3, [pc, #216]	@ (8047264 <xTaskResumeAll+0xfc>)
 804718c:	681b      	ldr	r3, [r3, #0]
 804718e:	3b01      	subs	r3, #1
 8047190:	4a34      	ldr	r2, [pc, #208]	@ (8047264 <xTaskResumeAll+0xfc>)
 8047192:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8047194:	4b33      	ldr	r3, [pc, #204]	@ (8047264 <xTaskResumeAll+0xfc>)
 8047196:	681b      	ldr	r3, [r3, #0]
 8047198:	2b00      	cmp	r3, #0
 804719a:	d15c      	bne.n	8047256 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 804719c:	4b32      	ldr	r3, [pc, #200]	@ (8047268 <xTaskResumeAll+0x100>)
 804719e:	681b      	ldr	r3, [r3, #0]
 80471a0:	2b00      	cmp	r3, #0
 80471a2:	d058      	beq.n	8047256 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80471a4:	e02f      	b.n	8047206 <xTaskResumeAll+0x9e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80471a6:	4b31      	ldr	r3, [pc, #196]	@ (804726c <xTaskResumeAll+0x104>)
 80471a8:	68db      	ldr	r3, [r3, #12]
 80471aa:	68db      	ldr	r3, [r3, #12]
 80471ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80471ae:	68fb      	ldr	r3, [r7, #12]
 80471b0:	3318      	adds	r3, #24
 80471b2:	4618      	mov	r0, r3
 80471b4:	f7fe fdbc 	bl	8045d30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80471b8:	68fb      	ldr	r3, [r7, #12]
 80471ba:	3304      	adds	r3, #4
 80471bc:	4618      	mov	r0, r3
 80471be:	f7fe fdb7 	bl	8045d30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80471c2:	68fb      	ldr	r3, [r7, #12]
 80471c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80471c6:	4b2a      	ldr	r3, [pc, #168]	@ (8047270 <xTaskResumeAll+0x108>)
 80471c8:	681b      	ldr	r3, [r3, #0]
 80471ca:	429a      	cmp	r2, r3
 80471cc:	d903      	bls.n	80471d6 <xTaskResumeAll+0x6e>
 80471ce:	68fb      	ldr	r3, [r7, #12]
 80471d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80471d2:	4a27      	ldr	r2, [pc, #156]	@ (8047270 <xTaskResumeAll+0x108>)
 80471d4:	6013      	str	r3, [r2, #0]
 80471d6:	68fb      	ldr	r3, [r7, #12]
 80471d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80471da:	4613      	mov	r3, r2
 80471dc:	009b      	lsls	r3, r3, #2
 80471de:	4413      	add	r3, r2
 80471e0:	009b      	lsls	r3, r3, #2
 80471e2:	4a24      	ldr	r2, [pc, #144]	@ (8047274 <xTaskResumeAll+0x10c>)
 80471e4:	441a      	add	r2, r3
 80471e6:	68fb      	ldr	r3, [r7, #12]
 80471e8:	3304      	adds	r3, #4
 80471ea:	4619      	mov	r1, r3
 80471ec:	4610      	mov	r0, r2
 80471ee:	f7fe fd42 	bl	8045c76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80471f2:	68fb      	ldr	r3, [r7, #12]
 80471f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80471f6:	4b20      	ldr	r3, [pc, #128]	@ (8047278 <xTaskResumeAll+0x110>)
 80471f8:	681b      	ldr	r3, [r3, #0]
 80471fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80471fc:	429a      	cmp	r2, r3
 80471fe:	d302      	bcc.n	8047206 <xTaskResumeAll+0x9e>
					{
						xYieldPending = pdTRUE;
 8047200:	4b1e      	ldr	r3, [pc, #120]	@ (804727c <xTaskResumeAll+0x114>)
 8047202:	2201      	movs	r2, #1
 8047204:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8047206:	4b19      	ldr	r3, [pc, #100]	@ (804726c <xTaskResumeAll+0x104>)
 8047208:	681b      	ldr	r3, [r3, #0]
 804720a:	2b00      	cmp	r3, #0
 804720c:	d1cb      	bne.n	80471a6 <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 804720e:	68fb      	ldr	r3, [r7, #12]
 8047210:	2b00      	cmp	r3, #0
 8047212:	d001      	beq.n	8047218 <xTaskResumeAll+0xb0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8047214:	f000 fb48 	bl	80478a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8047218:	4b19      	ldr	r3, [pc, #100]	@ (8047280 <xTaskResumeAll+0x118>)
 804721a:	681b      	ldr	r3, [r3, #0]
 804721c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 804721e:	687b      	ldr	r3, [r7, #4]
 8047220:	2b00      	cmp	r3, #0
 8047222:	d010      	beq.n	8047246 <xTaskResumeAll+0xde>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8047224:	f000 f850 	bl	80472c8 <xTaskIncrementTick>
 8047228:	4603      	mov	r3, r0
 804722a:	2b00      	cmp	r3, #0
 804722c:	d002      	beq.n	8047234 <xTaskResumeAll+0xcc>
							{
								xYieldPending = pdTRUE;
 804722e:	4b13      	ldr	r3, [pc, #76]	@ (804727c <xTaskResumeAll+0x114>)
 8047230:	2201      	movs	r2, #1
 8047232:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8047234:	687b      	ldr	r3, [r7, #4]
 8047236:	3b01      	subs	r3, #1
 8047238:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 804723a:	687b      	ldr	r3, [r7, #4]
 804723c:	2b00      	cmp	r3, #0
 804723e:	d1f1      	bne.n	8047224 <xTaskResumeAll+0xbc>

						xPendedTicks = 0;
 8047240:	4b0f      	ldr	r3, [pc, #60]	@ (8047280 <xTaskResumeAll+0x118>)
 8047242:	2200      	movs	r2, #0
 8047244:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8047246:	4b0d      	ldr	r3, [pc, #52]	@ (804727c <xTaskResumeAll+0x114>)
 8047248:	681b      	ldr	r3, [r3, #0]
 804724a:	2b00      	cmp	r3, #0
 804724c:	d003      	beq.n	8047256 <xTaskResumeAll+0xee>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 804724e:	2301      	movs	r3, #1
 8047250:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8047252:	f7fe fdd7 	bl	8045e04 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8047256:	f7fe fdf9 	bl	8045e4c <vPortExitCritical>

	return xAlreadyYielded;
 804725a:	68bb      	ldr	r3, [r7, #8]
}
 804725c:	4618      	mov	r0, r3
 804725e:	3710      	adds	r7, #16
 8047260:	46bd      	mov	sp, r7
 8047262:	bd80      	pop	{r7, pc}
 8047264:	2001b814 	.word	0x2001b814
 8047268:	2001b7ec 	.word	0x2001b7ec
 804726c:	2001b7ac 	.word	0x2001b7ac
 8047270:	2001b7f4 	.word	0x2001b7f4
 8047274:	2001b31c 	.word	0x2001b31c
 8047278:	2001b318 	.word	0x2001b318
 804727c:	2001b800 	.word	0x2001b800
 8047280:	2001b7fc 	.word	0x2001b7fc

08047284 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8047284:	b480      	push	{r7}
 8047286:	b083      	sub	sp, #12
 8047288:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 804728a:	4b05      	ldr	r3, [pc, #20]	@ (80472a0 <xTaskGetTickCount+0x1c>)
 804728c:	681b      	ldr	r3, [r3, #0]
 804728e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8047290:	687b      	ldr	r3, [r7, #4]
}
 8047292:	4618      	mov	r0, r3
 8047294:	370c      	adds	r7, #12
 8047296:	46bd      	mov	sp, r7
 8047298:	f85d 7b04 	ldr.w	r7, [sp], #4
 804729c:	4770      	bx	lr
 804729e:	bf00      	nop
 80472a0:	2001b7f0 	.word	0x2001b7f0

080472a4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80472a4:	b480      	push	{r7}
 80472a6:	b083      	sub	sp, #12
 80472a8:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80472aa:	2300      	movs	r3, #0
 80472ac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80472ae:	4b05      	ldr	r3, [pc, #20]	@ (80472c4 <xTaskGetTickCountFromISR+0x20>)
 80472b0:	681b      	ldr	r3, [r3, #0]
 80472b2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80472b4:	683b      	ldr	r3, [r7, #0]
}
 80472b6:	4618      	mov	r0, r3
 80472b8:	370c      	adds	r7, #12
 80472ba:	46bd      	mov	sp, r7
 80472bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80472c0:	4770      	bx	lr
 80472c2:	bf00      	nop
 80472c4:	2001b7f0 	.word	0x2001b7f0

080472c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80472c8:	b580      	push	{r7, lr}
 80472ca:	b086      	sub	sp, #24
 80472cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80472ce:	2300      	movs	r3, #0
 80472d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80472d2:	4b4b      	ldr	r3, [pc, #300]	@ (8047400 <xTaskIncrementTick+0x138>)
 80472d4:	681b      	ldr	r3, [r3, #0]
 80472d6:	2b00      	cmp	r3, #0
 80472d8:	f040 8088 	bne.w	80473ec <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80472dc:	4b49      	ldr	r3, [pc, #292]	@ (8047404 <xTaskIncrementTick+0x13c>)
 80472de:	681b      	ldr	r3, [r3, #0]
 80472e0:	3301      	adds	r3, #1
 80472e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80472e4:	4a47      	ldr	r2, [pc, #284]	@ (8047404 <xTaskIncrementTick+0x13c>)
 80472e6:	693b      	ldr	r3, [r7, #16]
 80472e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80472ea:	693b      	ldr	r3, [r7, #16]
 80472ec:	2b00      	cmp	r3, #0
 80472ee:	d119      	bne.n	8047324 <xTaskIncrementTick+0x5c>
		{
			taskSWITCH_DELAYED_LISTS();
 80472f0:	4b45      	ldr	r3, [pc, #276]	@ (8047408 <xTaskIncrementTick+0x140>)
 80472f2:	681b      	ldr	r3, [r3, #0]
 80472f4:	681b      	ldr	r3, [r3, #0]
 80472f6:	2b00      	cmp	r3, #0
 80472f8:	d003      	beq.n	8047302 <xTaskIncrementTick+0x3a>
 80472fa:	f7fe ff05 	bl	8046108 <ulSetInterruptMask>
 80472fe:	bf00      	nop
 8047300:	e7fd      	b.n	80472fe <xTaskIncrementTick+0x36>
 8047302:	4b41      	ldr	r3, [pc, #260]	@ (8047408 <xTaskIncrementTick+0x140>)
 8047304:	681b      	ldr	r3, [r3, #0]
 8047306:	60fb      	str	r3, [r7, #12]
 8047308:	4b40      	ldr	r3, [pc, #256]	@ (804740c <xTaskIncrementTick+0x144>)
 804730a:	681b      	ldr	r3, [r3, #0]
 804730c:	4a3e      	ldr	r2, [pc, #248]	@ (8047408 <xTaskIncrementTick+0x140>)
 804730e:	6013      	str	r3, [r2, #0]
 8047310:	4a3e      	ldr	r2, [pc, #248]	@ (804740c <xTaskIncrementTick+0x144>)
 8047312:	68fb      	ldr	r3, [r7, #12]
 8047314:	6013      	str	r3, [r2, #0]
 8047316:	4b3e      	ldr	r3, [pc, #248]	@ (8047410 <xTaskIncrementTick+0x148>)
 8047318:	681b      	ldr	r3, [r3, #0]
 804731a:	3301      	adds	r3, #1
 804731c:	4a3c      	ldr	r2, [pc, #240]	@ (8047410 <xTaskIncrementTick+0x148>)
 804731e:	6013      	str	r3, [r2, #0]
 8047320:	f000 fac2 	bl	80478a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8047324:	4b3b      	ldr	r3, [pc, #236]	@ (8047414 <xTaskIncrementTick+0x14c>)
 8047326:	681b      	ldr	r3, [r3, #0]
 8047328:	693a      	ldr	r2, [r7, #16]
 804732a:	429a      	cmp	r2, r3
 804732c:	d349      	bcc.n	80473c2 <xTaskIncrementTick+0xfa>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 804732e:	4b36      	ldr	r3, [pc, #216]	@ (8047408 <xTaskIncrementTick+0x140>)
 8047330:	681b      	ldr	r3, [r3, #0]
 8047332:	681b      	ldr	r3, [r3, #0]
 8047334:	2b00      	cmp	r3, #0
 8047336:	d104      	bne.n	8047342 <xTaskIncrementTick+0x7a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047338:	4b36      	ldr	r3, [pc, #216]	@ (8047414 <xTaskIncrementTick+0x14c>)
 804733a:	f04f 32ff 	mov.w	r2, #4294967295
 804733e:	601a      	str	r2, [r3, #0]
					break;
 8047340:	e03f      	b.n	80473c2 <xTaskIncrementTick+0xfa>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047342:	4b31      	ldr	r3, [pc, #196]	@ (8047408 <xTaskIncrementTick+0x140>)
 8047344:	681b      	ldr	r3, [r3, #0]
 8047346:	68db      	ldr	r3, [r3, #12]
 8047348:	68db      	ldr	r3, [r3, #12]
 804734a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 804734c:	68bb      	ldr	r3, [r7, #8]
 804734e:	685b      	ldr	r3, [r3, #4]
 8047350:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8047352:	693a      	ldr	r2, [r7, #16]
 8047354:	687b      	ldr	r3, [r7, #4]
 8047356:	429a      	cmp	r2, r3
 8047358:	d203      	bcs.n	8047362 <xTaskIncrementTick+0x9a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 804735a:	4a2e      	ldr	r2, [pc, #184]	@ (8047414 <xTaskIncrementTick+0x14c>)
 804735c:	687b      	ldr	r3, [r7, #4]
 804735e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8047360:	e02f      	b.n	80473c2 <xTaskIncrementTick+0xfa>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8047362:	68bb      	ldr	r3, [r7, #8]
 8047364:	3304      	adds	r3, #4
 8047366:	4618      	mov	r0, r3
 8047368:	f7fe fce2 	bl	8045d30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 804736c:	68bb      	ldr	r3, [r7, #8]
 804736e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8047370:	2b00      	cmp	r3, #0
 8047372:	d004      	beq.n	804737e <xTaskIncrementTick+0xb6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8047374:	68bb      	ldr	r3, [r7, #8]
 8047376:	3318      	adds	r3, #24
 8047378:	4618      	mov	r0, r3
 804737a:	f7fe fcd9 	bl	8045d30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 804737e:	68bb      	ldr	r3, [r7, #8]
 8047380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047382:	4b25      	ldr	r3, [pc, #148]	@ (8047418 <xTaskIncrementTick+0x150>)
 8047384:	681b      	ldr	r3, [r3, #0]
 8047386:	429a      	cmp	r2, r3
 8047388:	d903      	bls.n	8047392 <xTaskIncrementTick+0xca>
 804738a:	68bb      	ldr	r3, [r7, #8]
 804738c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804738e:	4a22      	ldr	r2, [pc, #136]	@ (8047418 <xTaskIncrementTick+0x150>)
 8047390:	6013      	str	r3, [r2, #0]
 8047392:	68bb      	ldr	r3, [r7, #8]
 8047394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047396:	4613      	mov	r3, r2
 8047398:	009b      	lsls	r3, r3, #2
 804739a:	4413      	add	r3, r2
 804739c:	009b      	lsls	r3, r3, #2
 804739e:	4a1f      	ldr	r2, [pc, #124]	@ (804741c <xTaskIncrementTick+0x154>)
 80473a0:	441a      	add	r2, r3
 80473a2:	68bb      	ldr	r3, [r7, #8]
 80473a4:	3304      	adds	r3, #4
 80473a6:	4619      	mov	r1, r3
 80473a8:	4610      	mov	r0, r2
 80473aa:	f7fe fc64 	bl	8045c76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80473ae:	68bb      	ldr	r3, [r7, #8]
 80473b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80473b2:	4b1b      	ldr	r3, [pc, #108]	@ (8047420 <xTaskIncrementTick+0x158>)
 80473b4:	681b      	ldr	r3, [r3, #0]
 80473b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80473b8:	429a      	cmp	r2, r3
 80473ba:	d3b8      	bcc.n	804732e <xTaskIncrementTick+0x66>
						{
							xSwitchRequired = pdTRUE;
 80473bc:	2301      	movs	r3, #1
 80473be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80473c0:	e7b5      	b.n	804732e <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80473c2:	4b17      	ldr	r3, [pc, #92]	@ (8047420 <xTaskIncrementTick+0x158>)
 80473c4:	681b      	ldr	r3, [r3, #0]
 80473c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80473c8:	4914      	ldr	r1, [pc, #80]	@ (804741c <xTaskIncrementTick+0x154>)
 80473ca:	4613      	mov	r3, r2
 80473cc:	009b      	lsls	r3, r3, #2
 80473ce:	4413      	add	r3, r2
 80473d0:	009b      	lsls	r3, r3, #2
 80473d2:	440b      	add	r3, r1
 80473d4:	681b      	ldr	r3, [r3, #0]
 80473d6:	2b01      	cmp	r3, #1
 80473d8:	d901      	bls.n	80473de <xTaskIncrementTick+0x116>
			{
				xSwitchRequired = pdTRUE;
 80473da:	2301      	movs	r3, #1
 80473dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80473de:	4b11      	ldr	r3, [pc, #68]	@ (8047424 <xTaskIncrementTick+0x15c>)
 80473e0:	681b      	ldr	r3, [r3, #0]
 80473e2:	2b00      	cmp	r3, #0
 80473e4:	d007      	beq.n	80473f6 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80473e6:	2301      	movs	r3, #1
 80473e8:	617b      	str	r3, [r7, #20]
 80473ea:	e004      	b.n	80473f6 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80473ec:	4b0e      	ldr	r3, [pc, #56]	@ (8047428 <xTaskIncrementTick+0x160>)
 80473ee:	681b      	ldr	r3, [r3, #0]
 80473f0:	3301      	adds	r3, #1
 80473f2:	4a0d      	ldr	r2, [pc, #52]	@ (8047428 <xTaskIncrementTick+0x160>)
 80473f4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80473f6:	697b      	ldr	r3, [r7, #20]
}
 80473f8:	4618      	mov	r0, r3
 80473fa:	3718      	adds	r7, #24
 80473fc:	46bd      	mov	sp, r7
 80473fe:	bd80      	pop	{r7, pc}
 8047400:	2001b814 	.word	0x2001b814
 8047404:	2001b7f0 	.word	0x2001b7f0
 8047408:	2001b7a4 	.word	0x2001b7a4
 804740c:	2001b7a8 	.word	0x2001b7a8
 8047410:	2001b804 	.word	0x2001b804
 8047414:	2001b80c 	.word	0x2001b80c
 8047418:	2001b7f4 	.word	0x2001b7f4
 804741c:	2001b31c 	.word	0x2001b31c
 8047420:	2001b318 	.word	0x2001b318
 8047424:	2001b800 	.word	0x2001b800
 8047428:	2001b7fc 	.word	0x2001b7fc

0804742c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 804742c:	b580      	push	{r7, lr}
 804742e:	b084      	sub	sp, #16
 8047430:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8047432:	4b37      	ldr	r3, [pc, #220]	@ (8047510 <vTaskSwitchContext+0xe4>)
 8047434:	681b      	ldr	r3, [r3, #0]
 8047436:	2b00      	cmp	r3, #0
 8047438:	d003      	beq.n	8047442 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 804743a:	4b36      	ldr	r3, [pc, #216]	@ (8047514 <vTaskSwitchContext+0xe8>)
 804743c:	2201      	movs	r2, #1
 804743e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8047440:	e061      	b.n	8047506 <vTaskSwitchContext+0xda>
		xYieldPending = pdFALSE;
 8047442:	4b34      	ldr	r3, [pc, #208]	@ (8047514 <vTaskSwitchContext+0xe8>)
 8047444:	2200      	movs	r2, #0
 8047446:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8047448:	4b33      	ldr	r3, [pc, #204]	@ (8047518 <vTaskSwitchContext+0xec>)
 804744a:	681b      	ldr	r3, [r3, #0]
 804744c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804744e:	60bb      	str	r3, [r7, #8]
 8047450:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8047454:	607b      	str	r3, [r7, #4]
 8047456:	68bb      	ldr	r3, [r7, #8]
 8047458:	681b      	ldr	r3, [r3, #0]
 804745a:	687a      	ldr	r2, [r7, #4]
 804745c:	429a      	cmp	r2, r3
 804745e:	d111      	bne.n	8047484 <vTaskSwitchContext+0x58>
 8047460:	68bb      	ldr	r3, [r7, #8]
 8047462:	3304      	adds	r3, #4
 8047464:	681b      	ldr	r3, [r3, #0]
 8047466:	687a      	ldr	r2, [r7, #4]
 8047468:	429a      	cmp	r2, r3
 804746a:	d10b      	bne.n	8047484 <vTaskSwitchContext+0x58>
 804746c:	68bb      	ldr	r3, [r7, #8]
 804746e:	3308      	adds	r3, #8
 8047470:	681b      	ldr	r3, [r3, #0]
 8047472:	687a      	ldr	r2, [r7, #4]
 8047474:	429a      	cmp	r2, r3
 8047476:	d105      	bne.n	8047484 <vTaskSwitchContext+0x58>
 8047478:	68bb      	ldr	r3, [r7, #8]
 804747a:	330c      	adds	r3, #12
 804747c:	681b      	ldr	r3, [r3, #0]
 804747e:	687a      	ldr	r2, [r7, #4]
 8047480:	429a      	cmp	r2, r3
 8047482:	d008      	beq.n	8047496 <vTaskSwitchContext+0x6a>
 8047484:	4b24      	ldr	r3, [pc, #144]	@ (8047518 <vTaskSwitchContext+0xec>)
 8047486:	681a      	ldr	r2, [r3, #0]
 8047488:	4b23      	ldr	r3, [pc, #140]	@ (8047518 <vTaskSwitchContext+0xec>)
 804748a:	681b      	ldr	r3, [r3, #0]
 804748c:	3334      	adds	r3, #52	@ 0x34
 804748e:	4619      	mov	r1, r3
 8047490:	4610      	mov	r0, r2
 8047492:	f7f9 f8bc 	bl	804060e <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047496:	4b21      	ldr	r3, [pc, #132]	@ (804751c <vTaskSwitchContext+0xf0>)
 8047498:	681b      	ldr	r3, [r3, #0]
 804749a:	60fb      	str	r3, [r7, #12]
 804749c:	e009      	b.n	80474b2 <vTaskSwitchContext+0x86>
 804749e:	68fb      	ldr	r3, [r7, #12]
 80474a0:	2b00      	cmp	r3, #0
 80474a2:	d103      	bne.n	80474ac <vTaskSwitchContext+0x80>
 80474a4:	f7fe fe30 	bl	8046108 <ulSetInterruptMask>
 80474a8:	bf00      	nop
 80474aa:	e7fd      	b.n	80474a8 <vTaskSwitchContext+0x7c>
 80474ac:	68fb      	ldr	r3, [r7, #12]
 80474ae:	3b01      	subs	r3, #1
 80474b0:	60fb      	str	r3, [r7, #12]
 80474b2:	491b      	ldr	r1, [pc, #108]	@ (8047520 <vTaskSwitchContext+0xf4>)
 80474b4:	68fa      	ldr	r2, [r7, #12]
 80474b6:	4613      	mov	r3, r2
 80474b8:	009b      	lsls	r3, r3, #2
 80474ba:	4413      	add	r3, r2
 80474bc:	009b      	lsls	r3, r3, #2
 80474be:	440b      	add	r3, r1
 80474c0:	681b      	ldr	r3, [r3, #0]
 80474c2:	2b00      	cmp	r3, #0
 80474c4:	d0eb      	beq.n	804749e <vTaskSwitchContext+0x72>
 80474c6:	68fa      	ldr	r2, [r7, #12]
 80474c8:	4613      	mov	r3, r2
 80474ca:	009b      	lsls	r3, r3, #2
 80474cc:	4413      	add	r3, r2
 80474ce:	009b      	lsls	r3, r3, #2
 80474d0:	4a13      	ldr	r2, [pc, #76]	@ (8047520 <vTaskSwitchContext+0xf4>)
 80474d2:	4413      	add	r3, r2
 80474d4:	603b      	str	r3, [r7, #0]
 80474d6:	683b      	ldr	r3, [r7, #0]
 80474d8:	685b      	ldr	r3, [r3, #4]
 80474da:	685a      	ldr	r2, [r3, #4]
 80474dc:	683b      	ldr	r3, [r7, #0]
 80474de:	605a      	str	r2, [r3, #4]
 80474e0:	683b      	ldr	r3, [r7, #0]
 80474e2:	685a      	ldr	r2, [r3, #4]
 80474e4:	683b      	ldr	r3, [r7, #0]
 80474e6:	3308      	adds	r3, #8
 80474e8:	429a      	cmp	r2, r3
 80474ea:	d104      	bne.n	80474f6 <vTaskSwitchContext+0xca>
 80474ec:	683b      	ldr	r3, [r7, #0]
 80474ee:	685b      	ldr	r3, [r3, #4]
 80474f0:	685a      	ldr	r2, [r3, #4]
 80474f2:	683b      	ldr	r3, [r7, #0]
 80474f4:	605a      	str	r2, [r3, #4]
 80474f6:	683b      	ldr	r3, [r7, #0]
 80474f8:	685b      	ldr	r3, [r3, #4]
 80474fa:	68db      	ldr	r3, [r3, #12]
 80474fc:	4a06      	ldr	r2, [pc, #24]	@ (8047518 <vTaskSwitchContext+0xec>)
 80474fe:	6013      	str	r3, [r2, #0]
 8047500:	4a06      	ldr	r2, [pc, #24]	@ (804751c <vTaskSwitchContext+0xf0>)
 8047502:	68fb      	ldr	r3, [r7, #12]
 8047504:	6013      	str	r3, [r2, #0]
}
 8047506:	bf00      	nop
 8047508:	3710      	adds	r7, #16
 804750a:	46bd      	mov	sp, r7
 804750c:	bd80      	pop	{r7, pc}
 804750e:	bf00      	nop
 8047510:	2001b814 	.word	0x2001b814
 8047514:	2001b800 	.word	0x2001b800
 8047518:	2001b318 	.word	0x2001b318
 804751c:	2001b7f4 	.word	0x2001b7f4
 8047520:	2001b31c 	.word	0x2001b31c

08047524 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8047524:	b580      	push	{r7, lr}
 8047526:	b082      	sub	sp, #8
 8047528:	af00      	add	r7, sp, #0
 804752a:	6078      	str	r0, [r7, #4]
 804752c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 804752e:	687b      	ldr	r3, [r7, #4]
 8047530:	2b00      	cmp	r3, #0
 8047532:	d103      	bne.n	804753c <vTaskPlaceOnEventList+0x18>
 8047534:	f7fe fde8 	bl	8046108 <ulSetInterruptMask>
 8047538:	bf00      	nop
 804753a:	e7fd      	b.n	8047538 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 804753c:	4b07      	ldr	r3, [pc, #28]	@ (804755c <vTaskPlaceOnEventList+0x38>)
 804753e:	681b      	ldr	r3, [r3, #0]
 8047540:	3318      	adds	r3, #24
 8047542:	4619      	mov	r1, r3
 8047544:	6878      	ldr	r0, [r7, #4]
 8047546:	f7fe fbba 	bl	8045cbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 804754a:	2101      	movs	r1, #1
 804754c:	6838      	ldr	r0, [r7, #0]
 804754e:	f000 fb39 	bl	8047bc4 <prvAddCurrentTaskToDelayedList>
}
 8047552:	bf00      	nop
 8047554:	3708      	adds	r7, #8
 8047556:	46bd      	mov	sp, r7
 8047558:	bd80      	pop	{r7, pc}
 804755a:	bf00      	nop
 804755c:	2001b318 	.word	0x2001b318

08047560 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8047560:	b580      	push	{r7, lr}
 8047562:	b084      	sub	sp, #16
 8047564:	af00      	add	r7, sp, #0
 8047566:	60f8      	str	r0, [r7, #12]
 8047568:	60b9      	str	r1, [r7, #8]
 804756a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 804756c:	68fb      	ldr	r3, [r7, #12]
 804756e:	2b00      	cmp	r3, #0
 8047570:	d103      	bne.n	804757a <vTaskPlaceOnEventListRestricted+0x1a>
 8047572:	f7fe fdc9 	bl	8046108 <ulSetInterruptMask>
 8047576:	bf00      	nop
 8047578:	e7fd      	b.n	8047576 <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 804757a:	4b0a      	ldr	r3, [pc, #40]	@ (80475a4 <vTaskPlaceOnEventListRestricted+0x44>)
 804757c:	681b      	ldr	r3, [r3, #0]
 804757e:	3318      	adds	r3, #24
 8047580:	4619      	mov	r1, r3
 8047582:	68f8      	ldr	r0, [r7, #12]
 8047584:	f7fe fb77 	bl	8045c76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8047588:	687b      	ldr	r3, [r7, #4]
 804758a:	2b00      	cmp	r3, #0
 804758c:	d002      	beq.n	8047594 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 804758e:	f04f 33ff 	mov.w	r3, #4294967295
 8047592:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8047594:	6879      	ldr	r1, [r7, #4]
 8047596:	68b8      	ldr	r0, [r7, #8]
 8047598:	f000 fb14 	bl	8047bc4 <prvAddCurrentTaskToDelayedList>
	}
 804759c:	bf00      	nop
 804759e:	3710      	adds	r7, #16
 80475a0:	46bd      	mov	sp, r7
 80475a2:	bd80      	pop	{r7, pc}
 80475a4:	2001b318 	.word	0x2001b318

080475a8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80475a8:	b580      	push	{r7, lr}
 80475aa:	b084      	sub	sp, #16
 80475ac:	af00      	add	r7, sp, #0
 80475ae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80475b0:	687b      	ldr	r3, [r7, #4]
 80475b2:	68db      	ldr	r3, [r3, #12]
 80475b4:	68db      	ldr	r3, [r3, #12]
 80475b6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80475b8:	68bb      	ldr	r3, [r7, #8]
 80475ba:	2b00      	cmp	r3, #0
 80475bc:	d103      	bne.n	80475c6 <xTaskRemoveFromEventList+0x1e>
 80475be:	f7fe fda3 	bl	8046108 <ulSetInterruptMask>
 80475c2:	bf00      	nop
 80475c4:	e7fd      	b.n	80475c2 <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80475c6:	68bb      	ldr	r3, [r7, #8]
 80475c8:	3318      	adds	r3, #24
 80475ca:	4618      	mov	r0, r3
 80475cc:	f7fe fbb0 	bl	8045d30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80475d0:	4b1d      	ldr	r3, [pc, #116]	@ (8047648 <xTaskRemoveFromEventList+0xa0>)
 80475d2:	681b      	ldr	r3, [r3, #0]
 80475d4:	2b00      	cmp	r3, #0
 80475d6:	d11d      	bne.n	8047614 <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80475d8:	68bb      	ldr	r3, [r7, #8]
 80475da:	3304      	adds	r3, #4
 80475dc:	4618      	mov	r0, r3
 80475de:	f7fe fba7 	bl	8045d30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80475e2:	68bb      	ldr	r3, [r7, #8]
 80475e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80475e6:	4b19      	ldr	r3, [pc, #100]	@ (804764c <xTaskRemoveFromEventList+0xa4>)
 80475e8:	681b      	ldr	r3, [r3, #0]
 80475ea:	429a      	cmp	r2, r3
 80475ec:	d903      	bls.n	80475f6 <xTaskRemoveFromEventList+0x4e>
 80475ee:	68bb      	ldr	r3, [r7, #8]
 80475f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80475f2:	4a16      	ldr	r2, [pc, #88]	@ (804764c <xTaskRemoveFromEventList+0xa4>)
 80475f4:	6013      	str	r3, [r2, #0]
 80475f6:	68bb      	ldr	r3, [r7, #8]
 80475f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80475fa:	4613      	mov	r3, r2
 80475fc:	009b      	lsls	r3, r3, #2
 80475fe:	4413      	add	r3, r2
 8047600:	009b      	lsls	r3, r3, #2
 8047602:	4a13      	ldr	r2, [pc, #76]	@ (8047650 <xTaskRemoveFromEventList+0xa8>)
 8047604:	441a      	add	r2, r3
 8047606:	68bb      	ldr	r3, [r7, #8]
 8047608:	3304      	adds	r3, #4
 804760a:	4619      	mov	r1, r3
 804760c:	4610      	mov	r0, r2
 804760e:	f7fe fb32 	bl	8045c76 <vListInsertEnd>
 8047612:	e005      	b.n	8047620 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8047614:	68bb      	ldr	r3, [r7, #8]
 8047616:	3318      	adds	r3, #24
 8047618:	4619      	mov	r1, r3
 804761a:	480e      	ldr	r0, [pc, #56]	@ (8047654 <xTaskRemoveFromEventList+0xac>)
 804761c:	f7fe fb2b 	bl	8045c76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8047620:	68bb      	ldr	r3, [r7, #8]
 8047622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047624:	4b0c      	ldr	r3, [pc, #48]	@ (8047658 <xTaskRemoveFromEventList+0xb0>)
 8047626:	681b      	ldr	r3, [r3, #0]
 8047628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804762a:	429a      	cmp	r2, r3
 804762c:	d905      	bls.n	804763a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 804762e:	2301      	movs	r3, #1
 8047630:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8047632:	4b0a      	ldr	r3, [pc, #40]	@ (804765c <xTaskRemoveFromEventList+0xb4>)
 8047634:	2201      	movs	r2, #1
 8047636:	601a      	str	r2, [r3, #0]
 8047638:	e001      	b.n	804763e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 804763a:	2300      	movs	r3, #0
 804763c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 804763e:	68fb      	ldr	r3, [r7, #12]
}
 8047640:	4618      	mov	r0, r3
 8047642:	3710      	adds	r7, #16
 8047644:	46bd      	mov	sp, r7
 8047646:	bd80      	pop	{r7, pc}
 8047648:	2001b814 	.word	0x2001b814
 804764c:	2001b7f4 	.word	0x2001b7f4
 8047650:	2001b31c 	.word	0x2001b31c
 8047654:	2001b7ac 	.word	0x2001b7ac
 8047658:	2001b318 	.word	0x2001b318
 804765c:	2001b800 	.word	0x2001b800

08047660 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8047660:	b480      	push	{r7}
 8047662:	b083      	sub	sp, #12
 8047664:	af00      	add	r7, sp, #0
 8047666:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8047668:	4b06      	ldr	r3, [pc, #24]	@ (8047684 <vTaskInternalSetTimeOutState+0x24>)
 804766a:	681a      	ldr	r2, [r3, #0]
 804766c:	687b      	ldr	r3, [r7, #4]
 804766e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8047670:	4b05      	ldr	r3, [pc, #20]	@ (8047688 <vTaskInternalSetTimeOutState+0x28>)
 8047672:	681a      	ldr	r2, [r3, #0]
 8047674:	687b      	ldr	r3, [r7, #4]
 8047676:	605a      	str	r2, [r3, #4]
}
 8047678:	bf00      	nop
 804767a:	370c      	adds	r7, #12
 804767c:	46bd      	mov	sp, r7
 804767e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047682:	4770      	bx	lr
 8047684:	2001b804 	.word	0x2001b804
 8047688:	2001b7f0 	.word	0x2001b7f0

0804768c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 804768c:	b580      	push	{r7, lr}
 804768e:	b086      	sub	sp, #24
 8047690:	af00      	add	r7, sp, #0
 8047692:	6078      	str	r0, [r7, #4]
 8047694:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8047696:	687b      	ldr	r3, [r7, #4]
 8047698:	2b00      	cmp	r3, #0
 804769a:	d103      	bne.n	80476a4 <xTaskCheckForTimeOut+0x18>
 804769c:	f7fe fd34 	bl	8046108 <ulSetInterruptMask>
 80476a0:	bf00      	nop
 80476a2:	e7fd      	b.n	80476a0 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 80476a4:	683b      	ldr	r3, [r7, #0]
 80476a6:	2b00      	cmp	r3, #0
 80476a8:	d103      	bne.n	80476b2 <xTaskCheckForTimeOut+0x26>
 80476aa:	f7fe fd2d 	bl	8046108 <ulSetInterruptMask>
 80476ae:	bf00      	nop
 80476b0:	e7fd      	b.n	80476ae <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
 80476b2:	f7fe fbb9 	bl	8045e28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80476b6:	4b1d      	ldr	r3, [pc, #116]	@ (804772c <xTaskCheckForTimeOut+0xa0>)
 80476b8:	681b      	ldr	r3, [r3, #0]
 80476ba:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80476bc:	687b      	ldr	r3, [r7, #4]
 80476be:	685b      	ldr	r3, [r3, #4]
 80476c0:	693a      	ldr	r2, [r7, #16]
 80476c2:	1ad3      	subs	r3, r2, r3
 80476c4:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80476c6:	683b      	ldr	r3, [r7, #0]
 80476c8:	681b      	ldr	r3, [r3, #0]
 80476ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80476ce:	d102      	bne.n	80476d6 <xTaskCheckForTimeOut+0x4a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80476d0:	2300      	movs	r3, #0
 80476d2:	617b      	str	r3, [r7, #20]
 80476d4:	e023      	b.n	804771e <xTaskCheckForTimeOut+0x92>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80476d6:	687b      	ldr	r3, [r7, #4]
 80476d8:	681a      	ldr	r2, [r3, #0]
 80476da:	4b15      	ldr	r3, [pc, #84]	@ (8047730 <xTaskCheckForTimeOut+0xa4>)
 80476dc:	681b      	ldr	r3, [r3, #0]
 80476de:	429a      	cmp	r2, r3
 80476e0:	d007      	beq.n	80476f2 <xTaskCheckForTimeOut+0x66>
 80476e2:	687b      	ldr	r3, [r7, #4]
 80476e4:	685b      	ldr	r3, [r3, #4]
 80476e6:	693a      	ldr	r2, [r7, #16]
 80476e8:	429a      	cmp	r2, r3
 80476ea:	d302      	bcc.n	80476f2 <xTaskCheckForTimeOut+0x66>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80476ec:	2301      	movs	r3, #1
 80476ee:	617b      	str	r3, [r7, #20]
 80476f0:	e015      	b.n	804771e <xTaskCheckForTimeOut+0x92>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80476f2:	683b      	ldr	r3, [r7, #0]
 80476f4:	681b      	ldr	r3, [r3, #0]
 80476f6:	68fa      	ldr	r2, [r7, #12]
 80476f8:	429a      	cmp	r2, r3
 80476fa:	d20b      	bcs.n	8047714 <xTaskCheckForTimeOut+0x88>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80476fc:	683b      	ldr	r3, [r7, #0]
 80476fe:	681a      	ldr	r2, [r3, #0]
 8047700:	68fb      	ldr	r3, [r7, #12]
 8047702:	1ad2      	subs	r2, r2, r3
 8047704:	683b      	ldr	r3, [r7, #0]
 8047706:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8047708:	6878      	ldr	r0, [r7, #4]
 804770a:	f7ff ffa9 	bl	8047660 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 804770e:	2300      	movs	r3, #0
 8047710:	617b      	str	r3, [r7, #20]
 8047712:	e004      	b.n	804771e <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			*pxTicksToWait = 0;
 8047714:	683b      	ldr	r3, [r7, #0]
 8047716:	2200      	movs	r2, #0
 8047718:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 804771a:	2301      	movs	r3, #1
 804771c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 804771e:	f7fe fb95 	bl	8045e4c <vPortExitCritical>

	return xReturn;
 8047722:	697b      	ldr	r3, [r7, #20]
}
 8047724:	4618      	mov	r0, r3
 8047726:	3718      	adds	r7, #24
 8047728:	46bd      	mov	sp, r7
 804772a:	bd80      	pop	{r7, pc}
 804772c:	2001b7f0 	.word	0x2001b7f0
 8047730:	2001b804 	.word	0x2001b804

08047734 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8047734:	b480      	push	{r7}
 8047736:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8047738:	4b03      	ldr	r3, [pc, #12]	@ (8047748 <vTaskMissedYield+0x14>)
 804773a:	2201      	movs	r2, #1
 804773c:	601a      	str	r2, [r3, #0]
}
 804773e:	bf00      	nop
 8047740:	46bd      	mov	sp, r7
 8047742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047746:	4770      	bx	lr
 8047748:	2001b800 	.word	0x2001b800

0804774c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 804774c:	b580      	push	{r7, lr}
 804774e:	b082      	sub	sp, #8
 8047750:	af00      	add	r7, sp, #0
 8047752:	6078      	str	r0, [r7, #4]
	SCHEDULER IS STARTED. **/

	/* In case a task that has a secure context deletes itself, in which case
	the idle task is responsible for deleting the task's secure context, if
	any. */
	portALLOCATE_SECURE_CONTEXT( configMINIMAL_SECURE_STACK_SIZE );
 8047754:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8047758:	f7fe fd56 	bl	8046208 <vPortAllocateSecureContext>

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 804775c:	f000 f84a 	bl	80477f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8047760:	4b03      	ldr	r3, [pc, #12]	@ (8047770 <prvIdleTask+0x24>)
 8047762:	681b      	ldr	r3, [r3, #0]
 8047764:	2b01      	cmp	r3, #1
 8047766:	d9f9      	bls.n	804775c <prvIdleTask+0x10>
			{
				taskYIELD();
 8047768:	f7fe fb4c 	bl	8045e04 <vPortYield>
		prvCheckTasksWaitingTermination();
 804776c:	e7f6      	b.n	804775c <prvIdleTask+0x10>
 804776e:	bf00      	nop
 8047770:	2001b31c 	.word	0x2001b31c

08047774 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8047774:	b580      	push	{r7, lr}
 8047776:	b082      	sub	sp, #8
 8047778:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 804777a:	2300      	movs	r3, #0
 804777c:	607b      	str	r3, [r7, #4]
 804777e:	e00c      	b.n	804779a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8047780:	687a      	ldr	r2, [r7, #4]
 8047782:	4613      	mov	r3, r2
 8047784:	009b      	lsls	r3, r3, #2
 8047786:	4413      	add	r3, r2
 8047788:	009b      	lsls	r3, r3, #2
 804778a:	4a12      	ldr	r2, [pc, #72]	@ (80477d4 <prvInitialiseTaskLists+0x60>)
 804778c:	4413      	add	r3, r2
 804778e:	4618      	mov	r0, r3
 8047790:	f7fe fa44 	bl	8045c1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8047794:	687b      	ldr	r3, [r7, #4]
 8047796:	3301      	adds	r3, #1
 8047798:	607b      	str	r3, [r7, #4]
 804779a:	687b      	ldr	r3, [r7, #4]
 804779c:	2b37      	cmp	r3, #55	@ 0x37
 804779e:	d9ef      	bls.n	8047780 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80477a0:	480d      	ldr	r0, [pc, #52]	@ (80477d8 <prvInitialiseTaskLists+0x64>)
 80477a2:	f7fe fa3b 	bl	8045c1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80477a6:	480d      	ldr	r0, [pc, #52]	@ (80477dc <prvInitialiseTaskLists+0x68>)
 80477a8:	f7fe fa38 	bl	8045c1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80477ac:	480c      	ldr	r0, [pc, #48]	@ (80477e0 <prvInitialiseTaskLists+0x6c>)
 80477ae:	f7fe fa35 	bl	8045c1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80477b2:	480c      	ldr	r0, [pc, #48]	@ (80477e4 <prvInitialiseTaskLists+0x70>)
 80477b4:	f7fe fa32 	bl	8045c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80477b8:	480b      	ldr	r0, [pc, #44]	@ (80477e8 <prvInitialiseTaskLists+0x74>)
 80477ba:	f7fe fa2f 	bl	8045c1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80477be:	4b0b      	ldr	r3, [pc, #44]	@ (80477ec <prvInitialiseTaskLists+0x78>)
 80477c0:	4a05      	ldr	r2, [pc, #20]	@ (80477d8 <prvInitialiseTaskLists+0x64>)
 80477c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80477c4:	4b0a      	ldr	r3, [pc, #40]	@ (80477f0 <prvInitialiseTaskLists+0x7c>)
 80477c6:	4a05      	ldr	r2, [pc, #20]	@ (80477dc <prvInitialiseTaskLists+0x68>)
 80477c8:	601a      	str	r2, [r3, #0]
}
 80477ca:	bf00      	nop
 80477cc:	3708      	adds	r7, #8
 80477ce:	46bd      	mov	sp, r7
 80477d0:	bd80      	pop	{r7, pc}
 80477d2:	bf00      	nop
 80477d4:	2001b31c 	.word	0x2001b31c
 80477d8:	2001b77c 	.word	0x2001b77c
 80477dc:	2001b790 	.word	0x2001b790
 80477e0:	2001b7ac 	.word	0x2001b7ac
 80477e4:	2001b7c0 	.word	0x2001b7c0
 80477e8:	2001b7d8 	.word	0x2001b7d8
 80477ec:	2001b7a4 	.word	0x2001b7a4
 80477f0:	2001b7a8 	.word	0x2001b7a8

080477f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80477f4:	b580      	push	{r7, lr}
 80477f6:	b082      	sub	sp, #8
 80477f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80477fa:	e019      	b.n	8047830 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80477fc:	f7fe fb14 	bl	8045e28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047800:	4b10      	ldr	r3, [pc, #64]	@ (8047844 <prvCheckTasksWaitingTermination+0x50>)
 8047802:	68db      	ldr	r3, [r3, #12]
 8047804:	68db      	ldr	r3, [r3, #12]
 8047806:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8047808:	687b      	ldr	r3, [r7, #4]
 804780a:	3304      	adds	r3, #4
 804780c:	4618      	mov	r0, r3
 804780e:	f7fe fa8f 	bl	8045d30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8047812:	4b0d      	ldr	r3, [pc, #52]	@ (8047848 <prvCheckTasksWaitingTermination+0x54>)
 8047814:	681b      	ldr	r3, [r3, #0]
 8047816:	3b01      	subs	r3, #1
 8047818:	4a0b      	ldr	r2, [pc, #44]	@ (8047848 <prvCheckTasksWaitingTermination+0x54>)
 804781a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 804781c:	4b0b      	ldr	r3, [pc, #44]	@ (804784c <prvCheckTasksWaitingTermination+0x58>)
 804781e:	681b      	ldr	r3, [r3, #0]
 8047820:	3b01      	subs	r3, #1
 8047822:	4a0a      	ldr	r2, [pc, #40]	@ (804784c <prvCheckTasksWaitingTermination+0x58>)
 8047824:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8047826:	f7fe fb11 	bl	8045e4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 804782a:	6878      	ldr	r0, [r7, #4]
 804782c:	f000 f810 	bl	8047850 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8047830:	4b06      	ldr	r3, [pc, #24]	@ (804784c <prvCheckTasksWaitingTermination+0x58>)
 8047832:	681b      	ldr	r3, [r3, #0]
 8047834:	2b00      	cmp	r3, #0
 8047836:	d1e1      	bne.n	80477fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8047838:	bf00      	nop
 804783a:	bf00      	nop
 804783c:	3708      	adds	r7, #8
 804783e:	46bd      	mov	sp, r7
 8047840:	bd80      	pop	{r7, pc}
 8047842:	bf00      	nop
 8047844:	2001b7c0 	.word	0x2001b7c0
 8047848:	2001b7ec 	.word	0x2001b7ec
 804784c:	2001b7d4 	.word	0x2001b7d4

08047850 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8047850:	b580      	push	{r7, lr}
 8047852:	b082      	sub	sp, #8
 8047854:	af00      	add	r7, sp, #0
 8047856:	6078      	str	r0, [r7, #4]
		/* This call is required specifically for the TriCore port.  It must be
		above the vPortFree() calls.  The call is also used by ports/demos that
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );
 8047858:	6878      	ldr	r0, [r7, #4]
 804785a:	f7fe fcd8 	bl	804620e <vPortFreeSecureContext>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 804785e:	687b      	ldr	r3, [r7, #4]
 8047860:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8047864:	2b00      	cmp	r3, #0
 8047866:	d108      	bne.n	804787a <prvDeleteTCB+0x2a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8047868:	687b      	ldr	r3, [r7, #4]
 804786a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804786c:	4618      	mov	r0, r3
 804786e:	f7fe f8c5 	bl	80459fc <vPortFree>
				vPortFree( pxTCB );
 8047872:	6878      	ldr	r0, [r7, #4]
 8047874:	f7fe f8c2 	bl	80459fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8047878:	e011      	b.n	804789e <prvDeleteTCB+0x4e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 804787a:	687b      	ldr	r3, [r7, #4]
 804787c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8047880:	2b01      	cmp	r3, #1
 8047882:	d103      	bne.n	804788c <prvDeleteTCB+0x3c>
				vPortFree( pxTCB );
 8047884:	6878      	ldr	r0, [r7, #4]
 8047886:	f7fe f8b9 	bl	80459fc <vPortFree>
	}
 804788a:	e008      	b.n	804789e <prvDeleteTCB+0x4e>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 804788c:	687b      	ldr	r3, [r7, #4]
 804788e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8047892:	2b02      	cmp	r3, #2
 8047894:	d003      	beq.n	804789e <prvDeleteTCB+0x4e>
 8047896:	f7fe fc37 	bl	8046108 <ulSetInterruptMask>
 804789a:	bf00      	nop
 804789c:	e7fd      	b.n	804789a <prvDeleteTCB+0x4a>
	}
 804789e:	bf00      	nop
 80478a0:	3708      	adds	r7, #8
 80478a2:	46bd      	mov	sp, r7
 80478a4:	bd80      	pop	{r7, pc}
	...

080478a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80478a8:	b480      	push	{r7}
 80478aa:	b083      	sub	sp, #12
 80478ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80478ae:	4b0c      	ldr	r3, [pc, #48]	@ (80478e0 <prvResetNextTaskUnblockTime+0x38>)
 80478b0:	681b      	ldr	r3, [r3, #0]
 80478b2:	681b      	ldr	r3, [r3, #0]
 80478b4:	2b00      	cmp	r3, #0
 80478b6:	d104      	bne.n	80478c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80478b8:	4b0a      	ldr	r3, [pc, #40]	@ (80478e4 <prvResetNextTaskUnblockTime+0x3c>)
 80478ba:	f04f 32ff 	mov.w	r2, #4294967295
 80478be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80478c0:	e008      	b.n	80478d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80478c2:	4b07      	ldr	r3, [pc, #28]	@ (80478e0 <prvResetNextTaskUnblockTime+0x38>)
 80478c4:	681b      	ldr	r3, [r3, #0]
 80478c6:	68db      	ldr	r3, [r3, #12]
 80478c8:	68db      	ldr	r3, [r3, #12]
 80478ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80478cc:	687b      	ldr	r3, [r7, #4]
 80478ce:	685b      	ldr	r3, [r3, #4]
 80478d0:	4a04      	ldr	r2, [pc, #16]	@ (80478e4 <prvResetNextTaskUnblockTime+0x3c>)
 80478d2:	6013      	str	r3, [r2, #0]
}
 80478d4:	bf00      	nop
 80478d6:	370c      	adds	r7, #12
 80478d8:	46bd      	mov	sp, r7
 80478da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80478de:	4770      	bx	lr
 80478e0:	2001b7a4 	.word	0x2001b7a4
 80478e4:	2001b80c 	.word	0x2001b80c

080478e8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80478e8:	b480      	push	{r7}
 80478ea:	b083      	sub	sp, #12
 80478ec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80478ee:	4b0b      	ldr	r3, [pc, #44]	@ (804791c <xTaskGetSchedulerState+0x34>)
 80478f0:	681b      	ldr	r3, [r3, #0]
 80478f2:	2b00      	cmp	r3, #0
 80478f4:	d102      	bne.n	80478fc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80478f6:	2301      	movs	r3, #1
 80478f8:	607b      	str	r3, [r7, #4]
 80478fa:	e008      	b.n	804790e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80478fc:	4b08      	ldr	r3, [pc, #32]	@ (8047920 <xTaskGetSchedulerState+0x38>)
 80478fe:	681b      	ldr	r3, [r3, #0]
 8047900:	2b00      	cmp	r3, #0
 8047902:	d102      	bne.n	804790a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8047904:	2302      	movs	r3, #2
 8047906:	607b      	str	r3, [r7, #4]
 8047908:	e001      	b.n	804790e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 804790a:	2300      	movs	r3, #0
 804790c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 804790e:	687b      	ldr	r3, [r7, #4]
	}
 8047910:	4618      	mov	r0, r3
 8047912:	370c      	adds	r7, #12
 8047914:	46bd      	mov	sp, r7
 8047916:	f85d 7b04 	ldr.w	r7, [sp], #4
 804791a:	4770      	bx	lr
 804791c:	2001b7f8 	.word	0x2001b7f8
 8047920:	2001b814 	.word	0x2001b814

08047924 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8047924:	b580      	push	{r7, lr}
 8047926:	b084      	sub	sp, #16
 8047928:	af00      	add	r7, sp, #0
 804792a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 804792c:	687b      	ldr	r3, [r7, #4]
 804792e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8047930:	2300      	movs	r3, #0
 8047932:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8047934:	687b      	ldr	r3, [r7, #4]
 8047936:	2b00      	cmp	r3, #0
 8047938:	d051      	beq.n	80479de <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 804793a:	68bb      	ldr	r3, [r7, #8]
 804793c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804793e:	4b2a      	ldr	r3, [pc, #168]	@ (80479e8 <xTaskPriorityInherit+0xc4>)
 8047940:	681b      	ldr	r3, [r3, #0]
 8047942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047944:	429a      	cmp	r2, r3
 8047946:	d241      	bcs.n	80479cc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8047948:	68bb      	ldr	r3, [r7, #8]
 804794a:	699b      	ldr	r3, [r3, #24]
 804794c:	2b00      	cmp	r3, #0
 804794e:	db06      	blt.n	804795e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047950:	4b25      	ldr	r3, [pc, #148]	@ (80479e8 <xTaskPriorityInherit+0xc4>)
 8047952:	681b      	ldr	r3, [r3, #0]
 8047954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047956:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 804795a:	68bb      	ldr	r3, [r7, #8]
 804795c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 804795e:	68bb      	ldr	r3, [r7, #8]
 8047960:	6959      	ldr	r1, [r3, #20]
 8047962:	68bb      	ldr	r3, [r7, #8]
 8047964:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047966:	4613      	mov	r3, r2
 8047968:	009b      	lsls	r3, r3, #2
 804796a:	4413      	add	r3, r2
 804796c:	009b      	lsls	r3, r3, #2
 804796e:	4a1f      	ldr	r2, [pc, #124]	@ (80479ec <xTaskPriorityInherit+0xc8>)
 8047970:	4413      	add	r3, r2
 8047972:	4299      	cmp	r1, r3
 8047974:	d122      	bne.n	80479bc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047976:	68bb      	ldr	r3, [r7, #8]
 8047978:	3304      	adds	r3, #4
 804797a:	4618      	mov	r0, r3
 804797c:	f7fe f9d8 	bl	8045d30 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8047980:	4b19      	ldr	r3, [pc, #100]	@ (80479e8 <xTaskPriorityInherit+0xc4>)
 8047982:	681b      	ldr	r3, [r3, #0]
 8047984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047986:	68bb      	ldr	r3, [r7, #8]
 8047988:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 804798a:	68bb      	ldr	r3, [r7, #8]
 804798c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804798e:	4b18      	ldr	r3, [pc, #96]	@ (80479f0 <xTaskPriorityInherit+0xcc>)
 8047990:	681b      	ldr	r3, [r3, #0]
 8047992:	429a      	cmp	r2, r3
 8047994:	d903      	bls.n	804799e <xTaskPriorityInherit+0x7a>
 8047996:	68bb      	ldr	r3, [r7, #8]
 8047998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804799a:	4a15      	ldr	r2, [pc, #84]	@ (80479f0 <xTaskPriorityInherit+0xcc>)
 804799c:	6013      	str	r3, [r2, #0]
 804799e:	68bb      	ldr	r3, [r7, #8]
 80479a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80479a2:	4613      	mov	r3, r2
 80479a4:	009b      	lsls	r3, r3, #2
 80479a6:	4413      	add	r3, r2
 80479a8:	009b      	lsls	r3, r3, #2
 80479aa:	4a10      	ldr	r2, [pc, #64]	@ (80479ec <xTaskPriorityInherit+0xc8>)
 80479ac:	441a      	add	r2, r3
 80479ae:	68bb      	ldr	r3, [r7, #8]
 80479b0:	3304      	adds	r3, #4
 80479b2:	4619      	mov	r1, r3
 80479b4:	4610      	mov	r0, r2
 80479b6:	f7fe f95e 	bl	8045c76 <vListInsertEnd>
 80479ba:	e004      	b.n	80479c6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80479bc:	4b0a      	ldr	r3, [pc, #40]	@ (80479e8 <xTaskPriorityInherit+0xc4>)
 80479be:	681b      	ldr	r3, [r3, #0]
 80479c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80479c2:	68bb      	ldr	r3, [r7, #8]
 80479c4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80479c6:	2301      	movs	r3, #1
 80479c8:	60fb      	str	r3, [r7, #12]
 80479ca:	e008      	b.n	80479de <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80479cc:	68bb      	ldr	r3, [r7, #8]
 80479ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80479d0:	4b05      	ldr	r3, [pc, #20]	@ (80479e8 <xTaskPriorityInherit+0xc4>)
 80479d2:	681b      	ldr	r3, [r3, #0]
 80479d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80479d6:	429a      	cmp	r2, r3
 80479d8:	d201      	bcs.n	80479de <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80479da:	2301      	movs	r3, #1
 80479dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80479de:	68fb      	ldr	r3, [r7, #12]
	}
 80479e0:	4618      	mov	r0, r3
 80479e2:	3710      	adds	r7, #16
 80479e4:	46bd      	mov	sp, r7
 80479e6:	bd80      	pop	{r7, pc}
 80479e8:	2001b318 	.word	0x2001b318
 80479ec:	2001b31c 	.word	0x2001b31c
 80479f0:	2001b7f4 	.word	0x2001b7f4

080479f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80479f4:	b580      	push	{r7, lr}
 80479f6:	b084      	sub	sp, #16
 80479f8:	af00      	add	r7, sp, #0
 80479fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80479fc:	687b      	ldr	r3, [r7, #4]
 80479fe:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8047a00:	2300      	movs	r3, #0
 8047a02:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8047a04:	687b      	ldr	r3, [r7, #4]
 8047a06:	2b00      	cmp	r3, #0
 8047a08:	d048      	beq.n	8047a9c <xTaskPriorityDisinherit+0xa8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8047a0a:	4b27      	ldr	r3, [pc, #156]	@ (8047aa8 <xTaskPriorityDisinherit+0xb4>)
 8047a0c:	681b      	ldr	r3, [r3, #0]
 8047a0e:	68ba      	ldr	r2, [r7, #8]
 8047a10:	429a      	cmp	r2, r3
 8047a12:	d003      	beq.n	8047a1c <xTaskPriorityDisinherit+0x28>
 8047a14:	f7fe fb78 	bl	8046108 <ulSetInterruptMask>
 8047a18:	bf00      	nop
 8047a1a:	e7fd      	b.n	8047a18 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8047a1c:	68bb      	ldr	r3, [r7, #8]
 8047a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a20:	2b00      	cmp	r3, #0
 8047a22:	d103      	bne.n	8047a2c <xTaskPriorityDisinherit+0x38>
 8047a24:	f7fe fb70 	bl	8046108 <ulSetInterruptMask>
 8047a28:	bf00      	nop
 8047a2a:	e7fd      	b.n	8047a28 <xTaskPriorityDisinherit+0x34>
			( pxTCB->uxMutexesHeld )--;
 8047a2c:	68bb      	ldr	r3, [r7, #8]
 8047a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a30:	1e5a      	subs	r2, r3, #1
 8047a32:	68bb      	ldr	r3, [r7, #8]
 8047a34:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8047a36:	68bb      	ldr	r3, [r7, #8]
 8047a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a3a:	68bb      	ldr	r3, [r7, #8]
 8047a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047a3e:	429a      	cmp	r2, r3
 8047a40:	d02c      	beq.n	8047a9c <xTaskPriorityDisinherit+0xa8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8047a42:	68bb      	ldr	r3, [r7, #8]
 8047a44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047a46:	2b00      	cmp	r3, #0
 8047a48:	d128      	bne.n	8047a9c <xTaskPriorityDisinherit+0xa8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047a4a:	68bb      	ldr	r3, [r7, #8]
 8047a4c:	3304      	adds	r3, #4
 8047a4e:	4618      	mov	r0, r3
 8047a50:	f7fe f96e 	bl	8045d30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8047a54:	68bb      	ldr	r3, [r7, #8]
 8047a56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8047a58:	68bb      	ldr	r3, [r7, #8]
 8047a5a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047a5c:	68bb      	ldr	r3, [r7, #8]
 8047a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047a60:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8047a64:	68bb      	ldr	r3, [r7, #8]
 8047a66:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8047a68:	68bb      	ldr	r3, [r7, #8]
 8047a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a6c:	4b0f      	ldr	r3, [pc, #60]	@ (8047aac <xTaskPriorityDisinherit+0xb8>)
 8047a6e:	681b      	ldr	r3, [r3, #0]
 8047a70:	429a      	cmp	r2, r3
 8047a72:	d903      	bls.n	8047a7c <xTaskPriorityDisinherit+0x88>
 8047a74:	68bb      	ldr	r3, [r7, #8]
 8047a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047a78:	4a0c      	ldr	r2, [pc, #48]	@ (8047aac <xTaskPriorityDisinherit+0xb8>)
 8047a7a:	6013      	str	r3, [r2, #0]
 8047a7c:	68bb      	ldr	r3, [r7, #8]
 8047a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047a80:	4613      	mov	r3, r2
 8047a82:	009b      	lsls	r3, r3, #2
 8047a84:	4413      	add	r3, r2
 8047a86:	009b      	lsls	r3, r3, #2
 8047a88:	4a09      	ldr	r2, [pc, #36]	@ (8047ab0 <xTaskPriorityDisinherit+0xbc>)
 8047a8a:	441a      	add	r2, r3
 8047a8c:	68bb      	ldr	r3, [r7, #8]
 8047a8e:	3304      	adds	r3, #4
 8047a90:	4619      	mov	r1, r3
 8047a92:	4610      	mov	r0, r2
 8047a94:	f7fe f8ef 	bl	8045c76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8047a98:	2301      	movs	r3, #1
 8047a9a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8047a9c:	68fb      	ldr	r3, [r7, #12]
	}
 8047a9e:	4618      	mov	r0, r3
 8047aa0:	3710      	adds	r7, #16
 8047aa2:	46bd      	mov	sp, r7
 8047aa4:	bd80      	pop	{r7, pc}
 8047aa6:	bf00      	nop
 8047aa8:	2001b318 	.word	0x2001b318
 8047aac:	2001b7f4 	.word	0x2001b7f4
 8047ab0:	2001b31c 	.word	0x2001b31c

08047ab4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8047ab4:	b580      	push	{r7, lr}
 8047ab6:	b086      	sub	sp, #24
 8047ab8:	af00      	add	r7, sp, #0
 8047aba:	6078      	str	r0, [r7, #4]
 8047abc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8047abe:	687b      	ldr	r3, [r7, #4]
 8047ac0:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8047ac2:	2301      	movs	r3, #1
 8047ac4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8047ac6:	687b      	ldr	r3, [r7, #4]
 8047ac8:	2b00      	cmp	r3, #0
 8047aca:	d05c      	beq.n	8047b86 <vTaskPriorityDisinheritAfterTimeout+0xd2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8047acc:	693b      	ldr	r3, [r7, #16]
 8047ace:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047ad0:	2b00      	cmp	r3, #0
 8047ad2:	d103      	bne.n	8047adc <vTaskPriorityDisinheritAfterTimeout+0x28>
 8047ad4:	f7fe fb18 	bl	8046108 <ulSetInterruptMask>
 8047ad8:	bf00      	nop
 8047ada:	e7fd      	b.n	8047ad8 <vTaskPriorityDisinheritAfterTimeout+0x24>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8047adc:	693b      	ldr	r3, [r7, #16]
 8047ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047ae0:	683a      	ldr	r2, [r7, #0]
 8047ae2:	429a      	cmp	r2, r3
 8047ae4:	d902      	bls.n	8047aec <vTaskPriorityDisinheritAfterTimeout+0x38>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8047ae6:	683b      	ldr	r3, [r7, #0]
 8047ae8:	617b      	str	r3, [r7, #20]
 8047aea:	e002      	b.n	8047af2 <vTaskPriorityDisinheritAfterTimeout+0x3e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8047aec:	693b      	ldr	r3, [r7, #16]
 8047aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8047af0:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8047af2:	693b      	ldr	r3, [r7, #16]
 8047af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047af6:	697a      	ldr	r2, [r7, #20]
 8047af8:	429a      	cmp	r2, r3
 8047afa:	d044      	beq.n	8047b86 <vTaskPriorityDisinheritAfterTimeout+0xd2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8047afc:	693b      	ldr	r3, [r7, #16]
 8047afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8047b00:	68fa      	ldr	r2, [r7, #12]
 8047b02:	429a      	cmp	r2, r3
 8047b04:	d13f      	bne.n	8047b86 <vTaskPriorityDisinheritAfterTimeout+0xd2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8047b06:	4b22      	ldr	r3, [pc, #136]	@ (8047b90 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8047b08:	681b      	ldr	r3, [r3, #0]
 8047b0a:	693a      	ldr	r2, [r7, #16]
 8047b0c:	429a      	cmp	r2, r3
 8047b0e:	d103      	bne.n	8047b18 <vTaskPriorityDisinheritAfterTimeout+0x64>
 8047b10:	f7fe fafa 	bl	8046108 <ulSetInterruptMask>
 8047b14:	bf00      	nop
 8047b16:	e7fd      	b.n	8047b14 <vTaskPriorityDisinheritAfterTimeout+0x60>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8047b18:	693b      	ldr	r3, [r7, #16]
 8047b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047b1c:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8047b1e:	693b      	ldr	r3, [r7, #16]
 8047b20:	697a      	ldr	r2, [r7, #20]
 8047b22:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8047b24:	693b      	ldr	r3, [r7, #16]
 8047b26:	699b      	ldr	r3, [r3, #24]
 8047b28:	2b00      	cmp	r3, #0
 8047b2a:	db04      	blt.n	8047b36 <vTaskPriorityDisinheritAfterTimeout+0x82>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047b2c:	697b      	ldr	r3, [r7, #20]
 8047b2e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8047b32:	693b      	ldr	r3, [r7, #16]
 8047b34:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8047b36:	693b      	ldr	r3, [r7, #16]
 8047b38:	6959      	ldr	r1, [r3, #20]
 8047b3a:	68ba      	ldr	r2, [r7, #8]
 8047b3c:	4613      	mov	r3, r2
 8047b3e:	009b      	lsls	r3, r3, #2
 8047b40:	4413      	add	r3, r2
 8047b42:	009b      	lsls	r3, r3, #2
 8047b44:	4a13      	ldr	r2, [pc, #76]	@ (8047b94 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047b46:	4413      	add	r3, r2
 8047b48:	4299      	cmp	r1, r3
 8047b4a:	d11c      	bne.n	8047b86 <vTaskPriorityDisinheritAfterTimeout+0xd2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047b4c:	693b      	ldr	r3, [r7, #16]
 8047b4e:	3304      	adds	r3, #4
 8047b50:	4618      	mov	r0, r3
 8047b52:	f7fe f8ed 	bl	8045d30 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8047b56:	693b      	ldr	r3, [r7, #16]
 8047b58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8047b98 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047b5c:	681b      	ldr	r3, [r3, #0]
 8047b5e:	429a      	cmp	r2, r3
 8047b60:	d903      	bls.n	8047b6a <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8047b62:	693b      	ldr	r3, [r7, #16]
 8047b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047b66:	4a0c      	ldr	r2, [pc, #48]	@ (8047b98 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047b68:	6013      	str	r3, [r2, #0]
 8047b6a:	693b      	ldr	r3, [r7, #16]
 8047b6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047b6e:	4613      	mov	r3, r2
 8047b70:	009b      	lsls	r3, r3, #2
 8047b72:	4413      	add	r3, r2
 8047b74:	009b      	lsls	r3, r3, #2
 8047b76:	4a07      	ldr	r2, [pc, #28]	@ (8047b94 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047b78:	441a      	add	r2, r3
 8047b7a:	693b      	ldr	r3, [r7, #16]
 8047b7c:	3304      	adds	r3, #4
 8047b7e:	4619      	mov	r1, r3
 8047b80:	4610      	mov	r0, r2
 8047b82:	f7fe f878 	bl	8045c76 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8047b86:	bf00      	nop
 8047b88:	3718      	adds	r7, #24
 8047b8a:	46bd      	mov	sp, r7
 8047b8c:	bd80      	pop	{r7, pc}
 8047b8e:	bf00      	nop
 8047b90:	2001b318 	.word	0x2001b318
 8047b94:	2001b31c 	.word	0x2001b31c
 8047b98:	2001b7f4 	.word	0x2001b7f4

08047b9c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8047b9c:	b480      	push	{r7}
 8047b9e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8047ba0:	4b07      	ldr	r3, [pc, #28]	@ (8047bc0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047ba2:	681b      	ldr	r3, [r3, #0]
 8047ba4:	2b00      	cmp	r3, #0
 8047ba6:	d004      	beq.n	8047bb2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8047ba8:	4b05      	ldr	r3, [pc, #20]	@ (8047bc0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047baa:	681b      	ldr	r3, [r3, #0]
 8047bac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8047bae:	3201      	adds	r2, #1
 8047bb0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8047bb2:	4b03      	ldr	r3, [pc, #12]	@ (8047bc0 <pvTaskIncrementMutexHeldCount+0x24>)
 8047bb4:	681b      	ldr	r3, [r3, #0]
	}
 8047bb6:	4618      	mov	r0, r3
 8047bb8:	46bd      	mov	sp, r7
 8047bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047bbe:	4770      	bx	lr
 8047bc0:	2001b318 	.word	0x2001b318

08047bc4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8047bc4:	b580      	push	{r7, lr}
 8047bc6:	b084      	sub	sp, #16
 8047bc8:	af00      	add	r7, sp, #0
 8047bca:	6078      	str	r0, [r7, #4]
 8047bcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8047bce:	4b21      	ldr	r3, [pc, #132]	@ (8047c54 <prvAddCurrentTaskToDelayedList+0x90>)
 8047bd0:	681b      	ldr	r3, [r3, #0]
 8047bd2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047bd4:	4b20      	ldr	r3, [pc, #128]	@ (8047c58 <prvAddCurrentTaskToDelayedList+0x94>)
 8047bd6:	681b      	ldr	r3, [r3, #0]
 8047bd8:	3304      	adds	r3, #4
 8047bda:	4618      	mov	r0, r3
 8047bdc:	f7fe f8a8 	bl	8045d30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8047be0:	687b      	ldr	r3, [r7, #4]
 8047be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8047be6:	d10a      	bne.n	8047bfe <prvAddCurrentTaskToDelayedList+0x3a>
 8047be8:	683b      	ldr	r3, [r7, #0]
 8047bea:	2b00      	cmp	r3, #0
 8047bec:	d007      	beq.n	8047bfe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047bee:	4b1a      	ldr	r3, [pc, #104]	@ (8047c58 <prvAddCurrentTaskToDelayedList+0x94>)
 8047bf0:	681b      	ldr	r3, [r3, #0]
 8047bf2:	3304      	adds	r3, #4
 8047bf4:	4619      	mov	r1, r3
 8047bf6:	4819      	ldr	r0, [pc, #100]	@ (8047c5c <prvAddCurrentTaskToDelayedList+0x98>)
 8047bf8:	f7fe f83d 	bl	8045c76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8047bfc:	e026      	b.n	8047c4c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8047bfe:	68fa      	ldr	r2, [r7, #12]
 8047c00:	687b      	ldr	r3, [r7, #4]
 8047c02:	4413      	add	r3, r2
 8047c04:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8047c06:	4b14      	ldr	r3, [pc, #80]	@ (8047c58 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c08:	681b      	ldr	r3, [r3, #0]
 8047c0a:	68ba      	ldr	r2, [r7, #8]
 8047c0c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8047c0e:	68ba      	ldr	r2, [r7, #8]
 8047c10:	68fb      	ldr	r3, [r7, #12]
 8047c12:	429a      	cmp	r2, r3
 8047c14:	d209      	bcs.n	8047c2a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047c16:	4b12      	ldr	r3, [pc, #72]	@ (8047c60 <prvAddCurrentTaskToDelayedList+0x9c>)
 8047c18:	681a      	ldr	r2, [r3, #0]
 8047c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8047c58 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c1c:	681b      	ldr	r3, [r3, #0]
 8047c1e:	3304      	adds	r3, #4
 8047c20:	4619      	mov	r1, r3
 8047c22:	4610      	mov	r0, r2
 8047c24:	f7fe f84b 	bl	8045cbe <vListInsert>
}
 8047c28:	e010      	b.n	8047c4c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8047c64 <prvAddCurrentTaskToDelayedList+0xa0>)
 8047c2c:	681a      	ldr	r2, [r3, #0]
 8047c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8047c58 <prvAddCurrentTaskToDelayedList+0x94>)
 8047c30:	681b      	ldr	r3, [r3, #0]
 8047c32:	3304      	adds	r3, #4
 8047c34:	4619      	mov	r1, r3
 8047c36:	4610      	mov	r0, r2
 8047c38:	f7fe f841 	bl	8045cbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8047c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8047c3e:	681b      	ldr	r3, [r3, #0]
 8047c40:	68ba      	ldr	r2, [r7, #8]
 8047c42:	429a      	cmp	r2, r3
 8047c44:	d202      	bcs.n	8047c4c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8047c46:	4a08      	ldr	r2, [pc, #32]	@ (8047c68 <prvAddCurrentTaskToDelayedList+0xa4>)
 8047c48:	68bb      	ldr	r3, [r7, #8]
 8047c4a:	6013      	str	r3, [r2, #0]
}
 8047c4c:	bf00      	nop
 8047c4e:	3710      	adds	r7, #16
 8047c50:	46bd      	mov	sp, r7
 8047c52:	bd80      	pop	{r7, pc}
 8047c54:	2001b7f0 	.word	0x2001b7f0
 8047c58:	2001b318 	.word	0x2001b318
 8047c5c:	2001b7d8 	.word	0x2001b7d8
 8047c60:	2001b7a8 	.word	0x2001b7a8
 8047c64:	2001b7a4 	.word	0x2001b7a4
 8047c68:	2001b80c 	.word	0x2001b80c

08047c6c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8047c6c:	b580      	push	{r7, lr}
 8047c6e:	b088      	sub	sp, #32
 8047c70:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8047c72:	2300      	movs	r3, #0
 8047c74:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8047c76:	f000 fad3 	bl	8048220 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8047c7a:	4b18      	ldr	r3, [pc, #96]	@ (8047cdc <xTimerCreateTimerTask+0x70>)
 8047c7c:	681b      	ldr	r3, [r3, #0]
 8047c7e:	2b00      	cmp	r3, #0
 8047c80:	d020      	beq.n	8047cc4 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8047c82:	2300      	movs	r3, #0
 8047c84:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8047c86:	2300      	movs	r3, #0
 8047c88:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8047c8a:	463a      	mov	r2, r7
 8047c8c:	1d39      	adds	r1, r7, #4
 8047c8e:	f107 0308 	add.w	r3, r7, #8
 8047c92:	4618      	mov	r0, r3
 8047c94:	f7fd fde2 	bl	804585c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8047c98:	6839      	ldr	r1, [r7, #0]
 8047c9a:	687b      	ldr	r3, [r7, #4]
 8047c9c:	68ba      	ldr	r2, [r7, #8]
 8047c9e:	9202      	str	r2, [sp, #8]
 8047ca0:	9301      	str	r3, [sp, #4]
 8047ca2:	2303      	movs	r3, #3
 8047ca4:	9300      	str	r3, [sp, #0]
 8047ca6:	2300      	movs	r3, #0
 8047ca8:	460a      	mov	r2, r1
 8047caa:	490d      	ldr	r1, [pc, #52]	@ (8047ce0 <xTimerCreateTimerTask+0x74>)
 8047cac:	480d      	ldr	r0, [pc, #52]	@ (8047ce4 <xTimerCreateTimerTask+0x78>)
 8047cae:	f7ff f84f 	bl	8046d50 <xTaskCreateStatic>
 8047cb2:	4603      	mov	r3, r0
 8047cb4:	4a0c      	ldr	r2, [pc, #48]	@ (8047ce8 <xTimerCreateTimerTask+0x7c>)
 8047cb6:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8047cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8047ce8 <xTimerCreateTimerTask+0x7c>)
 8047cba:	681b      	ldr	r3, [r3, #0]
 8047cbc:	2b00      	cmp	r3, #0
 8047cbe:	d001      	beq.n	8047cc4 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8047cc0:	2301      	movs	r3, #1
 8047cc2:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8047cc4:	68fb      	ldr	r3, [r7, #12]
 8047cc6:	2b00      	cmp	r3, #0
 8047cc8:	d103      	bne.n	8047cd2 <xTimerCreateTimerTask+0x66>
 8047cca:	f7fe fa1d 	bl	8046108 <ulSetInterruptMask>
 8047cce:	bf00      	nop
 8047cd0:	e7fd      	b.n	8047cce <xTimerCreateTimerTask+0x62>
	return xReturn;
 8047cd2:	68fb      	ldr	r3, [r7, #12]
}
 8047cd4:	4618      	mov	r0, r3
 8047cd6:	3710      	adds	r7, #16
 8047cd8:	46bd      	mov	sp, r7
 8047cda:	bd80      	pop	{r7, pc}
 8047cdc:	2001b848 	.word	0x2001b848
 8047ce0:	08049924 	.word	0x08049924
 8047ce4:	08047e05 	.word	0x08047e05
 8047ce8:	2001b84c 	.word	0x2001b84c

08047cec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8047cec:	b580      	push	{r7, lr}
 8047cee:	b08a      	sub	sp, #40	@ 0x28
 8047cf0:	af00      	add	r7, sp, #0
 8047cf2:	60f8      	str	r0, [r7, #12]
 8047cf4:	60b9      	str	r1, [r7, #8]
 8047cf6:	607a      	str	r2, [r7, #4]
 8047cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8047cfa:	2300      	movs	r3, #0
 8047cfc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8047cfe:	68fb      	ldr	r3, [r7, #12]
 8047d00:	2b00      	cmp	r3, #0
 8047d02:	d103      	bne.n	8047d0c <xTimerGenericCommand+0x20>
 8047d04:	f7fe fa00 	bl	8046108 <ulSetInterruptMask>
 8047d08:	bf00      	nop
 8047d0a:	e7fd      	b.n	8047d08 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8047d0c:	4b19      	ldr	r3, [pc, #100]	@ (8047d74 <xTimerGenericCommand+0x88>)
 8047d0e:	681b      	ldr	r3, [r3, #0]
 8047d10:	2b00      	cmp	r3, #0
 8047d12:	d02a      	beq.n	8047d6a <xTimerGenericCommand+0x7e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8047d14:	68bb      	ldr	r3, [r7, #8]
 8047d16:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8047d18:	687b      	ldr	r3, [r7, #4]
 8047d1a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8047d1c:	68fb      	ldr	r3, [r7, #12]
 8047d1e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8047d20:	68bb      	ldr	r3, [r7, #8]
 8047d22:	2b05      	cmp	r3, #5
 8047d24:	dc18      	bgt.n	8047d58 <xTimerGenericCommand+0x6c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8047d26:	f7ff fddf 	bl	80478e8 <xTaskGetSchedulerState>
 8047d2a:	4603      	mov	r3, r0
 8047d2c:	2b02      	cmp	r3, #2
 8047d2e:	d109      	bne.n	8047d44 <xTimerGenericCommand+0x58>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8047d30:	4b10      	ldr	r3, [pc, #64]	@ (8047d74 <xTimerGenericCommand+0x88>)
 8047d32:	6818      	ldr	r0, [r3, #0]
 8047d34:	f107 0114 	add.w	r1, r7, #20
 8047d38:	2300      	movs	r3, #0
 8047d3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8047d3c:	f7fe fba4 	bl	8046488 <xQueueGenericSend>
 8047d40:	6278      	str	r0, [r7, #36]	@ 0x24
 8047d42:	e012      	b.n	8047d6a <xTimerGenericCommand+0x7e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8047d44:	4b0b      	ldr	r3, [pc, #44]	@ (8047d74 <xTimerGenericCommand+0x88>)
 8047d46:	6818      	ldr	r0, [r3, #0]
 8047d48:	f107 0114 	add.w	r1, r7, #20
 8047d4c:	2300      	movs	r3, #0
 8047d4e:	2200      	movs	r2, #0
 8047d50:	f7fe fb9a 	bl	8046488 <xQueueGenericSend>
 8047d54:	6278      	str	r0, [r7, #36]	@ 0x24
 8047d56:	e008      	b.n	8047d6a <xTimerGenericCommand+0x7e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8047d58:	4b06      	ldr	r3, [pc, #24]	@ (8047d74 <xTimerGenericCommand+0x88>)
 8047d5a:	6818      	ldr	r0, [r3, #0]
 8047d5c:	f107 0114 	add.w	r1, r7, #20
 8047d60:	2300      	movs	r3, #0
 8047d62:	683a      	ldr	r2, [r7, #0]
 8047d64:	f7fe fc5d 	bl	8046622 <xQueueGenericSendFromISR>
 8047d68:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8047d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8047d6c:	4618      	mov	r0, r3
 8047d6e:	3728      	adds	r7, #40	@ 0x28
 8047d70:	46bd      	mov	sp, r7
 8047d72:	bd80      	pop	{r7, pc}
 8047d74:	2001b848 	.word	0x2001b848

08047d78 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8047d78:	b580      	push	{r7, lr}
 8047d7a:	b086      	sub	sp, #24
 8047d7c:	af02      	add	r7, sp, #8
 8047d7e:	6078      	str	r0, [r7, #4]
 8047d80:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047d82:	4b1f      	ldr	r3, [pc, #124]	@ (8047e00 <prvProcessExpiredTimer+0x88>)
 8047d84:	681b      	ldr	r3, [r3, #0]
 8047d86:	68db      	ldr	r3, [r3, #12]
 8047d88:	68db      	ldr	r3, [r3, #12]
 8047d8a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8047d8c:	68fb      	ldr	r3, [r7, #12]
 8047d8e:	3304      	adds	r3, #4
 8047d90:	4618      	mov	r0, r3
 8047d92:	f7fd ffcd 	bl	8045d30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8047d96:	68fb      	ldr	r3, [r7, #12]
 8047d98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047d9c:	f003 0304 	and.w	r3, r3, #4
 8047da0:	2b00      	cmp	r3, #0
 8047da2:	d01b      	beq.n	8047ddc <prvProcessExpiredTimer+0x64>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8047da4:	68fb      	ldr	r3, [r7, #12]
 8047da6:	699a      	ldr	r2, [r3, #24]
 8047da8:	687b      	ldr	r3, [r7, #4]
 8047daa:	18d1      	adds	r1, r2, r3
 8047dac:	687b      	ldr	r3, [r7, #4]
 8047dae:	683a      	ldr	r2, [r7, #0]
 8047db0:	68f8      	ldr	r0, [r7, #12]
 8047db2:	f000 f8c5 	bl	8047f40 <prvInsertTimerInActiveList>
 8047db6:	4603      	mov	r3, r0
 8047db8:	2b00      	cmp	r3, #0
 8047dba:	d018      	beq.n	8047dee <prvProcessExpiredTimer+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8047dbc:	2300      	movs	r3, #0
 8047dbe:	9300      	str	r3, [sp, #0]
 8047dc0:	2300      	movs	r3, #0
 8047dc2:	687a      	ldr	r2, [r7, #4]
 8047dc4:	2100      	movs	r1, #0
 8047dc6:	68f8      	ldr	r0, [r7, #12]
 8047dc8:	f7ff ff90 	bl	8047cec <xTimerGenericCommand>
 8047dcc:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8047dce:	68bb      	ldr	r3, [r7, #8]
 8047dd0:	2b00      	cmp	r3, #0
 8047dd2:	d10c      	bne.n	8047dee <prvProcessExpiredTimer+0x76>
 8047dd4:	f7fe f998 	bl	8046108 <ulSetInterruptMask>
 8047dd8:	bf00      	nop
 8047dda:	e7fd      	b.n	8047dd8 <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8047ddc:	68fb      	ldr	r3, [r7, #12]
 8047dde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047de2:	f023 0301 	bic.w	r3, r3, #1
 8047de6:	b2da      	uxtb	r2, r3
 8047de8:	68fb      	ldr	r3, [r7, #12]
 8047dea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8047dee:	68fb      	ldr	r3, [r7, #12]
 8047df0:	6a1b      	ldr	r3, [r3, #32]
 8047df2:	68f8      	ldr	r0, [r7, #12]
 8047df4:	4798      	blx	r3
}
 8047df6:	bf00      	nop
 8047df8:	3710      	adds	r7, #16
 8047dfa:	46bd      	mov	sp, r7
 8047dfc:	bd80      	pop	{r7, pc}
 8047dfe:	bf00      	nop
 8047e00:	2001b840 	.word	0x2001b840

08047e04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8047e04:	b580      	push	{r7, lr}
 8047e06:	b084      	sub	sp, #16
 8047e08:	af00      	add	r7, sp, #0
 8047e0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047e0c:	f107 0308 	add.w	r3, r7, #8
 8047e10:	4618      	mov	r0, r3
 8047e12:	f000 f851 	bl	8047eb8 <prvGetNextExpireTime>
 8047e16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8047e18:	68bb      	ldr	r3, [r7, #8]
 8047e1a:	4619      	mov	r1, r3
 8047e1c:	68f8      	ldr	r0, [r7, #12]
 8047e1e:	f000 f805 	bl	8047e2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8047e22:	f000 f8cf 	bl	8047fc4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047e26:	bf00      	nop
 8047e28:	e7f0      	b.n	8047e0c <prvTimerTask+0x8>
	...

08047e2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8047e2c:	b580      	push	{r7, lr}
 8047e2e:	b084      	sub	sp, #16
 8047e30:	af00      	add	r7, sp, #0
 8047e32:	6078      	str	r0, [r7, #4]
 8047e34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8047e36:	f7ff f989 	bl	804714c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8047e3a:	f107 0308 	add.w	r3, r7, #8
 8047e3e:	4618      	mov	r0, r3
 8047e40:	f000 f85e 	bl	8047f00 <prvSampleTimeNow>
 8047e44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8047e46:	68bb      	ldr	r3, [r7, #8]
 8047e48:	2b00      	cmp	r3, #0
 8047e4a:	d12a      	bne.n	8047ea2 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8047e4c:	683b      	ldr	r3, [r7, #0]
 8047e4e:	2b00      	cmp	r3, #0
 8047e50:	d10a      	bne.n	8047e68 <prvProcessTimerOrBlockTask+0x3c>
 8047e52:	687a      	ldr	r2, [r7, #4]
 8047e54:	68fb      	ldr	r3, [r7, #12]
 8047e56:	429a      	cmp	r2, r3
 8047e58:	d806      	bhi.n	8047e68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8047e5a:	f7ff f985 	bl	8047168 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8047e5e:	68f9      	ldr	r1, [r7, #12]
 8047e60:	6878      	ldr	r0, [r7, #4]
 8047e62:	f7ff ff89 	bl	8047d78 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8047e66:	e01e      	b.n	8047ea6 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8047e68:	683b      	ldr	r3, [r7, #0]
 8047e6a:	2b00      	cmp	r3, #0
 8047e6c:	d008      	beq.n	8047e80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8047e6e:	4b10      	ldr	r3, [pc, #64]	@ (8047eb0 <prvProcessTimerOrBlockTask+0x84>)
 8047e70:	681b      	ldr	r3, [r3, #0]
 8047e72:	681b      	ldr	r3, [r3, #0]
 8047e74:	2b00      	cmp	r3, #0
 8047e76:	d101      	bne.n	8047e7c <prvProcessTimerOrBlockTask+0x50>
 8047e78:	2301      	movs	r3, #1
 8047e7a:	e000      	b.n	8047e7e <prvProcessTimerOrBlockTask+0x52>
 8047e7c:	2300      	movs	r3, #0
 8047e7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8047e80:	4b0c      	ldr	r3, [pc, #48]	@ (8047eb4 <prvProcessTimerOrBlockTask+0x88>)
 8047e82:	6818      	ldr	r0, [r3, #0]
 8047e84:	687a      	ldr	r2, [r7, #4]
 8047e86:	68fb      	ldr	r3, [r7, #12]
 8047e88:	1ad3      	subs	r3, r2, r3
 8047e8a:	683a      	ldr	r2, [r7, #0]
 8047e8c:	4619      	mov	r1, r3
 8047e8e:	f7fe ff2b 	bl	8046ce8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8047e92:	f7ff f969 	bl	8047168 <xTaskResumeAll>
 8047e96:	4603      	mov	r3, r0
 8047e98:	2b00      	cmp	r3, #0
 8047e9a:	d104      	bne.n	8047ea6 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8047e9c:	f7fd ffb2 	bl	8045e04 <vPortYield>
}
 8047ea0:	e001      	b.n	8047ea6 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8047ea2:	f7ff f961 	bl	8047168 <xTaskResumeAll>
}
 8047ea6:	bf00      	nop
 8047ea8:	3710      	adds	r7, #16
 8047eaa:	46bd      	mov	sp, r7
 8047eac:	bd80      	pop	{r7, pc}
 8047eae:	bf00      	nop
 8047eb0:	2001b844 	.word	0x2001b844
 8047eb4:	2001b848 	.word	0x2001b848

08047eb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8047eb8:	b480      	push	{r7}
 8047eba:	b085      	sub	sp, #20
 8047ebc:	af00      	add	r7, sp, #0
 8047ebe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8047ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8047efc <prvGetNextExpireTime+0x44>)
 8047ec2:	681b      	ldr	r3, [r3, #0]
 8047ec4:	681b      	ldr	r3, [r3, #0]
 8047ec6:	2b00      	cmp	r3, #0
 8047ec8:	d101      	bne.n	8047ece <prvGetNextExpireTime+0x16>
 8047eca:	2201      	movs	r2, #1
 8047ecc:	e000      	b.n	8047ed0 <prvGetNextExpireTime+0x18>
 8047ece:	2200      	movs	r2, #0
 8047ed0:	687b      	ldr	r3, [r7, #4]
 8047ed2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8047ed4:	687b      	ldr	r3, [r7, #4]
 8047ed6:	681b      	ldr	r3, [r3, #0]
 8047ed8:	2b00      	cmp	r3, #0
 8047eda:	d105      	bne.n	8047ee8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8047edc:	4b07      	ldr	r3, [pc, #28]	@ (8047efc <prvGetNextExpireTime+0x44>)
 8047ede:	681b      	ldr	r3, [r3, #0]
 8047ee0:	68db      	ldr	r3, [r3, #12]
 8047ee2:	681b      	ldr	r3, [r3, #0]
 8047ee4:	60fb      	str	r3, [r7, #12]
 8047ee6:	e001      	b.n	8047eec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8047ee8:	2300      	movs	r3, #0
 8047eea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8047eec:	68fb      	ldr	r3, [r7, #12]
}
 8047eee:	4618      	mov	r0, r3
 8047ef0:	3714      	adds	r7, #20
 8047ef2:	46bd      	mov	sp, r7
 8047ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8047ef8:	4770      	bx	lr
 8047efa:	bf00      	nop
 8047efc:	2001b840 	.word	0x2001b840

08047f00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8047f00:	b580      	push	{r7, lr}
 8047f02:	b084      	sub	sp, #16
 8047f04:	af00      	add	r7, sp, #0
 8047f06:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8047f08:	f7ff f9bc 	bl	8047284 <xTaskGetTickCount>
 8047f0c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8047f0e:	4b0b      	ldr	r3, [pc, #44]	@ (8047f3c <prvSampleTimeNow+0x3c>)
 8047f10:	681b      	ldr	r3, [r3, #0]
 8047f12:	68fa      	ldr	r2, [r7, #12]
 8047f14:	429a      	cmp	r2, r3
 8047f16:	d205      	bcs.n	8047f24 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8047f18:	f000 f924 	bl	8048164 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8047f1c:	687b      	ldr	r3, [r7, #4]
 8047f1e:	2201      	movs	r2, #1
 8047f20:	601a      	str	r2, [r3, #0]
 8047f22:	e002      	b.n	8047f2a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8047f24:	687b      	ldr	r3, [r7, #4]
 8047f26:	2200      	movs	r2, #0
 8047f28:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8047f2a:	4a04      	ldr	r2, [pc, #16]	@ (8047f3c <prvSampleTimeNow+0x3c>)
 8047f2c:	68fb      	ldr	r3, [r7, #12]
 8047f2e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8047f30:	68fb      	ldr	r3, [r7, #12]
}
 8047f32:	4618      	mov	r0, r3
 8047f34:	3710      	adds	r7, #16
 8047f36:	46bd      	mov	sp, r7
 8047f38:	bd80      	pop	{r7, pc}
 8047f3a:	bf00      	nop
 8047f3c:	2001b850 	.word	0x2001b850

08047f40 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8047f40:	b580      	push	{r7, lr}
 8047f42:	b086      	sub	sp, #24
 8047f44:	af00      	add	r7, sp, #0
 8047f46:	60f8      	str	r0, [r7, #12]
 8047f48:	60b9      	str	r1, [r7, #8]
 8047f4a:	607a      	str	r2, [r7, #4]
 8047f4c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8047f4e:	2300      	movs	r3, #0
 8047f50:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8047f52:	68fb      	ldr	r3, [r7, #12]
 8047f54:	68ba      	ldr	r2, [r7, #8]
 8047f56:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8047f58:	68fb      	ldr	r3, [r7, #12]
 8047f5a:	68fa      	ldr	r2, [r7, #12]
 8047f5c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8047f5e:	68ba      	ldr	r2, [r7, #8]
 8047f60:	687b      	ldr	r3, [r7, #4]
 8047f62:	429a      	cmp	r2, r3
 8047f64:	d812      	bhi.n	8047f8c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047f66:	687a      	ldr	r2, [r7, #4]
 8047f68:	683b      	ldr	r3, [r7, #0]
 8047f6a:	1ad2      	subs	r2, r2, r3
 8047f6c:	68fb      	ldr	r3, [r7, #12]
 8047f6e:	699b      	ldr	r3, [r3, #24]
 8047f70:	429a      	cmp	r2, r3
 8047f72:	d302      	bcc.n	8047f7a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8047f74:	2301      	movs	r3, #1
 8047f76:	617b      	str	r3, [r7, #20]
 8047f78:	e01b      	b.n	8047fb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8047f7a:	4b10      	ldr	r3, [pc, #64]	@ (8047fbc <prvInsertTimerInActiveList+0x7c>)
 8047f7c:	681a      	ldr	r2, [r3, #0]
 8047f7e:	68fb      	ldr	r3, [r7, #12]
 8047f80:	3304      	adds	r3, #4
 8047f82:	4619      	mov	r1, r3
 8047f84:	4610      	mov	r0, r2
 8047f86:	f7fd fe9a 	bl	8045cbe <vListInsert>
 8047f8a:	e012      	b.n	8047fb2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8047f8c:	687a      	ldr	r2, [r7, #4]
 8047f8e:	683b      	ldr	r3, [r7, #0]
 8047f90:	429a      	cmp	r2, r3
 8047f92:	d206      	bcs.n	8047fa2 <prvInsertTimerInActiveList+0x62>
 8047f94:	68ba      	ldr	r2, [r7, #8]
 8047f96:	683b      	ldr	r3, [r7, #0]
 8047f98:	429a      	cmp	r2, r3
 8047f9a:	d302      	bcc.n	8047fa2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8047f9c:	2301      	movs	r3, #1
 8047f9e:	617b      	str	r3, [r7, #20]
 8047fa0:	e007      	b.n	8047fb2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8047fa2:	4b07      	ldr	r3, [pc, #28]	@ (8047fc0 <prvInsertTimerInActiveList+0x80>)
 8047fa4:	681a      	ldr	r2, [r3, #0]
 8047fa6:	68fb      	ldr	r3, [r7, #12]
 8047fa8:	3304      	adds	r3, #4
 8047faa:	4619      	mov	r1, r3
 8047fac:	4610      	mov	r0, r2
 8047fae:	f7fd fe86 	bl	8045cbe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8047fb2:	697b      	ldr	r3, [r7, #20]
}
 8047fb4:	4618      	mov	r0, r3
 8047fb6:	3718      	adds	r7, #24
 8047fb8:	46bd      	mov	sp, r7
 8047fba:	bd80      	pop	{r7, pc}
 8047fbc:	2001b844 	.word	0x2001b844
 8047fc0:	2001b840 	.word	0x2001b840

08047fc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8047fc4:	b580      	push	{r7, lr}
 8047fc6:	b08c      	sub	sp, #48	@ 0x30
 8047fc8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8047fca:	e0b8      	b.n	804813e <prvProcessReceivedCommands+0x17a>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8047fcc:	68bb      	ldr	r3, [r7, #8]
 8047fce:	2b00      	cmp	r3, #0
 8047fd0:	da12      	bge.n	8047ff8 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8047fd2:	f107 0308 	add.w	r3, r7, #8
 8047fd6:	3304      	adds	r3, #4
 8047fd8:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8047fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8047fdc:	2b00      	cmp	r3, #0
 8047fde:	d103      	bne.n	8047fe8 <prvProcessReceivedCommands+0x24>
 8047fe0:	f7fe f892 	bl	8046108 <ulSetInterruptMask>
 8047fe4:	bf00      	nop
 8047fe6:	e7fd      	b.n	8047fe4 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8047fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8047fea:	681b      	ldr	r3, [r3, #0]
 8047fec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8047fee:	6850      	ldr	r0, [r2, #4]
 8047ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8047ff2:	6892      	ldr	r2, [r2, #8]
 8047ff4:	4611      	mov	r1, r2
 8047ff6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8047ff8:	68bb      	ldr	r3, [r7, #8]
 8047ffa:	2b00      	cmp	r3, #0
 8047ffc:	f2c0 809f 	blt.w	804813e <prvProcessReceivedCommands+0x17a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8048000:	693b      	ldr	r3, [r7, #16]
 8048002:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8048004:	6a3b      	ldr	r3, [r7, #32]
 8048006:	695b      	ldr	r3, [r3, #20]
 8048008:	2b00      	cmp	r3, #0
 804800a:	d004      	beq.n	8048016 <prvProcessReceivedCommands+0x52>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 804800c:	6a3b      	ldr	r3, [r7, #32]
 804800e:	3304      	adds	r3, #4
 8048010:	4618      	mov	r0, r3
 8048012:	f7fd fe8d 	bl	8045d30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8048016:	1d3b      	adds	r3, r7, #4
 8048018:	4618      	mov	r0, r3
 804801a:	f7ff ff71 	bl	8047f00 <prvSampleTimeNow>
 804801e:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8048020:	68bb      	ldr	r3, [r7, #8]
 8048022:	2b09      	cmp	r3, #9
 8048024:	f200 8088 	bhi.w	8048138 <prvProcessReceivedCommands+0x174>
 8048028:	a201      	add	r2, pc, #4	@ (adr r2, 8048030 <prvProcessReceivedCommands+0x6c>)
 804802a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804802e:	bf00      	nop
 8048030:	08048059 	.word	0x08048059
 8048034:	08048059 	.word	0x08048059
 8048038:	08048059 	.word	0x08048059
 804803c:	080480bf 	.word	0x080480bf
 8048040:	080480d3 	.word	0x080480d3
 8048044:	0804810f 	.word	0x0804810f
 8048048:	08048059 	.word	0x08048059
 804804c:	08048059 	.word	0x08048059
 8048050:	080480bf 	.word	0x080480bf
 8048054:	080480d3 	.word	0x080480d3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8048058:	6a3b      	ldr	r3, [r7, #32]
 804805a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804805e:	f043 0301 	orr.w	r3, r3, #1
 8048062:	b2da      	uxtb	r2, r3
 8048064:	6a3b      	ldr	r3, [r7, #32]
 8048066:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 804806a:	68fa      	ldr	r2, [r7, #12]
 804806c:	6a3b      	ldr	r3, [r7, #32]
 804806e:	699b      	ldr	r3, [r3, #24]
 8048070:	18d1      	adds	r1, r2, r3
 8048072:	68fb      	ldr	r3, [r7, #12]
 8048074:	69fa      	ldr	r2, [r7, #28]
 8048076:	6a38      	ldr	r0, [r7, #32]
 8048078:	f7ff ff62 	bl	8047f40 <prvInsertTimerInActiveList>
 804807c:	4603      	mov	r3, r0
 804807e:	2b00      	cmp	r3, #0
 8048080:	d05c      	beq.n	804813c <prvProcessReceivedCommands+0x178>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8048082:	6a3b      	ldr	r3, [r7, #32]
 8048084:	6a1b      	ldr	r3, [r3, #32]
 8048086:	6a38      	ldr	r0, [r7, #32]
 8048088:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 804808a:	6a3b      	ldr	r3, [r7, #32]
 804808c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8048090:	f003 0304 	and.w	r3, r3, #4
 8048094:	2b00      	cmp	r3, #0
 8048096:	d051      	beq.n	804813c <prvProcessReceivedCommands+0x178>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8048098:	68fa      	ldr	r2, [r7, #12]
 804809a:	6a3b      	ldr	r3, [r7, #32]
 804809c:	699b      	ldr	r3, [r3, #24]
 804809e:	441a      	add	r2, r3
 80480a0:	2300      	movs	r3, #0
 80480a2:	9300      	str	r3, [sp, #0]
 80480a4:	2300      	movs	r3, #0
 80480a6:	2100      	movs	r1, #0
 80480a8:	6a38      	ldr	r0, [r7, #32]
 80480aa:	f7ff fe1f 	bl	8047cec <xTimerGenericCommand>
 80480ae:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 80480b0:	69bb      	ldr	r3, [r7, #24]
 80480b2:	2b00      	cmp	r3, #0
 80480b4:	d142      	bne.n	804813c <prvProcessReceivedCommands+0x178>
 80480b6:	f7fe f827 	bl	8046108 <ulSetInterruptMask>
 80480ba:	bf00      	nop
 80480bc:	e7fd      	b.n	80480ba <prvProcessReceivedCommands+0xf6>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80480be:	6a3b      	ldr	r3, [r7, #32]
 80480c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80480c4:	f023 0301 	bic.w	r3, r3, #1
 80480c8:	b2da      	uxtb	r2, r3
 80480ca:	6a3b      	ldr	r3, [r7, #32]
 80480cc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80480d0:	e035      	b.n	804813e <prvProcessReceivedCommands+0x17a>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80480d2:	6a3b      	ldr	r3, [r7, #32]
 80480d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80480d8:	f043 0301 	orr.w	r3, r3, #1
 80480dc:	b2da      	uxtb	r2, r3
 80480de:	6a3b      	ldr	r3, [r7, #32]
 80480e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80480e4:	68fa      	ldr	r2, [r7, #12]
 80480e6:	6a3b      	ldr	r3, [r7, #32]
 80480e8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80480ea:	6a3b      	ldr	r3, [r7, #32]
 80480ec:	699b      	ldr	r3, [r3, #24]
 80480ee:	2b00      	cmp	r3, #0
 80480f0:	d103      	bne.n	80480fa <prvProcessReceivedCommands+0x136>
 80480f2:	f7fe f809 	bl	8046108 <ulSetInterruptMask>
 80480f6:	bf00      	nop
 80480f8:	e7fd      	b.n	80480f6 <prvProcessReceivedCommands+0x132>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80480fa:	6a3b      	ldr	r3, [r7, #32]
 80480fc:	699a      	ldr	r2, [r3, #24]
 80480fe:	69fb      	ldr	r3, [r7, #28]
 8048100:	18d1      	adds	r1, r2, r3
 8048102:	69fb      	ldr	r3, [r7, #28]
 8048104:	69fa      	ldr	r2, [r7, #28]
 8048106:	6a38      	ldr	r0, [r7, #32]
 8048108:	f7ff ff1a 	bl	8047f40 <prvInsertTimerInActiveList>
					break;
 804810c:	e017      	b.n	804813e <prvProcessReceivedCommands+0x17a>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 804810e:	6a3b      	ldr	r3, [r7, #32]
 8048110:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8048114:	f003 0302 	and.w	r3, r3, #2
 8048118:	2b00      	cmp	r3, #0
 804811a:	d103      	bne.n	8048124 <prvProcessReceivedCommands+0x160>
						{
							vPortFree( pxTimer );
 804811c:	6a38      	ldr	r0, [r7, #32]
 804811e:	f7fd fc6d 	bl	80459fc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8048122:	e00c      	b.n	804813e <prvProcessReceivedCommands+0x17a>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8048124:	6a3b      	ldr	r3, [r7, #32]
 8048126:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804812a:	f023 0301 	bic.w	r3, r3, #1
 804812e:	b2da      	uxtb	r2, r3
 8048130:	6a3b      	ldr	r3, [r7, #32]
 8048132:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8048136:	e002      	b.n	804813e <prvProcessReceivedCommands+0x17a>

				default	:
					/* Don't expect to get here. */
					break;
 8048138:	bf00      	nop
 804813a:	e000      	b.n	804813e <prvProcessReceivedCommands+0x17a>
					break;
 804813c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 804813e:	4b08      	ldr	r3, [pc, #32]	@ (8048160 <prvProcessReceivedCommands+0x19c>)
 8048140:	681b      	ldr	r3, [r3, #0]
 8048142:	f107 0108 	add.w	r1, r7, #8
 8048146:	2200      	movs	r2, #0
 8048148:	4618      	mov	r0, r3
 804814a:	f7fe fade 	bl	804670a <xQueueReceive>
 804814e:	4603      	mov	r3, r0
 8048150:	2b00      	cmp	r3, #0
 8048152:	f47f af3b 	bne.w	8047fcc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8048156:	bf00      	nop
 8048158:	bf00      	nop
 804815a:	3728      	adds	r7, #40	@ 0x28
 804815c:	46bd      	mov	sp, r7
 804815e:	bd80      	pop	{r7, pc}
 8048160:	2001b848 	.word	0x2001b848

08048164 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8048164:	b580      	push	{r7, lr}
 8048166:	b088      	sub	sp, #32
 8048168:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 804816a:	e041      	b.n	80481f0 <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 804816c:	4b2a      	ldr	r3, [pc, #168]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 804816e:	681b      	ldr	r3, [r3, #0]
 8048170:	68db      	ldr	r3, [r3, #12]
 8048172:	681b      	ldr	r3, [r3, #0]
 8048174:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8048176:	4b28      	ldr	r3, [pc, #160]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 8048178:	681b      	ldr	r3, [r3, #0]
 804817a:	68db      	ldr	r3, [r3, #12]
 804817c:	68db      	ldr	r3, [r3, #12]
 804817e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8048180:	68fb      	ldr	r3, [r7, #12]
 8048182:	3304      	adds	r3, #4
 8048184:	4618      	mov	r0, r3
 8048186:	f7fd fdd3 	bl	8045d30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 804818a:	68fb      	ldr	r3, [r7, #12]
 804818c:	6a1b      	ldr	r3, [r3, #32]
 804818e:	68f8      	ldr	r0, [r7, #12]
 8048190:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8048192:	68fb      	ldr	r3, [r7, #12]
 8048194:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8048198:	f003 0304 	and.w	r3, r3, #4
 804819c:	2b00      	cmp	r3, #0
 804819e:	d027      	beq.n	80481f0 <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80481a0:	68fb      	ldr	r3, [r7, #12]
 80481a2:	699b      	ldr	r3, [r3, #24]
 80481a4:	693a      	ldr	r2, [r7, #16]
 80481a6:	4413      	add	r3, r2
 80481a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80481aa:	68ba      	ldr	r2, [r7, #8]
 80481ac:	693b      	ldr	r3, [r7, #16]
 80481ae:	429a      	cmp	r2, r3
 80481b0:	d90e      	bls.n	80481d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80481b2:	68fb      	ldr	r3, [r7, #12]
 80481b4:	68ba      	ldr	r2, [r7, #8]
 80481b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80481b8:	68fb      	ldr	r3, [r7, #12]
 80481ba:	68fa      	ldr	r2, [r7, #12]
 80481bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80481be:	4b16      	ldr	r3, [pc, #88]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 80481c0:	681a      	ldr	r2, [r3, #0]
 80481c2:	68fb      	ldr	r3, [r7, #12]
 80481c4:	3304      	adds	r3, #4
 80481c6:	4619      	mov	r1, r3
 80481c8:	4610      	mov	r0, r2
 80481ca:	f7fd fd78 	bl	8045cbe <vListInsert>
 80481ce:	e00f      	b.n	80481f0 <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80481d0:	2300      	movs	r3, #0
 80481d2:	9300      	str	r3, [sp, #0]
 80481d4:	2300      	movs	r3, #0
 80481d6:	693a      	ldr	r2, [r7, #16]
 80481d8:	2100      	movs	r1, #0
 80481da:	68f8      	ldr	r0, [r7, #12]
 80481dc:	f7ff fd86 	bl	8047cec <xTimerGenericCommand>
 80481e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80481e2:	687b      	ldr	r3, [r7, #4]
 80481e4:	2b00      	cmp	r3, #0
 80481e6:	d103      	bne.n	80481f0 <prvSwitchTimerLists+0x8c>
 80481e8:	f7fd ff8e 	bl	8046108 <ulSetInterruptMask>
 80481ec:	bf00      	nop
 80481ee:	e7fd      	b.n	80481ec <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80481f0:	4b09      	ldr	r3, [pc, #36]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 80481f2:	681b      	ldr	r3, [r3, #0]
 80481f4:	681b      	ldr	r3, [r3, #0]
 80481f6:	2b00      	cmp	r3, #0
 80481f8:	d1b8      	bne.n	804816c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80481fa:	4b07      	ldr	r3, [pc, #28]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 80481fc:	681b      	ldr	r3, [r3, #0]
 80481fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8048200:	4b06      	ldr	r3, [pc, #24]	@ (804821c <prvSwitchTimerLists+0xb8>)
 8048202:	681b      	ldr	r3, [r3, #0]
 8048204:	4a04      	ldr	r2, [pc, #16]	@ (8048218 <prvSwitchTimerLists+0xb4>)
 8048206:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8048208:	4a04      	ldr	r2, [pc, #16]	@ (804821c <prvSwitchTimerLists+0xb8>)
 804820a:	697b      	ldr	r3, [r7, #20]
 804820c:	6013      	str	r3, [r2, #0]
}
 804820e:	bf00      	nop
 8048210:	3718      	adds	r7, #24
 8048212:	46bd      	mov	sp, r7
 8048214:	bd80      	pop	{r7, pc}
 8048216:	bf00      	nop
 8048218:	2001b840 	.word	0x2001b840
 804821c:	2001b844 	.word	0x2001b844

08048220 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8048220:	b580      	push	{r7, lr}
 8048222:	b082      	sub	sp, #8
 8048224:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8048226:	f7fd fdff 	bl	8045e28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 804822a:	4b15      	ldr	r3, [pc, #84]	@ (8048280 <prvCheckForValidListAndQueue+0x60>)
 804822c:	681b      	ldr	r3, [r3, #0]
 804822e:	2b00      	cmp	r3, #0
 8048230:	d120      	bne.n	8048274 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8048232:	4814      	ldr	r0, [pc, #80]	@ (8048284 <prvCheckForValidListAndQueue+0x64>)
 8048234:	f7fd fcf2 	bl	8045c1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8048238:	4813      	ldr	r0, [pc, #76]	@ (8048288 <prvCheckForValidListAndQueue+0x68>)
 804823a:	f7fd fcef 	bl	8045c1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 804823e:	4b13      	ldr	r3, [pc, #76]	@ (804828c <prvCheckForValidListAndQueue+0x6c>)
 8048240:	4a10      	ldr	r2, [pc, #64]	@ (8048284 <prvCheckForValidListAndQueue+0x64>)
 8048242:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8048244:	4b12      	ldr	r3, [pc, #72]	@ (8048290 <prvCheckForValidListAndQueue+0x70>)
 8048246:	4a10      	ldr	r2, [pc, #64]	@ (8048288 <prvCheckForValidListAndQueue+0x68>)
 8048248:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 804824a:	2300      	movs	r3, #0
 804824c:	9300      	str	r3, [sp, #0]
 804824e:	4b11      	ldr	r3, [pc, #68]	@ (8048294 <prvCheckForValidListAndQueue+0x74>)
 8048250:	4a11      	ldr	r2, [pc, #68]	@ (8048298 <prvCheckForValidListAndQueue+0x78>)
 8048252:	2110      	movs	r1, #16
 8048254:	2005      	movs	r0, #5
 8048256:	f7fe f83a 	bl	80462ce <xQueueGenericCreateStatic>
 804825a:	4603      	mov	r3, r0
 804825c:	4a08      	ldr	r2, [pc, #32]	@ (8048280 <prvCheckForValidListAndQueue+0x60>)
 804825e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8048260:	4b07      	ldr	r3, [pc, #28]	@ (8048280 <prvCheckForValidListAndQueue+0x60>)
 8048262:	681b      	ldr	r3, [r3, #0]
 8048264:	2b00      	cmp	r3, #0
 8048266:	d005      	beq.n	8048274 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8048268:	4b05      	ldr	r3, [pc, #20]	@ (8048280 <prvCheckForValidListAndQueue+0x60>)
 804826a:	681b      	ldr	r3, [r3, #0]
 804826c:	490b      	ldr	r1, [pc, #44]	@ (804829c <prvCheckForValidListAndQueue+0x7c>)
 804826e:	4618      	mov	r0, r3
 8048270:	f7fe fd10 	bl	8046c94 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8048274:	f7fd fdea 	bl	8045e4c <vPortExitCritical>
}
 8048278:	bf00      	nop
 804827a:	46bd      	mov	sp, r7
 804827c:	bd80      	pop	{r7, pc}
 804827e:	bf00      	nop
 8048280:	2001b848 	.word	0x2001b848
 8048284:	2001b818 	.word	0x2001b818
 8048288:	2001b82c 	.word	0x2001b82c
 804828c:	2001b840 	.word	0x2001b840
 8048290:	2001b844 	.word	0x2001b844
 8048294:	2001b8a4 	.word	0x2001b8a4
 8048298:	2001b854 	.word	0x2001b854
 804829c:	0804992c 	.word	0x0804992c

080482a0 <std>:
 80482a0:	2300      	movs	r3, #0
 80482a2:	b510      	push	{r4, lr}
 80482a4:	4604      	mov	r4, r0
 80482a6:	6083      	str	r3, [r0, #8]
 80482a8:	8181      	strh	r1, [r0, #12]
 80482aa:	4619      	mov	r1, r3
 80482ac:	6643      	str	r3, [r0, #100]	@ 0x64
 80482ae:	81c2      	strh	r2, [r0, #14]
 80482b0:	2208      	movs	r2, #8
 80482b2:	6183      	str	r3, [r0, #24]
 80482b4:	e9c0 3300 	strd	r3, r3, [r0]
 80482b8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80482bc:	305c      	adds	r0, #92	@ 0x5c
 80482be:	f000 f9f9 	bl	80486b4 <memset>
 80482c2:	4b0d      	ldr	r3, [pc, #52]	@ (80482f8 <std+0x58>)
 80482c4:	6224      	str	r4, [r4, #32]
 80482c6:	6263      	str	r3, [r4, #36]	@ 0x24
 80482c8:	4b0c      	ldr	r3, [pc, #48]	@ (80482fc <std+0x5c>)
 80482ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 80482cc:	4b0c      	ldr	r3, [pc, #48]	@ (8048300 <std+0x60>)
 80482ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80482d0:	4b0c      	ldr	r3, [pc, #48]	@ (8048304 <std+0x64>)
 80482d2:	6323      	str	r3, [r4, #48]	@ 0x30
 80482d4:	4b0c      	ldr	r3, [pc, #48]	@ (8048308 <std+0x68>)
 80482d6:	429c      	cmp	r4, r3
 80482d8:	d006      	beq.n	80482e8 <std+0x48>
 80482da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80482de:	4294      	cmp	r4, r2
 80482e0:	d002      	beq.n	80482e8 <std+0x48>
 80482e2:	33d0      	adds	r3, #208	@ 0xd0
 80482e4:	429c      	cmp	r4, r3
 80482e6:	d105      	bne.n	80482f4 <std+0x54>
 80482e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80482ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80482f0:	f000 ba58 	b.w	80487a4 <__retarget_lock_init_recursive>
 80482f4:	bd10      	pop	{r4, pc}
 80482f6:	bf00      	nop
 80482f8:	08048505 	.word	0x08048505
 80482fc:	08048527 	.word	0x08048527
 8048300:	0804855f 	.word	0x0804855f
 8048304:	08048583 	.word	0x08048583
 8048308:	2001b8f4 	.word	0x2001b8f4

0804830c <stdio_exit_handler>:
 804830c:	4a02      	ldr	r2, [pc, #8]	@ (8048318 <stdio_exit_handler+0xc>)
 804830e:	4903      	ldr	r1, [pc, #12]	@ (804831c <stdio_exit_handler+0x10>)
 8048310:	4803      	ldr	r0, [pc, #12]	@ (8048320 <stdio_exit_handler+0x14>)
 8048312:	f000 b869 	b.w	80483e8 <_fwalk_sglue>
 8048316:	bf00      	nop
 8048318:	20018044 	.word	0x20018044
 804831c:	08049061 	.word	0x08049061
 8048320:	20018054 	.word	0x20018054

08048324 <cleanup_stdio>:
 8048324:	6841      	ldr	r1, [r0, #4]
 8048326:	4b0c      	ldr	r3, [pc, #48]	@ (8048358 <cleanup_stdio+0x34>)
 8048328:	4299      	cmp	r1, r3
 804832a:	b510      	push	{r4, lr}
 804832c:	4604      	mov	r4, r0
 804832e:	d001      	beq.n	8048334 <cleanup_stdio+0x10>
 8048330:	f000 fe96 	bl	8049060 <_fflush_r>
 8048334:	68a1      	ldr	r1, [r4, #8]
 8048336:	4b09      	ldr	r3, [pc, #36]	@ (804835c <cleanup_stdio+0x38>)
 8048338:	4299      	cmp	r1, r3
 804833a:	d002      	beq.n	8048342 <cleanup_stdio+0x1e>
 804833c:	4620      	mov	r0, r4
 804833e:	f000 fe8f 	bl	8049060 <_fflush_r>
 8048342:	68e1      	ldr	r1, [r4, #12]
 8048344:	4b06      	ldr	r3, [pc, #24]	@ (8048360 <cleanup_stdio+0x3c>)
 8048346:	4299      	cmp	r1, r3
 8048348:	d004      	beq.n	8048354 <cleanup_stdio+0x30>
 804834a:	4620      	mov	r0, r4
 804834c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8048350:	f000 be86 	b.w	8049060 <_fflush_r>
 8048354:	bd10      	pop	{r4, pc}
 8048356:	bf00      	nop
 8048358:	2001b8f4 	.word	0x2001b8f4
 804835c:	2001b95c 	.word	0x2001b95c
 8048360:	2001b9c4 	.word	0x2001b9c4

08048364 <global_stdio_init.part.0>:
 8048364:	b510      	push	{r4, lr}
 8048366:	4b0b      	ldr	r3, [pc, #44]	@ (8048394 <global_stdio_init.part.0+0x30>)
 8048368:	2104      	movs	r1, #4
 804836a:	4c0b      	ldr	r4, [pc, #44]	@ (8048398 <global_stdio_init.part.0+0x34>)
 804836c:	4a0b      	ldr	r2, [pc, #44]	@ (804839c <global_stdio_init.part.0+0x38>)
 804836e:	4620      	mov	r0, r4
 8048370:	601a      	str	r2, [r3, #0]
 8048372:	2200      	movs	r2, #0
 8048374:	f7ff ff94 	bl	80482a0 <std>
 8048378:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 804837c:	2201      	movs	r2, #1
 804837e:	2109      	movs	r1, #9
 8048380:	f7ff ff8e 	bl	80482a0 <std>
 8048384:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8048388:	2202      	movs	r2, #2
 804838a:	2112      	movs	r1, #18
 804838c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8048390:	f7ff bf86 	b.w	80482a0 <std>
 8048394:	2001ba2c 	.word	0x2001ba2c
 8048398:	2001b8f4 	.word	0x2001b8f4
 804839c:	0804830d 	.word	0x0804830d

080483a0 <__sfp_lock_acquire>:
 80483a0:	4801      	ldr	r0, [pc, #4]	@ (80483a8 <__sfp_lock_acquire+0x8>)
 80483a2:	f000 ba00 	b.w	80487a6 <__retarget_lock_acquire_recursive>
 80483a6:	bf00      	nop
 80483a8:	2001ba35 	.word	0x2001ba35

080483ac <__sfp_lock_release>:
 80483ac:	4801      	ldr	r0, [pc, #4]	@ (80483b4 <__sfp_lock_release+0x8>)
 80483ae:	f000 b9fb 	b.w	80487a8 <__retarget_lock_release_recursive>
 80483b2:	bf00      	nop
 80483b4:	2001ba35 	.word	0x2001ba35

080483b8 <__sinit>:
 80483b8:	b510      	push	{r4, lr}
 80483ba:	4604      	mov	r4, r0
 80483bc:	f7ff fff0 	bl	80483a0 <__sfp_lock_acquire>
 80483c0:	6a23      	ldr	r3, [r4, #32]
 80483c2:	b11b      	cbz	r3, 80483cc <__sinit+0x14>
 80483c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80483c8:	f7ff bff0 	b.w	80483ac <__sfp_lock_release>
 80483cc:	4b04      	ldr	r3, [pc, #16]	@ (80483e0 <__sinit+0x28>)
 80483ce:	6223      	str	r3, [r4, #32]
 80483d0:	4b04      	ldr	r3, [pc, #16]	@ (80483e4 <__sinit+0x2c>)
 80483d2:	681b      	ldr	r3, [r3, #0]
 80483d4:	2b00      	cmp	r3, #0
 80483d6:	d1f5      	bne.n	80483c4 <__sinit+0xc>
 80483d8:	f7ff ffc4 	bl	8048364 <global_stdio_init.part.0>
 80483dc:	e7f2      	b.n	80483c4 <__sinit+0xc>
 80483de:	bf00      	nop
 80483e0:	08048325 	.word	0x08048325
 80483e4:	2001ba2c 	.word	0x2001ba2c

080483e8 <_fwalk_sglue>:
 80483e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80483ec:	4607      	mov	r7, r0
 80483ee:	4688      	mov	r8, r1
 80483f0:	4614      	mov	r4, r2
 80483f2:	2600      	movs	r6, #0
 80483f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80483f8:	f1b9 0901 	subs.w	r9, r9, #1
 80483fc:	d505      	bpl.n	804840a <_fwalk_sglue+0x22>
 80483fe:	6824      	ldr	r4, [r4, #0]
 8048400:	2c00      	cmp	r4, #0
 8048402:	d1f7      	bne.n	80483f4 <_fwalk_sglue+0xc>
 8048404:	4630      	mov	r0, r6
 8048406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 804840a:	89ab      	ldrh	r3, [r5, #12]
 804840c:	2b01      	cmp	r3, #1
 804840e:	d907      	bls.n	8048420 <_fwalk_sglue+0x38>
 8048410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8048414:	3301      	adds	r3, #1
 8048416:	d003      	beq.n	8048420 <_fwalk_sglue+0x38>
 8048418:	4629      	mov	r1, r5
 804841a:	4638      	mov	r0, r7
 804841c:	47c0      	blx	r8
 804841e:	4306      	orrs	r6, r0
 8048420:	3568      	adds	r5, #104	@ 0x68
 8048422:	e7e9      	b.n	80483f8 <_fwalk_sglue+0x10>

08048424 <iprintf>:
 8048424:	b40f      	push	{r0, r1, r2, r3}
 8048426:	b507      	push	{r0, r1, r2, lr}
 8048428:	4906      	ldr	r1, [pc, #24]	@ (8048444 <iprintf+0x20>)
 804842a:	ab04      	add	r3, sp, #16
 804842c:	6808      	ldr	r0, [r1, #0]
 804842e:	f853 2b04 	ldr.w	r2, [r3], #4
 8048432:	6881      	ldr	r1, [r0, #8]
 8048434:	9301      	str	r3, [sp, #4]
 8048436:	f000 fae7 	bl	8048a08 <_vfiprintf_r>
 804843a:	b003      	add	sp, #12
 804843c:	f85d eb04 	ldr.w	lr, [sp], #4
 8048440:	b004      	add	sp, #16
 8048442:	4770      	bx	lr
 8048444:	20018050 	.word	0x20018050

08048448 <_puts_r>:
 8048448:	6a03      	ldr	r3, [r0, #32]
 804844a:	b570      	push	{r4, r5, r6, lr}
 804844c:	4605      	mov	r5, r0
 804844e:	460e      	mov	r6, r1
 8048450:	6884      	ldr	r4, [r0, #8]
 8048452:	b90b      	cbnz	r3, 8048458 <_puts_r+0x10>
 8048454:	f7ff ffb0 	bl	80483b8 <__sinit>
 8048458:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 804845a:	07db      	lsls	r3, r3, #31
 804845c:	d405      	bmi.n	804846a <_puts_r+0x22>
 804845e:	89a3      	ldrh	r3, [r4, #12]
 8048460:	0598      	lsls	r0, r3, #22
 8048462:	d402      	bmi.n	804846a <_puts_r+0x22>
 8048464:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8048466:	f000 f99e 	bl	80487a6 <__retarget_lock_acquire_recursive>
 804846a:	89a3      	ldrh	r3, [r4, #12]
 804846c:	0719      	lsls	r1, r3, #28
 804846e:	d502      	bpl.n	8048476 <_puts_r+0x2e>
 8048470:	6923      	ldr	r3, [r4, #16]
 8048472:	2b00      	cmp	r3, #0
 8048474:	d135      	bne.n	80484e2 <_puts_r+0x9a>
 8048476:	4621      	mov	r1, r4
 8048478:	4628      	mov	r0, r5
 804847a:	f000 f8c5 	bl	8048608 <__swsetup_r>
 804847e:	b380      	cbz	r0, 80484e2 <_puts_r+0x9a>
 8048480:	f04f 35ff 	mov.w	r5, #4294967295
 8048484:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8048486:	07da      	lsls	r2, r3, #31
 8048488:	d405      	bmi.n	8048496 <_puts_r+0x4e>
 804848a:	89a3      	ldrh	r3, [r4, #12]
 804848c:	059b      	lsls	r3, r3, #22
 804848e:	d402      	bmi.n	8048496 <_puts_r+0x4e>
 8048490:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8048492:	f000 f989 	bl	80487a8 <__retarget_lock_release_recursive>
 8048496:	4628      	mov	r0, r5
 8048498:	bd70      	pop	{r4, r5, r6, pc}
 804849a:	2b00      	cmp	r3, #0
 804849c:	da04      	bge.n	80484a8 <_puts_r+0x60>
 804849e:	69a2      	ldr	r2, [r4, #24]
 80484a0:	429a      	cmp	r2, r3
 80484a2:	dc17      	bgt.n	80484d4 <_puts_r+0x8c>
 80484a4:	290a      	cmp	r1, #10
 80484a6:	d015      	beq.n	80484d4 <_puts_r+0x8c>
 80484a8:	6823      	ldr	r3, [r4, #0]
 80484aa:	1c5a      	adds	r2, r3, #1
 80484ac:	6022      	str	r2, [r4, #0]
 80484ae:	7019      	strb	r1, [r3, #0]
 80484b0:	68a3      	ldr	r3, [r4, #8]
 80484b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80484b6:	3b01      	subs	r3, #1
 80484b8:	60a3      	str	r3, [r4, #8]
 80484ba:	2900      	cmp	r1, #0
 80484bc:	d1ed      	bne.n	804849a <_puts_r+0x52>
 80484be:	2b00      	cmp	r3, #0
 80484c0:	da11      	bge.n	80484e6 <_puts_r+0x9e>
 80484c2:	4622      	mov	r2, r4
 80484c4:	210a      	movs	r1, #10
 80484c6:	4628      	mov	r0, r5
 80484c8:	f000 f85f 	bl	804858a <__swbuf_r>
 80484cc:	3001      	adds	r0, #1
 80484ce:	d0d7      	beq.n	8048480 <_puts_r+0x38>
 80484d0:	250a      	movs	r5, #10
 80484d2:	e7d7      	b.n	8048484 <_puts_r+0x3c>
 80484d4:	4622      	mov	r2, r4
 80484d6:	4628      	mov	r0, r5
 80484d8:	f000 f857 	bl	804858a <__swbuf_r>
 80484dc:	3001      	adds	r0, #1
 80484de:	d1e7      	bne.n	80484b0 <_puts_r+0x68>
 80484e0:	e7ce      	b.n	8048480 <_puts_r+0x38>
 80484e2:	3e01      	subs	r6, #1
 80484e4:	e7e4      	b.n	80484b0 <_puts_r+0x68>
 80484e6:	6823      	ldr	r3, [r4, #0]
 80484e8:	1c5a      	adds	r2, r3, #1
 80484ea:	6022      	str	r2, [r4, #0]
 80484ec:	220a      	movs	r2, #10
 80484ee:	701a      	strb	r2, [r3, #0]
 80484f0:	e7ee      	b.n	80484d0 <_puts_r+0x88>
	...

080484f4 <puts>:
 80484f4:	4b02      	ldr	r3, [pc, #8]	@ (8048500 <puts+0xc>)
 80484f6:	4601      	mov	r1, r0
 80484f8:	6818      	ldr	r0, [r3, #0]
 80484fa:	f7ff bfa5 	b.w	8048448 <_puts_r>
 80484fe:	bf00      	nop
 8048500:	20018050 	.word	0x20018050

08048504 <__sread>:
 8048504:	b510      	push	{r4, lr}
 8048506:	460c      	mov	r4, r1
 8048508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804850c:	f000 f8fc 	bl	8048708 <_read_r>
 8048510:	2800      	cmp	r0, #0
 8048512:	bfab      	itete	ge
 8048514:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8048516:	89a3      	ldrhlt	r3, [r4, #12]
 8048518:	181b      	addge	r3, r3, r0
 804851a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 804851e:	bfac      	ite	ge
 8048520:	6563      	strge	r3, [r4, #84]	@ 0x54
 8048522:	81a3      	strhlt	r3, [r4, #12]
 8048524:	bd10      	pop	{r4, pc}

08048526 <__swrite>:
 8048526:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804852a:	461f      	mov	r7, r3
 804852c:	898b      	ldrh	r3, [r1, #12]
 804852e:	4605      	mov	r5, r0
 8048530:	460c      	mov	r4, r1
 8048532:	05db      	lsls	r3, r3, #23
 8048534:	4616      	mov	r6, r2
 8048536:	d505      	bpl.n	8048544 <__swrite+0x1e>
 8048538:	2302      	movs	r3, #2
 804853a:	2200      	movs	r2, #0
 804853c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048540:	f000 f8d0 	bl	80486e4 <_lseek_r>
 8048544:	89a3      	ldrh	r3, [r4, #12]
 8048546:	4632      	mov	r2, r6
 8048548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804854c:	4628      	mov	r0, r5
 804854e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8048552:	81a3      	strh	r3, [r4, #12]
 8048554:	463b      	mov	r3, r7
 8048556:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804855a:	f000 b8e7 	b.w	804872c <_write_r>

0804855e <__sseek>:
 804855e:	b510      	push	{r4, lr}
 8048560:	460c      	mov	r4, r1
 8048562:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048566:	f000 f8bd 	bl	80486e4 <_lseek_r>
 804856a:	1c43      	adds	r3, r0, #1
 804856c:	89a3      	ldrh	r3, [r4, #12]
 804856e:	bf15      	itete	ne
 8048570:	6560      	strne	r0, [r4, #84]	@ 0x54
 8048572:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8048576:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 804857a:	81a3      	strheq	r3, [r4, #12]
 804857c:	bf18      	it	ne
 804857e:	81a3      	strhne	r3, [r4, #12]
 8048580:	bd10      	pop	{r4, pc}

08048582 <__sclose>:
 8048582:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048586:	f000 b89d 	b.w	80486c4 <_close_r>

0804858a <__swbuf_r>:
 804858a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804858c:	460e      	mov	r6, r1
 804858e:	4614      	mov	r4, r2
 8048590:	4605      	mov	r5, r0
 8048592:	b118      	cbz	r0, 804859c <__swbuf_r+0x12>
 8048594:	6a03      	ldr	r3, [r0, #32]
 8048596:	b90b      	cbnz	r3, 804859c <__swbuf_r+0x12>
 8048598:	f7ff ff0e 	bl	80483b8 <__sinit>
 804859c:	69a3      	ldr	r3, [r4, #24]
 804859e:	60a3      	str	r3, [r4, #8]
 80485a0:	89a3      	ldrh	r3, [r4, #12]
 80485a2:	071a      	lsls	r2, r3, #28
 80485a4:	d501      	bpl.n	80485aa <__swbuf_r+0x20>
 80485a6:	6923      	ldr	r3, [r4, #16]
 80485a8:	b943      	cbnz	r3, 80485bc <__swbuf_r+0x32>
 80485aa:	4621      	mov	r1, r4
 80485ac:	4628      	mov	r0, r5
 80485ae:	f000 f82b 	bl	8048608 <__swsetup_r>
 80485b2:	b118      	cbz	r0, 80485bc <__swbuf_r+0x32>
 80485b4:	f04f 37ff 	mov.w	r7, #4294967295
 80485b8:	4638      	mov	r0, r7
 80485ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80485bc:	6823      	ldr	r3, [r4, #0]
 80485be:	b2f6      	uxtb	r6, r6
 80485c0:	6922      	ldr	r2, [r4, #16]
 80485c2:	4637      	mov	r7, r6
 80485c4:	1a98      	subs	r0, r3, r2
 80485c6:	6963      	ldr	r3, [r4, #20]
 80485c8:	4283      	cmp	r3, r0
 80485ca:	dc05      	bgt.n	80485d8 <__swbuf_r+0x4e>
 80485cc:	4621      	mov	r1, r4
 80485ce:	4628      	mov	r0, r5
 80485d0:	f000 fd46 	bl	8049060 <_fflush_r>
 80485d4:	2800      	cmp	r0, #0
 80485d6:	d1ed      	bne.n	80485b4 <__swbuf_r+0x2a>
 80485d8:	68a3      	ldr	r3, [r4, #8]
 80485da:	3b01      	subs	r3, #1
 80485dc:	60a3      	str	r3, [r4, #8]
 80485de:	6823      	ldr	r3, [r4, #0]
 80485e0:	1c5a      	adds	r2, r3, #1
 80485e2:	6022      	str	r2, [r4, #0]
 80485e4:	701e      	strb	r6, [r3, #0]
 80485e6:	1c43      	adds	r3, r0, #1
 80485e8:	6962      	ldr	r2, [r4, #20]
 80485ea:	429a      	cmp	r2, r3
 80485ec:	d004      	beq.n	80485f8 <__swbuf_r+0x6e>
 80485ee:	89a3      	ldrh	r3, [r4, #12]
 80485f0:	07db      	lsls	r3, r3, #31
 80485f2:	d5e1      	bpl.n	80485b8 <__swbuf_r+0x2e>
 80485f4:	2e0a      	cmp	r6, #10
 80485f6:	d1df      	bne.n	80485b8 <__swbuf_r+0x2e>
 80485f8:	4621      	mov	r1, r4
 80485fa:	4628      	mov	r0, r5
 80485fc:	f000 fd30 	bl	8049060 <_fflush_r>
 8048600:	2800      	cmp	r0, #0
 8048602:	d0d9      	beq.n	80485b8 <__swbuf_r+0x2e>
 8048604:	e7d6      	b.n	80485b4 <__swbuf_r+0x2a>
	...

08048608 <__swsetup_r>:
 8048608:	b538      	push	{r3, r4, r5, lr}
 804860a:	4b29      	ldr	r3, [pc, #164]	@ (80486b0 <__swsetup_r+0xa8>)
 804860c:	4605      	mov	r5, r0
 804860e:	460c      	mov	r4, r1
 8048610:	6818      	ldr	r0, [r3, #0]
 8048612:	b118      	cbz	r0, 804861c <__swsetup_r+0x14>
 8048614:	6a03      	ldr	r3, [r0, #32]
 8048616:	b90b      	cbnz	r3, 804861c <__swsetup_r+0x14>
 8048618:	f7ff fece 	bl	80483b8 <__sinit>
 804861c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048620:	0719      	lsls	r1, r3, #28
 8048622:	d422      	bmi.n	804866a <__swsetup_r+0x62>
 8048624:	06da      	lsls	r2, r3, #27
 8048626:	d407      	bmi.n	8048638 <__swsetup_r+0x30>
 8048628:	2209      	movs	r2, #9
 804862a:	602a      	str	r2, [r5, #0]
 804862c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8048630:	f04f 30ff 	mov.w	r0, #4294967295
 8048634:	81a3      	strh	r3, [r4, #12]
 8048636:	e033      	b.n	80486a0 <__swsetup_r+0x98>
 8048638:	0758      	lsls	r0, r3, #29
 804863a:	d512      	bpl.n	8048662 <__swsetup_r+0x5a>
 804863c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 804863e:	b141      	cbz	r1, 8048652 <__swsetup_r+0x4a>
 8048640:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8048644:	4299      	cmp	r1, r3
 8048646:	d002      	beq.n	804864e <__swsetup_r+0x46>
 8048648:	4628      	mov	r0, r5
 804864a:	f000 f8bb 	bl	80487c4 <_free_r>
 804864e:	2300      	movs	r3, #0
 8048650:	6363      	str	r3, [r4, #52]	@ 0x34
 8048652:	89a3      	ldrh	r3, [r4, #12]
 8048654:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8048658:	81a3      	strh	r3, [r4, #12]
 804865a:	2300      	movs	r3, #0
 804865c:	6063      	str	r3, [r4, #4]
 804865e:	6923      	ldr	r3, [r4, #16]
 8048660:	6023      	str	r3, [r4, #0]
 8048662:	89a3      	ldrh	r3, [r4, #12]
 8048664:	f043 0308 	orr.w	r3, r3, #8
 8048668:	81a3      	strh	r3, [r4, #12]
 804866a:	6923      	ldr	r3, [r4, #16]
 804866c:	b94b      	cbnz	r3, 8048682 <__swsetup_r+0x7a>
 804866e:	89a3      	ldrh	r3, [r4, #12]
 8048670:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8048674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8048678:	d003      	beq.n	8048682 <__swsetup_r+0x7a>
 804867a:	4621      	mov	r1, r4
 804867c:	4628      	mov	r0, r5
 804867e:	f000 fd3c 	bl	80490fa <__smakebuf_r>
 8048682:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048686:	f013 0201 	ands.w	r2, r3, #1
 804868a:	d00a      	beq.n	80486a2 <__swsetup_r+0x9a>
 804868c:	2200      	movs	r2, #0
 804868e:	60a2      	str	r2, [r4, #8]
 8048690:	6962      	ldr	r2, [r4, #20]
 8048692:	4252      	negs	r2, r2
 8048694:	61a2      	str	r2, [r4, #24]
 8048696:	6922      	ldr	r2, [r4, #16]
 8048698:	b942      	cbnz	r2, 80486ac <__swsetup_r+0xa4>
 804869a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 804869e:	d1c5      	bne.n	804862c <__swsetup_r+0x24>
 80486a0:	bd38      	pop	{r3, r4, r5, pc}
 80486a2:	0799      	lsls	r1, r3, #30
 80486a4:	bf58      	it	pl
 80486a6:	6962      	ldrpl	r2, [r4, #20]
 80486a8:	60a2      	str	r2, [r4, #8]
 80486aa:	e7f4      	b.n	8048696 <__swsetup_r+0x8e>
 80486ac:	2000      	movs	r0, #0
 80486ae:	e7f7      	b.n	80486a0 <__swsetup_r+0x98>
 80486b0:	20018050 	.word	0x20018050

080486b4 <memset>:
 80486b4:	4402      	add	r2, r0
 80486b6:	4603      	mov	r3, r0
 80486b8:	4293      	cmp	r3, r2
 80486ba:	d100      	bne.n	80486be <memset+0xa>
 80486bc:	4770      	bx	lr
 80486be:	f803 1b01 	strb.w	r1, [r3], #1
 80486c2:	e7f9      	b.n	80486b8 <memset+0x4>

080486c4 <_close_r>:
 80486c4:	b538      	push	{r3, r4, r5, lr}
 80486c6:	2300      	movs	r3, #0
 80486c8:	4d05      	ldr	r5, [pc, #20]	@ (80486e0 <_close_r+0x1c>)
 80486ca:	4604      	mov	r4, r0
 80486cc:	4608      	mov	r0, r1
 80486ce:	602b      	str	r3, [r5, #0]
 80486d0:	f7f8 fc8d 	bl	8040fee <_close>
 80486d4:	1c43      	adds	r3, r0, #1
 80486d6:	d102      	bne.n	80486de <_close_r+0x1a>
 80486d8:	682b      	ldr	r3, [r5, #0]
 80486da:	b103      	cbz	r3, 80486de <_close_r+0x1a>
 80486dc:	6023      	str	r3, [r4, #0]
 80486de:	bd38      	pop	{r3, r4, r5, pc}
 80486e0:	2001ba30 	.word	0x2001ba30

080486e4 <_lseek_r>:
 80486e4:	b538      	push	{r3, r4, r5, lr}
 80486e6:	4604      	mov	r4, r0
 80486e8:	4d06      	ldr	r5, [pc, #24]	@ (8048704 <_lseek_r+0x20>)
 80486ea:	4608      	mov	r0, r1
 80486ec:	4611      	mov	r1, r2
 80486ee:	2200      	movs	r2, #0
 80486f0:	602a      	str	r2, [r5, #0]
 80486f2:	461a      	mov	r2, r3
 80486f4:	f7f8 fca2 	bl	804103c <_lseek>
 80486f8:	1c43      	adds	r3, r0, #1
 80486fa:	d102      	bne.n	8048702 <_lseek_r+0x1e>
 80486fc:	682b      	ldr	r3, [r5, #0]
 80486fe:	b103      	cbz	r3, 8048702 <_lseek_r+0x1e>
 8048700:	6023      	str	r3, [r4, #0]
 8048702:	bd38      	pop	{r3, r4, r5, pc}
 8048704:	2001ba30 	.word	0x2001ba30

08048708 <_read_r>:
 8048708:	b538      	push	{r3, r4, r5, lr}
 804870a:	4604      	mov	r4, r0
 804870c:	4d06      	ldr	r5, [pc, #24]	@ (8048728 <_read_r+0x20>)
 804870e:	4608      	mov	r0, r1
 8048710:	4611      	mov	r1, r2
 8048712:	2200      	movs	r2, #0
 8048714:	602a      	str	r2, [r5, #0]
 8048716:	461a      	mov	r2, r3
 8048718:	f7f8 fc30 	bl	8040f7c <_read>
 804871c:	1c43      	adds	r3, r0, #1
 804871e:	d102      	bne.n	8048726 <_read_r+0x1e>
 8048720:	682b      	ldr	r3, [r5, #0]
 8048722:	b103      	cbz	r3, 8048726 <_read_r+0x1e>
 8048724:	6023      	str	r3, [r4, #0]
 8048726:	bd38      	pop	{r3, r4, r5, pc}
 8048728:	2001ba30 	.word	0x2001ba30

0804872c <_write_r>:
 804872c:	b538      	push	{r3, r4, r5, lr}
 804872e:	4604      	mov	r4, r0
 8048730:	4d06      	ldr	r5, [pc, #24]	@ (804874c <_write_r+0x20>)
 8048732:	4608      	mov	r0, r1
 8048734:	4611      	mov	r1, r2
 8048736:	2200      	movs	r2, #0
 8048738:	602a      	str	r2, [r5, #0]
 804873a:	461a      	mov	r2, r3
 804873c:	f7f8 fc3b 	bl	8040fb6 <_write>
 8048740:	1c43      	adds	r3, r0, #1
 8048742:	d102      	bne.n	804874a <_write_r+0x1e>
 8048744:	682b      	ldr	r3, [r5, #0]
 8048746:	b103      	cbz	r3, 804874a <_write_r+0x1e>
 8048748:	6023      	str	r3, [r4, #0]
 804874a:	bd38      	pop	{r3, r4, r5, pc}
 804874c:	2001ba30 	.word	0x2001ba30

08048750 <__errno>:
 8048750:	4b01      	ldr	r3, [pc, #4]	@ (8048758 <__errno+0x8>)
 8048752:	6818      	ldr	r0, [r3, #0]
 8048754:	4770      	bx	lr
 8048756:	bf00      	nop
 8048758:	20018050 	.word	0x20018050

0804875c <__libc_init_array>:
 804875c:	b570      	push	{r4, r5, r6, lr}
 804875e:	4d0d      	ldr	r5, [pc, #52]	@ (8048794 <__libc_init_array+0x38>)
 8048760:	2600      	movs	r6, #0
 8048762:	4c0d      	ldr	r4, [pc, #52]	@ (8048798 <__libc_init_array+0x3c>)
 8048764:	1b64      	subs	r4, r4, r5
 8048766:	10a4      	asrs	r4, r4, #2
 8048768:	42a6      	cmp	r6, r4
 804876a:	d109      	bne.n	8048780 <__libc_init_array+0x24>
 804876c:	4d0b      	ldr	r5, [pc, #44]	@ (804879c <__libc_init_array+0x40>)
 804876e:	2600      	movs	r6, #0
 8048770:	4c0b      	ldr	r4, [pc, #44]	@ (80487a0 <__libc_init_array+0x44>)
 8048772:	f000 fd3f 	bl	80491f4 <_init>
 8048776:	1b64      	subs	r4, r4, r5
 8048778:	10a4      	asrs	r4, r4, #2
 804877a:	42a6      	cmp	r6, r4
 804877c:	d105      	bne.n	804878a <__libc_init_array+0x2e>
 804877e:	bd70      	pop	{r4, r5, r6, pc}
 8048780:	f855 3b04 	ldr.w	r3, [r5], #4
 8048784:	3601      	adds	r6, #1
 8048786:	4798      	blx	r3
 8048788:	e7ee      	b.n	8048768 <__libc_init_array+0xc>
 804878a:	f855 3b04 	ldr.w	r3, [r5], #4
 804878e:	3601      	adds	r6, #1
 8048790:	4798      	blx	r3
 8048792:	e7f2      	b.n	804877a <__libc_init_array+0x1e>
 8048794:	08049a18 	.word	0x08049a18
 8048798:	08049a18 	.word	0x08049a18
 804879c:	08049a18 	.word	0x08049a18
 80487a0:	08049a1c 	.word	0x08049a1c

080487a4 <__retarget_lock_init_recursive>:
 80487a4:	4770      	bx	lr

080487a6 <__retarget_lock_acquire_recursive>:
 80487a6:	4770      	bx	lr

080487a8 <__retarget_lock_release_recursive>:
 80487a8:	4770      	bx	lr

080487aa <memcpy>:
 80487aa:	440a      	add	r2, r1
 80487ac:	1e43      	subs	r3, r0, #1
 80487ae:	4291      	cmp	r1, r2
 80487b0:	d100      	bne.n	80487b4 <memcpy+0xa>
 80487b2:	4770      	bx	lr
 80487b4:	b510      	push	{r4, lr}
 80487b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80487ba:	4291      	cmp	r1, r2
 80487bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80487c0:	d1f9      	bne.n	80487b6 <memcpy+0xc>
 80487c2:	bd10      	pop	{r4, pc}

080487c4 <_free_r>:
 80487c4:	b538      	push	{r3, r4, r5, lr}
 80487c6:	4605      	mov	r5, r0
 80487c8:	2900      	cmp	r1, #0
 80487ca:	d041      	beq.n	8048850 <_free_r+0x8c>
 80487cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80487d0:	1f0c      	subs	r4, r1, #4
 80487d2:	2b00      	cmp	r3, #0
 80487d4:	bfb8      	it	lt
 80487d6:	18e4      	addlt	r4, r4, r3
 80487d8:	f000 f8e0 	bl	804899c <__malloc_lock>
 80487dc:	4a1d      	ldr	r2, [pc, #116]	@ (8048854 <_free_r+0x90>)
 80487de:	6813      	ldr	r3, [r2, #0]
 80487e0:	b933      	cbnz	r3, 80487f0 <_free_r+0x2c>
 80487e2:	6063      	str	r3, [r4, #4]
 80487e4:	6014      	str	r4, [r2, #0]
 80487e6:	4628      	mov	r0, r5
 80487e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80487ec:	f000 b8dc 	b.w	80489a8 <__malloc_unlock>
 80487f0:	42a3      	cmp	r3, r4
 80487f2:	d908      	bls.n	8048806 <_free_r+0x42>
 80487f4:	6820      	ldr	r0, [r4, #0]
 80487f6:	1821      	adds	r1, r4, r0
 80487f8:	428b      	cmp	r3, r1
 80487fa:	bf01      	itttt	eq
 80487fc:	6819      	ldreq	r1, [r3, #0]
 80487fe:	685b      	ldreq	r3, [r3, #4]
 8048800:	1809      	addeq	r1, r1, r0
 8048802:	6021      	streq	r1, [r4, #0]
 8048804:	e7ed      	b.n	80487e2 <_free_r+0x1e>
 8048806:	461a      	mov	r2, r3
 8048808:	685b      	ldr	r3, [r3, #4]
 804880a:	b10b      	cbz	r3, 8048810 <_free_r+0x4c>
 804880c:	42a3      	cmp	r3, r4
 804880e:	d9fa      	bls.n	8048806 <_free_r+0x42>
 8048810:	6811      	ldr	r1, [r2, #0]
 8048812:	1850      	adds	r0, r2, r1
 8048814:	42a0      	cmp	r0, r4
 8048816:	d10b      	bne.n	8048830 <_free_r+0x6c>
 8048818:	6820      	ldr	r0, [r4, #0]
 804881a:	4401      	add	r1, r0
 804881c:	1850      	adds	r0, r2, r1
 804881e:	6011      	str	r1, [r2, #0]
 8048820:	4283      	cmp	r3, r0
 8048822:	d1e0      	bne.n	80487e6 <_free_r+0x22>
 8048824:	6818      	ldr	r0, [r3, #0]
 8048826:	685b      	ldr	r3, [r3, #4]
 8048828:	4408      	add	r0, r1
 804882a:	6053      	str	r3, [r2, #4]
 804882c:	6010      	str	r0, [r2, #0]
 804882e:	e7da      	b.n	80487e6 <_free_r+0x22>
 8048830:	d902      	bls.n	8048838 <_free_r+0x74>
 8048832:	230c      	movs	r3, #12
 8048834:	602b      	str	r3, [r5, #0]
 8048836:	e7d6      	b.n	80487e6 <_free_r+0x22>
 8048838:	6820      	ldr	r0, [r4, #0]
 804883a:	1821      	adds	r1, r4, r0
 804883c:	428b      	cmp	r3, r1
 804883e:	bf02      	ittt	eq
 8048840:	6819      	ldreq	r1, [r3, #0]
 8048842:	685b      	ldreq	r3, [r3, #4]
 8048844:	1809      	addeq	r1, r1, r0
 8048846:	6063      	str	r3, [r4, #4]
 8048848:	bf08      	it	eq
 804884a:	6021      	streq	r1, [r4, #0]
 804884c:	6054      	str	r4, [r2, #4]
 804884e:	e7ca      	b.n	80487e6 <_free_r+0x22>
 8048850:	bd38      	pop	{r3, r4, r5, pc}
 8048852:	bf00      	nop
 8048854:	2001ba3c 	.word	0x2001ba3c

08048858 <sbrk_aligned>:
 8048858:	b570      	push	{r4, r5, r6, lr}
 804885a:	4e0f      	ldr	r6, [pc, #60]	@ (8048898 <sbrk_aligned+0x40>)
 804885c:	460c      	mov	r4, r1
 804885e:	4605      	mov	r5, r0
 8048860:	6831      	ldr	r1, [r6, #0]
 8048862:	b911      	cbnz	r1, 804886a <sbrk_aligned+0x12>
 8048864:	f000 fca8 	bl	80491b8 <_sbrk_r>
 8048868:	6030      	str	r0, [r6, #0]
 804886a:	4621      	mov	r1, r4
 804886c:	4628      	mov	r0, r5
 804886e:	f000 fca3 	bl	80491b8 <_sbrk_r>
 8048872:	1c43      	adds	r3, r0, #1
 8048874:	d103      	bne.n	804887e <sbrk_aligned+0x26>
 8048876:	f04f 34ff 	mov.w	r4, #4294967295
 804887a:	4620      	mov	r0, r4
 804887c:	bd70      	pop	{r4, r5, r6, pc}
 804887e:	1cc4      	adds	r4, r0, #3
 8048880:	f024 0403 	bic.w	r4, r4, #3
 8048884:	42a0      	cmp	r0, r4
 8048886:	d0f8      	beq.n	804887a <sbrk_aligned+0x22>
 8048888:	1a21      	subs	r1, r4, r0
 804888a:	4628      	mov	r0, r5
 804888c:	f000 fc94 	bl	80491b8 <_sbrk_r>
 8048890:	3001      	adds	r0, #1
 8048892:	d1f2      	bne.n	804887a <sbrk_aligned+0x22>
 8048894:	e7ef      	b.n	8048876 <sbrk_aligned+0x1e>
 8048896:	bf00      	nop
 8048898:	2001ba38 	.word	0x2001ba38

0804889c <_malloc_r>:
 804889c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80488a0:	1ccd      	adds	r5, r1, #3
 80488a2:	4606      	mov	r6, r0
 80488a4:	f025 0503 	bic.w	r5, r5, #3
 80488a8:	3508      	adds	r5, #8
 80488aa:	2d0c      	cmp	r5, #12
 80488ac:	bf38      	it	cc
 80488ae:	250c      	movcc	r5, #12
 80488b0:	2d00      	cmp	r5, #0
 80488b2:	db01      	blt.n	80488b8 <_malloc_r+0x1c>
 80488b4:	42a9      	cmp	r1, r5
 80488b6:	d904      	bls.n	80488c2 <_malloc_r+0x26>
 80488b8:	230c      	movs	r3, #12
 80488ba:	6033      	str	r3, [r6, #0]
 80488bc:	2000      	movs	r0, #0
 80488be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80488c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8048998 <_malloc_r+0xfc>
 80488c6:	f000 f869 	bl	804899c <__malloc_lock>
 80488ca:	f8d8 3000 	ldr.w	r3, [r8]
 80488ce:	461c      	mov	r4, r3
 80488d0:	bb44      	cbnz	r4, 8048924 <_malloc_r+0x88>
 80488d2:	4629      	mov	r1, r5
 80488d4:	4630      	mov	r0, r6
 80488d6:	f7ff ffbf 	bl	8048858 <sbrk_aligned>
 80488da:	1c43      	adds	r3, r0, #1
 80488dc:	4604      	mov	r4, r0
 80488de:	d158      	bne.n	8048992 <_malloc_r+0xf6>
 80488e0:	f8d8 4000 	ldr.w	r4, [r8]
 80488e4:	4627      	mov	r7, r4
 80488e6:	2f00      	cmp	r7, #0
 80488e8:	d143      	bne.n	8048972 <_malloc_r+0xd6>
 80488ea:	2c00      	cmp	r4, #0
 80488ec:	d04b      	beq.n	8048986 <_malloc_r+0xea>
 80488ee:	6823      	ldr	r3, [r4, #0]
 80488f0:	4639      	mov	r1, r7
 80488f2:	4630      	mov	r0, r6
 80488f4:	eb04 0903 	add.w	r9, r4, r3
 80488f8:	f000 fc5e 	bl	80491b8 <_sbrk_r>
 80488fc:	4581      	cmp	r9, r0
 80488fe:	d142      	bne.n	8048986 <_malloc_r+0xea>
 8048900:	6821      	ldr	r1, [r4, #0]
 8048902:	4630      	mov	r0, r6
 8048904:	1a6d      	subs	r5, r5, r1
 8048906:	4629      	mov	r1, r5
 8048908:	f7ff ffa6 	bl	8048858 <sbrk_aligned>
 804890c:	3001      	adds	r0, #1
 804890e:	d03a      	beq.n	8048986 <_malloc_r+0xea>
 8048910:	6823      	ldr	r3, [r4, #0]
 8048912:	442b      	add	r3, r5
 8048914:	6023      	str	r3, [r4, #0]
 8048916:	f8d8 3000 	ldr.w	r3, [r8]
 804891a:	685a      	ldr	r2, [r3, #4]
 804891c:	bb62      	cbnz	r2, 8048978 <_malloc_r+0xdc>
 804891e:	f8c8 7000 	str.w	r7, [r8]
 8048922:	e00f      	b.n	8048944 <_malloc_r+0xa8>
 8048924:	6822      	ldr	r2, [r4, #0]
 8048926:	1b52      	subs	r2, r2, r5
 8048928:	d420      	bmi.n	804896c <_malloc_r+0xd0>
 804892a:	2a0b      	cmp	r2, #11
 804892c:	d917      	bls.n	804895e <_malloc_r+0xc2>
 804892e:	1961      	adds	r1, r4, r5
 8048930:	42a3      	cmp	r3, r4
 8048932:	6025      	str	r5, [r4, #0]
 8048934:	bf18      	it	ne
 8048936:	6059      	strne	r1, [r3, #4]
 8048938:	6863      	ldr	r3, [r4, #4]
 804893a:	bf08      	it	eq
 804893c:	f8c8 1000 	streq.w	r1, [r8]
 8048940:	5162      	str	r2, [r4, r5]
 8048942:	604b      	str	r3, [r1, #4]
 8048944:	4630      	mov	r0, r6
 8048946:	f000 f82f 	bl	80489a8 <__malloc_unlock>
 804894a:	f104 000b 	add.w	r0, r4, #11
 804894e:	1d23      	adds	r3, r4, #4
 8048950:	f020 0007 	bic.w	r0, r0, #7
 8048954:	1ac2      	subs	r2, r0, r3
 8048956:	bf1c      	itt	ne
 8048958:	1a1b      	subne	r3, r3, r0
 804895a:	50a3      	strne	r3, [r4, r2]
 804895c:	e7af      	b.n	80488be <_malloc_r+0x22>
 804895e:	6862      	ldr	r2, [r4, #4]
 8048960:	42a3      	cmp	r3, r4
 8048962:	bf0c      	ite	eq
 8048964:	f8c8 2000 	streq.w	r2, [r8]
 8048968:	605a      	strne	r2, [r3, #4]
 804896a:	e7eb      	b.n	8048944 <_malloc_r+0xa8>
 804896c:	4623      	mov	r3, r4
 804896e:	6864      	ldr	r4, [r4, #4]
 8048970:	e7ae      	b.n	80488d0 <_malloc_r+0x34>
 8048972:	463c      	mov	r4, r7
 8048974:	687f      	ldr	r7, [r7, #4]
 8048976:	e7b6      	b.n	80488e6 <_malloc_r+0x4a>
 8048978:	461a      	mov	r2, r3
 804897a:	685b      	ldr	r3, [r3, #4]
 804897c:	42a3      	cmp	r3, r4
 804897e:	d1fb      	bne.n	8048978 <_malloc_r+0xdc>
 8048980:	2300      	movs	r3, #0
 8048982:	6053      	str	r3, [r2, #4]
 8048984:	e7de      	b.n	8048944 <_malloc_r+0xa8>
 8048986:	230c      	movs	r3, #12
 8048988:	4630      	mov	r0, r6
 804898a:	6033      	str	r3, [r6, #0]
 804898c:	f000 f80c 	bl	80489a8 <__malloc_unlock>
 8048990:	e794      	b.n	80488bc <_malloc_r+0x20>
 8048992:	6005      	str	r5, [r0, #0]
 8048994:	e7d6      	b.n	8048944 <_malloc_r+0xa8>
 8048996:	bf00      	nop
 8048998:	2001ba3c 	.word	0x2001ba3c

0804899c <__malloc_lock>:
 804899c:	4801      	ldr	r0, [pc, #4]	@ (80489a4 <__malloc_lock+0x8>)
 804899e:	f7ff bf02 	b.w	80487a6 <__retarget_lock_acquire_recursive>
 80489a2:	bf00      	nop
 80489a4:	2001ba34 	.word	0x2001ba34

080489a8 <__malloc_unlock>:
 80489a8:	4801      	ldr	r0, [pc, #4]	@ (80489b0 <__malloc_unlock+0x8>)
 80489aa:	f7ff befd 	b.w	80487a8 <__retarget_lock_release_recursive>
 80489ae:	bf00      	nop
 80489b0:	2001ba34 	.word	0x2001ba34

080489b4 <__sfputc_r>:
 80489b4:	6893      	ldr	r3, [r2, #8]
 80489b6:	3b01      	subs	r3, #1
 80489b8:	2b00      	cmp	r3, #0
 80489ba:	b410      	push	{r4}
 80489bc:	6093      	str	r3, [r2, #8]
 80489be:	da08      	bge.n	80489d2 <__sfputc_r+0x1e>
 80489c0:	6994      	ldr	r4, [r2, #24]
 80489c2:	42a3      	cmp	r3, r4
 80489c4:	db01      	blt.n	80489ca <__sfputc_r+0x16>
 80489c6:	290a      	cmp	r1, #10
 80489c8:	d103      	bne.n	80489d2 <__sfputc_r+0x1e>
 80489ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80489ce:	f7ff bddc 	b.w	804858a <__swbuf_r>
 80489d2:	6813      	ldr	r3, [r2, #0]
 80489d4:	1c58      	adds	r0, r3, #1
 80489d6:	6010      	str	r0, [r2, #0]
 80489d8:	4608      	mov	r0, r1
 80489da:	7019      	strb	r1, [r3, #0]
 80489dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80489e0:	4770      	bx	lr

080489e2 <__sfputs_r>:
 80489e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80489e4:	4606      	mov	r6, r0
 80489e6:	460f      	mov	r7, r1
 80489e8:	4614      	mov	r4, r2
 80489ea:	18d5      	adds	r5, r2, r3
 80489ec:	42ac      	cmp	r4, r5
 80489ee:	d101      	bne.n	80489f4 <__sfputs_r+0x12>
 80489f0:	2000      	movs	r0, #0
 80489f2:	e007      	b.n	8048a04 <__sfputs_r+0x22>
 80489f4:	463a      	mov	r2, r7
 80489f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80489fa:	4630      	mov	r0, r6
 80489fc:	f7ff ffda 	bl	80489b4 <__sfputc_r>
 8048a00:	1c43      	adds	r3, r0, #1
 8048a02:	d1f3      	bne.n	80489ec <__sfputs_r+0xa>
 8048a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08048a08 <_vfiprintf_r>:
 8048a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8048a0c:	460d      	mov	r5, r1
 8048a0e:	b09d      	sub	sp, #116	@ 0x74
 8048a10:	4614      	mov	r4, r2
 8048a12:	4698      	mov	r8, r3
 8048a14:	4606      	mov	r6, r0
 8048a16:	b118      	cbz	r0, 8048a20 <_vfiprintf_r+0x18>
 8048a18:	6a03      	ldr	r3, [r0, #32]
 8048a1a:	b90b      	cbnz	r3, 8048a20 <_vfiprintf_r+0x18>
 8048a1c:	f7ff fccc 	bl	80483b8 <__sinit>
 8048a20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048a22:	07d9      	lsls	r1, r3, #31
 8048a24:	d405      	bmi.n	8048a32 <_vfiprintf_r+0x2a>
 8048a26:	89ab      	ldrh	r3, [r5, #12]
 8048a28:	059a      	lsls	r2, r3, #22
 8048a2a:	d402      	bmi.n	8048a32 <_vfiprintf_r+0x2a>
 8048a2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048a2e:	f7ff feba 	bl	80487a6 <__retarget_lock_acquire_recursive>
 8048a32:	89ab      	ldrh	r3, [r5, #12]
 8048a34:	071b      	lsls	r3, r3, #28
 8048a36:	d501      	bpl.n	8048a3c <_vfiprintf_r+0x34>
 8048a38:	692b      	ldr	r3, [r5, #16]
 8048a3a:	b99b      	cbnz	r3, 8048a64 <_vfiprintf_r+0x5c>
 8048a3c:	4629      	mov	r1, r5
 8048a3e:	4630      	mov	r0, r6
 8048a40:	f7ff fde2 	bl	8048608 <__swsetup_r>
 8048a44:	b170      	cbz	r0, 8048a64 <_vfiprintf_r+0x5c>
 8048a46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048a48:	07dc      	lsls	r4, r3, #31
 8048a4a:	d504      	bpl.n	8048a56 <_vfiprintf_r+0x4e>
 8048a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8048a50:	b01d      	add	sp, #116	@ 0x74
 8048a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8048a56:	89ab      	ldrh	r3, [r5, #12]
 8048a58:	0598      	lsls	r0, r3, #22
 8048a5a:	d4f7      	bmi.n	8048a4c <_vfiprintf_r+0x44>
 8048a5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048a5e:	f7ff fea3 	bl	80487a8 <__retarget_lock_release_recursive>
 8048a62:	e7f3      	b.n	8048a4c <_vfiprintf_r+0x44>
 8048a64:	2300      	movs	r3, #0
 8048a66:	f8cd 800c 	str.w	r8, [sp, #12]
 8048a6a:	f04f 0901 	mov.w	r9, #1
 8048a6e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8048c24 <_vfiprintf_r+0x21c>
 8048a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8048a74:	2320      	movs	r3, #32
 8048a76:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8048a7a:	2330      	movs	r3, #48	@ 0x30
 8048a7c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8048a80:	4623      	mov	r3, r4
 8048a82:	469a      	mov	sl, r3
 8048a84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8048a88:	b10a      	cbz	r2, 8048a8e <_vfiprintf_r+0x86>
 8048a8a:	2a25      	cmp	r2, #37	@ 0x25
 8048a8c:	d1f9      	bne.n	8048a82 <_vfiprintf_r+0x7a>
 8048a8e:	ebba 0b04 	subs.w	fp, sl, r4
 8048a92:	d00b      	beq.n	8048aac <_vfiprintf_r+0xa4>
 8048a94:	465b      	mov	r3, fp
 8048a96:	4622      	mov	r2, r4
 8048a98:	4629      	mov	r1, r5
 8048a9a:	4630      	mov	r0, r6
 8048a9c:	f7ff ffa1 	bl	80489e2 <__sfputs_r>
 8048aa0:	3001      	adds	r0, #1
 8048aa2:	f000 80a7 	beq.w	8048bf4 <_vfiprintf_r+0x1ec>
 8048aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8048aa8:	445a      	add	r2, fp
 8048aaa:	9209      	str	r2, [sp, #36]	@ 0x24
 8048aac:	f89a 3000 	ldrb.w	r3, [sl]
 8048ab0:	2b00      	cmp	r3, #0
 8048ab2:	f000 809f 	beq.w	8048bf4 <_vfiprintf_r+0x1ec>
 8048ab6:	2300      	movs	r3, #0
 8048ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8048abc:	f10a 0a01 	add.w	sl, sl, #1
 8048ac0:	9304      	str	r3, [sp, #16]
 8048ac2:	9307      	str	r3, [sp, #28]
 8048ac4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8048ac8:	931a      	str	r3, [sp, #104]	@ 0x68
 8048aca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8048ace:	4654      	mov	r4, sl
 8048ad0:	2205      	movs	r2, #5
 8048ad2:	4854      	ldr	r0, [pc, #336]	@ (8048c24 <_vfiprintf_r+0x21c>)
 8048ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8048ad8:	f000 fb7e 	bl	80491d8 <memchr>
 8048adc:	9a04      	ldr	r2, [sp, #16]
 8048ade:	b9d8      	cbnz	r0, 8048b18 <_vfiprintf_r+0x110>
 8048ae0:	06d1      	lsls	r1, r2, #27
 8048ae2:	bf44      	itt	mi
 8048ae4:	2320      	movmi	r3, #32
 8048ae6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8048aea:	0713      	lsls	r3, r2, #28
 8048aec:	bf44      	itt	mi
 8048aee:	232b      	movmi	r3, #43	@ 0x2b
 8048af0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8048af4:	f89a 3000 	ldrb.w	r3, [sl]
 8048af8:	2b2a      	cmp	r3, #42	@ 0x2a
 8048afa:	d015      	beq.n	8048b28 <_vfiprintf_r+0x120>
 8048afc:	9a07      	ldr	r2, [sp, #28]
 8048afe:	4654      	mov	r4, sl
 8048b00:	2000      	movs	r0, #0
 8048b02:	f04f 0c0a 	mov.w	ip, #10
 8048b06:	4621      	mov	r1, r4
 8048b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8048b0c:	3b30      	subs	r3, #48	@ 0x30
 8048b0e:	2b09      	cmp	r3, #9
 8048b10:	d94b      	bls.n	8048baa <_vfiprintf_r+0x1a2>
 8048b12:	b1b0      	cbz	r0, 8048b42 <_vfiprintf_r+0x13a>
 8048b14:	9207      	str	r2, [sp, #28]
 8048b16:	e014      	b.n	8048b42 <_vfiprintf_r+0x13a>
 8048b18:	eba0 0308 	sub.w	r3, r0, r8
 8048b1c:	46a2      	mov	sl, r4
 8048b1e:	fa09 f303 	lsl.w	r3, r9, r3
 8048b22:	4313      	orrs	r3, r2
 8048b24:	9304      	str	r3, [sp, #16]
 8048b26:	e7d2      	b.n	8048ace <_vfiprintf_r+0xc6>
 8048b28:	9b03      	ldr	r3, [sp, #12]
 8048b2a:	1d19      	adds	r1, r3, #4
 8048b2c:	681b      	ldr	r3, [r3, #0]
 8048b2e:	2b00      	cmp	r3, #0
 8048b30:	9103      	str	r1, [sp, #12]
 8048b32:	bfbb      	ittet	lt
 8048b34:	425b      	neglt	r3, r3
 8048b36:	f042 0202 	orrlt.w	r2, r2, #2
 8048b3a:	9307      	strge	r3, [sp, #28]
 8048b3c:	9307      	strlt	r3, [sp, #28]
 8048b3e:	bfb8      	it	lt
 8048b40:	9204      	strlt	r2, [sp, #16]
 8048b42:	7823      	ldrb	r3, [r4, #0]
 8048b44:	2b2e      	cmp	r3, #46	@ 0x2e
 8048b46:	d10a      	bne.n	8048b5e <_vfiprintf_r+0x156>
 8048b48:	7863      	ldrb	r3, [r4, #1]
 8048b4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8048b4c:	d132      	bne.n	8048bb4 <_vfiprintf_r+0x1ac>
 8048b4e:	9b03      	ldr	r3, [sp, #12]
 8048b50:	3402      	adds	r4, #2
 8048b52:	1d1a      	adds	r2, r3, #4
 8048b54:	681b      	ldr	r3, [r3, #0]
 8048b56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8048b5a:	9203      	str	r2, [sp, #12]
 8048b5c:	9305      	str	r3, [sp, #20]
 8048b5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8048c34 <_vfiprintf_r+0x22c>
 8048b62:	2203      	movs	r2, #3
 8048b64:	7821      	ldrb	r1, [r4, #0]
 8048b66:	4650      	mov	r0, sl
 8048b68:	f000 fb36 	bl	80491d8 <memchr>
 8048b6c:	b138      	cbz	r0, 8048b7e <_vfiprintf_r+0x176>
 8048b6e:	eba0 000a 	sub.w	r0, r0, sl
 8048b72:	2240      	movs	r2, #64	@ 0x40
 8048b74:	9b04      	ldr	r3, [sp, #16]
 8048b76:	3401      	adds	r4, #1
 8048b78:	4082      	lsls	r2, r0
 8048b7a:	4313      	orrs	r3, r2
 8048b7c:	9304      	str	r3, [sp, #16]
 8048b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8048b82:	2206      	movs	r2, #6
 8048b84:	4828      	ldr	r0, [pc, #160]	@ (8048c28 <_vfiprintf_r+0x220>)
 8048b86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8048b8a:	f000 fb25 	bl	80491d8 <memchr>
 8048b8e:	2800      	cmp	r0, #0
 8048b90:	d03f      	beq.n	8048c12 <_vfiprintf_r+0x20a>
 8048b92:	4b26      	ldr	r3, [pc, #152]	@ (8048c2c <_vfiprintf_r+0x224>)
 8048b94:	bb1b      	cbnz	r3, 8048bde <_vfiprintf_r+0x1d6>
 8048b96:	9b03      	ldr	r3, [sp, #12]
 8048b98:	3307      	adds	r3, #7
 8048b9a:	f023 0307 	bic.w	r3, r3, #7
 8048b9e:	3308      	adds	r3, #8
 8048ba0:	9303      	str	r3, [sp, #12]
 8048ba2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8048ba4:	443b      	add	r3, r7
 8048ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8048ba8:	e76a      	b.n	8048a80 <_vfiprintf_r+0x78>
 8048baa:	fb0c 3202 	mla	r2, ip, r2, r3
 8048bae:	460c      	mov	r4, r1
 8048bb0:	2001      	movs	r0, #1
 8048bb2:	e7a8      	b.n	8048b06 <_vfiprintf_r+0xfe>
 8048bb4:	2300      	movs	r3, #0
 8048bb6:	3401      	adds	r4, #1
 8048bb8:	f04f 0c0a 	mov.w	ip, #10
 8048bbc:	4619      	mov	r1, r3
 8048bbe:	9305      	str	r3, [sp, #20]
 8048bc0:	4620      	mov	r0, r4
 8048bc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8048bc6:	3a30      	subs	r2, #48	@ 0x30
 8048bc8:	2a09      	cmp	r2, #9
 8048bca:	d903      	bls.n	8048bd4 <_vfiprintf_r+0x1cc>
 8048bcc:	2b00      	cmp	r3, #0
 8048bce:	d0c6      	beq.n	8048b5e <_vfiprintf_r+0x156>
 8048bd0:	9105      	str	r1, [sp, #20]
 8048bd2:	e7c4      	b.n	8048b5e <_vfiprintf_r+0x156>
 8048bd4:	fb0c 2101 	mla	r1, ip, r1, r2
 8048bd8:	4604      	mov	r4, r0
 8048bda:	2301      	movs	r3, #1
 8048bdc:	e7f0      	b.n	8048bc0 <_vfiprintf_r+0x1b8>
 8048bde:	ab03      	add	r3, sp, #12
 8048be0:	462a      	mov	r2, r5
 8048be2:	a904      	add	r1, sp, #16
 8048be4:	4630      	mov	r0, r6
 8048be6:	9300      	str	r3, [sp, #0]
 8048be8:	4b11      	ldr	r3, [pc, #68]	@ (8048c30 <_vfiprintf_r+0x228>)
 8048bea:	f3af 8000 	nop.w
 8048bee:	4607      	mov	r7, r0
 8048bf0:	1c78      	adds	r0, r7, #1
 8048bf2:	d1d6      	bne.n	8048ba2 <_vfiprintf_r+0x19a>
 8048bf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8048bf6:	07d9      	lsls	r1, r3, #31
 8048bf8:	d405      	bmi.n	8048c06 <_vfiprintf_r+0x1fe>
 8048bfa:	89ab      	ldrh	r3, [r5, #12]
 8048bfc:	059a      	lsls	r2, r3, #22
 8048bfe:	d402      	bmi.n	8048c06 <_vfiprintf_r+0x1fe>
 8048c00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8048c02:	f7ff fdd1 	bl	80487a8 <__retarget_lock_release_recursive>
 8048c06:	89ab      	ldrh	r3, [r5, #12]
 8048c08:	065b      	lsls	r3, r3, #25
 8048c0a:	f53f af1f 	bmi.w	8048a4c <_vfiprintf_r+0x44>
 8048c0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8048c10:	e71e      	b.n	8048a50 <_vfiprintf_r+0x48>
 8048c12:	ab03      	add	r3, sp, #12
 8048c14:	462a      	mov	r2, r5
 8048c16:	a904      	add	r1, sp, #16
 8048c18:	4630      	mov	r0, r6
 8048c1a:	9300      	str	r3, [sp, #0]
 8048c1c:	4b04      	ldr	r3, [pc, #16]	@ (8048c30 <_vfiprintf_r+0x228>)
 8048c1e:	f000 f87d 	bl	8048d1c <_printf_i>
 8048c22:	e7e4      	b.n	8048bee <_vfiprintf_r+0x1e6>
 8048c24:	080499d8 	.word	0x080499d8
 8048c28:	080499e2 	.word	0x080499e2
 8048c2c:	00000000 	.word	0x00000000
 8048c30:	080489e3 	.word	0x080489e3
 8048c34:	080499de 	.word	0x080499de

08048c38 <_printf_common>:
 8048c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8048c3c:	4616      	mov	r6, r2
 8048c3e:	4698      	mov	r8, r3
 8048c40:	688a      	ldr	r2, [r1, #8]
 8048c42:	4607      	mov	r7, r0
 8048c44:	690b      	ldr	r3, [r1, #16]
 8048c46:	460c      	mov	r4, r1
 8048c48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8048c4c:	4293      	cmp	r3, r2
 8048c4e:	bfb8      	it	lt
 8048c50:	4613      	movlt	r3, r2
 8048c52:	6033      	str	r3, [r6, #0]
 8048c54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8048c58:	b10a      	cbz	r2, 8048c5e <_printf_common+0x26>
 8048c5a:	3301      	adds	r3, #1
 8048c5c:	6033      	str	r3, [r6, #0]
 8048c5e:	6823      	ldr	r3, [r4, #0]
 8048c60:	0699      	lsls	r1, r3, #26
 8048c62:	bf42      	ittt	mi
 8048c64:	6833      	ldrmi	r3, [r6, #0]
 8048c66:	3302      	addmi	r3, #2
 8048c68:	6033      	strmi	r3, [r6, #0]
 8048c6a:	6825      	ldr	r5, [r4, #0]
 8048c6c:	f015 0506 	ands.w	r5, r5, #6
 8048c70:	d106      	bne.n	8048c80 <_printf_common+0x48>
 8048c72:	f104 0a19 	add.w	sl, r4, #25
 8048c76:	68e3      	ldr	r3, [r4, #12]
 8048c78:	6832      	ldr	r2, [r6, #0]
 8048c7a:	1a9b      	subs	r3, r3, r2
 8048c7c:	42ab      	cmp	r3, r5
 8048c7e:	dc2b      	bgt.n	8048cd8 <_printf_common+0xa0>
 8048c80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8048c84:	6822      	ldr	r2, [r4, #0]
 8048c86:	3b00      	subs	r3, #0
 8048c88:	bf18      	it	ne
 8048c8a:	2301      	movne	r3, #1
 8048c8c:	0692      	lsls	r2, r2, #26
 8048c8e:	d430      	bmi.n	8048cf2 <_printf_common+0xba>
 8048c90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8048c94:	4641      	mov	r1, r8
 8048c96:	4638      	mov	r0, r7
 8048c98:	47c8      	blx	r9
 8048c9a:	3001      	adds	r0, #1
 8048c9c:	d023      	beq.n	8048ce6 <_printf_common+0xae>
 8048c9e:	6823      	ldr	r3, [r4, #0]
 8048ca0:	341a      	adds	r4, #26
 8048ca2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8048ca6:	f003 0306 	and.w	r3, r3, #6
 8048caa:	2b04      	cmp	r3, #4
 8048cac:	bf0a      	itet	eq
 8048cae:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8048cb2:	2500      	movne	r5, #0
 8048cb4:	6833      	ldreq	r3, [r6, #0]
 8048cb6:	f04f 0600 	mov.w	r6, #0
 8048cba:	bf08      	it	eq
 8048cbc:	1aed      	subeq	r5, r5, r3
 8048cbe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8048cc2:	bf08      	it	eq
 8048cc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8048cc8:	4293      	cmp	r3, r2
 8048cca:	bfc4      	itt	gt
 8048ccc:	1a9b      	subgt	r3, r3, r2
 8048cce:	18ed      	addgt	r5, r5, r3
 8048cd0:	42b5      	cmp	r5, r6
 8048cd2:	d11a      	bne.n	8048d0a <_printf_common+0xd2>
 8048cd4:	2000      	movs	r0, #0
 8048cd6:	e008      	b.n	8048cea <_printf_common+0xb2>
 8048cd8:	2301      	movs	r3, #1
 8048cda:	4652      	mov	r2, sl
 8048cdc:	4641      	mov	r1, r8
 8048cde:	4638      	mov	r0, r7
 8048ce0:	47c8      	blx	r9
 8048ce2:	3001      	adds	r0, #1
 8048ce4:	d103      	bne.n	8048cee <_printf_common+0xb6>
 8048ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8048cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048cee:	3501      	adds	r5, #1
 8048cf0:	e7c1      	b.n	8048c76 <_printf_common+0x3e>
 8048cf2:	18e1      	adds	r1, r4, r3
 8048cf4:	1c5a      	adds	r2, r3, #1
 8048cf6:	2030      	movs	r0, #48	@ 0x30
 8048cf8:	3302      	adds	r3, #2
 8048cfa:	4422      	add	r2, r4
 8048cfc:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8048d00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8048d04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8048d08:	e7c2      	b.n	8048c90 <_printf_common+0x58>
 8048d0a:	2301      	movs	r3, #1
 8048d0c:	4622      	mov	r2, r4
 8048d0e:	4641      	mov	r1, r8
 8048d10:	4638      	mov	r0, r7
 8048d12:	47c8      	blx	r9
 8048d14:	3001      	adds	r0, #1
 8048d16:	d0e6      	beq.n	8048ce6 <_printf_common+0xae>
 8048d18:	3601      	adds	r6, #1
 8048d1a:	e7d9      	b.n	8048cd0 <_printf_common+0x98>

08048d1c <_printf_i>:
 8048d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8048d20:	7e0f      	ldrb	r7, [r1, #24]
 8048d22:	4691      	mov	r9, r2
 8048d24:	4680      	mov	r8, r0
 8048d26:	460c      	mov	r4, r1
 8048d28:	2f78      	cmp	r7, #120	@ 0x78
 8048d2a:	469a      	mov	sl, r3
 8048d2c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8048d2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8048d32:	d807      	bhi.n	8048d44 <_printf_i+0x28>
 8048d34:	2f62      	cmp	r7, #98	@ 0x62
 8048d36:	d80a      	bhi.n	8048d4e <_printf_i+0x32>
 8048d38:	2f00      	cmp	r7, #0
 8048d3a:	f000 80d1 	beq.w	8048ee0 <_printf_i+0x1c4>
 8048d3e:	2f58      	cmp	r7, #88	@ 0x58
 8048d40:	f000 80b8 	beq.w	8048eb4 <_printf_i+0x198>
 8048d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8048d48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8048d4c:	e03a      	b.n	8048dc4 <_printf_i+0xa8>
 8048d4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8048d52:	2b15      	cmp	r3, #21
 8048d54:	d8f6      	bhi.n	8048d44 <_printf_i+0x28>
 8048d56:	a101      	add	r1, pc, #4	@ (adr r1, 8048d5c <_printf_i+0x40>)
 8048d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8048d5c:	08048db5 	.word	0x08048db5
 8048d60:	08048dc9 	.word	0x08048dc9
 8048d64:	08048d45 	.word	0x08048d45
 8048d68:	08048d45 	.word	0x08048d45
 8048d6c:	08048d45 	.word	0x08048d45
 8048d70:	08048d45 	.word	0x08048d45
 8048d74:	08048dc9 	.word	0x08048dc9
 8048d78:	08048d45 	.word	0x08048d45
 8048d7c:	08048d45 	.word	0x08048d45
 8048d80:	08048d45 	.word	0x08048d45
 8048d84:	08048d45 	.word	0x08048d45
 8048d88:	08048ec7 	.word	0x08048ec7
 8048d8c:	08048df3 	.word	0x08048df3
 8048d90:	08048e81 	.word	0x08048e81
 8048d94:	08048d45 	.word	0x08048d45
 8048d98:	08048d45 	.word	0x08048d45
 8048d9c:	08048ee9 	.word	0x08048ee9
 8048da0:	08048d45 	.word	0x08048d45
 8048da4:	08048df3 	.word	0x08048df3
 8048da8:	08048d45 	.word	0x08048d45
 8048dac:	08048d45 	.word	0x08048d45
 8048db0:	08048e89 	.word	0x08048e89
 8048db4:	6833      	ldr	r3, [r6, #0]
 8048db6:	1d1a      	adds	r2, r3, #4
 8048db8:	681b      	ldr	r3, [r3, #0]
 8048dba:	6032      	str	r2, [r6, #0]
 8048dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8048dc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8048dc4:	2301      	movs	r3, #1
 8048dc6:	e09c      	b.n	8048f02 <_printf_i+0x1e6>
 8048dc8:	6833      	ldr	r3, [r6, #0]
 8048dca:	6820      	ldr	r0, [r4, #0]
 8048dcc:	1d19      	adds	r1, r3, #4
 8048dce:	6031      	str	r1, [r6, #0]
 8048dd0:	0606      	lsls	r6, r0, #24
 8048dd2:	d501      	bpl.n	8048dd8 <_printf_i+0xbc>
 8048dd4:	681d      	ldr	r5, [r3, #0]
 8048dd6:	e003      	b.n	8048de0 <_printf_i+0xc4>
 8048dd8:	0645      	lsls	r5, r0, #25
 8048dda:	d5fb      	bpl.n	8048dd4 <_printf_i+0xb8>
 8048ddc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8048de0:	2d00      	cmp	r5, #0
 8048de2:	da03      	bge.n	8048dec <_printf_i+0xd0>
 8048de4:	232d      	movs	r3, #45	@ 0x2d
 8048de6:	426d      	negs	r5, r5
 8048de8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048dec:	4858      	ldr	r0, [pc, #352]	@ (8048f50 <_printf_i+0x234>)
 8048dee:	230a      	movs	r3, #10
 8048df0:	e011      	b.n	8048e16 <_printf_i+0xfa>
 8048df2:	6821      	ldr	r1, [r4, #0]
 8048df4:	6833      	ldr	r3, [r6, #0]
 8048df6:	0608      	lsls	r0, r1, #24
 8048df8:	f853 5b04 	ldr.w	r5, [r3], #4
 8048dfc:	d402      	bmi.n	8048e04 <_printf_i+0xe8>
 8048dfe:	0649      	lsls	r1, r1, #25
 8048e00:	bf48      	it	mi
 8048e02:	b2ad      	uxthmi	r5, r5
 8048e04:	2f6f      	cmp	r7, #111	@ 0x6f
 8048e06:	6033      	str	r3, [r6, #0]
 8048e08:	4851      	ldr	r0, [pc, #324]	@ (8048f50 <_printf_i+0x234>)
 8048e0a:	bf14      	ite	ne
 8048e0c:	230a      	movne	r3, #10
 8048e0e:	2308      	moveq	r3, #8
 8048e10:	2100      	movs	r1, #0
 8048e12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8048e16:	6866      	ldr	r6, [r4, #4]
 8048e18:	2e00      	cmp	r6, #0
 8048e1a:	60a6      	str	r6, [r4, #8]
 8048e1c:	db05      	blt.n	8048e2a <_printf_i+0x10e>
 8048e1e:	6821      	ldr	r1, [r4, #0]
 8048e20:	432e      	orrs	r6, r5
 8048e22:	f021 0104 	bic.w	r1, r1, #4
 8048e26:	6021      	str	r1, [r4, #0]
 8048e28:	d04b      	beq.n	8048ec2 <_printf_i+0x1a6>
 8048e2a:	4616      	mov	r6, r2
 8048e2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8048e30:	fb03 5711 	mls	r7, r3, r1, r5
 8048e34:	5dc7      	ldrb	r7, [r0, r7]
 8048e36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8048e3a:	462f      	mov	r7, r5
 8048e3c:	460d      	mov	r5, r1
 8048e3e:	42bb      	cmp	r3, r7
 8048e40:	d9f4      	bls.n	8048e2c <_printf_i+0x110>
 8048e42:	2b08      	cmp	r3, #8
 8048e44:	d10b      	bne.n	8048e5e <_printf_i+0x142>
 8048e46:	6823      	ldr	r3, [r4, #0]
 8048e48:	07df      	lsls	r7, r3, #31
 8048e4a:	d508      	bpl.n	8048e5e <_printf_i+0x142>
 8048e4c:	6923      	ldr	r3, [r4, #16]
 8048e4e:	6861      	ldr	r1, [r4, #4]
 8048e50:	4299      	cmp	r1, r3
 8048e52:	bfde      	ittt	le
 8048e54:	2330      	movle	r3, #48	@ 0x30
 8048e56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8048e5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8048e5e:	1b92      	subs	r2, r2, r6
 8048e60:	6122      	str	r2, [r4, #16]
 8048e62:	464b      	mov	r3, r9
 8048e64:	aa03      	add	r2, sp, #12
 8048e66:	4621      	mov	r1, r4
 8048e68:	4640      	mov	r0, r8
 8048e6a:	f8cd a000 	str.w	sl, [sp]
 8048e6e:	f7ff fee3 	bl	8048c38 <_printf_common>
 8048e72:	3001      	adds	r0, #1
 8048e74:	d14a      	bne.n	8048f0c <_printf_i+0x1f0>
 8048e76:	f04f 30ff 	mov.w	r0, #4294967295
 8048e7a:	b004      	add	sp, #16
 8048e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048e80:	6823      	ldr	r3, [r4, #0]
 8048e82:	f043 0320 	orr.w	r3, r3, #32
 8048e86:	6023      	str	r3, [r4, #0]
 8048e88:	2778      	movs	r7, #120	@ 0x78
 8048e8a:	4832      	ldr	r0, [pc, #200]	@ (8048f54 <_printf_i+0x238>)
 8048e8c:	6823      	ldr	r3, [r4, #0]
 8048e8e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8048e92:	061f      	lsls	r7, r3, #24
 8048e94:	6831      	ldr	r1, [r6, #0]
 8048e96:	f851 5b04 	ldr.w	r5, [r1], #4
 8048e9a:	d402      	bmi.n	8048ea2 <_printf_i+0x186>
 8048e9c:	065f      	lsls	r7, r3, #25
 8048e9e:	bf48      	it	mi
 8048ea0:	b2ad      	uxthmi	r5, r5
 8048ea2:	6031      	str	r1, [r6, #0]
 8048ea4:	07d9      	lsls	r1, r3, #31
 8048ea6:	bf44      	itt	mi
 8048ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8048eac:	6023      	strmi	r3, [r4, #0]
 8048eae:	b11d      	cbz	r5, 8048eb8 <_printf_i+0x19c>
 8048eb0:	2310      	movs	r3, #16
 8048eb2:	e7ad      	b.n	8048e10 <_printf_i+0xf4>
 8048eb4:	4826      	ldr	r0, [pc, #152]	@ (8048f50 <_printf_i+0x234>)
 8048eb6:	e7e9      	b.n	8048e8c <_printf_i+0x170>
 8048eb8:	6823      	ldr	r3, [r4, #0]
 8048eba:	f023 0320 	bic.w	r3, r3, #32
 8048ebe:	6023      	str	r3, [r4, #0]
 8048ec0:	e7f6      	b.n	8048eb0 <_printf_i+0x194>
 8048ec2:	4616      	mov	r6, r2
 8048ec4:	e7bd      	b.n	8048e42 <_printf_i+0x126>
 8048ec6:	6833      	ldr	r3, [r6, #0]
 8048ec8:	6825      	ldr	r5, [r4, #0]
 8048eca:	1d18      	adds	r0, r3, #4
 8048ecc:	6961      	ldr	r1, [r4, #20]
 8048ece:	6030      	str	r0, [r6, #0]
 8048ed0:	062e      	lsls	r6, r5, #24
 8048ed2:	681b      	ldr	r3, [r3, #0]
 8048ed4:	d501      	bpl.n	8048eda <_printf_i+0x1be>
 8048ed6:	6019      	str	r1, [r3, #0]
 8048ed8:	e002      	b.n	8048ee0 <_printf_i+0x1c4>
 8048eda:	0668      	lsls	r0, r5, #25
 8048edc:	d5fb      	bpl.n	8048ed6 <_printf_i+0x1ba>
 8048ede:	8019      	strh	r1, [r3, #0]
 8048ee0:	2300      	movs	r3, #0
 8048ee2:	4616      	mov	r6, r2
 8048ee4:	6123      	str	r3, [r4, #16]
 8048ee6:	e7bc      	b.n	8048e62 <_printf_i+0x146>
 8048ee8:	6833      	ldr	r3, [r6, #0]
 8048eea:	2100      	movs	r1, #0
 8048eec:	1d1a      	adds	r2, r3, #4
 8048eee:	6032      	str	r2, [r6, #0]
 8048ef0:	681e      	ldr	r6, [r3, #0]
 8048ef2:	6862      	ldr	r2, [r4, #4]
 8048ef4:	4630      	mov	r0, r6
 8048ef6:	f000 f96f 	bl	80491d8 <memchr>
 8048efa:	b108      	cbz	r0, 8048f00 <_printf_i+0x1e4>
 8048efc:	1b80      	subs	r0, r0, r6
 8048efe:	6060      	str	r0, [r4, #4]
 8048f00:	6863      	ldr	r3, [r4, #4]
 8048f02:	6123      	str	r3, [r4, #16]
 8048f04:	2300      	movs	r3, #0
 8048f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048f0a:	e7aa      	b.n	8048e62 <_printf_i+0x146>
 8048f0c:	6923      	ldr	r3, [r4, #16]
 8048f0e:	4632      	mov	r2, r6
 8048f10:	4649      	mov	r1, r9
 8048f12:	4640      	mov	r0, r8
 8048f14:	47d0      	blx	sl
 8048f16:	3001      	adds	r0, #1
 8048f18:	d0ad      	beq.n	8048e76 <_printf_i+0x15a>
 8048f1a:	6823      	ldr	r3, [r4, #0]
 8048f1c:	079b      	lsls	r3, r3, #30
 8048f1e:	d413      	bmi.n	8048f48 <_printf_i+0x22c>
 8048f20:	68e0      	ldr	r0, [r4, #12]
 8048f22:	9b03      	ldr	r3, [sp, #12]
 8048f24:	4298      	cmp	r0, r3
 8048f26:	bfb8      	it	lt
 8048f28:	4618      	movlt	r0, r3
 8048f2a:	e7a6      	b.n	8048e7a <_printf_i+0x15e>
 8048f2c:	2301      	movs	r3, #1
 8048f2e:	4632      	mov	r2, r6
 8048f30:	4649      	mov	r1, r9
 8048f32:	4640      	mov	r0, r8
 8048f34:	47d0      	blx	sl
 8048f36:	3001      	adds	r0, #1
 8048f38:	d09d      	beq.n	8048e76 <_printf_i+0x15a>
 8048f3a:	3501      	adds	r5, #1
 8048f3c:	68e3      	ldr	r3, [r4, #12]
 8048f3e:	9903      	ldr	r1, [sp, #12]
 8048f40:	1a5b      	subs	r3, r3, r1
 8048f42:	42ab      	cmp	r3, r5
 8048f44:	dcf2      	bgt.n	8048f2c <_printf_i+0x210>
 8048f46:	e7eb      	b.n	8048f20 <_printf_i+0x204>
 8048f48:	2500      	movs	r5, #0
 8048f4a:	f104 0619 	add.w	r6, r4, #25
 8048f4e:	e7f5      	b.n	8048f3c <_printf_i+0x220>
 8048f50:	080499e9 	.word	0x080499e9
 8048f54:	080499fa 	.word	0x080499fa

08048f58 <__sflush_r>:
 8048f58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8048f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8048f60:	0716      	lsls	r6, r2, #28
 8048f62:	4605      	mov	r5, r0
 8048f64:	460c      	mov	r4, r1
 8048f66:	d454      	bmi.n	8049012 <__sflush_r+0xba>
 8048f68:	684b      	ldr	r3, [r1, #4]
 8048f6a:	2b00      	cmp	r3, #0
 8048f6c:	dc02      	bgt.n	8048f74 <__sflush_r+0x1c>
 8048f6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8048f70:	2b00      	cmp	r3, #0
 8048f72:	dd48      	ble.n	8049006 <__sflush_r+0xae>
 8048f74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8048f76:	2e00      	cmp	r6, #0
 8048f78:	d045      	beq.n	8049006 <__sflush_r+0xae>
 8048f7a:	2300      	movs	r3, #0
 8048f7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8048f80:	682f      	ldr	r7, [r5, #0]
 8048f82:	6a21      	ldr	r1, [r4, #32]
 8048f84:	602b      	str	r3, [r5, #0]
 8048f86:	d030      	beq.n	8048fea <__sflush_r+0x92>
 8048f88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8048f8a:	89a3      	ldrh	r3, [r4, #12]
 8048f8c:	0759      	lsls	r1, r3, #29
 8048f8e:	d505      	bpl.n	8048f9c <__sflush_r+0x44>
 8048f90:	6863      	ldr	r3, [r4, #4]
 8048f92:	1ad2      	subs	r2, r2, r3
 8048f94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8048f96:	b10b      	cbz	r3, 8048f9c <__sflush_r+0x44>
 8048f98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8048f9a:	1ad2      	subs	r2, r2, r3
 8048f9c:	2300      	movs	r3, #0
 8048f9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8048fa0:	6a21      	ldr	r1, [r4, #32]
 8048fa2:	4628      	mov	r0, r5
 8048fa4:	47b0      	blx	r6
 8048fa6:	1c43      	adds	r3, r0, #1
 8048fa8:	89a3      	ldrh	r3, [r4, #12]
 8048faa:	d106      	bne.n	8048fba <__sflush_r+0x62>
 8048fac:	6829      	ldr	r1, [r5, #0]
 8048fae:	291d      	cmp	r1, #29
 8048fb0:	d82b      	bhi.n	804900a <__sflush_r+0xb2>
 8048fb2:	4a2a      	ldr	r2, [pc, #168]	@ (804905c <__sflush_r+0x104>)
 8048fb4:	40ca      	lsrs	r2, r1
 8048fb6:	07d6      	lsls	r6, r2, #31
 8048fb8:	d527      	bpl.n	804900a <__sflush_r+0xb2>
 8048fba:	2200      	movs	r2, #0
 8048fbc:	04d9      	lsls	r1, r3, #19
 8048fbe:	6062      	str	r2, [r4, #4]
 8048fc0:	6922      	ldr	r2, [r4, #16]
 8048fc2:	6022      	str	r2, [r4, #0]
 8048fc4:	d504      	bpl.n	8048fd0 <__sflush_r+0x78>
 8048fc6:	1c42      	adds	r2, r0, #1
 8048fc8:	d101      	bne.n	8048fce <__sflush_r+0x76>
 8048fca:	682b      	ldr	r3, [r5, #0]
 8048fcc:	b903      	cbnz	r3, 8048fd0 <__sflush_r+0x78>
 8048fce:	6560      	str	r0, [r4, #84]	@ 0x54
 8048fd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8048fd2:	602f      	str	r7, [r5, #0]
 8048fd4:	b1b9      	cbz	r1, 8049006 <__sflush_r+0xae>
 8048fd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8048fda:	4299      	cmp	r1, r3
 8048fdc:	d002      	beq.n	8048fe4 <__sflush_r+0x8c>
 8048fde:	4628      	mov	r0, r5
 8048fe0:	f7ff fbf0 	bl	80487c4 <_free_r>
 8048fe4:	2300      	movs	r3, #0
 8048fe6:	6363      	str	r3, [r4, #52]	@ 0x34
 8048fe8:	e00d      	b.n	8049006 <__sflush_r+0xae>
 8048fea:	2301      	movs	r3, #1
 8048fec:	4628      	mov	r0, r5
 8048fee:	47b0      	blx	r6
 8048ff0:	4602      	mov	r2, r0
 8048ff2:	1c50      	adds	r0, r2, #1
 8048ff4:	d1c9      	bne.n	8048f8a <__sflush_r+0x32>
 8048ff6:	682b      	ldr	r3, [r5, #0]
 8048ff8:	2b00      	cmp	r3, #0
 8048ffa:	d0c6      	beq.n	8048f8a <__sflush_r+0x32>
 8048ffc:	2b1d      	cmp	r3, #29
 8048ffe:	d001      	beq.n	8049004 <__sflush_r+0xac>
 8049000:	2b16      	cmp	r3, #22
 8049002:	d11d      	bne.n	8049040 <__sflush_r+0xe8>
 8049004:	602f      	str	r7, [r5, #0]
 8049006:	2000      	movs	r0, #0
 8049008:	e021      	b.n	804904e <__sflush_r+0xf6>
 804900a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 804900e:	b21b      	sxth	r3, r3
 8049010:	e01a      	b.n	8049048 <__sflush_r+0xf0>
 8049012:	690f      	ldr	r7, [r1, #16]
 8049014:	2f00      	cmp	r7, #0
 8049016:	d0f6      	beq.n	8049006 <__sflush_r+0xae>
 8049018:	0793      	lsls	r3, r2, #30
 804901a:	680e      	ldr	r6, [r1, #0]
 804901c:	600f      	str	r7, [r1, #0]
 804901e:	bf0c      	ite	eq
 8049020:	694b      	ldreq	r3, [r1, #20]
 8049022:	2300      	movne	r3, #0
 8049024:	eba6 0807 	sub.w	r8, r6, r7
 8049028:	608b      	str	r3, [r1, #8]
 804902a:	f1b8 0f00 	cmp.w	r8, #0
 804902e:	ddea      	ble.n	8049006 <__sflush_r+0xae>
 8049030:	4643      	mov	r3, r8
 8049032:	463a      	mov	r2, r7
 8049034:	6a21      	ldr	r1, [r4, #32]
 8049036:	4628      	mov	r0, r5
 8049038:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 804903a:	47b0      	blx	r6
 804903c:	2800      	cmp	r0, #0
 804903e:	dc08      	bgt.n	8049052 <__sflush_r+0xfa>
 8049040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8049044:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8049048:	f04f 30ff 	mov.w	r0, #4294967295
 804904c:	81a3      	strh	r3, [r4, #12]
 804904e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8049052:	4407      	add	r7, r0
 8049054:	eba8 0800 	sub.w	r8, r8, r0
 8049058:	e7e7      	b.n	804902a <__sflush_r+0xd2>
 804905a:	bf00      	nop
 804905c:	20400001 	.word	0x20400001

08049060 <_fflush_r>:
 8049060:	b538      	push	{r3, r4, r5, lr}
 8049062:	690b      	ldr	r3, [r1, #16]
 8049064:	4605      	mov	r5, r0
 8049066:	460c      	mov	r4, r1
 8049068:	b913      	cbnz	r3, 8049070 <_fflush_r+0x10>
 804906a:	2500      	movs	r5, #0
 804906c:	4628      	mov	r0, r5
 804906e:	bd38      	pop	{r3, r4, r5, pc}
 8049070:	b118      	cbz	r0, 804907a <_fflush_r+0x1a>
 8049072:	6a03      	ldr	r3, [r0, #32]
 8049074:	b90b      	cbnz	r3, 804907a <_fflush_r+0x1a>
 8049076:	f7ff f99f 	bl	80483b8 <__sinit>
 804907a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804907e:	2b00      	cmp	r3, #0
 8049080:	d0f3      	beq.n	804906a <_fflush_r+0xa>
 8049082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8049084:	07d0      	lsls	r0, r2, #31
 8049086:	d404      	bmi.n	8049092 <_fflush_r+0x32>
 8049088:	0599      	lsls	r1, r3, #22
 804908a:	d402      	bmi.n	8049092 <_fflush_r+0x32>
 804908c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 804908e:	f7ff fb8a 	bl	80487a6 <__retarget_lock_acquire_recursive>
 8049092:	4628      	mov	r0, r5
 8049094:	4621      	mov	r1, r4
 8049096:	f7ff ff5f 	bl	8048f58 <__sflush_r>
 804909a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 804909c:	4605      	mov	r5, r0
 804909e:	07da      	lsls	r2, r3, #31
 80490a0:	d4e4      	bmi.n	804906c <_fflush_r+0xc>
 80490a2:	89a3      	ldrh	r3, [r4, #12]
 80490a4:	059b      	lsls	r3, r3, #22
 80490a6:	d4e1      	bmi.n	804906c <_fflush_r+0xc>
 80490a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80490aa:	f7ff fb7d 	bl	80487a8 <__retarget_lock_release_recursive>
 80490ae:	e7dd      	b.n	804906c <_fflush_r+0xc>

080490b0 <__swhatbuf_r>:
 80490b0:	b570      	push	{r4, r5, r6, lr}
 80490b2:	460c      	mov	r4, r1
 80490b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80490b8:	b096      	sub	sp, #88	@ 0x58
 80490ba:	4615      	mov	r5, r2
 80490bc:	2900      	cmp	r1, #0
 80490be:	461e      	mov	r6, r3
 80490c0:	da0c      	bge.n	80490dc <__swhatbuf_r+0x2c>
 80490c2:	89a3      	ldrh	r3, [r4, #12]
 80490c4:	2100      	movs	r1, #0
 80490c6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80490ca:	bf14      	ite	ne
 80490cc:	2340      	movne	r3, #64	@ 0x40
 80490ce:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80490d2:	2000      	movs	r0, #0
 80490d4:	6031      	str	r1, [r6, #0]
 80490d6:	602b      	str	r3, [r5, #0]
 80490d8:	b016      	add	sp, #88	@ 0x58
 80490da:	bd70      	pop	{r4, r5, r6, pc}
 80490dc:	466a      	mov	r2, sp
 80490de:	f000 f849 	bl	8049174 <_fstat_r>
 80490e2:	2800      	cmp	r0, #0
 80490e4:	dbed      	blt.n	80490c2 <__swhatbuf_r+0x12>
 80490e6:	9901      	ldr	r1, [sp, #4]
 80490e8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80490ec:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80490f0:	4259      	negs	r1, r3
 80490f2:	4159      	adcs	r1, r3
 80490f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80490f8:	e7eb      	b.n	80490d2 <__swhatbuf_r+0x22>

080490fa <__smakebuf_r>:
 80490fa:	898b      	ldrh	r3, [r1, #12]
 80490fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80490fe:	079d      	lsls	r5, r3, #30
 8049100:	4606      	mov	r6, r0
 8049102:	460c      	mov	r4, r1
 8049104:	d507      	bpl.n	8049116 <__smakebuf_r+0x1c>
 8049106:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 804910a:	6023      	str	r3, [r4, #0]
 804910c:	6123      	str	r3, [r4, #16]
 804910e:	2301      	movs	r3, #1
 8049110:	6163      	str	r3, [r4, #20]
 8049112:	b003      	add	sp, #12
 8049114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8049116:	ab01      	add	r3, sp, #4
 8049118:	466a      	mov	r2, sp
 804911a:	f7ff ffc9 	bl	80490b0 <__swhatbuf_r>
 804911e:	9f00      	ldr	r7, [sp, #0]
 8049120:	4605      	mov	r5, r0
 8049122:	4630      	mov	r0, r6
 8049124:	4639      	mov	r1, r7
 8049126:	f7ff fbb9 	bl	804889c <_malloc_r>
 804912a:	b948      	cbnz	r0, 8049140 <__smakebuf_r+0x46>
 804912c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8049130:	059a      	lsls	r2, r3, #22
 8049132:	d4ee      	bmi.n	8049112 <__smakebuf_r+0x18>
 8049134:	f023 0303 	bic.w	r3, r3, #3
 8049138:	f043 0302 	orr.w	r3, r3, #2
 804913c:	81a3      	strh	r3, [r4, #12]
 804913e:	e7e2      	b.n	8049106 <__smakebuf_r+0xc>
 8049140:	89a3      	ldrh	r3, [r4, #12]
 8049142:	6020      	str	r0, [r4, #0]
 8049144:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8049148:	81a3      	strh	r3, [r4, #12]
 804914a:	9b01      	ldr	r3, [sp, #4]
 804914c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8049150:	b15b      	cbz	r3, 804916a <__smakebuf_r+0x70>
 8049152:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8049156:	4630      	mov	r0, r6
 8049158:	f000 f81e 	bl	8049198 <_isatty_r>
 804915c:	b128      	cbz	r0, 804916a <__smakebuf_r+0x70>
 804915e:	89a3      	ldrh	r3, [r4, #12]
 8049160:	f023 0303 	bic.w	r3, r3, #3
 8049164:	f043 0301 	orr.w	r3, r3, #1
 8049168:	81a3      	strh	r3, [r4, #12]
 804916a:	89a3      	ldrh	r3, [r4, #12]
 804916c:	431d      	orrs	r5, r3
 804916e:	81a5      	strh	r5, [r4, #12]
 8049170:	e7cf      	b.n	8049112 <__smakebuf_r+0x18>
	...

08049174 <_fstat_r>:
 8049174:	b538      	push	{r3, r4, r5, lr}
 8049176:	2300      	movs	r3, #0
 8049178:	4d06      	ldr	r5, [pc, #24]	@ (8049194 <_fstat_r+0x20>)
 804917a:	4604      	mov	r4, r0
 804917c:	4608      	mov	r0, r1
 804917e:	4611      	mov	r1, r2
 8049180:	602b      	str	r3, [r5, #0]
 8049182:	f7f7 ff40 	bl	8041006 <_fstat>
 8049186:	1c43      	adds	r3, r0, #1
 8049188:	d102      	bne.n	8049190 <_fstat_r+0x1c>
 804918a:	682b      	ldr	r3, [r5, #0]
 804918c:	b103      	cbz	r3, 8049190 <_fstat_r+0x1c>
 804918e:	6023      	str	r3, [r4, #0]
 8049190:	bd38      	pop	{r3, r4, r5, pc}
 8049192:	bf00      	nop
 8049194:	2001ba30 	.word	0x2001ba30

08049198 <_isatty_r>:
 8049198:	b538      	push	{r3, r4, r5, lr}
 804919a:	2300      	movs	r3, #0
 804919c:	4d05      	ldr	r5, [pc, #20]	@ (80491b4 <_isatty_r+0x1c>)
 804919e:	4604      	mov	r4, r0
 80491a0:	4608      	mov	r0, r1
 80491a2:	602b      	str	r3, [r5, #0]
 80491a4:	f7f7 ff3f 	bl	8041026 <_isatty>
 80491a8:	1c43      	adds	r3, r0, #1
 80491aa:	d102      	bne.n	80491b2 <_isatty_r+0x1a>
 80491ac:	682b      	ldr	r3, [r5, #0]
 80491ae:	b103      	cbz	r3, 80491b2 <_isatty_r+0x1a>
 80491b0:	6023      	str	r3, [r4, #0]
 80491b2:	bd38      	pop	{r3, r4, r5, pc}
 80491b4:	2001ba30 	.word	0x2001ba30

080491b8 <_sbrk_r>:
 80491b8:	b538      	push	{r3, r4, r5, lr}
 80491ba:	2300      	movs	r3, #0
 80491bc:	4d05      	ldr	r5, [pc, #20]	@ (80491d4 <_sbrk_r+0x1c>)
 80491be:	4604      	mov	r4, r0
 80491c0:	4608      	mov	r0, r1
 80491c2:	602b      	str	r3, [r5, #0]
 80491c4:	f7f7 ff48 	bl	8041058 <_sbrk>
 80491c8:	1c43      	adds	r3, r0, #1
 80491ca:	d102      	bne.n	80491d2 <_sbrk_r+0x1a>
 80491cc:	682b      	ldr	r3, [r5, #0]
 80491ce:	b103      	cbz	r3, 80491d2 <_sbrk_r+0x1a>
 80491d0:	6023      	str	r3, [r4, #0]
 80491d2:	bd38      	pop	{r3, r4, r5, pc}
 80491d4:	2001ba30 	.word	0x2001ba30

080491d8 <memchr>:
 80491d8:	b2c9      	uxtb	r1, r1
 80491da:	4603      	mov	r3, r0
 80491dc:	4402      	add	r2, r0
 80491de:	b510      	push	{r4, lr}
 80491e0:	4293      	cmp	r3, r2
 80491e2:	4618      	mov	r0, r3
 80491e4:	d101      	bne.n	80491ea <memchr+0x12>
 80491e6:	2000      	movs	r0, #0
 80491e8:	e003      	b.n	80491f2 <memchr+0x1a>
 80491ea:	7804      	ldrb	r4, [r0, #0]
 80491ec:	3301      	adds	r3, #1
 80491ee:	428c      	cmp	r4, r1
 80491f0:	d1f6      	bne.n	80491e0 <memchr+0x8>
 80491f2:	bd10      	pop	{r4, pc}

080491f4 <_init>:
 80491f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80491f6:	bf00      	nop
 80491f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80491fa:	bc08      	pop	{r3}
 80491fc:	469e      	mov	lr, r3
 80491fe:	4770      	bx	lr

08049200 <_fini>:
 8049200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8049202:	bf00      	nop
 8049204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8049206:	bc08      	pop	{r3}
 8049208:	469e      	mov	lr, r3
 804920a:	4770      	bx	lr
 804920c:	0000      	movs	r0, r0
	...

08049210 <__SecureContext_AllocateContext_veneer>:
 8049210:	f85f f000 	ldr.w	pc, [pc]	@ 8049214 <__SecureContext_AllocateContext_veneer+0x4>
 8049214:	0c03e021 	.word	0x0c03e021

08049218 <__SecureContext_SaveContext_veneer>:
 8049218:	f85f f000 	ldr.w	pc, [pc]	@ 804921c <__SecureContext_SaveContext_veneer+0x4>
 804921c:	0c03e099 	.word	0x0c03e099

08049220 <__SecureInit_DePrioritizeNSExceptions_veneer>:
 8049220:	f85f f000 	ldr.w	pc, [pc]	@ 8049224 <__SecureInit_DePrioritizeNSExceptions_veneer+0x4>
 8049224:	0c03e011 	.word	0x0c03e011

08049228 <__SECURE_SystemCoreClockUpdate_veneer>:
 8049228:	f85f f000 	ldr.w	pc, [pc]	@ 804922c <__SECURE_SystemCoreClockUpdate_veneer+0x4>
 804922c:	0c03e019 	.word	0x0c03e019

08049230 <__Secure_WriteFlash_128KB_veneer>:
 8049230:	f85f f000 	ldr.w	pc, [pc]	@ 8049234 <__Secure_WriteFlash_128KB_veneer+0x4>
 8049234:	0c03e029 	.word	0x0c03e029

08049238 <__SecureContext_LoadContext_veneer>:
 8049238:	f85f f000 	ldr.w	pc, [pc]	@ 804923c <__SecureContext_LoadContext_veneer+0x4>
 804923c:	0c03e081 	.word	0x0c03e081

08049240 <__SecureContext_Init_veneer>:
 8049240:	f85f f000 	ldr.w	pc, [pc]	@ 8049244 <__SecureContext_Init_veneer+0x4>
 8049244:	0c03e059 	.word	0x0c03e059

08049248 <__SecureContext_FreeContext_veneer>:
 8049248:	f85f f000 	ldr.w	pc, [pc]	@ 804924c <__SecureContext_FreeContext_veneer+0x4>
 804924c:	0c03e0a9 	.word	0x0c03e0a9
