

================================================================
== Vivado HLS Report for 'upzero'
================================================================
* Date:           Sat May 27 12:28:35 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_adpcm
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   60|   18|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2  |   54|   54|         9|          -|          -|     6|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    142|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    126|
|Register         |        -|      -|     291|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     291|    268|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+---+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------+----------------------+---------+-------+---+----+
    |adpcm_main_mul_32bkb_x_U17  |adpcm_main_mul_32bkb  |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+
    |Total                       |                      |        0|      4|  0|   0|
    +----------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_206_p2                 |     +    |      0|  0|   3|           3|           1|
    |i_3_fu_188_p2                 |     +    |      0|  0|   3|           3|           1|
    |tmp_5_fu_267_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_251_p2               |     -    |      0|  0|  40|          40|          40|
    |tmp_4_fu_286_p2               |     -    |      0|  0|  40|          40|          40|
    |exitcond1_fu_200_p2           |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_fu_182_p2            |   icmp   |      0|  0|   2|           3|           3|
    |tmp_fu_172_p2                 |   icmp   |      0|  0|  11|          32|           1|
    |wd2_cast_cast_cast_fu_233_p3  |  select  |      0|  0|   9|           1|           9|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 142|         157|         130|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  15|         17|    1|         17|
    |bli_address0   |   3|          4|    3|         12|
    |bli_d0         |  32|          3|   32|         96|
    |dlti_address0  |   3|          7|    3|         21|
    |dlti_address1  |   3|          7|    3|         21|
    |dlti_d1        |  32|          5|   32|        160|
    |i_1_reg_143    |   3|          2|    3|          6|
    |i_reg_154      |   3|          2|    3|          6|
    |reg_165        |  32|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 126|         49|  112|        403|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  16|   0|   16|          0|
    |bli_addr_1_reg_336   |   3|   0|    3|          0|
    |bli_addr_reg_349     |   3|   0|    3|          0|
    |bli_load_1_reg_376   |  32|   0|   32|          0|
    |dlti_load_2_reg_382  |  32|   0|   32|          0|
    |dlti_load_4_reg_397  |  32|   0|   32|          0|
    |i_1_reg_143          |   3|   0|    3|          0|
    |i_2_reg_344          |   3|   0|    3|          0|
    |i_3_reg_326          |   3|   0|    3|          0|
    |i_reg_154            |   3|   0|    3|          0|
    |reg_165              |  32|   0|   32|          0|
    |tmp_1_reg_318        |  64|   0|   64|          0|
    |tmp_reg_314          |   1|   0|    1|          0|
    |tmp_s_reg_371        |  64|   0|   64|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 291|   0|  291|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    upzero    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    upzero    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    upzero    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    upzero    | return value |
|dlt            |  in |   32|   ap_none  |      dlt     |    scalar    |
|dlti_address0  | out |    3|  ap_memory |     dlti     |     array    |
|dlti_ce0       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_we0       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_d0        | out |   32|  ap_memory |     dlti     |     array    |
|dlti_q0        |  in |   32|  ap_memory |     dlti     |     array    |
|dlti_address1  | out |    3|  ap_memory |     dlti     |     array    |
|dlti_ce1       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_we1       | out |    1|  ap_memory |     dlti     |     array    |
|dlti_d1        | out |   32|  ap_memory |     dlti     |     array    |
|dlti_q1        |  in |   32|  ap_memory |     dlti     |     array    |
|bli_address0   | out |    3|  ap_memory |      bli     |     array    |
|bli_ce0        | out |    1|  ap_memory |      bli     |     array    |
|bli_we0        | out |    1|  ap_memory |      bli     |     array    |
|bli_d0         | out |   32|  ap_memory |      bli     |     array    |
|bli_q0         |  in |   32|  ap_memory |      bli     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp & !exitcond)
	12  / (!tmp & exitcond) | (tmp & exitcond1)
	11  / (tmp & !exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
* FSM state operations: 

 <State 1>: 2.93ns
ST_1: dlt_read (4)  [1/1] 0.00ns
:0  %dlt_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dlt)

ST_1: dlti_addr (5)  [1/1] 0.00ns
:1  %dlti_addr = getelementptr [6 x i32]* %dlti, i64 0, i64 0

ST_1: tmp (6)  [1/1] 2.93ns  loc: adpcm.c:534
:2  %tmp = icmp eq i32 %dlt_read, 0

ST_1: StgValue_20 (7)  [1/1] 0.00ns  loc: adpcm.c:534
:3  br i1 %tmp, label %.preheader2.preheader, label %.preheader.preheader

ST_1: tmp_1 (9)  [1/1] 0.00ns  loc: adpcm.c:540
.preheader.preheader:0  %tmp_1 = sext i32 %dlt_read to i64

ST_1: StgValue_22 (10)  [1/1] 1.57ns  loc: adpcm.c:539
.preheader.preheader:1  br label %.preheader

ST_1: StgValue_23 (37)  [1/1] 1.57ns  loc: adpcm.c:535
.preheader2.preheader:0  br label %.preheader2


 <State 2>: 2.39ns
ST_2: i_1 (12)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i3 [ %i_3, %2 ], [ 0, %.preheader.preheader ]

ST_2: exitcond (13)  [1/1] 1.94ns  loc: adpcm.c:539
.preheader:1  %exitcond = icmp eq i3 %i_1, -2

ST_2: empty_26 (14)  [1/1] 0.00ns
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_3 (15)  [1/1] 0.75ns  loc: adpcm.c:539
.preheader:3  %i_3 = add i3 %i_1, 1

ST_2: StgValue_28 (16)  [1/1] 0.00ns  loc: adpcm.c:539
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %2

ST_2: tmp_8 (18)  [1/1] 0.00ns  loc: adpcm.c:540
:0  %tmp_8 = zext i3 %i_1 to i64

ST_2: dlti_addr_6 (19)  [1/1] 0.00ns  loc: adpcm.c:540
:1  %dlti_addr_6 = getelementptr [6 x i32]* %dlti, i64 0, i64 %tmp_8

ST_2: dlti_load (20)  [2/2] 2.39ns  loc: adpcm.c:540
:2  %dlti_load = load i32* %dlti_addr_6, align 4

ST_2: bli_addr_1 (25)  [1/1] 0.00ns  loc: adpcm.c:544
:7  %bli_addr_1 = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_8

ST_2: StgValue_33 (35)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_2: i (39)  [1/1] 0.00ns
.preheader2:0  %i = phi i3 [ %i_2, %1 ], [ 0, %.preheader2.preheader ]

ST_2: exitcond1 (40)  [1/1] 1.94ns  loc: adpcm.c:535
.preheader2:1  %exitcond1 = icmp eq i3 %i, -2

ST_2: empty (41)  [1/1] 0.00ns
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_2: i_2 (42)  [1/1] 0.75ns  loc: adpcm.c:535
.preheader2:3  %i_2 = add i3 %i, 1

ST_2: StgValue_38 (43)  [1/1] 0.00ns  loc: adpcm.c:535
.preheader2:4  br i1 %exitcond1, label %.loopexit.loopexit6, label %1

ST_2: tmp_2 (45)  [1/1] 0.00ns  loc: adpcm.c:536
:0  %tmp_2 = zext i3 %i to i64

ST_2: bli_addr (46)  [1/1] 0.00ns  loc: adpcm.c:536
:1  %bli_addr = getelementptr [6 x i32]* %bli, i64 0, i64 %tmp_2

ST_2: bli_load (47)  [2/2] 2.39ns  loc: adpcm.c:536
:2  %bli_load = load i32* %bli_addr, align 4

ST_2: StgValue_42 (55)  [1/1] 0.00ns
.loopexit.loopexit6:0  br label %.loopexit

ST_2: dlti_addr_1 (57)  [1/1] 0.00ns  loc: adpcm.c:549
.loopexit:0  %dlti_addr_1 = getelementptr [6 x i32]* %dlti, i64 0, i64 4

ST_2: dlti_load_1 (58)  [2/2] 2.39ns  loc: adpcm.c:549
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_2: dlti_addr_3 (61)  [1/1] 0.00ns  loc: adpcm.c:550
.loopexit:4  %dlti_addr_3 = getelementptr [6 x i32]* %dlti, i64 0, i64 3

ST_2: dlti_load_2 (62)  [2/2] 2.39ns  loc: adpcm.c:550
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4


 <State 3>: 2.39ns
ST_3: dlti_load (20)  [1/2] 2.39ns  loc: adpcm.c:540
:2  %dlti_load = load i32* %dlti_addr_6, align 4


 <State 4>: 6.68ns
ST_4: tmp_9 (21)  [1/1] 0.00ns  loc: adpcm.c:540
:3  %tmp_9 = sext i32 %dlti_load to i64

ST_4: tmp_s (22)  [6/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 5>: 6.68ns
ST_5: tmp_s (22)  [5/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 6>: 6.68ns
ST_6: tmp_s (22)  [4/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 7>: 6.68ns
ST_7: tmp_s (22)  [3/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9


 <State 8>: 6.68ns
ST_8: tmp_s (22)  [2/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

ST_8: bli_load_1 (26)  [2/2] 2.39ns  loc: adpcm.c:544
:8  %bli_load_1 = load i32* %bli_addr_1, align 4


 <State 9>: 6.68ns
ST_9: tmp_s (22)  [1/6] 6.68ns  loc: adpcm.c:540
:4  %tmp_s = mul nsw i64 %tmp_1, %tmp_9

ST_9: bli_load_1 (26)  [1/2] 2.39ns  loc: adpcm.c:544
:8  %bli_load_1 = load i32* %bli_addr_1, align 4


 <State 10>: 7.41ns
ST_10: tmp_7 (23)  [1/1] 0.00ns  loc: adpcm.c:540 (grouped into LUT with out node tmp_5)
:5  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_s, i32 63)

ST_10: wd2_cast_cast_cast (24)  [1/1] 0.00ns  loc: adpcm.c:540 (grouped into LUT with out node tmp_5)
:6  %wd2_cast_cast_cast = select i1 %tmp_7, i32 -128, i32 128

ST_10: tmp_10_cast (27)  [1/1] 0.00ns  loc: adpcm.c:544
:9  %tmp_10_cast = sext i32 %bli_load_1 to i40

ST_10: p_shl1 (28)  [1/1] 0.00ns  loc: adpcm.c:544
:10  %p_shl1 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load_1, i8 0)

ST_10: tmp_3 (29)  [1/1] 2.63ns  loc: adpcm.c:544
:11  %tmp_3 = sub i40 %p_shl1, %tmp_10_cast

ST_10: wd3 (30)  [1/1] 0.00ns  loc: adpcm.c:544 (grouped into LUT with out node tmp_5)
:12  %wd3 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_3, i32 8, i32 39)

ST_10: tmp_5 (31)  [1/1] 2.39ns  loc: adpcm.c:545 (out node of the LUT)
:13  %tmp_5 = add nsw i32 %wd2_cast_cast_cast, %wd3

ST_10: StgValue_64 (32)  [1/1] 2.39ns  loc: adpcm.c:545
:14  store i32 %tmp_5, i32* %bli_addr_1, align 4

ST_10: StgValue_65 (33)  [1/1] 0.00ns  loc: adpcm.c:539
:15  br label %.preheader


 <State 11>: 7.41ns
ST_11: bli_load (47)  [1/2] 2.39ns  loc: adpcm.c:536
:2  %bli_load = load i32* %bli_addr, align 4

ST_11: tmp_3_cast (48)  [1/1] 0.00ns  loc: adpcm.c:536
:3  %tmp_3_cast = sext i32 %bli_load to i40

ST_11: p_shl (49)  [1/1] 0.00ns  loc: adpcm.c:536
:4  %p_shl = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %bli_load, i8 0)

ST_11: tmp_4 (50)  [1/1] 2.63ns  loc: adpcm.c:536
:5  %tmp_4 = sub i40 %p_shl, %tmp_3_cast

ST_11: tmp_6 (51)  [1/1] 0.00ns  loc: adpcm.c:536
:6  %tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i40.i32.i32(i40 %tmp_4, i32 8, i32 39)

ST_11: StgValue_71 (52)  [1/1] 2.39ns  loc: adpcm.c:536
:7  store i32 %tmp_6, i32* %bli_addr, align 4

ST_11: StgValue_72 (53)  [1/1] 0.00ns  loc: adpcm.c:535
:8  br label %.preheader2


 <State 12>: 2.39ns
ST_12: dlti_load_1 (58)  [1/2] 2.39ns  loc: adpcm.c:549
.loopexit:1  %dlti_load_1 = load i32* %dlti_addr_1, align 4

ST_12: dlti_load_2 (62)  [1/2] 2.39ns  loc: adpcm.c:550
.loopexit:5  %dlti_load_2 = load i32* %dlti_addr_3, align 4

ST_12: dlti_addr_4 (64)  [1/1] 0.00ns  loc: adpcm.c:551
.loopexit:7  %dlti_addr_4 = getelementptr [6 x i32]* %dlti, i64 0, i64 2

ST_12: dlti_load_3 (65)  [2/2] 2.39ns  loc: adpcm.c:551
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_12: dlti_addr_5 (67)  [1/1] 0.00ns  loc: adpcm.c:552
.loopexit:10  %dlti_addr_5 = getelementptr [6 x i32]* %dlti, i64 0, i64 1

ST_12: dlti_load_4 (68)  [2/2] 2.39ns  loc: adpcm.c:552
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4


 <State 13>: 2.39ns
ST_13: dlti_addr_2 (59)  [1/1] 0.00ns  loc: adpcm.c:549
.loopexit:2  %dlti_addr_2 = getelementptr [6 x i32]* %dlti, i64 0, i64 5

ST_13: StgValue_80 (60)  [1/1] 2.39ns  loc: adpcm.c:549
.loopexit:3  store i32 %dlti_load_1, i32* %dlti_addr_2, align 4

ST_13: dlti_load_3 (65)  [1/2] 2.39ns  loc: adpcm.c:551
.loopexit:8  %dlti_load_3 = load i32* %dlti_addr_4, align 4

ST_13: dlti_load_4 (68)  [1/2] 2.39ns  loc: adpcm.c:552
.loopexit:11  %dlti_load_4 = load i32* %dlti_addr_5, align 4

ST_13: dlti_load_5 (70)  [2/2] 2.39ns  loc: adpcm.c:553
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 14>: 2.39ns
ST_14: StgValue_84 (63)  [1/1] 2.39ns  loc: adpcm.c:550
.loopexit:6  store i32 %dlti_load_2, i32* %dlti_addr_1, align 4

ST_14: StgValue_85 (66)  [1/1] 2.39ns  loc: adpcm.c:551
.loopexit:9  store i32 %dlti_load_3, i32* %dlti_addr_3, align 4

ST_14: dlti_load_5 (70)  [1/2] 2.39ns  loc: adpcm.c:553
.loopexit:13  %dlti_load_5 = load i32* %dlti_addr, align 4


 <State 15>: 2.39ns
ST_15: StgValue_87 (69)  [1/1] 2.39ns  loc: adpcm.c:552
.loopexit:12  store i32 %dlti_load_4, i32* %dlti_addr_4, align 4

ST_15: StgValue_88 (71)  [1/1] 2.39ns  loc: adpcm.c:553
.loopexit:14  store i32 %dlti_load_5, i32* %dlti_addr_5, align 4


 <State 16>: 2.39ns
ST_16: StgValue_89 (72)  [1/1] 2.39ns  loc: adpcm.c:554
.loopexit:15  store i32 %dlt_read, i32* %dlti_addr, align 4

ST_16: StgValue_90 (73)  [1/1] 0.00ns  loc: adpcm.c:555
.loopexit:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dlt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dlti]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ bli]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dlt_read           (read             ) [ 00111111111111111]
dlti_addr          (getelementptr    ) [ 00111111111111111]
tmp                (icmp             ) [ 01111111111100000]
StgValue_20        (br               ) [ 00000000000000000]
tmp_1              (sext             ) [ 00111111111100000]
StgValue_22        (br               ) [ 01111111111100000]
StgValue_23        (br               ) [ 01111111111100000]
i_1                (phi              ) [ 00100000000000000]
exitcond           (icmp             ) [ 00111111111100000]
empty_26           (speclooptripcount) [ 00000000000000000]
i_3                (add              ) [ 01111111111100000]
StgValue_28        (br               ) [ 00000000000000000]
tmp_8              (zext             ) [ 00000000000000000]
dlti_addr_6        (getelementptr    ) [ 00010000000000000]
bli_addr_1         (getelementptr    ) [ 00011111111000000]
StgValue_33        (br               ) [ 00000000000000000]
i                  (phi              ) [ 00100000000000000]
exitcond1          (icmp             ) [ 00111111111100000]
empty              (speclooptripcount) [ 00000000000000000]
i_2                (add              ) [ 01111111111100000]
StgValue_38        (br               ) [ 00000000000000000]
tmp_2              (zext             ) [ 00000000000000000]
bli_addr           (getelementptr    ) [ 00000000000100000]
StgValue_42        (br               ) [ 00000000000000000]
dlti_addr_1        (getelementptr    ) [ 00000000000011100]
dlti_addr_3        (getelementptr    ) [ 00000000000011100]
dlti_load          (load             ) [ 00001000000000000]
tmp_9              (sext             ) [ 00000111110000000]
tmp_s              (mul              ) [ 00000000001000000]
bli_load_1         (load             ) [ 00000000001000000]
tmp_7              (bitselect        ) [ 00000000000000000]
wd2_cast_cast_cast (select           ) [ 00000000000000000]
tmp_10_cast        (sext             ) [ 00000000000000000]
p_shl1             (bitconcatenate   ) [ 00000000000000000]
tmp_3              (sub              ) [ 00000000000000000]
wd3                (partselect       ) [ 00000000000000000]
tmp_5              (add              ) [ 00000000000000000]
StgValue_64        (store            ) [ 00000000000000000]
StgValue_65        (br               ) [ 01111111111100000]
bli_load           (load             ) [ 00000000000000000]
tmp_3_cast         (sext             ) [ 00000000000000000]
p_shl              (bitconcatenate   ) [ 00000000000000000]
tmp_4              (sub              ) [ 00000000000000000]
tmp_6              (partselect       ) [ 00000000000000000]
StgValue_71        (store            ) [ 00000000000000000]
StgValue_72        (br               ) [ 01111111111100000]
dlti_load_1        (load             ) [ 00000000000001000]
dlti_load_2        (load             ) [ 00000000000001100]
dlti_addr_4        (getelementptr    ) [ 00000000000001110]
dlti_addr_5        (getelementptr    ) [ 00000000000001110]
dlti_addr_2        (getelementptr    ) [ 00000000000000000]
StgValue_80        (store            ) [ 00000000000000000]
dlti_load_3        (load             ) [ 00000000000000100]
dlti_load_4        (load             ) [ 00000000000000110]
StgValue_84        (store            ) [ 00000000000000000]
StgValue_85        (store            ) [ 00000000000000000]
dlti_load_5        (load             ) [ 00000000000000010]
StgValue_87        (store            ) [ 00000000000000000]
StgValue_88        (store            ) [ 00000000000000000]
StgValue_89        (store            ) [ 00000000000000000]
StgValue_90        (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dlt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dlti">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dlti"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bli">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bli"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i32.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="dlt_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dlt_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="dlti_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dlti_addr_6_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="3" slack="0"/>
<pin id="68" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_6/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="3" slack="0"/>
<pin id="113" dir="0" index="4" bw="32" slack="1"/>
<pin id="74" dir="1" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dlti_load/2 dlti_load_1/2 dlti_load_2/2 dlti_load_3/12 dlti_load_4/12 StgValue_80/13 dlti_load_5/13 StgValue_84/14 StgValue_85/14 StgValue_87/15 StgValue_88/15 StgValue_89/16 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bli_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bli_addr_1/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="bli_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bli_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bli_load/2 bli_load_1/8 StgValue_64/10 StgValue_71/11 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dlti_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="dlti_addr_3_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dlti_addr_4_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="3" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_4/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="dlti_addr_5_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_5/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dlti_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dlti_addr_2/13 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_1_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dlti_load dlti_load_1 dlti_load_3 dlti_load_5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="3" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="exitcond1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_9_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="3"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="wd2_cast_cast_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="wd2_cast_cast_cast/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_10_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="40" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="40" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="wd3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="40" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd3/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_3_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/11 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_shl_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="40" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="40" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="40" slack="0"/>
<pin id="295" dir="0" index="2" bw="5" slack="0"/>
<pin id="296" dir="0" index="3" bw="7" slack="0"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="303" class="1005" name="dlt_read_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="6"/>
<pin id="305" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="dlt_read "/>
</bind>
</comp>

<comp id="308" class="1005" name="dlti_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="3"/>
<pin id="310" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="dlti_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="3"/>
<pin id="320" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="dlti_addr_6_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_6 "/>
</bind>
</comp>

<comp id="336" class="1005" name="bli_addr_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="6"/>
<pin id="338" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="bli_addr_1 "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="bli_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bli_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="dlti_addr_1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="1"/>
<pin id="356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="dlti_addr_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_9_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_s_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="376" class="1005" name="bli_load_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bli_load_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="dlti_load_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dlti_load_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="dlti_addr_4_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="dlti_addr_5_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dlti_addr_5 "/>
</bind>
</comp>

<comp id="397" class="1005" name="dlti_load_4_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2"/>
<pin id="399" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dlti_load_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="104" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="71" pin=3"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="71" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="170"><net_src comp="71" pin="5"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="176"><net_src comp="50" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="50" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="147" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="147" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="147" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="204"><net_src comp="158" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="158" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="158" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="220"><net_src comp="165" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="241" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="271"><net_src comp="233" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="257" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="277"><net_src comp="90" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="90" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="274" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="302"><net_src comp="292" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="306"><net_src comp="50" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="311"><net_src comp="56" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="317"><net_src comp="172" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="178" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="329"><net_src comp="188" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="334"><net_src comp="64" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="339"><net_src comp="76" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="347"><net_src comp="206" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="352"><net_src comp="83" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="357"><net_src comp="95" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="363"><net_src comp="104" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="369"><net_src comp="217" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="374"><net_src comp="221" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="379"><net_src comp="90" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="385"><net_src comp="71" pin="5"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="390"><net_src comp="116" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="395"><net_src comp="125" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="400"><net_src comp="71" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="71" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dlti | {13 14 15 16 }
	Port: bli | {10 11 }
 - Input state : 
	Port: upzero : dlt | {1 }
	Port: upzero : dlti | {2 3 12 13 14 }
	Port: upzero : bli | {2 8 9 11 }
  - Chain level:
	State 1
		StgValue_20 : 1
	State 2
		exitcond : 1
		i_3 : 1
		StgValue_28 : 2
		tmp_8 : 1
		dlti_addr_6 : 2
		dlti_load : 3
		bli_addr_1 : 2
		exitcond1 : 1
		i_2 : 1
		StgValue_38 : 2
		tmp_2 : 1
		bli_addr : 2
		bli_load : 3
		dlti_load_1 : 1
		dlti_load_2 : 1
	State 3
	State 4
		tmp_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		wd2_cast_cast_cast : 1
		tmp_3 : 1
		wd3 : 2
		tmp_5 : 3
		StgValue_64 : 4
	State 11
		tmp_3_cast : 1
		p_shl : 1
		tmp_4 : 2
		tmp_6 : 3
		StgValue_71 : 4
	State 12
		dlti_load_3 : 1
		dlti_load_4 : 1
	State 13
		StgValue_80 : 1
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        tmp_3_fu_251       |    0    |    0    |    40   |
|          |        tmp_4_fu_286       |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|          |         i_3_fu_188        |    0    |    0    |    3    |
|    add   |         i_2_fu_206        |    0    |    0    |    3    |
|          |        tmp_5_fu_267       |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|  select  | wd2_cast_cast_cast_fu_233 |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_172        |    0    |    0    |    11   |
|   icmp   |      exitcond_fu_182      |    0    |    0    |    2    |
|          |      exitcond1_fu_200     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_221        |    4    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   |    dlt_read_read_fu_50    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_178       |    0    |    0    |    0    |
|   sext   |        tmp_9_fu_217       |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_241    |    0    |    0    |    0    |
|          |     tmp_3_cast_fu_274     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |        tmp_8_fu_194       |    0    |    0    |    0    |
|          |        tmp_2_fu_212       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        tmp_7_fu_226       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|       p_shl1_fu_244       |    0    |    0    |    0    |
|          |        p_shl_fu_278       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|         wd3_fu_257        |    0    |    0    |    0    |
|          |        tmp_6_fu_292       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    4    |    0    |   165   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| bli_addr_1_reg_336|    3   |
|  bli_addr_reg_349 |    3   |
| bli_load_1_reg_376|   32   |
|  dlt_read_reg_303 |   32   |
|dlti_addr_1_reg_354|    3   |
|dlti_addr_3_reg_360|    3   |
|dlti_addr_4_reg_387|    3   |
|dlti_addr_5_reg_392|    3   |
|dlti_addr_6_reg_331|    3   |
| dlti_addr_reg_308 |    3   |
|dlti_load_2_reg_382|   32   |
|dlti_load_4_reg_397|   32   |
|    i_1_reg_143    |    3   |
|    i_2_reg_344    |    3   |
|    i_3_reg_326    |    3   |
|     i_reg_154     |    3   |
|      reg_165      |   32   |
|   tmp_1_reg_318   |   64   |
|   tmp_9_reg_366   |   64   |
|    tmp_reg_314    |    1   |
|   tmp_s_reg_371   |   64   |
+-------------------+--------+
|       Total       |   389  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   8  |   3  |   24   ||    6    |
| grp_access_fu_71 |  p3  |   7  |   3  |   21   ||    3    |
| grp_access_fu_71 |  p4  |   4  |  32  |   128  ||    32   |
| grp_access_fu_90 |  p0  |   3  |   3  |    9   ||    3    |
| grp_access_fu_90 |  p1  |   2  |  32  |   64   ||    32   |
|      reg_165     |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_221    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   374  ||  11.733 ||   140   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   140  |
|  Register |    -   |    -   |   389  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   11   |   389  |   305  |
+-----------+--------+--------+--------+--------+
