DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i12_0_0_dtpm"
duLibraryName "NSK600_lib"
duName "dt_port_master"
elements [
]
mwi 0
uid 249,0
)
(Instance
name "i12_0_1_dtps"
duLibraryName "NSK600_lib"
duName "dt_port_slave"
elements [
]
mwi 0
uid 623,0
)
(Instance
name "U_0"
duLibraryName "NSK600_lib"
duName "dt_port_cfg_adapt"
elements [
]
mwi 0
uid 2631,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hdl_vm"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port"
)
(vvPair
variable "date"
value "2011-08-29"
)
(vvPair
variable "day"
value "Mo"
)
(vvPair
variable "day_long"
value "Montag"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "entity_name"
value "dt_port"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/ise"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dt_port"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\NSK600_lib\\hds_vm\\dt_port\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:24:06"
)
(vvPair
variable "unit"
value "dt_port"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 182,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "55500,33625,57000,34375"
)
(Line
uid 12,0
sl 0
ro 270
xt "55000,34000,55500,34000"
pts [
"55000,34000"
"55500,34000"
]
)
]
)
stc 0
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "58000,33500,61000,34500"
st "DTEN1"
blo "58000,34300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "DTEN1"
t "std_logic"
o 8
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6800,44000,7600"
st "DTEN1                        : std_logic"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "55500,44625,57000,45375"
)
(Line
uid 26,0
sl 0
ro 270
xt "55000,45000,55500,45000"
pts [
"55000,45000"
"55500,45000"
]
)
]
)
stc 0
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "58000,44500,61000,45500"
st "DTEN2"
blo "58000,45300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "DTEN2"
t "std_logic"
o 9
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7600,44000,8400"
st "DTEN2                        : std_logic"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "55500,29625,57000,30375"
)
(Line
uid 40,0
sl 0
ro 90
xt "55000,30000,55500,30000"
pts [
"55500,30000"
"55000,30000"
]
)
]
)
stc 0
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
)
xt "58000,29500,61000,30500"
st "DTRX1"
blo "58000,30300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 49,0
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2000,44000,2800"
st "DTRX1                        : std_logic"
)
)
*7 (PortIoIn
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 90
xt "55500,42625,57000,43375"
)
(Line
uid 54,0
sl 0
ro 90
xt "55000,43000,55500,43000"
pts [
"55500,43000"
"55000,43000"
]
)
]
)
stc 0
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "58000,42500,61000,43500"
st "DTRX2"
blo "58000,43300"
tm "WireNameMgr"
)
)
)
*8 (Net
uid 63,0
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,2800,44000,3600"
st "DTRX2                        : std_logic"
)
)
*9 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "55500,31625,57000,32375"
)
(Line
uid 68,0
sl 0
ro 270
xt "55000,32000,55500,32000"
pts [
"55000,32000"
"55500,32000"
]
)
]
)
stc 0
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
)
xt "58000,31500,60900,32500"
st "DTTX1"
blo "58000,32300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 77,0
decl (Decl
n "DTTX1"
t "std_logic"
o 10
suid 5,0
)
declText (MLText
uid 78,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8400,44000,9200"
st "DTTX1                        : std_logic"
)
)
*11 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "55500,40625,57000,41375"
)
(Line
uid 82,0
sl 0
ro 270
xt "55000,41000,55500,41000"
pts [
"55000,41000"
"55500,41000"
]
)
]
)
stc 0
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "58000,40500,60900,41500"
st "DTTX2"
blo "58000,41300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 91,0
decl (Decl
n "DTTX2"
t "std_logic"
o 11
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,9200,44000,10000"
st "DTTX2                        : std_logic"
)
)
*13 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "3000,8625,4500,9375"
)
(Line
uid 96,0
sl 0
ro 270
xt "4500,9000,5000,9000"
pts [
"4500,9000"
"5000,9000"
]
)
]
)
stc 0
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "700,8500,2000,9500"
st "clk"
ju 2
blo "2000,9300"
tm "WireNameMgr"
)
)
)
*14 (GlobalConnector
uid 99,0
shape (Circle
uid 100,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,8000,10000,10000"
radius 1000
)
name (Text
uid 101,0
va (VaSet
font "Arial,8,1"
)
xt "8500,8500,9500,9500"
st "G"
blo "8500,9300"
)
)
*15 (Net
uid 106,0
decl (Decl
n "clk"
t "std_logic"
o 4
suid 7,0
)
declText (MLText
uid 107,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,3600,44000,4400"
st "clk                          : std_logic"
)
)
*16 (PortIoIn
uid 108,0
shape (CompositeShape
uid 109,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 110,0
sl 0
ro 270
xt "3000,10625,4500,11375"
)
(Line
uid 111,0
sl 0
ro 270
xt "4500,11000,5000,11000"
pts [
"4500,11000"
"5000,11000"
]
)
]
)
stc 0
tg (WTG
uid 112,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 113,0
va (VaSet
)
xt "-900,10500,2000,11500"
st "reset_n"
ju 2
blo "2000,11300"
tm "WireNameMgr"
)
)
)
*17 (GlobalConnector
uid 114,0
shape (Circle
uid 115,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "8000,10000,10000,12000"
radius 1000
)
name (Text
uid 116,0
va (VaSet
font "Arial,8,1"
)
xt "8500,10500,9500,11500"
st "G"
blo "8500,11300"
)
)
*18 (Net
uid 121,0
decl (Decl
n "reset_n"
t "std_logic"
o 7
suid 8,0
)
declText (MLText
uid 122,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6000,44000,6800"
st "reset_n                      : std_logic"
)
)
*19 (Grouping
uid 139,0
optionalChildren [
*20 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "29000,48000,46000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 143,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,48000,38800,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "46000,44000,50000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 146,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,44000,49200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*22 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "29000,46000,46000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 149,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,46000,39200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*23 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "25000,46000,29000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 152,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,46000,27300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*24 (CommentText
uid 153,0
shape (Rectangle
uid 154,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "46000,45000,66000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 155,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,45200,55400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*25 (CommentText
uid 156,0
shape (Rectangle
uid 157,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "50000,44000,66000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 158,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "50200,44000,53400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*26 (CommentText
uid 159,0
shape (Rectangle
uid 160,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "25000,44000,46000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 161,0
va (VaSet
isHidden 1
fg "32768,0,0"
)
xt "33850,44500,37150,45500"
st "
ABB CH
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*27 (CommentText
uid 162,0
shape (Rectangle
uid 163,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "25000,47000,29000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 164,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,47000,27300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*28 (CommentText
uid 165,0
shape (Rectangle
uid 166,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "25000,48000,29000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 167,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,48000,27900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*29 (CommentText
uid 168,0
shape (Rectangle
uid 169,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "29000,47000,46000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 170,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "29200,47000,39000,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 140,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "25000,44000,66000,49000"
)
oxt "14000,66000,55000,71000"
)
*30 (HdlText
uid 239,0
optionalChildren [
*31 (EmbeddedText
uid 245,0
commentText (CommentText
uid 246,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 247,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "51000,51000,69000,56000"
)
oxt "0,0,18000,5000"
text (MLText
uid 248,0
va (VaSet
isHidden 1
)
xt "51200,51200,63400,55200"
st "
-- eb1 1                                        
slave_input
  <= DTRX1;

DTTX1 
  <= slave_output when cfg_Master_Slave_n = '0' and slave_output_enb = '1' else
     '1';

DTEN1
  <= '1' when cfg_Master_Slave_n = '1' else
     '0';
----
master_input 
  <= DTRX2;

DTTX2 
  <= master_output when cfg_Master_Slave_n = '1' else
     '1';

DTEN2
  <= '1' when cfg_Master_Slave_n = '0' and slave_output_enb = '1' else
     '0';






"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 240,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,29000,51000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 242,0
va (VaSet
font "Arial,8,1"
)
xt "47150,30000,48850,31000"
st "eb2"
blo "47150,30800"
tm "HdlTextNameMgr"
)
*33 (Text
uid 243,0
va (VaSet
font "Arial,8,1"
)
xt "47150,31000,47950,32000"
st "2"
blo "47150,31800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 244,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,54250,47750,55750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*34 (Blk
uid 249,0
shape (Rectangle
uid 250,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "29000,29000,37000,49000"
)
oxt "12000,23000,20000,40000"
ttg (MlTextGroup
uid 251,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 252,0
va (VaSet
font "Arial,8,1"
)
xt "30500,31500,35500,32500"
st "NSK600_lib"
blo "30500,32300"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 253,0
va (VaSet
font "Arial,8,1"
)
xt "30500,32500,37000,33500"
st "dt_port_master"
blo "30500,33300"
tm "BlkNameMgr"
)
*37 (Text
uid 254,0
va (VaSet
font "Arial,8,1"
)
xt "30500,33500,36300,34500"
st "i12_0_0_dtpm"
blo "30500,34300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 255,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 256,0
text (MLText
uid 257,0
va (VaSet
font "Courier New,8,0"
)
xt "30500,41500,30500,41500"
)
header ""
)
elements [
]
)
)
*38 (Net
uid 274,0
lang 2
decl (Decl
n "master_input"
t "std_logic"
o 19
suid 9,0
)
declText (MLText
uid 275,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,16600,47500,17400"
st "SIGNAL master_input                 : std_logic"
)
)
*39 (Net
uid 276,0
lang 2
decl (Decl
n "master_output"
t "std_logic"
o 20
suid 10,0
)
declText (MLText
uid 277,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,17400,47500,18200"
st "SIGNAL master_output                : std_logic"
)
)
*40 (Net
uid 290,0
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 5
suid 11,0
)
declText (MLText
uid 291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,4400,44000,5200"
st "dt_start_sequence            : std_logic"
)
)
*41 (Net
uid 300,0
decl (Decl
n "dt_get_tx_data_bit_master"
t "std_logic"
o 12
suid 12,0
)
declText (MLText
uid 301,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,10000,47500,10800"
st "SIGNAL dt_get_tx_data_bit_master    : std_logic"
)
)
*42 (Net
uid 310,0
decl (Decl
n "dt_put_rx_data_bit_master"
t "std_logic"
o 13
suid 13,0
)
declText (MLText
uid 311,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,10800,47500,11600"
st "SIGNAL dt_put_rx_data_bit_master    : std_logic"
)
)
*43 (Net
uid 340,0
decl (Decl
n "dt_rx_data_bit_master"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 341,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,13200,47500,14000"
st "SIGNAL dt_rx_data_bit_master        : std_logic"
)
)
*44 (Net
uid 370,0
decl (Decl
n "dt_tx_data_bit_master"
t "std_logic"
o 6
suid 19,0
)
declText (MLText
uid 371,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,5200,47500,6000"
st "SIGNAL dt_tx_data_bit_master        : std_logic"
)
)
*45 (PortIoIn
uid 468,0
shape (CompositeShape
uid 469,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 470,0
sl 0
ro 270
xt "3000,29625,4500,30375"
)
(Line
uid 471,0
sl 0
ro 270
xt "4500,30000,5000,30000"
pts [
"4500,30000"
"5000,30000"
]
)
]
)
stc 0
tg (WTG
uid 472,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 473,0
va (VaSet
)
xt "-5000,29500,2000,30500"
st "dt_start_sequence"
ju 2
blo "2000,30300"
tm "WireNameMgr"
)
)
)
*46 (Net
uid 498,0
lang 1
decl (Decl
n "slave_input"
t "std_logic"
o 21
suid 20,0
)
declText (MLText
uid 499,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,12600,47500,13400"
st "SIGNAL slave_input                  : std_logic"
)
)
*47 (Net
uid 500,0
decl (Decl
n "slave_output_enb"
t "std_logic"
o 23
suid 21,0
)
declText (MLText
uid 501,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,14200,47500,15000"
st "SIGNAL slave_output_enb             : std_logic"
)
)
*48 (Net
uid 502,0
lang 1
decl (Decl
n "slave_output"
t "std_logic"
o 22
suid 22,0
)
declText (MLText
uid 503,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,13400,47500,14200"
st "SIGNAL slave_output                 : std_logic"
)
)
*49 (Net
uid 514,0
decl (Decl
n "cfg_Master_Slave_n"
t "std_logic"
o 3
suid 24,0
)
declText (MLText
uid 515,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL cfg_Master_Slave_n           : std_logic"
)
)
*50 (Blk
uid 623,0
shape (Rectangle
uid 624,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "29000,51000,37000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 625,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 626,0
va (VaSet
font "Arial,8,1"
)
xt "30500,51500,35500,52500"
st "NSK600_lib"
blo "30500,52300"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 627,0
va (VaSet
font "Arial,8,1"
)
xt "30500,52500,36400,53500"
st "dt_port_slave"
blo "30500,53300"
tm "BlkNameMgr"
)
*53 (Text
uid 628,0
va (VaSet
font "Arial,8,1"
)
xt "30500,53500,36000,54500"
st "i12_0_1_dtps"
blo "30500,54300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 629,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 630,0
text (MLText
uid 631,0
va (VaSet
font "Courier New,8,0"
)
xt "30500,61500,30500,61500"
)
header ""
)
elements [
]
)
)
*54 (Net
uid 917,0
decl (Decl
n "dt_tx_current_ch_nbr_master"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 29,0
)
declText (MLText
uid 918,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_tx_current_ch_nbr_master  : std_logic_vector(3 DOWNTO 0)"
)
)
*55 (Net
uid 919,0
decl (Decl
n "dt_tx_current_bit_nbr_master"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 17
suid 30,0
)
declText (MLText
uid 920,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_tx_current_bit_nbr_master : std_logic_vector(6 DOWNTO 0)"
)
)
*56 (Net
uid 921,0
decl (Decl
n "dt_rx_current_ch_nbr_master"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 31,0
)
declText (MLText
uid 922,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_rx_current_ch_nbr_master  : std_logic_vector(3 DOWNTO 0)"
)
)
*57 (Net
uid 923,0
decl (Decl
n "dt_rx_current_bit_nbr_master"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 32,0
)
declText (MLText
uid 924,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_rx_current_bit_nbr_master : std_logic_vector(6 DOWNTO 0)"
)
)
*58 (Net
uid 941,0
decl (Decl
n "dt_get_tx_data_bit_slave"
t "std_logic"
o 26
suid 33,0
)
declText (MLText
uid 942,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL dt_get_tx_data_bit_slave     : std_logic"
)
)
*59 (Net
uid 951,0
decl (Decl
n "dt_put_rx_data_bit_slave"
t "std_logic"
o 27
suid 34,0
)
declText (MLText
uid 952,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL dt_put_rx_data_bit_slave     : std_logic"
)
)
*60 (Net
uid 961,0
decl (Decl
n "dt_rx_current_bit_nbr_slave"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 28
suid 35,0
)
declText (MLText
uid 962,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_rx_current_bit_nbr_slave  : std_logic_vector(6 DOWNTO 0)"
)
)
*61 (Net
uid 971,0
decl (Decl
n "dt_rx_current_ch_nbr_slave"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 36,0
)
declText (MLText
uid 972,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_rx_current_ch_nbr_slave   : std_logic_vector(3 DOWNTO 0)"
)
)
*62 (Net
uid 981,0
decl (Decl
n "dt_rx_data_bit_slave"
t "std_logic"
o 30
suid 37,0
)
declText (MLText
uid 982,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL dt_rx_data_bit_slave         : std_logic"
)
)
*63 (Net
uid 991,0
decl (Decl
n "dt_tx_current_bit_nbr_slave"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 31
suid 38,0
)
declText (MLText
uid 992,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_tx_current_bit_nbr_slave  : std_logic_vector(6 DOWNTO 0)"
)
)
*64 (Net
uid 1001,0
decl (Decl
n "dt_tx_current_ch_nbr_slave"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 39,0
)
declText (MLText
uid 1002,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35000,800"
st "SIGNAL dt_tx_current_ch_nbr_slave   : std_logic_vector(3 DOWNTO 0)"
)
)
*65 (Net
uid 1011,0
decl (Decl
n "dt_tx_data_bit_slave"
t "std_logic"
o 33
suid 40,0
)
declText (MLText
uid 1012,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL dt_tx_data_bit_slave         : std_logic"
)
)
*66 (HdlText
uid 1176,0
optionalChildren [
*67 (EmbeddedText
uid 1488,0
commentText (CommentText
uid 1489,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1490,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "16000,57000,34000,62000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1491,0
va (VaSet
isHidden 1
)
xt "16200,57200,29900,61200"
st "
-- eb3 3                                        
dt_get_tx_data_bit 
  <= dt_get_tx_data_bit_Master when cfg_Master_Slave_n = '1' else
     dt_get_tx_data_bit_Slave;

dt_tx_current_ch_nbr 
  <= dt_tx_current_ch_nbr_Master when cfg_Master_Slave_n = '1' else
     dt_tx_current_ch_nbr_Slave;

dt_tx_current_bit_nbr 
  <= dt_tx_current_bit_nbr_Master when cfg_Master_Slave_n = '1' else
     dt_tx_current_bit_nbr_Slave;

dt_tx_data_bit_master 
  <= dt_tx_data_bit when cfg_Master_Slave_n = '1' else
     '0';

dt_tx_data_bit_Slave 
  <= dt_tx_data_bit when cfg_Master_Slave_n = '0' else
     '0';

dt_put_rx_data_bit 
  <= dt_put_rx_data_bit_Master when cfg_Master_Slave_n = '1' else
     dt_put_rx_data_bit_Slave;

dt_rx_current_ch_nbr
  <= dt_rx_current_ch_nbr_Master when cfg_Master_Slave_n = '1' else
     dt_rx_current_ch_nbr_Slave;

dt_rx_current_bit_nbr
  <= dt_rx_current_bit_nbr_Master when cfg_Master_Slave_n = '1' else
     dt_rx_current_bit_nbr_Slave;

dt_rx_data_bit
  <= dt_rx_data_bit_Master when cfg_Master_Slave_n = '1' else
     dt_rx_data_bit_Slave;

dt_burst_started
  <= voice_burst_started_master when cfg_Master_Slave_n = '1' else
     voice_burst_started_slave;

dt_burst_finished
  <= voice_burst_finished_master when cfg_Master_Slave_n = '1' else
     voice_burst_finished_slave;

dt_no_sync
  <= no_slave_echo when cfg_Master_Slave_n = '1' else
     slave_rx_timeout;

dt_no_data_chx
  <= missing_rx_sync_on_ch when cfg_Master_Slave_n = '1' else
     missing_rx_data_on_ch;

dt_insert_AIS_2_framer
  <= '0' when cfg_Master_Slave_n = '1' else
     slave_rx_timeout;






"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 1177,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,33000,16000,70000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1178,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 1179,0
va (VaSet
font "Arial,8,1"
)
xt "12150,34000,13850,35000"
st "eb3"
blo "12150,34800"
tm "HdlTextNameMgr"
)
*69 (Text
uid 1180,0
va (VaSet
font "Arial,8,1"
)
xt "12150,35000,12950,36000"
st "3"
blo "12150,35800"
tm "HdlTextNumberMgr"
)
]
)
)
*70 (Net
uid 1253,0
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 12
suid 41,0
)
declText (MLText
uid 1254,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_get_tx_data_bit           : std_logic"
)
)
*71 (Net
uid 1255,0
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 42,0
)
declText (MLText
uid 1256,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31500,800"
st "dt_tx_current_ch_nbr         : std_logic_vector(3 DOWNTO 0)"
)
)
*72 (Net
uid 1257,0
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 17
suid 43,0
)
declText (MLText
uid 1258,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31500,800"
st "dt_tx_current_bit_nbr        : std_logic_vector(6 DOWNTO 0)"
)
)
*73 (Net
uid 1259,0
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 6
suid 44,0
)
declText (MLText
uid 1260,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_tx_data_bit               : std_logic"
)
)
*74 (Net
uid 1261,0
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 13
suid 45,0
)
declText (MLText
uid 1262,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_put_rx_data_bit           : std_logic"
)
)
*75 (Net
uid 1263,0
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 46,0
)
declText (MLText
uid 1264,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31500,800"
st "dt_rx_current_ch_nbr         : std_logic_vector(3 DOWNTO 0)"
)
)
*76 (Net
uid 1265,0
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 47,0
)
declText (MLText
uid 1266,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31500,800"
st "dt_rx_current_bit_nbr        : std_logic_vector(6 DOWNTO 0)"
)
)
*77 (Net
uid 1267,0
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 16
suid 48,0
)
declText (MLText
uid 1268,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_rx_data_bit               : std_logic"
)
)
*78 (PortIoIn
uid 1269,0
shape (CompositeShape
uid 1270,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1271,0
sl 0
ro 270
xt "3000,43625,4500,44375"
)
(Line
uid 1272,0
sl 0
ro 270
xt "4500,44000,5000,44000"
pts [
"4500,44000"
"5000,44000"
]
)
]
)
stc 0
tg (WTG
uid 1273,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1274,0
va (VaSet
)
xt "-3300,43500,2000,44500"
st "dt_tx_data_bit"
ju 2
blo "2000,44300"
tm "WireNameMgr"
)
)
)
*79 (PortIoOut
uid 1281,0
shape (CompositeShape
uid 1282,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1283,0
sl 0
ro 90
xt "3000,40625,4500,41375"
)
(Line
uid 1284,0
sl 0
ro 90
xt "4500,41000,5000,41000"
pts [
"5000,41000"
"4500,41000"
]
)
]
)
stc 0
tg (WTG
uid 1285,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1286,0
va (VaSet
)
xt "-4800,40500,2000,41500"
st "dt_get_tx_data_bit"
ju 2
blo "2000,41300"
tm "WireNameMgr"
)
)
)
*80 (PortIoOut
uid 1287,0
shape (CompositeShape
uid 1288,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1289,0
sl 0
ro 90
xt "3000,41625,4500,42375"
)
(Line
uid 1290,0
sl 0
ro 90
xt "4500,42000,5000,42000"
pts [
"5000,42000"
"4500,42000"
]
)
]
)
stc 0
tg (WTG
uid 1291,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1292,0
va (VaSet
)
xt "-6200,41500,2000,42500"
st "dt_tx_current_ch_nbr"
ju 2
blo "2000,42300"
tm "WireNameMgr"
)
)
)
*81 (PortIoOut
uid 1293,0
shape (CompositeShape
uid 1294,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1295,0
sl 0
ro 90
xt "3000,42625,4500,43375"
)
(Line
uid 1296,0
sl 0
ro 90
xt "4500,43000,5000,43000"
pts [
"5000,43000"
"4500,43000"
]
)
]
)
stc 0
tg (WTG
uid 1297,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1298,0
va (VaSet
)
xt "-6200,42500,2000,43500"
st "dt_tx_current_bit_nbr"
ju 2
blo "2000,43300"
tm "WireNameMgr"
)
)
)
*82 (PortIoOut
uid 1299,0
shape (CompositeShape
uid 1300,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1301,0
sl 0
ro 90
xt "3000,45625,4500,46375"
)
(Line
uid 1302,0
sl 0
ro 90
xt "4500,46000,5000,46000"
pts [
"5000,46000"
"4500,46000"
]
)
]
)
stc 0
tg (WTG
uid 1303,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
)
xt "-4800,45500,2000,46500"
st "dt_put_rx_data_bit"
ju 2
blo "2000,46300"
tm "WireNameMgr"
)
)
)
*83 (PortIoOut
uid 1305,0
shape (CompositeShape
uid 1306,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1307,0
sl 0
ro 90
xt "3000,46625,4500,47375"
)
(Line
uid 1308,0
sl 0
ro 90
xt "4500,47000,5000,47000"
pts [
"5000,47000"
"4500,47000"
]
)
]
)
stc 0
tg (WTG
uid 1309,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1310,0
va (VaSet
)
xt "-6300,46500,2000,47500"
st "dt_rx_current_ch_nbr"
ju 2
blo "2000,47300"
tm "WireNameMgr"
)
)
)
*84 (PortIoOut
uid 1311,0
shape (CompositeShape
uid 1312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1313,0
sl 0
ro 90
xt "3000,47625,4500,48375"
)
(Line
uid 1314,0
sl 0
ro 90
xt "4500,48000,5000,48000"
pts [
"5000,48000"
"4500,48000"
]
)
]
)
stc 0
tg (WTG
uid 1315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1316,0
va (VaSet
)
xt "-6300,47500,2000,48500"
st "dt_rx_current_bit_nbr"
ju 2
blo "2000,48300"
tm "WireNameMgr"
)
)
)
*85 (PortIoOut
uid 1317,0
shape (CompositeShape
uid 1318,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1319,0
sl 0
ro 90
xt "3000,48625,4500,49375"
)
(Line
uid 1320,0
sl 0
ro 90
xt "4500,49000,5000,49000"
pts [
"5000,49000"
"4500,49000"
]
)
]
)
stc 0
tg (WTG
uid 1321,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
)
xt "-3400,48500,2000,49500"
st "dt_rx_data_bit"
ju 2
blo "2000,49300"
tm "WireNameMgr"
)
)
)
*86 (Net
uid 2211,0
decl (Decl
n "voice_burst_started_master"
t "std_logic"
o 43
suid 59,0
)
declText (MLText
uid 2212,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL voice_burst_started_master   : std_logic"
)
)
*87 (Net
uid 2213,0
decl (Decl
n "voice_burst_finished_master"
t "std_logic"
o 42
suid 60,0
)
declText (MLText
uid 2214,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL voice_burst_finished_master  : std_logic"
)
)
*88 (Net
uid 2219,0
decl (Decl
n "voice_burst_started_slave"
t "std_logic"
o 44
suid 61,0
)
declText (MLText
uid 2220,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL voice_burst_started_slave    : std_logic"
)
)
*89 (Net
uid 2221,0
decl (Decl
n "voice_burst_finished_slave"
t "std_logic"
o 45
suid 62,0
)
declText (MLText
uid 2222,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL voice_burst_finished_slave   : std_logic"
)
)
*90 (PortIoOut
uid 2227,0
shape (CompositeShape
uid 2228,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2229,0
sl 0
ro 90
xt "3000,52625,4500,53375"
)
(Line
uid 2230,0
sl 0
ro 90
xt "4500,53000,5000,53000"
pts [
"5000,53000"
"4500,53000"
]
)
]
)
stc 0
tg (WTG
uid 2231,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2232,0
va (VaSet
)
xt "-4200,52500,2000,53500"
st "dt_burst_started"
ju 2
blo "2000,53300"
tm "WireNameMgr"
)
)
)
*91 (PortIoOut
uid 2233,0
shape (CompositeShape
uid 2234,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2235,0
sl 0
ro 90
xt "3000,53625,4500,54375"
)
(Line
uid 2236,0
sl 0
ro 90
xt "4500,54000,5000,54000"
pts [
"5000,54000"
"4500,54000"
]
)
]
)
stc 0
tg (WTG
uid 2237,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2238,0
va (VaSet
)
xt "-4500,53500,2000,54500"
st "dt_burst_finished"
ju 2
blo "2000,54300"
tm "WireNameMgr"
)
)
)
*92 (Net
uid 2255,0
decl (Decl
n "dt_burst_started"
t "std_logic"
o 46
suid 65,0
)
declText (MLText
uid 2256,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_burst_started             : std_logic"
)
)
*93 (Net
uid 2257,0
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 47
suid 66,0
)
declText (MLText
uid 2258,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_burst_finished            : std_logic"
)
)
*94 (Blk
uid 2631,0
shape (Rectangle
uid 2632,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "11000,14000,19000,24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2633,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 2634,0
va (VaSet
font "Arial,8,1"
)
xt "12500,15500,17500,16500"
st "NSK600_lib"
blo "12500,16300"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 2635,0
va (VaSet
font "Arial,8,1"
)
xt "12500,16500,20200,17500"
st "dt_port_cfg_adapt"
blo "12500,17300"
tm "BlkNameMgr"
)
*97 (Text
uid 2636,0
va (VaSet
font "Arial,8,1"
)
xt "12500,17500,14300,18500"
st "U_0"
blo "12500,18300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2637,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2638,0
text (MLText
uid 2639,0
va (VaSet
font "Courier New,8,0"
)
xt "12500,27500,12500,27500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"clk"
"control_digtrans"
"control_mux"
"reset_n"
"cfg_Master_Slave_n"
"dt_ch_active_master"
"dt_ch_active_slave"
"dt_ch_send_AIS_master"
"dt_ch_send_AIS_slave"
"deframer_timeout"
]
)
*98 (Net
uid 2704,0
lang 1
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 51
suid 74,0
)
declText (MLText
uid 2705,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "control_digtrans             : t_control_digtrans"
)
)
*99 (Net
uid 2714,0
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 52
suid 75,0
)
declText (MLText
uid 2715,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "control_mux                  : t_control_mux"
)
)
*100 (PortIoIn
uid 2728,0
shape (CompositeShape
uid 2729,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2730,0
sl 0
ro 270
xt "3000,14625,4500,15375"
)
(Line
uid 2731,0
sl 0
ro 270
xt "4500,15000,5000,15000"
pts [
"4500,15000"
"5000,15000"
]
)
]
)
stc 0
tg (WTG
uid 2732,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2733,0
va (VaSet
)
xt "-4300,14500,2000,15500"
st "control_digtrans"
ju 2
blo "2000,15300"
tm "WireNameMgr"
)
)
)
*101 (PortIoIn
uid 2734,0
shape (CompositeShape
uid 2735,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2736,0
sl 0
ro 270
xt "3000,15625,4500,16375"
)
(Line
uid 2737,0
sl 0
ro 270
xt "4500,16000,5000,16000"
pts [
"4500,16000"
"5000,16000"
]
)
]
)
stc 0
tg (WTG
uid 2738,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2739,0
va (VaSet
)
xt "-2800,15500,2000,16500"
st "control_mux"
ju 2
blo "2000,16300"
tm "WireNameMgr"
)
)
)
*102 (Net
uid 2762,0
decl (Decl
n "dt_ch_active_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 53
suid 78,0
)
declText (MLText
uid 2763,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL dt_ch_active_master          : std_logic_vector(15 DOWNTO 0)"
)
)
*103 (Net
uid 2764,0
decl (Decl
n "dt_ch_active_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 79,0
)
declText (MLText
uid 2765,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL dt_ch_active_slave           : std_logic_vector(15 DOWNTO 0)"
)
)
*104 (Net
uid 2776,0
decl (Decl
n "dt_ch_send_AIS_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 81,0
)
declText (MLText
uid 2777,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL dt_ch_send_AIS_master        : std_logic_vector(15 DOWNTO 0)"
)
)
*105 (Net
uid 2788,0
decl (Decl
n "dt_ch_send_AIS_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 56
suid 83,0
)
declText (MLText
uid 2789,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL dt_ch_send_AIS_slave         : std_logic_vector(15 DOWNTO 0)"
)
)
*106 (Net
uid 3177,0
decl (Decl
n "slave_rx_timeout"
t "std_logic"
o 52
suid 84,0
)
declText (MLText
uid 3178,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL slave_rx_timeout             : std_logic"
)
)
*107 (Net
uid 3197,0
decl (Decl
n "missing_rx_data_on_ch"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 86,0
)
declText (MLText
uid 3198,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL missing_rx_data_on_ch        : std_logic_vector(15 DOWNTO 0)"
)
)
*108 (Net
uid 3221,0
decl (Decl
n "no_slave_echo"
t "std_logic"
o 54
suid 87,0
)
declText (MLText
uid 3222,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL no_slave_echo                : std_logic"
)
)
*109 (Net
uid 3432,0
decl (Decl
n "missing_rx_sync_on_ch"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 88,0
)
declText (MLText
uid 3433,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,35500,800"
st "SIGNAL missing_rx_sync_on_ch        : std_logic_vector(15 DOWNTO 0)"
)
)
*110 (PortIoOut
uid 3635,0
shape (CompositeShape
uid 3636,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3637,0
sl 0
ro 90
xt "3000,59625,4500,60375"
)
(Line
uid 3638,0
sl 0
ro 90
xt "4500,60000,5000,60000"
pts [
"5000,60000"
"4500,60000"
]
)
]
)
stc 0
tg (WTG
uid 3639,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3640,0
va (VaSet
)
xt "-2500,59500,2000,60500"
st "dt_no_sync"
ju 2
blo "2000,60300"
tm "WireNameMgr"
)
)
)
*111 (PortIoOut
uid 3641,0
shape (CompositeShape
uid 3642,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3643,0
sl 0
ro 90
xt "3000,60625,4500,61375"
)
(Line
uid 3644,0
sl 0
ro 90
xt "4500,61000,5000,61000"
pts [
"5000,61000"
"4500,61000"
]
)
]
)
stc 0
tg (WTG
uid 3645,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3646,0
va (VaSet
)
xt "-3900,60500,2000,61500"
st "dt_no_data_chx"
ju 2
blo "2000,61300"
tm "WireNameMgr"
)
)
)
*112 (PortIoOut
uid 3647,0
shape (CompositeShape
uid 3648,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3649,0
sl 0
ro 90
xt "3000,62625,4500,63375"
)
(Line
uid 3650,0
sl 0
ro 90
xt "4500,63000,5000,63000"
pts [
"5000,63000"
"4500,63000"
]
)
]
)
stc 0
tg (WTG
uid 3651,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3652,0
va (VaSet
)
xt "-7100,62500,2000,63500"
st "dt_insert_AIS_2_framer"
ju 2
blo "2000,63300"
tm "WireNameMgr"
)
)
)
*113 (Net
uid 3685,0
decl (Decl
n "dt_no_sync"
t "std_logic"
o 56
suid 93,0
)
declText (MLText
uid 3686,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_no_sync                   : std_logic"
)
)
*114 (Net
uid 3687,0
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 58
suid 94,0
)
declText (MLText
uid 3688,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "dt_no_data_chx               : std_logic_vector(15 DOWNTO 0)"
)
)
*115 (Net
uid 3691,0
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 57
suid 96,0
)
declText (MLText
uid 3692,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,22000,800"
st "dt_insert_AIS_2_framer       : std_logic"
)
)
*116 (CommentText
uid 4326,0
shape (Rectangle
uid 4327,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "33000,16000,45000,20000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 4328,0
va (VaSet
fg "0,0,32768"
)
xt "33200,16200,44300,19200"
st "
Last edited:
110630: R4 implementation
110719: Timeout implemented

"
tm "CommentText"
visibleHeight 4000
visibleWidth 12000
)
)
*117 (Net
uid 4542,0
decl (Decl
n "deframer_timeout"
t "std_logic"
o 59
suid 97,0
)
declText (MLText
uid 4543,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL deframer_timeout             : std_logic"
)
)
*118 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "51000,34000,55000,34000"
pts [
"55000,34000"
"51000,34000"
]
)
start &1
end &30
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "54000,33000,57000,34000"
st "DTEN1"
blo "54000,33800"
tm "WireNameMgr"
)
)
on &2
)
*119 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "51000,45000,55000,45000"
pts [
"55000,45000"
"51000,45000"
]
)
start &3
end &30
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "54000,44000,57000,45000"
st "DTEN2"
blo "54000,44800"
tm "WireNameMgr"
)
)
on &4
)
*120 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "51000,30000,55000,30000"
pts [
"55000,30000"
"51000,30000"
]
)
start &5
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "57000,29000,60000,30000"
st "DTRX1"
blo "57000,29800"
tm "WireNameMgr"
)
)
on &6
)
*121 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "51000,43000,55000,43000"
pts [
"55000,43000"
"51000,43000"
]
)
start &7
end &30
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "57000,42000,60000,43000"
st "DTRX2"
blo "57000,42800"
tm "WireNameMgr"
)
)
on &8
)
*122 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "51000,32000,55000,32000"
pts [
"55000,32000"
"51000,32000"
]
)
start &9
end &30
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "54000,31000,56900,32000"
st "DTTX1"
blo "54000,31800"
tm "WireNameMgr"
)
)
on &10
)
*123 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "51000,41000,55000,41000"
pts [
"55000,41000"
"51000,41000"
]
)
start &11
end &30
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
)
xt "54000,40000,56900,41000"
st "DTTX2"
blo "54000,40800"
tm "WireNameMgr"
)
)
on &12
)
*124 (Wire
uid 102,0
shape (OrthoPolyLine
uid 103,0
va (VaSet
vasetType 3
)
xt "5000,9000,8000,9000"
pts [
"5000,9000"
"8000,9000"
]
)
start &13
end &14
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 105,0
va (VaSet
isHidden 1
)
xt "7000,8000,8300,9000"
st "clk"
blo "7000,8800"
tm "WireNameMgr"
)
)
on &15
)
*125 (Wire
uid 117,0
shape (OrthoPolyLine
uid 118,0
va (VaSet
vasetType 3
)
xt "5000,11000,8000,11000"
pts [
"5000,11000"
"8000,11000"
]
)
start &16
end &17
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
isHidden 1
)
xt "7000,10000,9900,11000"
st "reset_n"
blo "7000,10800"
tm "WireNameMgr"
)
)
on &18
)
*126 (Wire
uid 258,0
shape (OrthoPolyLine
uid 259,0
va (VaSet
vasetType 3
)
xt "37000,32000,46000,32000"
pts [
"46000,32000"
"37000,32000"
]
)
start &30
end &34
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 265,0
va (VaSet
)
xt "38000,31000,43100,32000"
st "master_input"
blo "38000,31800"
tm "WireNameMgr"
)
)
on &38
)
*127 (Wire
uid 266,0
shape (OrthoPolyLine
uid 267,0
va (VaSet
vasetType 3
)
xt "37000,30000,46000,30000"
pts [
"37000,30000"
"46000,30000"
]
)
start &34
end &30
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 273,0
va (VaSet
)
xt "38000,29000,43500,30000"
st "master_output"
blo "38000,29800"
tm "WireNameMgr"
)
)
on &39
)
*128 (Wire
uid 282,0
shape (OrthoPolyLine
uid 283,0
va (VaSet
vasetType 3
)
xt "5000,30000,29000,30000"
pts [
"5000,30000"
"29000,30000"
]
)
start &45
end &34
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 288,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 289,0
va (VaSet
isHidden 1
)
xt "21000,29000,28000,30000"
st "dt_start_sequence"
blo "21000,29800"
tm "WireNameMgr"
)
)
on &40
)
*129 (Wire
uid 420,0
shape (OrthoPolyLine
uid 421,0
va (VaSet
vasetType 3
)
xt "16000,37000,29000,37000"
pts [
"16000,37000"
"29000,37000"
]
)
start &66
end &34
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 424,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 425,0
va (VaSet
)
xt "18000,36000,26400,37000"
st "dt_tx_data_bit_master"
blo "18000,36800"
tm "WireNameMgr"
)
)
on &44
)
*130 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,40000,29000,40000"
pts [
"29000,40000"
"16000,40000"
]
)
start &34
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 431,0
va (VaSet
)
xt "18000,39000,29000,40000"
st "dt_rx_current_ch_nbr_master"
blo "18000,39800"
tm "WireNameMgr"
)
)
on &56
)
*131 (Wire
uid 432,0
shape (OrthoPolyLine
uid 433,0
va (VaSet
vasetType 3
)
xt "16000,34000,29000,34000"
pts [
"29000,34000"
"16000,34000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 437,0
va (VaSet
)
xt "18000,33000,27900,34000"
st "dt_get_tx_data_bit_master"
blo "18000,33800"
tm "WireNameMgr"
)
)
on &41
)
*132 (Wire
uid 438,0
shape (OrthoPolyLine
uid 439,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,35000,29000,35000"
pts [
"29000,35000"
"16000,35000"
]
)
start &34
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
)
xt "18000,34000,28900,35000"
st "dt_tx_current_ch_nbr_master"
blo "18000,34800"
tm "WireNameMgr"
)
)
on &54
)
*133 (Wire
uid 444,0
shape (OrthoPolyLine
uid 445,0
va (VaSet
vasetType 3
)
xt "16000,42000,29000,42000"
pts [
"29000,42000"
"16000,42000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 449,0
va (VaSet
)
xt "18000,41000,26500,42000"
st "dt_rx_data_bit_master"
blo "18000,41800"
tm "WireNameMgr"
)
)
on &43
)
*134 (Wire
uid 450,0
shape (OrthoPolyLine
uid 451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,36000,29000,36000"
pts [
"29000,36000"
"16000,36000"
]
)
start &34
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 455,0
va (VaSet
)
xt "18000,35000,28900,36000"
st "dt_tx_current_bit_nbr_master"
blo "18000,35800"
tm "WireNameMgr"
)
)
on &55
)
*135 (Wire
uid 456,0
shape (OrthoPolyLine
uid 457,0
va (VaSet
vasetType 3
)
xt "16000,39000,29000,39000"
pts [
"29000,39000"
"16000,39000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "18000,38000,27900,39000"
st "dt_put_rx_data_bit_master"
blo "18000,38800"
tm "WireNameMgr"
)
)
on &42
)
*136 (Wire
uid 462,0
shape (OrthoPolyLine
uid 463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,41000,29000,41000"
pts [
"29000,41000"
"16000,41000"
]
)
start &34
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 467,0
va (VaSet
)
xt "18000,40000,29000,41000"
st "dt_rx_current_bit_nbr_master"
blo "18000,40800"
tm "WireNameMgr"
)
)
on &57
)
*137 (Wire
uid 474,0
shape (OrthoPolyLine
uid 475,0
va (VaSet
vasetType 3
)
xt "37000,53000,46000,53000"
pts [
"46000,53000"
"37000,53000"
]
)
start &30
end &50
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 480,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 481,0
va (VaSet
)
xt "38000,52000,42500,53000"
st "slave_input"
blo "38000,52800"
tm "WireNameMgr"
)
)
on &46
)
*138 (Wire
uid 482,0
shape (OrthoPolyLine
uid 483,0
va (VaSet
vasetType 3
)
xt "37000,54000,46000,54000"
pts [
"37000,54000"
"46000,54000"
]
)
start &50
end &30
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 488,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 489,0
va (VaSet
)
xt "38000,53000,44500,54000"
st "slave_output_enb"
blo "38000,53800"
tm "WireNameMgr"
)
)
on &47
)
*139 (Wire
uid 490,0
shape (OrthoPolyLine
uid 491,0
va (VaSet
vasetType 3
)
xt "37000,52000,46000,52000"
pts [
"37000,52000"
"46000,52000"
]
)
start &50
end &30
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 497,0
va (VaSet
)
xt "38000,51000,42900,52000"
st "slave_output"
blo "38000,51800"
tm "WireNameMgr"
)
)
on &48
)
*140 (Wire
uid 933,0
shape (OrthoPolyLine
uid 934,0
va (VaSet
vasetType 3
)
xt "16000,55000,29000,55000"
pts [
"29000,55000"
"16000,55000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 940,0
va (VaSet
)
xt "18000,54000,27300,55000"
st "dt_get_tx_data_bit_slave"
blo "18000,54800"
tm "WireNameMgr"
)
)
on &58
)
*141 (Wire
uid 943,0
shape (OrthoPolyLine
uid 944,0
va (VaSet
vasetType 3
)
xt "16000,60000,29000,60000"
pts [
"29000,60000"
"16000,60000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 950,0
va (VaSet
)
xt "18000,59000,27300,60000"
st "dt_put_rx_data_bit_slave"
blo "18000,59800"
tm "WireNameMgr"
)
)
on &59
)
*142 (Wire
uid 953,0
shape (OrthoPolyLine
uid 954,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,62000,29000,62000"
pts [
"29000,62000"
"16000,62000"
]
)
start &50
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 959,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 960,0
va (VaSet
)
xt "18000,61000,28400,62000"
st "dt_rx_current_bit_nbr_slave"
blo "18000,61800"
tm "WireNameMgr"
)
)
on &60
)
*143 (Wire
uid 963,0
shape (OrthoPolyLine
uid 964,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,61000,29000,61000"
pts [
"29000,61000"
"16000,61000"
]
)
start &50
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 970,0
va (VaSet
)
xt "18000,60000,28400,61000"
st "dt_rx_current_ch_nbr_slave"
blo "18000,60800"
tm "WireNameMgr"
)
)
on &61
)
*144 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "16000,63000,29000,63000"
pts [
"29000,63000"
"16000,63000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 980,0
va (VaSet
)
xt "18000,62000,25900,63000"
st "dt_rx_data_bit_slave"
blo "18000,62800"
tm "WireNameMgr"
)
)
on &62
)
*145 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,57000,29000,57000"
pts [
"29000,57000"
"16000,57000"
]
)
start &50
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "18000,56000,28300,57000"
st "dt_tx_current_bit_nbr_slave"
blo "18000,56800"
tm "WireNameMgr"
)
)
on &63
)
*146 (Wire
uid 993,0
shape (OrthoPolyLine
uid 994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,56000,29000,56000"
pts [
"29000,56000"
"16000,56000"
]
)
start &50
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
)
xt "18000,55000,28300,56000"
st "dt_tx_current_ch_nbr_slave"
blo "18000,55800"
tm "WireNameMgr"
)
)
on &64
)
*147 (Wire
uid 1003,0
shape (OrthoPolyLine
uid 1004,0
va (VaSet
vasetType 3
)
xt "16000,58000,29000,58000"
pts [
"16000,58000"
"29000,58000"
]
)
start &66
end &50
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
)
xt "18000,57000,25800,58000"
st "dt_tx_data_bit_slave"
blo "18000,57800"
tm "WireNameMgr"
)
)
on &65
)
*148 (Wire
uid 1181,0
shape (OrthoPolyLine
uid 1182,0
va (VaSet
vasetType 3
)
xt "13000,27000,13000,33000"
pts [
"13000,27000"
"13000,33000"
]
)
start *149 (BdJunction
uid 2740,0
ps "OnConnectorStrategy"
shape (Circle
uid 2741,0
va (VaSet
vasetType 1
)
xt "12600,26600,13400,27400"
radius 400
)
)
end &66
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1186,0
ro 270
va (VaSet
isHidden 1
)
xt "12000,22000,13000,29700"
st "cfg_Master_Slave_n"
blo "12800,29700"
tm "WireNameMgr"
)
)
on &49
)
*150 (Wire
uid 1189,0
shape (OrthoPolyLine
uid 1190,0
va (VaSet
vasetType 3
)
xt "5000,44000,11000,44000"
pts [
"5000,44000"
"11000,44000"
]
)
start &78
end &66
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
isHidden 1
)
xt "6000,43000,11300,44000"
st "dt_tx_data_bit"
blo "6000,43800"
tm "WireNameMgr"
)
)
on &73
)
*151 (Wire
uid 1197,0
shape (OrthoPolyLine
uid 1198,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,47000,11000,47000"
pts [
"11000,47000"
"5000,47000"
]
)
start &66
end &83
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1204,0
va (VaSet
isHidden 1
)
xt "5000,46000,13300,47000"
st "dt_rx_current_ch_nbr"
blo "5000,46800"
tm "WireNameMgr"
)
)
on &75
)
*152 (Wire
uid 1205,0
shape (OrthoPolyLine
uid 1206,0
va (VaSet
vasetType 3
)
xt "5000,41000,11000,41000"
pts [
"11000,41000"
"5000,41000"
]
)
start &66
end &79
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
isHidden 1
)
xt "6000,40000,12800,41000"
st "dt_get_tx_data_bit"
blo "6000,40800"
tm "WireNameMgr"
)
)
on &70
)
*153 (Wire
uid 1213,0
shape (OrthoPolyLine
uid 1214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,42000,11000,42000"
pts [
"11000,42000"
"5000,42000"
]
)
start &66
end &80
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1220,0
va (VaSet
isHidden 1
)
xt "6000,41000,14200,42000"
st "dt_tx_current_ch_nbr"
blo "6000,41800"
tm "WireNameMgr"
)
)
on &71
)
*154 (Wire
uid 1221,0
shape (OrthoPolyLine
uid 1222,0
va (VaSet
vasetType 3
)
xt "5000,49000,11000,49000"
pts [
"11000,49000"
"5000,49000"
]
)
start &66
end &85
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1228,0
va (VaSet
isHidden 1
)
xt "6000,48000,11400,49000"
st "dt_rx_data_bit"
blo "6000,48800"
tm "WireNameMgr"
)
)
on &77
)
*155 (Wire
uid 1229,0
shape (OrthoPolyLine
uid 1230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,43000,11000,43000"
pts [
"11000,43000"
"5000,43000"
]
)
start &66
end &81
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
va (VaSet
isHidden 1
)
xt "6000,42000,14200,43000"
st "dt_tx_current_bit_nbr"
blo "6000,42800"
tm "WireNameMgr"
)
)
on &72
)
*156 (Wire
uid 1237,0
shape (OrthoPolyLine
uid 1238,0
va (VaSet
vasetType 3
)
xt "5000,46000,11000,46000"
pts [
"11000,46000"
"5000,46000"
]
)
start &66
end &82
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1244,0
va (VaSet
isHidden 1
)
xt "6000,45000,12800,46000"
st "dt_put_rx_data_bit"
blo "6000,45800"
tm "WireNameMgr"
)
)
on &74
)
*157 (Wire
uid 1245,0
shape (OrthoPolyLine
uid 1246,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,48000,11000,48000"
pts [
"11000,48000"
"5000,48000"
]
)
start &66
end &84
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1252,0
va (VaSet
isHidden 1
)
xt "6000,47000,14300,48000"
st "dt_rx_current_bit_nbr"
blo "6000,47800"
tm "WireNameMgr"
)
)
on &76
)
*158 (Wire
uid 2135,0
shape (OrthoPolyLine
uid 2136,0
va (VaSet
vasetType 3
)
xt "16000,45000,29000,45000"
pts [
"29000,45000"
"16000,45000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2142,0
va (VaSet
)
xt "18000,44000,28700,45000"
st "voice_burst_finished_master"
blo "18000,44800"
tm "WireNameMgr"
)
)
on &87
)
*159 (Wire
uid 2145,0
shape (OrthoPolyLine
uid 2146,0
va (VaSet
vasetType 3
)
xt "16000,44000,29000,44000"
pts [
"29000,44000"
"16000,44000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2152,0
va (VaSet
)
xt "18000,43000,28400,44000"
st "voice_burst_started_master"
blo "18000,43800"
tm "WireNameMgr"
)
)
on &86
)
*160 (Wire
uid 2161,0
shape (OrthoPolyLine
uid 2162,0
va (VaSet
vasetType 3
)
xt "16000,65000,29000,65000"
pts [
"29000,65000"
"16000,65000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2168,0
va (VaSet
)
xt "18000,64000,27800,65000"
st "voice_burst_started_slave"
blo "18000,64800"
tm "WireNameMgr"
)
)
on &88
)
*161 (Wire
uid 2171,0
shape (OrthoPolyLine
uid 2172,0
va (VaSet
vasetType 3
)
xt "16000,66000,29000,66000"
pts [
"29000,66000"
"16000,66000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2178,0
va (VaSet
)
xt "18000,65000,28100,66000"
st "voice_burst_finished_slave"
blo "18000,65800"
tm "WireNameMgr"
)
)
on &89
)
*162 (Wire
uid 2241,0
shape (OrthoPolyLine
uid 2242,0
va (VaSet
vasetType 3
)
xt "5000,53000,11000,53000"
pts [
"5000,53000"
"11000,53000"
]
)
start &90
end &66
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2246,0
va (VaSet
isHidden 1
)
xt "7000,52000,13200,53000"
st "dt_burst_started"
blo "7000,52800"
tm "WireNameMgr"
)
)
on &92
)
*163 (Wire
uid 2249,0
shape (OrthoPolyLine
uid 2250,0
va (VaSet
vasetType 3
)
xt "5000,54000,11000,54000"
pts [
"11000,54000"
"5000,54000"
]
)
start &66
end &91
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2254,0
va (VaSet
isHidden 1
)
xt "8000,53000,14500,54000"
st "dt_burst_finished"
blo "8000,53800"
tm "WireNameMgr"
)
)
on &93
)
*164 (Wire
uid 2660,0
optionalChildren [
&149
]
shape (OrthoPolyLine
uid 2661,0
va (VaSet
vasetType 3
)
xt "13000,24000,48000,29000"
pts [
"13000,24000"
"13000,27000"
"48000,27000"
"48000,29000"
]
)
start &94
end &30
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2666,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2667,0
va (VaSet
)
xt "14000,26000,21700,27000"
st "cfg_Master_Slave_n"
blo "14000,26800"
tm "WireNameMgr"
)
)
on &49
)
*165 (Wire
uid 2696,0
shape (OrthoPolyLine
uid 2697,0
va (VaSet
vasetType 3
)
xt "5000,15000,11000,15000"
pts [
"5000,15000"
"11000,15000"
]
)
start &100
end &94
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2703,0
va (VaSet
isHidden 1
)
xt "1000,14000,7300,15000"
st "control_digtrans"
blo "1000,14800"
tm "WireNameMgr"
)
)
on &98
)
*166 (Wire
uid 2706,0
shape (OrthoPolyLine
uid 2707,0
va (VaSet
vasetType 3
)
xt "5000,16000,11000,16000"
pts [
"5000,16000"
"11000,16000"
]
)
start &101
end &94
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2713,0
va (VaSet
isHidden 1
)
xt "8000,15000,12800,16000"
st "control_mux"
blo "8000,15800"
tm "WireNameMgr"
)
)
on &99
)
*167 (Wire
uid 2744,0
shape (OrthoPolyLine
uid 2745,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,19000,29000,31000"
pts [
"19000,19000"
"26000,19000"
"26000,31000"
"29000,31000"
]
)
start &94
end &34
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2750,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2751,0
va (VaSet
)
xt "20000,18000,27600,19000"
st "dt_ch_active_master"
blo "20000,18800"
tm "WireNameMgr"
)
)
on &102
)
*168 (Wire
uid 2754,0
shape (OrthoPolyLine
uid 2755,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,22000,29000,52000"
pts [
"19000,22000"
"24000,22000"
"24000,52000"
"29000,52000"
]
)
start &94
end &50
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2760,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2761,0
va (VaSet
)
xt "20000,21000,27000,22000"
st "dt_ch_active_slave"
blo "20000,21800"
tm "WireNameMgr"
)
)
on &103
)
*169 (Wire
uid 2768,0
shape (OrthoPolyLine
uid 2769,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,20000,29000,32000"
pts [
"19000,20000"
"25000,20000"
"25000,32000"
"29000,32000"
]
)
start &94
end &34
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2774,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2775,0
va (VaSet
)
xt "20000,19000,29300,20000"
st "dt_ch_send_AIS_master"
blo "20000,19800"
tm "WireNameMgr"
)
)
on &104
)
*170 (Wire
uid 2780,0
shape (OrthoPolyLine
uid 2781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,23000,29000,53000"
pts [
"19000,23000"
"23000,23000"
"23000,53000"
"29000,53000"
]
)
start &94
end &50
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2787,0
va (VaSet
)
xt "20000,22000,28700,23000"
st "dt_ch_send_AIS_slave"
blo "20000,22800"
tm "WireNameMgr"
)
)
on &105
)
*171 (Wire
uid 3169,0
shape (OrthoPolyLine
uid 3170,0
va (VaSet
vasetType 3
)
xt "16000,68000,29000,68000"
pts [
"29000,68000"
"16000,68000"
]
)
start &50
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3176,0
va (VaSet
)
xt "18000,67000,24300,68000"
st "slave_rx_timeout"
blo "18000,67800"
tm "WireNameMgr"
)
)
on &106
)
*172 (Wire
uid 3189,0
shape (OrthoPolyLine
uid 3190,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,69000,29000,69000"
pts [
"29000,69000"
"16000,69000"
]
)
start &50
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3196,0
va (VaSet
)
xt "18000,68000,27100,69000"
st "missing_rx_data_on_ch"
blo "18000,68800"
tm "WireNameMgr"
)
)
on &107
)
*173 (Wire
uid 3213,0
shape (OrthoPolyLine
uid 3214,0
va (VaSet
vasetType 3
)
xt "16000,47000,29000,47000"
pts [
"29000,47000"
"16000,47000"
]
)
start &34
end &66
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3220,0
va (VaSet
)
xt "18000,46000,23700,47000"
st "no_slave_echo"
blo "18000,46800"
tm "WireNameMgr"
)
)
on &108
)
*174 (Wire
uid 3424,0
shape (OrthoPolyLine
uid 3425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,48000,29000,48000"
pts [
"29000,48000"
"16000,48000"
]
)
start &34
end &66
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3431,0
va (VaSet
)
xt "18000,47000,27200,48000"
st "missing_rx_sync_on_ch"
blo "18000,47800"
tm "WireNameMgr"
)
)
on &109
)
*175 (Wire
uid 3663,0
shape (OrthoPolyLine
uid 3664,0
va (VaSet
vasetType 3
)
xt "5000,60000,11000,60000"
pts [
"5000,60000"
"11000,60000"
]
)
start &110
end &66
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3668,0
va (VaSet
isHidden 1
)
xt "7000,59000,11500,60000"
st "dt_no_sync"
blo "7000,59800"
tm "WireNameMgr"
)
)
on &113
)
*176 (Wire
uid 3671,0
shape (OrthoPolyLine
uid 3672,0
va (VaSet
vasetType 3
)
xt "5000,63000,11000,63000"
pts [
"5000,63000"
"11000,63000"
]
)
start &112
end &66
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 3675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3676,0
va (VaSet
isHidden 1
)
xt "7000,62000,16100,63000"
st "dt_insert_AIS_2_framer"
blo "7000,62800"
tm "WireNameMgr"
)
)
on &115
)
*177 (Wire
uid 3679,0
shape (OrthoPolyLine
uid 3680,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,61000,11000,61000"
pts [
"11000,61000"
"5000,61000"
]
)
start &66
end &111
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3684,0
va (VaSet
isHidden 1
)
xt "8000,60000,13900,61000"
st "dt_no_data_chx"
blo "8000,60800"
tm "WireNameMgr"
)
)
on &114
)
*178 (Wire
uid 4534,0
shape (OrthoPolyLine
uid 4535,0
va (VaSet
vasetType 3
)
xt "17000,24000,29000,33000"
pts [
"29000,33000"
"17000,33000"
"17000,24000"
]
)
start &34
end &94
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4541,0
va (VaSet
)
xt "18000,32000,24600,33000"
st "deframer_timeout"
blo "18000,32800"
tm "WireNameMgr"
)
)
on &117
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *179 (PackageList
uid 171,0
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 172,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*181 (MLText
uid 173,0
va (VaSet
)
xt "0,1000,11500,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 174,0
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 175,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*183 (Text
uid 176,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*184 (MLText
uid 177,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*185 (Text
uid 178,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*186 (MLText
uid 179,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*187 (Text
uid 180,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*188 (MLText
uid 181,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "599,31,1681,985"
viewArea "-600,2900,67577,67206"
cachedDiagramExtent "-7100,0,69000,70000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3 (297 x 420 mm)"
windowsPaperName "A3 (297 x 420 mm)"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-113000,0"
lastUid 4754,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*189 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*190 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*191 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*193 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*194 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*196 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*197 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*199 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*200 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*201 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*202 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*203 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*205 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*206 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*207 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*209 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,8400,27100,9400"
st "Diagram Signals:"
blo "20000,9200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 97,0
usingSuid 1
emptyRow *210 (LEmptyRow
)
uid 184,0
optionalChildren [
*211 (RefLabelRowHdr
)
*212 (TitleRowHdr
)
*213 (FilterRowHdr
)
*214 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*215 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*216 (GroupColHdr
tm "GroupColHdrMgr"
)
*217 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*218 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*219 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*220 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*221 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*222 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*223 (LeafLogPort
port (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 3,0
)
)
uid 123,0
)
*224 (LeafLogPort
port (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 4,0
)
)
uid 125,0
)
*225 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 4
suid 7,0
)
)
uid 127,0
)
*226 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 7
suid 8,0
)
)
uid 129,0
)
*227 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 8
suid 1,0
)
)
uid 131,0
)
*228 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 9
suid 2,0
)
)
uid 133,0
)
*229 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 10
suid 5,0
)
)
uid 135,0
)
*230 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 11
suid 6,0
)
)
uid 137,0
)
*231 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "master_input"
t "std_logic"
o 19
suid 9,0
)
)
uid 278,0
)
*232 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "master_output"
t "std_logic"
o 20
suid 10,0
)
)
uid 280,0
)
*233 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 5
suid 11,0
)
)
uid 522,0
)
*234 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_get_tx_data_bit_master"
t "std_logic"
o 12
suid 12,0
)
)
uid 524,0
)
*235 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_put_rx_data_bit_master"
t "std_logic"
o 13
suid 13,0
)
)
uid 526,0
)
*236 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_data_bit_master"
t "std_logic"
o 16
suid 16,0
)
)
uid 532,0
)
*237 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_data_bit_master"
t "std_logic"
o 6
suid 19,0
)
)
uid 538,0
)
*238 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "slave_input"
t "std_logic"
o 21
suid 20,0
)
)
uid 540,0
)
*239 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slave_output_enb"
t "std_logic"
o 23
suid 21,0
)
)
uid 542,0
)
*240 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "slave_output"
t "std_logic"
o 22
suid 22,0
)
)
uid 544,0
)
*241 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cfg_Master_Slave_n"
t "std_logic"
o 3
suid 24,0
)
)
uid 546,0
)
*242 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_ch_nbr_master"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 29,0
)
)
uid 925,0
)
*243 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_bit_nbr_master"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 17
suid 30,0
)
)
uid 927,0
)
*244 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_ch_nbr_master"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 31,0
)
)
uid 929,0
)
*245 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_bit_nbr_master"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 32,0
)
)
uid 931,0
)
*246 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_get_tx_data_bit_slave"
t "std_logic"
o 26
suid 33,0
)
)
uid 1061,0
)
*247 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_put_rx_data_bit_slave"
t "std_logic"
o 27
suid 34,0
)
)
uid 1063,0
)
*248 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_bit_nbr_slave"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 28
suid 35,0
)
)
uid 1065,0
)
*249 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_ch_nbr_slave"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 36,0
)
)
uid 1067,0
)
*250 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_data_bit_slave"
t "std_logic"
o 30
suid 37,0
)
)
uid 1069,0
)
*251 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_bit_nbr_slave"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 31
suid 38,0
)
)
uid 1071,0
)
*252 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_ch_nbr_slave"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 39,0
)
)
uid 1073,0
)
*253 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_data_bit_slave"
t "std_logic"
o 33
suid 40,0
)
)
uid 1075,0
)
*254 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 12
suid 41,0
)
)
uid 1323,0
)
*255 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 42,0
)
)
uid 1325,0
)
*256 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 17
suid 43,0
)
)
uid 1327,0
)
*257 (LeafLogPort
port (LogicalPort
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 6
suid 44,0
)
)
uid 1329,0
)
*258 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 13
suid 45,0
)
)
uid 1331,0
)
*259 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 15
suid 46,0
)
)
uid 1333,0
)
*260 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 47,0
)
)
uid 1335,0
)
*261 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 16
suid 48,0
)
)
uid 1337,0
)
*262 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "voice_burst_started_master"
t "std_logic"
o 43
suid 59,0
)
)
uid 2215,0
)
*263 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "voice_burst_finished_master"
t "std_logic"
o 42
suid 60,0
)
)
uid 2217,0
)
*264 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "voice_burst_started_slave"
t "std_logic"
o 44
suid 61,0
)
)
uid 2223,0
)
*265 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "voice_burst_finished_slave"
t "std_logic"
o 45
suid 62,0
)
)
uid 2225,0
)
*266 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_burst_started"
t "std_logic"
o 46
suid 65,0
)
)
uid 2259,0
)
*267 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 47
suid 66,0
)
)
uid 2261,0
)
*268 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 51
suid 74,0
)
)
uid 2724,0
)
*269 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 52
suid 75,0
)
)
uid 2726,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_ch_active_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 53
suid 78,0
)
)
uid 2790,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_ch_active_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 79,0
)
)
uid 2792,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_ch_send_AIS_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 81,0
)
)
uid 2794,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_ch_send_AIS_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 56
suid 83,0
)
)
uid 2796,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "slave_rx_timeout"
t "std_logic"
o 52
suid 84,0
)
)
uid 3199,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "missing_rx_data_on_ch"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 54
suid 86,0
)
)
uid 3203,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "no_slave_echo"
t "std_logic"
o 54
suid 87,0
)
)
uid 3223,0
)
*277 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "missing_rx_sync_on_ch"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 55
suid 88,0
)
)
uid 3434,0
)
*278 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_no_sync"
t "std_logic"
o 56
suid 93,0
)
)
uid 3693,0
)
*279 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 58
suid 94,0
)
)
uid 3695,0
)
*280 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 57
suid 96,0
)
)
uid 3697,0
)
*281 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "deframer_timeout"
t "std_logic"
o 59
suid 97,0
)
)
uid 4544,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 197,0
optionalChildren [
*282 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *283 (MRCItem
litem &210
pos 59
dimension 20
)
uid 199,0
optionalChildren [
*284 (MRCItem
litem &211
pos 0
dimension 20
uid 200,0
)
*285 (MRCItem
litem &212
pos 1
dimension 23
uid 201,0
)
*286 (MRCItem
litem &213
pos 2
hidden 1
dimension 20
uid 202,0
)
*287 (MRCItem
litem &223
pos 0
dimension 20
uid 124,0
)
*288 (MRCItem
litem &224
pos 1
dimension 20
uid 126,0
)
*289 (MRCItem
litem &225
pos 2
dimension 20
uid 128,0
)
*290 (MRCItem
litem &226
pos 3
dimension 20
uid 130,0
)
*291 (MRCItem
litem &227
pos 4
dimension 20
uid 132,0
)
*292 (MRCItem
litem &228
pos 5
dimension 20
uid 134,0
)
*293 (MRCItem
litem &229
pos 6
dimension 20
uid 136,0
)
*294 (MRCItem
litem &230
pos 7
dimension 20
uid 138,0
)
*295 (MRCItem
litem &231
pos 14
dimension 20
uid 279,0
)
*296 (MRCItem
litem &232
pos 15
dimension 20
uid 281,0
)
*297 (MRCItem
litem &233
pos 8
dimension 20
uid 523,0
)
*298 (MRCItem
litem &234
pos 9
dimension 20
uid 525,0
)
*299 (MRCItem
litem &235
pos 10
dimension 20
uid 527,0
)
*300 (MRCItem
litem &236
pos 11
dimension 20
uid 533,0
)
*301 (MRCItem
litem &237
pos 12
dimension 20
uid 539,0
)
*302 (MRCItem
litem &238
pos 16
dimension 20
uid 541,0
)
*303 (MRCItem
litem &239
pos 17
dimension 20
uid 543,0
)
*304 (MRCItem
litem &240
pos 18
dimension 20
uid 545,0
)
*305 (MRCItem
litem &241
pos 13
dimension 20
uid 547,0
)
*306 (MRCItem
litem &242
pos 19
dimension 20
uid 926,0
)
*307 (MRCItem
litem &243
pos 20
dimension 20
uid 928,0
)
*308 (MRCItem
litem &244
pos 21
dimension 20
uid 930,0
)
*309 (MRCItem
litem &245
pos 22
dimension 20
uid 932,0
)
*310 (MRCItem
litem &246
pos 23
dimension 20
uid 1062,0
)
*311 (MRCItem
litem &247
pos 24
dimension 20
uid 1064,0
)
*312 (MRCItem
litem &248
pos 25
dimension 20
uid 1066,0
)
*313 (MRCItem
litem &249
pos 26
dimension 20
uid 1068,0
)
*314 (MRCItem
litem &250
pos 27
dimension 20
uid 1070,0
)
*315 (MRCItem
litem &251
pos 28
dimension 20
uid 1072,0
)
*316 (MRCItem
litem &252
pos 29
dimension 20
uid 1074,0
)
*317 (MRCItem
litem &253
pos 30
dimension 20
uid 1076,0
)
*318 (MRCItem
litem &254
pos 31
dimension 20
uid 1324,0
)
*319 (MRCItem
litem &255
pos 32
dimension 20
uid 1326,0
)
*320 (MRCItem
litem &256
pos 33
dimension 20
uid 1328,0
)
*321 (MRCItem
litem &257
pos 34
dimension 20
uid 1330,0
)
*322 (MRCItem
litem &258
pos 35
dimension 20
uid 1332,0
)
*323 (MRCItem
litem &259
pos 36
dimension 20
uid 1334,0
)
*324 (MRCItem
litem &260
pos 37
dimension 20
uid 1336,0
)
*325 (MRCItem
litem &261
pos 38
dimension 20
uid 1338,0
)
*326 (MRCItem
litem &262
pos 39
dimension 20
uid 2216,0
)
*327 (MRCItem
litem &263
pos 40
dimension 20
uid 2218,0
)
*328 (MRCItem
litem &264
pos 41
dimension 20
uid 2224,0
)
*329 (MRCItem
litem &265
pos 42
dimension 20
uid 2226,0
)
*330 (MRCItem
litem &266
pos 43
dimension 20
uid 2260,0
)
*331 (MRCItem
litem &267
pos 44
dimension 20
uid 2262,0
)
*332 (MRCItem
litem &268
pos 45
dimension 20
uid 2725,0
)
*333 (MRCItem
litem &269
pos 46
dimension 20
uid 2727,0
)
*334 (MRCItem
litem &270
pos 47
dimension 20
uid 2791,0
)
*335 (MRCItem
litem &271
pos 48
dimension 20
uid 2793,0
)
*336 (MRCItem
litem &272
pos 49
dimension 20
uid 2795,0
)
*337 (MRCItem
litem &273
pos 50
dimension 20
uid 2797,0
)
*338 (MRCItem
litem &274
pos 51
dimension 20
uid 3200,0
)
*339 (MRCItem
litem &275
pos 52
dimension 20
uid 3204,0
)
*340 (MRCItem
litem &276
pos 53
dimension 20
uid 3224,0
)
*341 (MRCItem
litem &277
pos 54
dimension 20
uid 3435,0
)
*342 (MRCItem
litem &278
pos 55
dimension 20
uid 3694,0
)
*343 (MRCItem
litem &279
pos 56
dimension 20
uid 3696,0
)
*344 (MRCItem
litem &280
pos 57
dimension 20
uid 3698,0
)
*345 (MRCItem
litem &281
pos 58
dimension 20
uid 4545,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 203,0
optionalChildren [
*346 (MRCItem
litem &214
pos 0
dimension 20
uid 204,0
)
*347 (MRCItem
litem &216
pos 1
dimension 50
uid 205,0
)
*348 (MRCItem
litem &217
pos 2
dimension 100
uid 206,0
)
*349 (MRCItem
litem &218
pos 3
dimension 50
uid 207,0
)
*350 (MRCItem
litem &219
pos 4
dimension 100
uid 208,0
)
*351 (MRCItem
litem &220
pos 5
dimension 100
uid 209,0
)
*352 (MRCItem
litem &221
pos 6
dimension 50
uid 210,0
)
*353 (MRCItem
litem &222
pos 7
dimension 80
uid 211,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 198,0
vaOverrides [
]
)
]
)
uid 183,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *354 (LEmptyRow
)
uid 213,0
optionalChildren [
*355 (RefLabelRowHdr
)
*356 (TitleRowHdr
)
*357 (FilterRowHdr
)
*358 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*359 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*360 (GroupColHdr
tm "GroupColHdrMgr"
)
*361 (NameColHdr
tm "GenericNameColHdrMgr"
)
*362 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*363 (InitColHdr
tm "GenericValueColHdrMgr"
)
*364 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*365 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 225,0
optionalChildren [
*366 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *367 (MRCItem
litem &354
pos 0
dimension 20
)
uid 227,0
optionalChildren [
*368 (MRCItem
litem &355
pos 0
dimension 20
uid 228,0
)
*369 (MRCItem
litem &356
pos 1
dimension 23
uid 229,0
)
*370 (MRCItem
litem &357
pos 2
hidden 1
dimension 20
uid 230,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 231,0
optionalChildren [
*371 (MRCItem
litem &358
pos 0
dimension 20
uid 232,0
)
*372 (MRCItem
litem &360
pos 1
dimension 50
uid 233,0
)
*373 (MRCItem
litem &361
pos 2
dimension 100
uid 234,0
)
*374 (MRCItem
litem &362
pos 3
dimension 100
uid 235,0
)
*375 (MRCItem
litem &363
pos 4
dimension 50
uid 236,0
)
*376 (MRCItem
litem &364
pos 5
dimension 50
uid 237,0
)
*377 (MRCItem
litem &365
pos 6
dimension 80
uid 238,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 226,0
vaOverrides [
]
)
]
)
uid 212,0
type 1
)
activeModelName "BlockDiag"
)
