/*
 * Serial Wire Debug Open Library.
 * Library Header File.
 *
 * Copyright (C) 2010-2014, Tomasz Boleslaw CEDRO (http://www.tomek.cedro.info)
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 * 3. Neither the name of the Tomasz Boleslaw CEDRO nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY,
 * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER
 * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE.*
 *
 * Written by Tomasz Boleslaw CEDRO <cederom@tlen.pl>, 2010-2014;
 *
 */

/** \file libswd.h Serial Wire Debug Open Library Header File. */

/** \mainpage Serial Wire Debug Open Library.
 *
 * \section doc_introduction Introduction
 * LibSWD is an Open-Source framework to deal with with Serial Wire Debug Port in accordance to ADI (Arm Debug Interface, version 5.0 at the moment) specification. It is released under 3-clause BSD license. For more information please visit project website at http://libswd.sf.net
 * \section doc_brief What is this about
 * Serial Wire Debug is an alternative to JTAG (IEEE1149.1) transport layer for accessing the Debug Access Port in ARM-Cortex based devices. LibSWD provides methods for bitstream generation on the wire using simple but flexible API that can reuse capabilities of existing applications for easier integration.
 * Every bus operation such as control, request, turnaround, acknowledge, data and parity packet is named a "command" represented by a libswd_cmd_t data type that builds up the queue that later can be flushed into real hardware using standard set of (application-specific) driver functions.
 * This way LibSWD is almost standalone and can be easily integrated into existing utilities for low-level access and only requires in return to define driver bridge that controls the physical interface interconnecting host and target.
 * Drivers and other application-specific functions are "extern" and located in external file crafted for that application and its hardware. LibSWD is therefore best way to make your application SWD aware.
 *
 * \section doc_details How it works
 * \subsection doc_context SWD Context
 * The most important data type in LibSWD is libswd_ctx_t structure, a context that represents logical entity of the swd bus (transport layer between host and target) with all its parameters, configuration and command queue. Context is being created with libswd_init() function that returns pointer to allocated virgin structure, and it can be destroyed with libswd_deinit() function taking the pointer as argument. Context can be set only for one interface-target pair, but there might be many different contexts in use if necessary, so amount of devices in use is not limited.
 *
 * \subsection doc_functions Functions
 * All functions in general operates on pointer type and returns number of processed elements on success or negative value with libswd_error_code_t on failure. Functions are grouped by functionality that is denoted by function name prefix (ie. libswd_bin* are for binary operations, libswd_cmdq* deals with command queue, libswd_cmd_enqueue* deals with creating commands and attaching them to queue, libswd_bus* performs operation on the swd transport system, libswd_drv* are the interface drivers, etc). Because programs using libswd for transport can queue multiple operations and don't handle errors of each transaction apropriately, libswd_drv_transmit() function verifies the ACK and PARITY operation results directly after execution (read from target) and return error code if necessary. When error is detected and there were some pending perations enqueued for execution, they are discarded and removed from the queue (they would not be accepted by the target anyway), the queue is then again ready to accept new transactions (i.e. error handling operations).
 *
 * Standard end-users are encouraged to only use high level functions (libswd_bus*, libswd_dap*, libswd_dp*) to perform operations on the swd transport layer and the target's DAP (Debug Access Port) and its components such as DP (Debug Port) and the AP (Access Port). More advanced users however may use low level functions (libswd_cmd*, libswd_cmdq*) to group them into new high-level functions that automates some tasks (such as high-level functions does). Functions of type "extern" are the ones to implement in external file by developers that want to incorporate LibSWD into their application. Context structure also has void pointer in the libswd_driver_t structure that can hold address of the external driver structure to be passed into internal swd drivers (extern libswd_drv* functions) that wouldn't be accessible otherwise.
 *
 * \subsection doc_commands Commands
 * Bus operations are split into "commands" represented by libswd_cmd_t data type. They form a bidirectional command queue that is part of libswd_ctx_t structure. Command type, and so its payload, can be one of: control (user defined 8-bit payload), request (according to the standard), ack, data, parity (data and parity are separate commands!), trn, bitbang and idle (equals to control with zero data). Command type is defined by libswd_cmdtype_t and its code can be negative (for MOSI operations) or positive (for MISO operations) - this way bus direction can be easily calculated by multiplying two operation codes (when the result is negative bus will have to change direction), so the libswd "knows" when to put additional TRN command of proper type between enqueued commands.
 *
 * Payload is stored within union type and its data can be accessed according to payload name, or simply with data8 (char) and data32 (int) fields. Payload for write (MOSI) operations is stored on command creation, but payload for read (MISO) operations becomes available only after command is executed by the interface driver. There are 3 methods of accessing read data - flushing the queue into driver then reading queue directly, single stepping queue execution (flush one-by-one) then reading context log of last executed command results (there are separate fields of type libswd_transaction_t in libswd_ctx_t's log structure for read and write operations that are updated by libswd_drv_transmit() function before write and after read), or  providing a double pointer on command creation to have constant access to its data after execution.
 *
 * After all commands are enqueued with libswd_cmd_enqueue* function set, it is time to send them into physical device with libswd_cmdq_flush() funtion. According to the libswd_operation_t parameter commands can be flushed one-by-one, all of them, only to the selected command or only after selected command. For low level functions all of these options are available, but for high-level functions only two of them can be used - LIBSWD_OPERATION_ENQUEUE (but not send to the driver) and LIBSWD_OPERATION_EXECUTE (all unexecuted commands on the queue are executed by the driver sequentially) - that makes it possible to perform bus operations one after another having their result just at function return, or compose more advanced sequences leading to preferred result at execution time. Because high-level functions provide simple and elegant manner to get the operation result, it is advised to use them instead dealing with low-level functions (implementing memory management, data allocation and queue operation) that exist only to make high-level functions possible.
 *
 * \section doc_drivers Drivers
 * Calling the libswd_cmdq_flush() function leads to execution of not yet executed commands from the queue (in a manner specified by the operation parameter) on the SWD bus (transport layer between interface and target, not the bus of the target itself) by libswd_drv_transmit() function that use application specific "extern" functions defined in external file (ie. liblibswd_drv_urjtag.c) to operate on a real hardware using drivers from existing application. LibSWD use only libswd_drv_{mosi,miso}_{8,32} (separate for 8-bit char and 32-bit int data cast type) and libswd_drv_{mosi,miso}_trn functions to interact with drivers, so it is possible to easily reuse low-level and high-level devices for communications, as they have all information necessary to perform exact actions - number of bits, payload, command type, shift direction and bus direction. It is even possible to send raw bytes on the bus (control command) or bitbang the bus (bitbang command) if necessary. MOSI (Master Output Slave Input) and MISO (Master Input Slave Output) was used to clearly distinguish transfer direction (from master-interface to target-slave), as opposed to ambiguous read/write statements, so after libswd_drv_mosi_trn() master should have its buffers set to output and target inputs active. Drivers, as most of the LibSWD functions, works on data pointers instead data copy and returns number of elements processed (bits in this case) or negative error code on failure.
 *
 * \section Error and Retry handling
 * LibSWD is equipped with optional automatic error handling in order to make error and retry handling easier for external applications that were meant for JTAG applications (such as OpenOCD) which first enqueue lots of operations and then flushes them into hardware loosing information on where the target reported problem with ACK!=OK. The default behavior of LibSWD for ACK!=OK response from Target is to truncate the queue right after the bad ACK (eventually executing the necessary data phase before doing that) to preserve synchronization between command queue (libswd_ctx_t->cmdq) and the Target state. This can be changed by clearing out the libswd_ctx_t.config.autofixerrors field that disables queue truncate on error, then applying the libswd_dap_retry() in the application flush mechanism for both DP and AP operations. libswd_dap_retry() will try to find the ACK!=OK on the queue that caused an error then perform operation retry to fix the situation, or fail permanently (Protocol Error Sequence, Retry Count, etc). Note that retry will be handled in a different way than it was performed on the original command queue and it will use separate command queue attached to a bad ACK command element on the queue. This approach gives ability to handle different situations accordingly, does not interfere with the original queue and does not loose information what additional operations had been performed, in perfect situation it should end up in having the original queue executed as there was no error/retry.
 *
 * \section doc_example Example
 * \code
 *  #include <libswd.h>
 *  int main(){
 *   libswd_ctx_t *libswdctx;
 *   int res, *idcode;
 *   libswdctx=libswd_init();
 *   if (libswdctx==NULL) return -1;
 *   //we might need to pass external driver structure to libswd_drv* functions
 *   //libswdctx->driver->device=...
 *   res=libswd_dap_detect(libswdctx, LIBSWD_OPERATION_EXECUTE, &idcode);
 *   if (res<0){
 *    printf("ERROR: %s\n", libswd_error_string(res));
 *    return res;
 *   } else printf("IDCODE: 0x%X (%s)\n", *idcode, libswd_bin32_string(idcode));
 *   libswd_deinit(libswdctx);
 *   return 0;
 *  }
 * \endcode
 */

#include <stdlib.h>
#include <stdio.h>
#include <stdarg.h>
#include <string.h>
#include <math.h>
#include <sys/time.h>
#include <unistd.h>

#ifndef __LIBSWD_H__
#define __LIBSWD_H__

/** SWD Packets Bit Fields and Values */
/// Request packet Start field bitnumber, always set to 1.
#define LIBSWD_REQUEST_START_BITNUM  0
/// Requect packet APnDP field bitnumber. Access Port ot Debug Port access.
#define LIBSWD_REQUEST_APnDP_BITNUM  1
/// Request packet RnW field bitnumber. Read or Write operation.
#define LIBSWD_REQUEST_RnW_BITNUM    2
/// Request packet ADDR field bitnumber. AP/DP register address (two bit field).
#define LIBSWD_REQUEST_ADDR_BITNUM   3
/// Request packet A2 field bitnumber.
#define LIBSWD_REQUEST_A2_BITNUM     3
/// Request packet A3 field bitnumber.
#define LIBSWD_REQUEST_A3_BITNUM     4
/// Request packet PARITY field bitnumber. Odd Parity calculated from APnDP, RnW, A[2:3].
#define LIBSWD_REQUEST_PARITY_BITNUM 5
/// Request packet STOP field bitnumber. Packet Stop bit, always 0.
#define LIBSWD_REQUEST_STOP_BITNUM   6
/// Request packet PARK field bitnumber. Park wire and switch between receive/transmit.
#define LIBSWD_REQUEST_PARK_BITNUM   7

/// Request Start field bitmask
#define LIBSWD_REQUEST_START         (1 << LIBSWD_REQUEST_START_BITNUM)
/// Requect packet APnDP field bitmask.
#define LIBSWD_REQUEST_APnDP         (1 << LIBSWD_REQUEST_APnDP_BITNUM)
/// Request packet RnW field bitmask.
#define LIBSWD_REQUEST_RnW           (1 << LIBSWD_REQUEST_RnW_BITNUM)
/// Request packet ADDR field bitmask.
#define LIBSWD_REQUEST_ADDR          (1 << LIBSWD_REQUEST_A2_BITNUM) | (1 << LIBSWD_REQUEST_A3_BITNUM)
/// Request packet A2 field bitmask
#define LIBSWD_REQUEST_A2            (1 << LIBSWD_REQUEST_A2_BITNUM)
/// Request packet A3 field bitmask.
#define LIBSWD_REQUEST_A3            (1 << LIBSWD_REQUEST_A3_BITNUM)
/// Request packet PARITY field bitmask.
#define LIBSWD_REQUEST_PARITY        (1 << LIBSWD_REQUEST_PARITY_BITNUM)
/// Request packet STOP field bitmask.
#define LIBSWD_REQUEST_STOP          (1 << LIBSWD_REQUEST_STOP_BITNUM)
/// Request packet PARK field bitmask.
#define LIBSWD_REQUEST_PARK          (1 << LIBSWD_REQUEST_PARK_BITNUM)

/// Start Bit Value is always 1.
#define LIBSWD_REQUEST_START_VAL     1
/// Stop Bit Value is always 0.
#define LIBSWD_REQUEST_STOP_VAL      0
/// Park bus and put outputs into Hi-Z state.
#define LIBSWD_REQUEST_PARK_VAL      1
/// Number of bits in request packet header.
#define LIBSWD_REQUEST_BITLEN        8

/// Address field minimal value.
#define LIBSWD_ADDR_MINVAL       0
/// Address field maximal value.
#define LIBSWD_ADDR_MAXVAL       0xC

/// Number of bits in Acknowledge packet.
#define LIBSWD_ACK_BITLEN        3
/// OK code value.
#define LIBSWD_ACK_OK_VAL        1
/// WAIT code value.
#define LIBSWD_ACK_WAIT_VAL      2
/// FAULT code value.
#define LIBSWD_ACK_FAULT_VAL     4

/// IDCODE register address (RO).
#define LIBSWD_DP_IDCODE_ADDR    0
/// ABORT register address (WO).
#define LIBSWD_DP_ABORT_ADDR     0
/// CTRLSTAT register address (R/W, CTRLSEL=b0)
#define LIBSWD_DP_CTRLSTAT_ADDR  0x4
/// WCR register address (R/W, CTRLSEL=b1)
#define LIBSWD_DP_WCR_ADDR       0x4
/// RESEND register address (RO)
#define LIBSWD_DP_RESEND_ADDR    0x8
/// SELECT register address (WO)
#define LIBSWD_DP_SELECT_ADDR    0x8
/// RDBUFF register address (RO)
#define LIBSWD_DP_RDBUFF_ADDR    0xC
/// ROUTESEL register address (WO)
#define LIBSWD_DP_ROUTESEL_ADDR  0xC

/** SW-DP ABORT Register map */
/// DAPABORT bit number.
#define LIBSWD_DP_ABORT_DAPABORT_BITNUM   0
/// DSTKCMPCLR bit number.
#define LIBSWD_DP_ABORT_STKCMPCLR_BITNUM  1
/// DSTKERRCLR bit number.
#define LIBSWD_DP_ABORT_STKERRCLR_BITNUM  2
/// DWDERRCLR bit number.
#define LIBSWD_DP_ABORT_WDERRCLR_BITNUM   3
/// DORUNERRCLR bit number.
#define LIBSWD_DP_ABORT_ORUNERRCLR_BITNUM 4

/// DAPABORT bitmask
#define LIBSWD_DP_ABORT_DAPABORT          (1 << LIBSWD_DP_ABORT_DAPABORT_BITNUM)
/// DSTKCMPCLR bitmask
#define LIBSWD_DP_ABORT_STKCMPCLR         (1 << LIBSWD_DP_ABORT_STKCMPCLR_BITNUM)
/// DSTKERRCLR bitmask
#define LIBSWD_DP_ABORT_STKERRCLR         (1 << LIBSWD_DP_ABORT_STKERRCLR_BITNUM)
/// DWDERRCLR bitmask
#define LIBSWD_DP_ABORT_WDERRCLR          (1 << LIBSWD_DP_ABORT_WDERRCLR_BITNUM)
/// DORUNERRCLR bitmask
#define LIBSWD_DP_ABORT_ORUNERRCLR        (1 << LIBSWD_DP_ABORT_ORUNERRCLR_BITNUM)


/** SW-DP CTRL/STAT Register map */
/// ORUNDETECT bit number.
#define LIBSWD_DP_CTRLSTAT_ORUNDETECT_BITNUM    0
/// STICKYORUN bit number.
#define LIBSWD_DP_CTRLSTAT_STICKYORUN_BITNUM    1
/// TRNMODE bit number.
#define LIBSWD_DP_CTRLSTAT_TRNMODE_BITNUM       2
/// STICKYCMP bit number.
#define LIBSWD_DP_CTRLSTAT_STICKYCMP_BITNUM     4
/// STICKYERR bit number.
#define LIBSWD_DP_CTRLSTAT_STICKYERR_BITNUM     5
/// READOK bit number.
#define LIBSWD_DP_CTRLSTAT_READOK_BITNUM        6
/// WDATAERR bit number.
#define LIBSWD_DP_CTRLSTAT_WDATAERR_BITNUM      7
/// MASKLANE bit number.
#define LIBSWD_DP_CTRLSTAT_MASKLANE_BITNUM      8
/// TRNCNT bit number.
#define LIBSWD_DP_CTRLSTAT_TRNCNT_BITNUM        12
/// CDBGRSTREQ bit number.
#define LIBSWD_DP_CTRLSTAT_CDBGRSTREQ_BITNUM    26
/// CDBGRSTACK bit number.
#define LIBSWD_DP_CTRLSTAT_CDBGRSTACK_BITNUM    27
/// CDBGPWRUPREQ bit number.
#define LIBSWD_DP_CTRLSTAT_CDBGPWRUPREQ_BITNUM  28
/// CDBGPWRUPACK bit number.
#define LIBSWD_DP_CTRLSTAT_CDBGPWRUPACK_BITNUM  29
/// CSYSPWRUPREQ bit number.
#define LIBSWD_DP_CTRLSTAT_CSYSPWRUPREQ_BITNUM  30
/// CSYSPWRUPACK bit number.
#define LIBSWD_DP_CTRLSTAT_CSYSPWRUPACK_BITNUM  31

/// ORUNDETECT bitmask
#define LIBSWD_DP_CTRLSTAT_ORUNDETECT           (1 << LIBSWD_DP_CTRLSTAT_ORUNDETECT_BITNUM)
/// STICKYORUN bitmask
#define LIBSWD_DP_CTRLSTAT_STICKYORUN           (1 << LIBSWD_DP_CTRLSTAT_STICKYORUN_BITNUM)
/// TRNMODE bitmask
#define LIBSWD_DP_CTRLSTAT_TRNMODE              (3 << LIBSWD_DP_CTRLSTAT_TRNMODE_BITNUM)
/// STICKYCMP bitmask
#define LIBSWD_DP_CTRLSTAT_STICKYCMP            (1 << LIBSWD_DP_CTRLSTAT_STICKYCMP_BITNUM)
/// STICKYERR bitmask
#define LIBSWD_DP_CTRLSTAT_STICKYERR            (1 << LIBSWD_DP_CTRLSTAT_STICKYERR_BITNUM)
/// READOK bitmask
#define LIBSWD_DP_CTRLSTAT_READOK               (1 << LIBSWD_DP_CTRLSTAT_READOK_BITNUM)
/// WDATAERR bitmask
#define LIBSWD_DP_CTRLSTAT_WDATAERR             (1 << LIBSWD_DP_CTRLSTAT_WDATAERR_BITNUM)
/// MASKLABE bitmask
#define LIBSWD_DP_CTRLSTAT_MASKLANE             (0x0F << LIBSWD_DP_CTRLSTAT_MASKLANE_BITNUM)
/// TRNCNT bitmask
#define LIBSWD_DP_CTRLSTAT_TRNCNT               (0x00FFF << LIBSWD_DP_CTRLSTAT_TRNCNT_BITNUM)
/// CDBGRSTREQ bitmask
#define LIBSWD_DP_CTRLSTAT_CDBGRSTREQ           (1 << LIBSWD_DP_CTRLSTAT_CDBGRSTREQ_BITNUM)
/// CDBGRSTACK bitmask
#define LIBSWD_DP_CTRLSTAT_CDBGRSTACK           (1 << LIBSWD_DP_CTRLSTAT_CDBGRSTACK_BITNUM)
/// CDBGPWRUPREQ bitmask
#define LIBSWD_DP_CTRLSTAT_CDBGPWRUPREQ         (1 << LIBSWD_DP_CTRLSTAT_CDBGPWRUPREQ_BITNUM)
/// CDBGPWRUPACK bitmask
#define LIBSWD_DP_CTRLSTAT_CDBGPWRUPACK         (1 << LIBSWD_DP_CTRLSTAT_CDBGPWRUPACK_BITNUM)
/// CSYSPWRUPREQ bitmask
#define LIBSWD_DP_CTRLSTAT_CSYSPWRUPREQ         (1 << LIBSWD_DP_CTRLSTAT_CSYSPWRUPREQ_BITNUM)
/// CSYSPWRUPACK bitmask
#define LIBSWD_DP_CTRLSTAT_CSYSPWRUPACK         (1 << LIBSWD_DP_CTRLSTAT_CSYSPWRUPACK_BITNUM)

/** SW-DP CTRLSTAT MASKLANE available values */
/// Compare byte lane 0 (0x------FF)
#define LIBSWD_MASKLANE_0 0b0001
/// Compare byte lane 1 (0x----FF--)
#define LIBSWD_MASKLANE_1 0b0010
/// Compare byte lane 2 (0x--FF----)
#define LIBSWD_MASKLANE_2 0b0100
/// Compare byte lane 3 (0xFF------)
#define LIBSWD_MASKLANE_3 0b1000

/** SW-DP SELECT Register map */
/// CTRLSEL bit number.
#define LIBSWD_DP_SELECT_CTRLSEL_BITNUM   0
/// APBANKSEL bit number.
#define LIBSWD_DP_SELECT_APBANKSEL_BITNUM 4
/// APSEL bit number.
#define LIBSWD_DP_SELECT_APSEL_BITNUM     24
///CTRLSEL bitmask
#define LIBSWD_DP_SELECT_CTRLSEL          (1 << LIBSWD_DP_SELECT_CTRLSEL_BITNUM)
/// APBANKSEL bitmask
#define LIBSWD_DP_SELECT_APBANKSEL        (0x0F << LIBSWD_DP_SELECT_APBANKSEL_BITNUM)
/// APSEL bitmask
#define LIBSWD_DP_SELECT_APSEL            (0x00FF << LIBSWD_DP_SELECT_APSEL_BITNUM)

/** SW-DP WCR Register map */
/// PRESCALER bit number.
#define LIBSWD_DP_WCR_PRESCALER_BITNUM  0          ///< PRESCALER bit number.
/// WIREMODE bit number.
#define LIBSWD_DP_WCR_WIREMODE_BITNUM   6          ///< WIREMODE bit number.
/// TURNROUND bit number.
#define LIBSWD_DP_WCR_TURNROUND_BITNUM  8          ///< TURNROUND bit number.

/** SW-DP WCR TURNROUND available values */
/// TRN takes one CLK cycle.
#define LIBSWD_TURNROUND_1_CODE  0              ///< TRN takes one CLK cycle.
#define LIBSWD_TURNROUND_1_VAL   1
/// TRN takes two CLK cycles.
#define LIBSWD_TURNROUND_2_CODE  1                    ///< TRN takes two CLK cycles.
#define LIBSWD_TURNROUNT_2_VAL   2
/// TRN takes three CLK cycles.
#define LIBSWD_TURNROUND_3_CODE  2                    ///< TRN takes three CLK cycles.
#define LIBSWD_TURNROUND_3_VAL   3
/// TRN takes four CLK cycles. ????
#define LIBSWD_TURNROUND_4_CODE  3                    ///< TRN takes four CLK cycles. ????
#define LIBSWD_TURNROUND_4_VAL   4
/// shortest TRN time.
#define LIBSWD_TURNROUND_MIN_VAL LIBSWD_TURNROUND_1_VAL    ///< shortest TRN time.
#define LIBSWD_TURNROUND_MIN_CODE LIBSWD_TURNOUND_1_CODE
/// longest TRN time.
#define LIBSWD_TURNROUND_MAX_VAL LIBSWD_TURNROUND_4_VAL    ///< longest TRN time.
#define LIBSWD_TURNROUND_MAX_CODE LIBSWD_TURNROUND_4_CODE
/// Default TRN length is one CLK.
#define LIBSWD_TURNROUND_DEFAULT_VAL LIBSWD_TURNROUND_1_VAL ///< Default TRN length is one CLK.


/** MEM-AP Register Map, based on ADIv5 (ARM IHI 0031A). */
/// MEM-AP Control/Status Word register address.
#define LIBSWD_MEMAP_CSW_ADDR  0x00
/// MEM-AP Transfer Address Register address.
#define LIBSWD_MEMAP_TAR_ADDR  0x04
/// MEM-AP Data Read/Write Register address.
#define LIBSWD_MEMAP_DRW_ADDR  0x0C
/// MEM-AP Banked Data Register 0 address.
#define LIBSWD_MEMAP_BD0_ADDR  0x10
/// MEM-AP Banked Data Register 1 address.
#define LIBSWD_MEMAP_BD1_ADDR  0x14
/// MEM-AP Banked Data Register 2 address.
#define LIBSWD_MEMAP_BD2_ADDR  0x18
/// MEM-AP Banked Data Register 3 address.
#define LIBSWD_MEMAP_BD3_ADDR  0x1C
/// MEM-AP Configuration Register address.
#define LIBSWD_MEMAP_CFG_ADDR  0xF4
/// MEM-AP Debug Base Address Register address.
#define LIBSWD_MEMAP_BASE_ADDR 0xF8
/// MEM-AP Identification Register address.
#define LIBSWD_MEMAP_IDR_ADDR  0xFC

/// MEM-AP APSEL value.
#define LIBSWD_MEMAP_APSEL_VAL          0x00
/// MEM-AP CSW register bank location.
#define LIBSWD_MEMAP_CSW_APBANKSEL_VAL  0x00
/// MEM-AP TAR register bank location.
#define LIBSWD_MEMAP_TAR_APBANKSEL_VAL  0x00
/// MEM-AP DRW register bank location.
#define LIBSWD_MEMAP_DRW_APBANKSEL_VAL  0x00
/// MEM-AP Banked Data Register 0 bank location.
#define LIBSWD_MEMAP_BD0_APBANKSEL_VAL  0x01
/// MEM-AP Banked Data Register 1 bank location.
#define LIBSWD_MEMAP_BD1_APBANKSEL_VAL  0x01
/// MEM-AP Banked Data Register 2 bank location.
#define LIBSWD_MEMAP_BD2_APBANKSEL_VAL  0x01
/// MEM-AP Banked Data Register 3 bank location.
#define LIBSWD_MEMAP_BD3_APBANKSEL_VAL  0x01
/// MEM-AP CFG register bank location.
#define LIBSWD_MEMAP_CFG_APBANKSEL_VAL  0x0F
/// MEM-AP BASE register bank location.
#define LIBSWD_MEMAP_BASE_APBANKSEL_VAL 0x0F
/// MEM-AP IDR register bank location.
#define LIBSWD_MEMAP_IDR_APBANKSEL_VAL  0x0F

/// MEM-AP CSW DbgSwEnable bitnumer.
#define LIBSWD_MEMAP_CSW_DBGSWENABLE_BITNUM 31
/// MEM-AP CSW Prot bitnumber.
#define LIBSWD_MEMAP_CSW_PROT_BITNUM        24
/// MEM-AP CSW SPIDEN bitnumber.
#define LIBSWD_MEMAP_CSW_SPIDEN_BITNUM      23
/// MEM-AP CSW Mode bitnumber.
#define LIBSWD_MEMAP_CSW_MODE_BITNUM        8
/// MEM-AP CSW TrInProg bitnumber.
#define LIBSWD_MEMAP_CSW_TRINPROG_BITNUM    7
/// MEM-AP CSW DeviceEn bitnumber.
#define LIBSWD_MEMAP_CSW_DEVICEEN_BITNUM    6
/// MEM-AP CSW AddrInc bitnumber.
#define LIBSWD_MEMAP_CSW_ADDRINC_BITNUM     4
/// MEM-AP CSW Size bitnumber.
#define LIBSWD_MEMAP_CSW_SIZE_BITNUM        0
/// MEM-AP CSW DbgSwEnable bitmask.
#define LIBSWD_MEMAP_CSW_DBGSWENABLE        (1 << LIBSWD_MEMAP_CSW_DBGSWENABLE_BITNUM)
/// MEM-AP CSW Prot bitmask.
#define LIBSWD_MEMAP_CSW_PROT               (0x07F << LIBSWD_MEMAP_CSW_PROT_BITNUM)
/// MEM-AP CSW SPIDEN bitmask.
#define LIBSWD_MEMAP_CSW_SPIDEN             (1 << LIBSWD_MEMAP_CSW_SPIDEN_BITNUM)
/// MEM-AP CSW Mode bitmask.
#define LIBSWD_MEMAP_CSW_MODE               (0x0F << LIBSWD_MEMAP_CSW_MODE_BITNUM)
/// MEM-AP CSW TrInProg bitmask.
#define LIBSWD_MEMAP_CSW_TRINPROG           (1 << LIBSWD_MEMAP_CSW_TRINPROG_BITNUM)
/// MEM-AP CSW DeviceEn bitmask.
#define LIBSWD_MEMAP_CSW_DEVICEEN           (1 << LIBSWD_MEMAP_CSW_DEVICEEN_BITNUM)
/// MEM-AP CSW AddrInc bitmask.
#define LIBSWD_MEMAP_CSW_ADDRINC            (3 << LIBSWD_MEMAP_CSW_ADDRINC_BITNUM)
/// MEM-AP CSW Size bitmask.
#define LIBSWD_MEMAP_CSW_SIZE               (7 << LIBSWD_MEMAP_CSW_SIZE_BITNUM)
/// MEM-AP CSW Size values.
#define LIBSWD_MEMAP_CSW_SIZE_8BIT          (0x0 << LIBSWD_MEMAP_CSW_SIZE_BITNUM)
#define LIBSWD_MEMAP_CSW_SIZE_16BIT         (0x1 << LIBSWD_MEMAP_CSW_SIZE_BITNUM)
#define LIBSWD_MEMAP_CSW_SIZE_32BIT         (0x2 << LIBSWD_MEMAP_CSW_SIZE_BITNUM)
/// MEM-AP CSW AddrInc values.
#define LIBSWD_MEMAP_CSW_ADDRINC_OFF        (0x0 << LIBSWD_MEMAP_CSW_ADDRINC_BITNUM)
#define LIBSWD_MEMAP_CSW_ADDRINC_SINGLE     (0x1 << LIBSWD_MEMAP_CSW_ADDRINC_BITNUM)
#define LIBSWD_MEMAP_CSW_ADDRINC_PACKED     (0x2 << LIBSWD_MEMAP_CSW_ADDRINC_BITNUM)

/// MEM-AP CFG Big-endian bitnumber.
#define LIBSWD_MEMAP_CFG_BIGENDIAN_BITNUM   0
/// MEM-AP CFG Big-endian bitmask.
#define LIBSWD_MEMAP_CFG_BIGENDIAN          (1 << LIBSWD_MEMAP_CFG_BIGENDIAN_BITNUM)

/// MEM-AP BASE BASEADDR bitnumber.
#define LIBSWD_MEMAP_BASE_BASEADDR_BITNUM     12
/// MEM-AP BASE Format bitnumber.
#define LIBSWD_MEMAP_BASE_FORMAT_BITNUM       1
/// MEM-AP BASE EntryPresent bitnumber.
#define LIBSWD_MEMAP_BASE_ENTRYPRESENT_BITNUM 0
/// MEM-AP BASE BASEADDR bitmask.
#define LIBSWD_MEMAP_BASE_BASEADDR            (1 << LIBSWD_MEMAP_BASE_BASEADDR_BITNUM)
/// MEM-AP BASE Format bitmask.
#define LIBSWD_MEMAP_BASE_FORMAT              (1 << LIBSWD_MEMAP_BASE_FORMAT_BITNUM)
/// MEM-AP BASE EntryPresent bitmask.
#define LIBSWD_MEMAP_BASE_ENTRYPRESENT        (1 << LIBSWD_MEMAP_BASE_ENTRYPRESENT_BITNUM)


/** AHB-AP Registers Map. TODO!!!! */
/// R/W, 32bit, reset value: 0x43800042
#define AHB_AP_CONTROLSTATUS 0x00  ///< R/W, 32bit, reset value: 0x43800042
/// R/W, 32bit, reset value: 0x00000000
#define AHB_AP_TAR           0x04  ///< R/W, 32bit, reset value: 0x00000000
/// R/W, 32bit
#define AHB_AP_DRW           0x0C  ///< R/W, 32bit
/// R/W, 32bit
#define AHB_AP_BD0           0x10  ///< R/W, 32bit
/// R/W, 32bit
#define AHB_AP_BD1           0x14  ///< R/W, 32bit
/// R/W, 32bit
#define AHB_AP_BD2           0x18  ///< R/W, 32bit
/// R/W, 32bit
#define AHB_AP_BD3           0x1C  ///< R/W, 32bit
/// RO, 32bit, reset value: 0xE00FF000
#define AHB_AP_DROMT         0xF8  ///< RO, 32bit, reset value: 0xE00FF000
/// RO, 32bit, reset value: 0x24770001
#define AHB_AP_IDR           0xFC  ///< RO, 32bit, reset value: 0x24770001

/// Retry count default value
#define LIBSWD_RETRY_COUNT_DEFAULT 10
/// Retry delay default value
#define LIBSWD_RETRY_DELAY_DEFAULT 5

/** Payload for commands that will not change, transmitted MSBFirst */
/// SW-DP Reset sequence.
static const char LIBSWD_CMD_SWDPRESET[] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00};
/// Switches DAP from JTAG to SWD.
static const char LIBSWD_CMD_JTAG2SWD[]  = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x9e, 0xe7};
/// Switches DAP from SWD to JTAG.
static const char LIBSWD_CMD_SWD2JTAG[]  = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x3c, 0xe7};
/// Inserts idle clocks for proper data processing.
static const char LIBSWD_CMD_IDLE[] = {0x00};

/** Status and Error Codes definitions */
/// Error Codes definition, use this to have its name on debugger.
typedef enum {
 LIBSWD_OK                = 0,  ///< No error.
 LIBSWD_ERROR_GENERAL     =-1,  ///< General error.
 LIBSWD_ERROR_NULLPOINTER =-2,  ///< Null pointer.
 LIBSWD_ERROR_NULLQUEUE   =-3,  ///< Null queue pointer.
 LIBSWD_ERROR_NULLTRN     =-4,  ///< Null TurnaRouNd pointer.
 LIBSWD_ERROR_PARAM       =-5,  ///< Bad parameter.
 LIBSWD_ERROR_OUTOFMEM    =-6,  ///< Out of memory.
 LIBSWD_ERROR_RESULT      =-7,  ///< Bad result.
 LIBSWD_ERROR_RANGE       =-8,  ///< Out of range.
 LIBSWD_ERROR_DEFINITION  =-9,  ///< Definition (internal) error.
 LIBSWD_ERROR_NULLCONTEXT =-10, ///< Null context pointer.
 LIBSWD_ERROR_QUEUE       =-11, ///< Queue error.
 LIBSWD_ERROR_ADDR        =-12, ///< Addressing error.
 LIBSWD_ERROR_APnDP       =-13, ///< Bad APnDP value.
 LIBSWD_ERROR_RnW         =-14, ///< Bad RnW value.
 LIBSWD_ERROR_PARITY      =-15, ///< Parity error.
 LIBSWD_ERROR_ACK         =-16, ///< Acknowledge error.
 LIBSWD_ERROR_ACKUNKNOWN  =-19, ///< Unknown ACK value.
 LIBSWD_ERROR_ACKNOTDONE  =-20, ///< ACK not yet executed on target.
 LIBSWD_ERROR_ACKMISSING  =-21, ///< ACK command not found on the queue.
 LIBSWD_ERROR_ACKMISMATCH =-22, ///< Bad ACK result address/value.
 LIBSWD_ERROR_ACKORDER    =-23, ///< ACK not in order REQ->TRN->ACK.
 LIBSWD_ERROR_BADOPCODE   =-24, ///< Unsupported operation requested.
 LIBSWD_ERROR_NODATACMD   =-25, ///< Command not found on the queue.
 LIBSWD_ERROR_DATAPTR     =-26, ///< Bad DATA pointer address.
 LIBSWD_ERROR_NOPARITYCMD =-27, ///< Parity after Data missing or misplaced.
 LIBSWD_ERROR_PARITYPTR   =-28, ///< Bad PARITY pointer address.
 LIBSWD_ERROR_NOTDONE     =-29, ///< Could not end selected task.
 LIBSWD_ERROR_QUEUEROOT   =-30, ///< Queue root not found or null.
 LIBSWD_ERROR_QUEUETAIL   =-31, ///< Queue tail not found or null.
 LIBSWD_ERROR_BADCMDTYPE  =-32, ///< Unknown command detected.
 LIBSWD_ERROR_BADCMDDATA  =-33, ///< Bad command data.
 LIBSWD_ERROR_TURNAROUND  =-34, ///< Error during turnaround switch.
 LIBSWD_ERROR_DRIVER      =-35, ///< Driver error.
 LIBSWD_ERROR_ACK_WAIT    =-36, ///< Received ACK WAIT.
 LIBSWD_ERROR_ACK_FAULT   =-37, ///< Received ACK FAULT.
 LIBSWD_ERROR_QUEUENOTFREE=-38, ///< Cannot free resources, queue not empty.
 LIBSWD_ERROR_TRANSPORT   =-39, ///< Transport type unknown or undefined.
 LIBSWD_ERROR_DIRECTION   =-40, ///< Direction error (LSb/MSb first).
 LIBSWD_ERROR_LOGLEVEL    =-41, ///< Invalid loglevel number.
 LIBSWD_ERROR_UNHANDLED   =-42, ///< Error cannot be fixed with error*().
 LIBSWD_ERROR_MAXRETRY    =-43, ///< Maximum retry count exceeded.
 LIBSWD_ERROR_CLISYNTAX   =-44, ///< CLI Syntax Error.
 LIBSWD_ERROR_FILE        =-45, ///< File I/O related problem.
 LIBSWD_ERROR_UNSUPPORTED =-46, ///< Target not supported.
 LIBSWD_ERROR_MEMAPACCSIZE=-47, ///< Invalid MEM-AP access size.
 LIBSWD_ERROR_MEMAPALIGN  =-48  ///< Invalid MEM-AP allignment.
} libswd_error_code_t;

/// Do we want autofix errors by default? Not at this point...
#define LIBSWD_AUTOFIX_DEFAULT LIBSWD_FALSE

/** Logging Level Codes definition */
///Logging Level codes definition, use this to have its name on debugger.
typedef enum {
 LIBSWD_LOGLEVEL_MIN     = 0,
 LIBSWD_LOGLEVEL_SILENT  = 0, ///< Remain silent.
 LIBSWD_LOGLEVEL_NORMAL  = 1, ///< Normal verbosity.
 LIBSWD_LOGLEVEL_ERROR   = 2, ///< Show errors.
 LIBSWD_LOGLEVEL_WARNING = 3, ///< Show warnings.
 LIBSWD_LOGLEVEL_INFO    = 4, ///< Show messages.
 LIBSWD_LOGLEVEL_DEBUG   = 5, ///< Show debug information.
 LIBSWD_LOGLEVEL_PAYLOAD = 6, ///< Show packet payload.
 LIBSWD_LOGLEVEL_MAX     = 6
} libswd_loglevel_t;

/// What is the default loglevel? Normal!
#define LIBSWD_LOGLEVEL_DEFAULT LIBSWD_LOGLEVEL_ERROR

/** SWD queue and payload data definitions */
/// What is the maximal bit length of the data.
#define LIBSWD_DATA_MAXBITCOUNT   32
/// How many bits are there in a byte.
#define LIBSWD_DATA_BYTESIZE      8
/// How many bits are there in data payload.
#define LIBSWD_DATA_BITLEN        32
/// How long is the command queue by default.
#define LIBSWD_CMDQLEN_DEFAULT  512
/// Minimum recommended command queue
#define LIBSWD_CMDQLEN_MINIMUM    16

/** SWD Command Codes definitions.
 * Available values: MISO>0, MOSI<0, undefined=0. To check command direction
 * (read/write) multiply tested value with one of the MOSI or MISO commands
 * - result is positive for equal direction and negative if direction differs.
 */
/// Command Type codes definition, use this to see names in debugger.
typedef enum {
 LIBSWD_CMDTYPE_MOSI_DATA    =-7, ///< Contains MOSI data (from host).
 LIBSWD_CMDTYPE_MOSI_REQUEST =-6, ///< Contains MOSI request packet.
 LIBSWD_CMDTYPE_MOSI_TRN     =-5, ///< Bus will switch into MOSI mode.
 LIBSWD_CMDTYPE_MOSI_PARITY  =-4, ///< Contains MOSI data parity.
 LIBSWD_CMDTYPE_MOSI_BITBANG =-3, ///< Allows MOSI operation bit-by-bit.
 LIBSWD_CMDTYPE_MOSI_CONTROL =-2, ///< MOSI control sequence (ie. sw-dp reset, idle).
 LIBSWD_CMDTYPE_MOSI         =-1, ///< Master Output Slave Input direction.
 LIBSWD_CMDTYPE_UNDEFINED    =0,  ///< undefined command, not transmitted.
 LIBSWD_CMDTYPE_MISO         =1,  ///< Master Input Slave Output direction.
 LIBSWD_CMDTYPE_MISO_ACK     =2,  ///< Contains ACK data from target.
 LIBSWD_CMDTYPE_MISO_BITBANG =3,  ///< Allows MISO operation bit-by-bit.
 LIBSWD_CMDTYPE_MISO_PARITY  =4,  ///< Contains MISO data parity.
 LIBSWD_CMDTYPE_MISO_TRN     =5,  ///< Bus will switch into MISO mode.
 LIBSWD_CMDTYPE_MISO_DATA    =6   ///< Contains MISO data (from target).
} libswd_cmdtype_t;

/** What is the shift direction LSB-first or MSB-first. */
typedef enum {
 LIBSWD_DIR_LSBFIRST =0, ///< Data is shifted in/out right (LSB-first).
 LIBSWD_DIR_MSBFIRST =1  ///< Data is shifted in/out left (MSB-first).
} libswd_shiftdir_t;

/** Command Queue operations codes. */
typedef enum {
 LIBSWD_OPERATION_FIRST         =1, ///< First operation to know its code.
 LIBSWD_OPERATION_ENQUEUE       =1, ///< Append command(s) to the queue.
 LIBSWD_OPERATION_EXECUTE       =2, ///< Queue commands then flush the queue.
 LIBSWD_OPERATION_TRANSMIT_HEAD =3, ///< Transmit root..current (head).
 LIBSWD_OPERATION_TRANSMIT_TAIL =4, ///< Transmit current..last (tail).
 LIBSWD_OPERATION_TRANSMIT_ALL  =5, ///< Transmit all commands on the queue.
 LIBSWD_OPERATION_TRANSMIT_ONE  =6, ///< Transmit only current command.
 LIBSWD_OPERATION_TRANSMIT_LAST =7, ///< Transmit last command on the queue.
 LIBSWD_OPERATION_LAST          =7  ///< Last operation to know its code.
} libswd_operation_t;

/** SWD Command Element Structure.
 * In libswd each operation is split into separate commands (request, trn, ack,
 * data, parity) that can be appended to the command queue and later executed.
 * This organization allows better granularity for tracing bugs and makes
 * possible to compose complete bus/target operations made of simple commands.
 */
typedef struct libswd_cmd_t {
 union {
  char TRNnMOSI;  ///< Holds/sets bus direction: MOSI when zero, MISO for others.
  char request;   ///< Request header data.
  char ack;       ///< Acknowledge response from target.
  int misodata;   ///< Data read from target (MISO).
  int mosidata;   ///< Data written to target (MOSI).
  int data32;     ///< Holds "int" data type for inspection.
  char misobit;   ///< Single bit read from target (bit-per-char).
  char mosibit;   ///< Single bit written to target (bit-per-char).
  char parity;    ///< Parity bit for data payload.
  char control;   ///< Control transfer data (one byte).
  char data8;     ///< Holds "char" data type for inspection.
 };
 char bits;       ///< Payload bit count == clk pulses on the bus.
 libswd_cmdtype_t cmdtype; ///< Command type as defined by libswd_cmdtype_t.
 char done;       ///< Non-zero if operation already executed.
 struct libswd_cmd_t *errors;///<Pointer to the error/retry handling command/queue.
 struct libswd_cmd_t *prev; ///< Pointer to the previous command.
 struct libswd_cmd_t *next; ///< Pointer to the next command.
} libswd_cmd_t;

/** Lib statistics */
typedef struct {
	unsigned int cmdqlen; ///< For memory management configured by maxcmdqlen
} libswd_stats_t;


/** Context configuration structure */
typedef struct {
 char initialized;        ///< Context must be initialized prior use.
 char trnlen;             ///< How many CLK cycles will TRN use.
 int  maxcmdqlen;         ///< How long command queue can be.
 libswd_loglevel_t loglevel; ///< Holds Logging Level setting.
 char autofixerrors;      ///< Try to fix errors, return error code if not possible.
} libswd_context_config_t;

/** Most actual Serial Wire Debug Port Registers */
typedef struct {
 char initialized;///< Is SW-DP initialized?
 char ack;        ///< Last known state of ACK response.
 char parity;     ///< Parity bit of the data transfer.
 int idcode;      ///< Target's IDCODE register value.
 int abort;       ///< Last known ABORT register value.
 int ctrlstat;    ///< Last known CTRLSTAT register value.
 int wcr;         ///< Last known WCR register value.
 int select;      ///< Last known SELECT register value.
 int resend;      ///< Last known RESEND register value.
 int rdbuff;      ///< Last known RDBUFF register (payload data) value.
 int routesel;    ///< Last known ROUTESEL register value.
} libswd_swdp_t;

/** Most actual MEM-AP (Memory Access Port) register values (cache). */
typedef struct {
 char ack;        ///< Last known state of ACK response.
 char initialized;///< Is MEM-AP initialized?
 int csw;         ///< Last known CONTROLSTATUS register value.
 int tar;         ///< Last known TAR register value.
 int drw;         ///< Last known DRW register value.
 int bd0;         ///< Last known BD0 register value.
 int bd1;         ///< Last known BD1 register value.
 int bd2;         ///< Last known BD2 register value.
 int bd3;         ///< Last known BD3 register value.
 int cfg;         ///< Last known CFG register value.
 int base;        ///< Last known BASE register value.
 int idr;         ///< Last known IDR register value.
} libswd_memap_t;

/** Most actual SWD bus transaction/packet data.
 * This structure is updated by libswd_drv_transmit() function.
 * For clarity, it should not be updated by any other function.
 */
typedef struct {
 char request;      ///< Last known request on the bus.
 char ack;          ///< Last known ack on the bus.
 int data;          ///< Last known data on the bus.
 int control;       ///< Last known control data on the bus.
 char bitbang;      ///< Last known bitbang data on the bus.
 char parity;       ///< Last known parity on the bus.
} libswd_transaction_t;

/** Interface Driver structure. It holds pointer to the driver structure that
 * keeps driver information necessary to work with the physical interface.
 * Also dedicated *ctx field is available to store driver/application context.
 */
typedef struct {
 void *device;
 void *ctx;
 void *interface;
} libswd_driver_t;

/** Boolean values definition */
typedef enum {
 LIBSWD_FALSE=0, ///< False is 0.
 LIBSWD_TRUE=1   ///< True is 1.
} libswd_bool_t;

/** Memory buffer and scratchpad region */
typedef struct {
 unsigned char *data;
 int size;
} libswd_membuf_t;

/** ARM CoreSight Debug defines. **/

#define LIBSWD_ARM_REGISTER_NAME_MAXLEN 32

typedef struct libswd_arm_romtable_register {
 unsigned int address;
 char name[LIBSWD_ARM_REGISTER_NAME_MAXLEN];
 unsigned int default_value;
 unsigned int value;
 struct libswd_arm_romtable_register *next;
} libswd_arm_register_t;

static const libswd_arm_register_t libswd_arm_debug_CortexM3_ROMtable_PeripheralID[] = {
 { 0xE00FFFD0, "Peripheral ID4", 0x00000004, 0, NULL },
 { 0xE00FFFD4, "Peripheral ID5", 0x00000000, 0, NULL },
 { 0xE00FFFD8, "Peripheral ID6", 0x00000000, 0, NULL },
 { 0xE00FFFDC, "Peripheral ID7", 0x00000000, 0, NULL },
 { 0xE00FFFE0, "Peripheral ID0", 0x000000C3, 0, NULL },
 { 0xE00FFFE4, "Peripheral ID1", 0x000000B4, 0, NULL },
 { 0xE00FFFE8, "Peripheral ID2", 0x0000000B, 0, NULL },
 { 0xE00FFFEC, "Peripheral ID3", 0x00000000, 0, NULL },
};

static const libswd_arm_register_t libswd_arm_debug_CortexM3_ROMtable_ComponentID[] = {
 { 0xE00FFFF0, "Component ID0", 0x0000000D, 0, NULL },
 { 0xE00FFFF4, "Component ID1", 0x00000010, 0, NULL },
 { 0xE00FFFF8, "Component ID2", 0x00000005, 0, NULL },
 { 0xE00FFFFC, "Component ID3", 0x000000B1, 0, NULL },
};

static const libswd_arm_register_t libswd_arm_debug_CortexM3_Components[] = {
 { 0xE00FF000, "SCS",           0xFFF0F003, 0, NULL },
 { 0xE00FF004, "DWT",           0xFFF02003, 0, NULL },
 { 0xE00FF008, "FPB",           0xFFF03003, 0, NULL },
 { 0xE00FF00C, "ITM",           0xFFF01003, 0, NULL },
 { 0xE00FF010, "TPIU",          0xFFF41003, 0, NULL },
 { 0xE00FF014, "ETM",           0xFFF42003, 0, NULL },
 { 0xE00FF018, "End marker",    0x00000000, 0, NULL },
 { 0xE00FFFCC, "SYSTEM ACCESS", 0x00000001, 0, NULL },
};

static const libswd_arm_register_t libswd_arm_debug_CortexM3_SCS_PeripheralID[] = {
 { 0xE000EFD0, "Peripheral ID4", 0x00000004, 0, NULL },
 { 0xE000EFE0, "Peripheral ID0", 0x00000000, 0, NULL },
 { 0xE000EFE4, "Peripheral ID1", 0x000000B0, 0, NULL },
 { 0xE000EFE8, "Peripheral ID2", 0x0000000B, 0, NULL },
 { 0xE000EFEC, "Peripheral ID3", 0x00000000, 0, NULL },
};

static const libswd_arm_register_t libswd_arm_debug_CortexM3_SCS_ComponentID[] = {
 { 0xE000EFF0, "Component ID0", 0x0000000D, 0, NULL },
 { 0xE000EFF4, "Component ID1", 0x000000E0, 0, NULL },
 { 0xE000EFF8, "Component ID2", 0x00000005, 0, NULL },
 { 0xE000EFFC, "Component ID3", 0x000000B1, 0, NULL },
};

static const libswd_arm_register_t libswd_arm_debug_CPUID[] = {
 { 0x00000000, "ARM Cortex-M3 r1p2",  0x411FC231, 0, NULL },
 { 0x00000000, "ARM Cortex-M3 r2p0",  0x412FC230, 0, NULL },
 { 0x00000000, "ARM Cortex-M3 r2p1",  0x412FC231, 0, NULL },
 { 0x00000000, "ARM Cortex-M0 r0p0",  0x410CC200, 0, NULL },
 { 0x00000000, "ARM Cortex-M0+ r0p0", 0x410CC600, 0, NULL },
 { 0x00000000, "ARM Cortex-M4 r0p1",  0x410FC241, 0, NULL },
 { 0x00000000, "ARM Cortex-M7 r0p1",  0x410FC271, 0, NULL },
 { 0x00000000, "ARM Cortex-M7 r0p2",  0x410FC272, 0, NULL },
 { 0x00000000, "ARM Cortex-M7 r1p0",  0x411FC270, 0, NULL },
 { 0x00000000, "ARM Cortex-M7 r1p1",  0x411FC271, 0, NULL },
};

#define LIBSWD_NUM_SUPPORTED_CPUIDS     (sizeof(libswd_arm_debug_CPUID) / sizeof(libswd_arm_debug_CPUID[0]))

typedef struct libswd_debug {
 char initialized;
 int dhcsr;
 libswd_arm_register_t cpuid;
 libswd_arm_register_t *romtable;
} libswd_debug_t;

#define LIBSWD_ARM_DEBUG_CPUID_ADDR  0xE000ED00
#define LIBSWD_ARM_DEBUG_DFSR_ADDR   0xE000ED30
#define LIBSWD_ARM_DEBUG_DHCSR_ADDR  0xE000EDF0
#define LIBSWD_ARM_DEBUG_DCRSR_ADDR  0xE000EDF4
#define LIBSWD_ARM_DEBUG_DCRDR_ADDR  0xE000EDF8
#define LIBSWD_ARM_DEBUG_DEMCR_ADDR  0xE000EDFC

#define LIBSWD_ARM_DEBUG_DHCSR_DBGKEY_BITNUM     16
#define LIBSWD_ARM_DEBUG_DHCSR_DBGKEY_VAL        0xA05F /* Remember to write this key every time DHCSR is written. */
#define LIBSWD_ARM_DEBUG_DHCSR_SRESETST_BITNUM   25
#define LIBSWD_ARM_DEBUG_DHCSR_SRETIREST_BITNUM  24
#define LIBSWD_ARM_DEBUG_DHCSR_SLOCKUP_BITNUM    19
#define LIBSWD_ARM_DEBUG_DHCSR_SSLEEP_BITNUM     18
#define LIBSWD_ARM_DEBUG_DHCSR_SHALT_BITNUM      17
#define LIBSWD_ARM_DEBUG_DHCSR_SREGRDY_BITNUM    16
#define LIBSWD_ARM_DEBUG_DHCSR_CSNAPSTALL_BITNUM 5
#define LIBSWD_ARM_DEBUG_DHCSR_CMASKINTS_BITNUM  3
#define LIBSWD_ARM_DEBUG_DHCSR_CSTEP_BITNUM      2
#define LIBSWD_ARM_DEBUG_DHCSR_CHALT_BITNUM      1
#define LIBSWD_ARM_DEBUG_DHCSR_CDEBUGEN_BITNUM   0
#define LIBSWD_ARM_DEBUG_DHCSR_DBGKEY            (LIBSWD_ARM_DEBUG_DHCSR_DBGKEY_VAL << LIBSWD_ARM_DEBUG_DHCSR_DBGKEY_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SRESETST          (1 << LIBSWD_ARM_DEBUG_DHCSR_SRESETST_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SRETIREST         (1 << LIBSWD_ARM_DEBUG_DHCSR_SRETIREST_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SLOCKUP           (1 << LIBSWD_ARM_DEBUG_DHCSR_SLOCKUP_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SSLEEP            (1 << LIBSWD_ARM_DEBUG_DHCSR_SSLEEP_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SHALT             (1 << LIBSWD_ARM_DEBUG_DHCSR_SHALT_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_SREGRDY           (1 << LIBSWD_ARM_DEBUG_DHCSR_SREGRDY_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_CSNAPSTALL        (1 << LIBSWD_ARM_DEBUG_DHCSR_CSNAPSTALL_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_CMASKINTS         (1 << LIBSWD_ARM_DEBUG_DHCSR_CMASKINTS_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_CSTEP             (1 << LIBSWD_ARM_DEBUG_DHCSR_CSTEP_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_CHALT             (1 << LIBSWD_ARM_DEBUG_DHCSR_CHALT_BITNUM)
#define LIBSWD_ARM_DEBUG_DHCSR_CDEBUGEN          (1 << LIBSWD_ARM_DEBUG_DHCSR_CDEBUGEN_BITNUM)


/** SWD Context Structure definition. It stores all the information about
 * the library, drivers and interface configuration, target status along
 * with DAP/AHBAP data/instruction internal registers, and the command
 * queue. Bus operations are stored on the command queue. There may be
 * more than one context in use by a host software, each one for single
 * interface-target pair. Most of the target operations made with libswd
 * are required to pass libswd_ctx_t pointer structure that also remembers
 * last known state of the target's internal registers.
 */
typedef struct {
 libswd_cmd_t *cmdq;             ///< Command queue, stores all bus operations.
 libswd_stats_t stats;           ///< Holds all runtime statistics
 libswd_context_config_t config; ///< Target specific configuration.
 libswd_driver_t *driver;        ///< Pointer to the interface driver structure.
 libswd_membuf_t membuf;         ///< Memory related scratchpad.
 struct {
  libswd_swdp_t dp;              ///< Last known value of the SW-DP registers.
  libswd_memap_t memap;          ///< Last known value of the MEM-AP registers.
  libswd_debug_t debug;          ///< Last known of Debug registers.
  libswd_transaction_t read;     ///< Last read operation fields.
  libswd_transaction_t write;    ///< Last write operation fields.
 } log;
 struct {
  libswd_transaction_t read;     ///< Data queued for read.
  libswd_transaction_t write;    ///< Data queued for write.
 } qlog;
} libswd_ctx_t;


/** Some comments on the function behavior **/

int libswd_bin8_parity_even(char *data, char *parity);
int libswd_bin32_parity_even(int *data, char *parity);
int libswd_bin8_print(char *data);
int libswd_bin32_print(int *data);
char *libswd_bin8_string(char *data);
char *libswd_bin32_string(int *data);
int libswd_bin8_bitswap(unsigned char *buffer, unsigned int bitcount);
int libswd_bin32_bitswap(unsigned int *buffer, unsigned int bitcount);

int libswd_cmdq_init(libswd_ctx_t *libswdctx);
libswd_cmd_t* libswd_cmdq_find_head(libswd_cmd_t *cmdq);
libswd_cmd_t* libswd_cmdq_find_tail(libswd_cmd_t *cmdq);
libswd_cmd_t* libswd_cmdq_find_exectail(libswd_cmd_t *cmdq);
int libswd_cmdq_append(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
int libswd_cmdq_free(libswd_ctx_t *libswdctx);
int libswd_cmdq_free_head(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
int libswd_cmdq_free_tail(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
int libswd_cmdq_free_one_element(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
int libswd_cmdq_flush(libswd_ctx_t *libswdctx, libswd_cmd_t **cmdq, libswd_operation_t operation);

int libswd_cmd_enqueue(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
int libswd_cmd_enqueue_mosi_request(libswd_ctx_t *libswdctx, char *request);
int libswd_cmd_enqueue_mosi_trn(libswd_ctx_t *libswdctx);
int libswd_cmd_enqueue_miso_trn(libswd_ctx_t *libswdctx);
int libswd_cmd_enqueue_miso_nbit(libswd_ctx_t *libswdctx, char **data, int count);
int libswd_cmd_enqueue_mosi_nbit(libswd_ctx_t *libswdctx, char *data, int count);
int libswd_cmd_enqueue_mosi_parity(libswd_ctx_t *libswdctx, char *parity);
int libswd_cmd_enqueue_miso_parity(libswd_ctx_t *libswdctx, char **parity);
int libswd_cmd_enqueue_miso_data(libswd_ctx_t *libswdctx, int **data);
int libswd_cmd_enqueue_miso_data_p(libswd_ctx_t *libswdctx, int **data, char **parity);
int libswd_cmd_enqueue_miso_n_data_p(libswd_ctx_t *libswdctx, int **data, char **parity, int count);
int libswd_cmd_enqueue_mosi_data(libswd_ctx_t *libswdctx, int *data);
int libswd_cmd_enqueue_mosi_data_ap(libswd_ctx_t *libswdctx, int *data);
int libswd_cmd_enqueue_mosi_data_p(libswd_ctx_t *libswdctx, int *data, char *parity);
int libswd_cmd_enqueue_mosi_n_data_ap(libswd_ctx_t *libswdctx, int **data, int count);
int libswd_cmd_enqueue_mosi_n_data_p(libswd_ctx_t *libswdctx, int **data, char **parity, int count);
int libswd_cmd_enqueue_miso_ack(libswd_ctx_t *libswdctx, char **ack);
int libswd_cmd_enqueue_mosi_control(libswd_ctx_t *libswdctx, char *ctlmsg, int len);
int libswd_cmd_enqueue_mosi_dap_reset(libswd_ctx_t *libswdctx);
int libswd_cmd_enqueue_mosi_idle(libswd_ctx_t *libswdctx);
int libswd_cmd_enqueue_mosi_jtag2swd(libswd_ctx_t *libswdctx);
int libswd_cmd_enqueue_mosi_swd2jtag(libswd_ctx_t *libswdctx);

char *libswd_cmd_string_cmdtype(libswd_cmd_t *cmd);

int libswd_bus_setdir_mosi(libswd_ctx_t *libswdctx);
int libswd_bus_setdir_miso(libswd_ctx_t *libswdctx);
int libswd_bus_write_request_raw(libswd_ctx_t *libswdctx, libswd_operation_t operation, char *request);
int libswd_bus_write_request(libswd_ctx_t *libswdctx, libswd_operation_t operation, char *APnDP, char *RnW, char *addr);
int libswd_bus_read_ack(libswd_ctx_t *libswdctx, libswd_operation_t operation, char **ack);
int libswd_bus_write_data_p(libswd_ctx_t *libswdctx, libswd_operation_t operation, int *data, char *parity);
int libswd_bus_write_data_ap(libswd_ctx_t *libswdctx, libswd_operation_t operation, int *data);
int libswd_bus_read_data_p(libswd_ctx_t *libswdctx, libswd_operation_t operation, int **data, char **parity);
int libswd_bus_write_control(libswd_ctx_t *libswdctx, libswd_operation_t operation, char *ctlmsg, int len);

int libswd_bitgen8_request(libswd_ctx_t *libswdctx, char *APnDP, char *RnW, char *addr, char *request);

int libswd_drv_transmit(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd);
extern int libswd_drv_mosi_8(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd, char *data, int bits, int nLSBfirst);
extern int libswd_drv_mosi_32(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd, int *data, int bits, int nLSBfirst);
extern int libswd_drv_miso_8(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd, char *data, int bits, int nLSBfirst);
extern int libswd_drv_miso_32(libswd_ctx_t *libswdctx, libswd_cmd_t *cmd, int *data, int bits, int nLSBfirst);
extern int libswd_drv_mosi_trn(libswd_ctx_t *libswdctx, int clks);
extern int libswd_drv_miso_trn(libswd_ctx_t *libswdctx, int clks);

extern int libswd_log(libswd_ctx_t *libswdctx, libswd_loglevel_t loglevel, char *msg, ...);
int libswd_log_internal(libswd_ctx_t *libswdctx, libswd_loglevel_t loglevel, char *msg, ...);
int libswd_log_internal_va(libswd_ctx_t *libswdctx, libswd_loglevel_t loglevel, char *msg, va_list ap);
int libswd_log_level_set(libswd_ctx_t *libswdctx, libswd_loglevel_t loglevel);
int libswd_log_level_get(libswd_ctx_t *libswdctx);
extern int libswd_log_level_inherit(libswd_ctx_t *libswdctx, int loglevel);
const char *libswd_log_level_string(libswd_loglevel_t loglevel);
const char *libswd_operation_string(libswd_operation_t operation);
const char *libswd_request_string(libswd_ctx_t *libswdctx, char request);

char *libswd_error_string(libswd_error_code_t error);
int libswd_error_handle(libswd_ctx_t *libswdctx);
int libswd_error_handle_ack(libswd_ctx_t *libswdctx);
int libswd_error_handle_ack_wait(libswd_ctx_t *libswdctx);

libswd_ctx_t *libswd_init(void);
int libswd_deinit_ctx(libswd_ctx_t *libswdctx);
int libswd_deinit_cmdq(libswd_ctx_t *libswdctx);
int libswd_deinit(libswd_ctx_t *libswdctx);

int libswd_dp_read_idcode(libswd_ctx_t *libswdctx, libswd_operation_t operation, int **idcode);
int libswd_dp_read(libswd_ctx_t *libswdctx, libswd_operation_t operation, char addr, int **data);
int libswd_dp_write(libswd_ctx_t *libswdctx, libswd_operation_t operation, char addr, int *data);
int libswd_ap_read(libswd_ctx_t *libswdctx, libswd_operation_t operation, char addr, int **data);
int libswd_ap_write(libswd_ctx_t *libswdctx, libswd_operation_t operation, char addr, int *data);


int libswd_dap_init(libswd_ctx_t *libswdctx, libswd_operation_t operation, int **idcode);
int libswd_dap_setup(libswd_ctx_t *libswdctx, libswd_operation_t operation, int *dpabort, int *dpctrlstat);
int libswd_dap_reset(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_dap_select(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_dap_detect(libswd_ctx_t *libswdctx, libswd_operation_t operation, int **idcode);
int libswd_dap_errors_handle(libswd_ctx_t *libswdctx, libswd_operation_t operation, int *abort, int *ctrlstat);

int libswd_memap_init(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_memap_setup(libswd_ctx_t *libswdctx, libswd_operation_t operation, int csw, int tar);
int libswd_memap_read_char(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data);
int libswd_memap_read_char_csw(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data, int csw);
int libswd_memap_read_char_32(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data);
int libswd_memap_read_int(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data);
int libswd_memap_read_int_csw(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data, int csw);
int libswd_memap_read_int_32(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data);
int libswd_memap_write_char(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data);
int libswd_memap_write_char_csw(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data, int csw);
int libswd_memap_write_char_32(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, char *data);
int libswd_memap_write_int(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data);
int libswd_memap_write_int_csw(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data, int csw);
int libswd_memap_write_int_32(libswd_ctx_t *libswdctx, libswd_operation_t operation, int addr, int count, int *data);

int libswd_debug_detect(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_debug_init(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_debug_halt(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_debug_run(libswd_ctx_t *libswdctx, libswd_operation_t operation);
int libswd_debug_is_halted(libswd_ctx_t *libswdctx, libswd_operation_t operation);

int libswd_cli(libswd_ctx_t *libswdctx, char *command);

#endif
