#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Sat Jul 15 11:16:46 2023
# Process ID: 7204
# Current directory: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.runs/synth_1
# Command line: vivado.exe -log TopMuxDisplay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopMuxDisplay.tcl
# Log file: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.runs/synth_1/TopMuxDisplay.vds
# Journal file: D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.runs/synth_1\vivado.jou
# Running On: LenovoCesar, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 21343 MB
#-----------------------------------------------------------
source TopMuxDisplay.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 483.602 ; gain = 193.340
Command: synth_design -top TopMuxDisplay -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12656
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1295.102 ; gain = 409.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopMuxDisplay' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/TopMuxDisplay.vhd:12]
INFO: [Synth 8-3491] module 'Mux4a1' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Mux4a1.vhd:4' bound to instance 'u0' of component 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/TopMuxDisplay.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Mux4a1' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Mux4a1.vhd:11]
INFO: [Synth 8-226] default block is never used [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Mux4a1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Mux4a1' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Mux4a1.vhd:11]
INFO: [Synth 8-3491] module 'negacion' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/negacion.vhd:4' bound to instance 'u1' of component 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/TopMuxDisplay.vhd:34]
INFO: [Synth 8-638] synthesizing module 'negacion' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-226] default block is never used [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/negacion.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'negacion' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/negacion.vhd:9]
INFO: [Synth 8-3491] module 'Display' declared at 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Display.vhd:4' bound to instance 'u2' of component 'Display' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/TopMuxDisplay.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Display' [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Display.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Display' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/Display.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'TopMuxDisplay' (0#1) [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/sources_1/new/TopMuxDisplay.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.551 ; gain = 498.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.551 ; gain = 498.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1384.551 ; gain = 498.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1384.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/constrs_1/new/Pines.xdc]
Finished Parsing XDC File [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/constrs_1/new/Pines.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.srcs/constrs_1/new/Pines.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopMuxDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopMuxDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design TopMuxDisplay has port anodos[3] driven by constant 1
WARNING: [Synth 8-3917] design TopMuxDisplay has port anodos[2] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     3|
|3     |LUT6 |     7|
|4     |IBUF |     9|
|5     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1416.984 ; gain = 531.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1416.984 ; gain = 498.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1416.984 ; gain = 531.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1424.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5541b8b6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1428.055 ; gain = 944.453
INFO: [Common 17-1381] The checkpoint 'D:/Repo-Lenovo/VHDL-Basys3/Secuenciales/MuxDisplayMano/MuxDisplayMano.runs/synth_1/TopMuxDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopMuxDisplay_utilization_synth.rpt -pb TopMuxDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 15 11:17:40 2023...
