#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 25 11:02:00 2023
# Process ID: 4280
# Current directory: C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.runs/synth_1
# Command line: vivado.exe -log mainT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainT.tcl
# Log file: C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.runs/synth_1/mainT.vds
# Journal file: C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mainT.tcl -notrace
Command: synth_design -top mainT -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mainT' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/main.vhd:17]
INFO: [Synth 8-638] synthesizing module 'DIV_1HZ' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Clocks/clk_1hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_1HZ' (1#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Clocks/clk_1hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DIV_VD' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Clocks/clk_200khz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DIV_VD' (2#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Clocks/clk_200khz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'enable_block' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/enable.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'enable_block' (3#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/enable.vhd:19]
INFO: [Synth 8-638] synthesizing module 'contador0a9' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_0a9.vhd:15]
WARNING: [Synth 8-614] signal 'contador' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_0a9.vhd:26]
WARNING: [Synth 8-614] signal 'sr_in_s' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_0a9.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'contador0a9' (4#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_0a9.vhd:15]
INFO: [Synth 8-638] synthesizing module 'SR_SER_PAR' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/SR_SP.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'SR_SER_PAR' (5#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/SR_SP.vhd:17]
INFO: [Synth 8-638] synthesizing module 'CONT_2DIG' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_des.vhd:21]
WARNING: [Synth 8-614] signal 'dig_in1' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_des.vhd:29]
WARNING: [Synth 8-614] signal 'dig_in0' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_des.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'CONT_2DIG' (6#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_des.vhd:21]
INFO: [Synth 8-638] synthesizing module 'global' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/State Machines/global.vhd:21]
WARNING: [Synth 8-614] signal 'next_state' is read in the process but is not in the sensitivity list [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/State Machines/global.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'global' (7#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/State Machines/global.vhd:21]
INFO: [Synth 8-638] synthesizing module 'potencia' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/State Machines/potencia.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'potencia' (8#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/State Machines/potencia.vhd:15]
INFO: [Synth 8-638] synthesizing module 'VIS_DIN_4DIG' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/VIS_DIN_4DIG.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'VIS_DIN_4DIG' (9#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/VIS_DIN_4DIG.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mainT' (10#1) [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/main.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc]
WARNING: [Vivado 12-507] No nets matched 'load_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'err'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'err'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'load_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 't_in_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'stop_in_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'w_IBUF'. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/constrs_1/imports/Downloads/constrs_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'prev_state_reg' in module 'potencia'
WARNING: [Synth 8-327] inferring latch for variable 't_out_s_reg' [C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.srcs/sources_1/imports/sources/Contadores/cont_0a9.vhd:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      w1 |                              000 |                              000
                      w2 |                              001 |                              001
                      w3 |                              010 |                              010
                      w4 |                              011 |                              011
                      w5 |                              100 |                              100
                      w6 |                              101 |                              101
                      w7 |                              110 |                              110
                      w8 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'prev_state_reg' using encoding 'sequential' in module 'potencia'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     3|
|4     |LUT2   |    25|
|5     |LUT3   |    36|
|6     |LUT4   |    52|
|7     |LUT5   |    23|
|8     |LUT6   |    45|
|9     |FDCE   |    19|
|10    |FDPE   |    24|
|11    |FDRE   |    47|
|12    |LDC    |    23|
|13    |IBUF   |     6|
|14    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.582 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LDC => LDCE: 23 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 17 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1021.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/electronica.ECINUT/Downloads/SDI1-PROYECTO-main/SDI1-PROYECTO-main/JOUSAMRON MICROONDAS/JOUSAMRON MICROONDAS.runs/synth_1/mainT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainT_utilization_synth.rpt -pb mainT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 25 11:02:36 2023...
