INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:05:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 load1/data_tehb/dataReg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.691ns (34.013%)  route 3.281ns (65.987%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=823, unset)          0.508     0.508    load1/data_tehb/clk
    SLICE_X15Y105        FDRE                                         r  load1/data_tehb/dataReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  load1/data_tehb/dataReg_reg[26]/Q
                         net (fo=1, routed)           0.405     1.129    load1/data_tehb/control/Q[26]
    SLICE_X13Y105        LUT5 (Prop_lut5_I0_O)        0.043     1.172 f  load1/data_tehb/control/ltOp_carry__2_i_17/O
                         net (fo=9, routed)           0.295     1.467    load1/data_tehb/control/dataReg_reg[26]
    SLICE_X12Y104        LUT4 (Prop_lut4_I3_O)        0.043     1.510 f  load1/data_tehb/control/level4_c1[25]_i_19/O
                         net (fo=1, routed)           0.212     1.722    load1/data_tehb/control/level4_c1[25]_i_19_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.043     1.765 r  load1/data_tehb/control/level4_c1[25]_i_12/O
                         net (fo=3, routed)           0.183     1.949    load1/data_tehb/control/level4_c1[25]_i_12_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.043     1.992 r  load1/data_tehb/control/level4_c1[9]_i_7/O
                         net (fo=22, routed)          0.341     2.332    load1/data_tehb/control/level4_c1[9]_i_7_n_0
    SLICE_X14Y103        LUT3 (Prop_lut3_I1_O)        0.043     2.375 r  load1/data_tehb/control/level4_c1[11]_i_3/O
                         net (fo=4, routed)           0.243     2.619    load5/data_tehb/control/level5_c1_reg[11]
    SLICE_X16Y104        LUT6 (Prop_lut6_I4_O)        0.043     2.662 r  load5/data_tehb/control/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.188     2.850    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X14Y105        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     3.126 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.126    addf0/operator/ltOp_carry__0_n_0
    SLICE_X14Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.176 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.176    addf0/operator/ltOp_carry__1_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.226 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.226    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.348 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.225     3.573    load5/data_tehb/control/CO[0]
    SLICE_X12Y108        LUT6 (Prop_lut6_I0_O)        0.127     3.700 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.271     3.971    addf0/operator/p_1_in[0]
    SLICE_X12Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     4.247 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.247    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     4.399 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.423     4.822    load5/data_tehb/control/ps_c1_reg[3]_0[1]
    SLICE_X13Y111        LUT5 (Prop_lut5_I1_O)        0.121     4.943 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.202     5.145    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X11Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.188 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.292     5.480    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X11Y112        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=823, unset)          0.483     4.683    addf0/operator/RightShifterComponent/clk
    SLICE_X11Y112        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X11Y112        FDRE (Setup_fdre_C_R)       -0.295     4.352    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                 -1.127    




