// Emma Angel
// eangel@hmc.edu
// 8/31/2025
// This module decodes a 4-bit binary input into the corresponding 
// 7-segment display (7 bit) pattern for hexadecimal digits (0â€“F)
module seven_seg (
	input logic [3:0] cur_s,
	output logic [6:0] seg
	);
	logic clk;
	
	// Seven segment logic 
	always_comb begin
		case(cur_s)
			4'b0000: seg = 7'b1000000;
			4'b0001: seg = 7'b1111001;
			4'b0010: seg = 7'b0100100;
			4'b0011: seg = 7'b0110000;
			4'b0100: seg = 7'b0011001;
			4'b0101: seg = 7'b0010010;
			4'b0110: seg = 7'b0000010;
			4'b0111: seg = 7'b1111000;
			4'b1000: seg = 7'b0000000;
			4'b1001: seg = 7'b0010000;
			4'b1010: seg = 7'b0001000;
			4'b1011: seg = 7'b0000011;
			4'b1100: seg = 7'b1000110;
			4'b1101: seg = 7'b0100001;
			4'b1110: seg = 7'b0000110;
			4'b1111: seg = 7'b0001110;
			default: seg = 7'b1111111;
		endcase
	end
endmodule