-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sort_C is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    lenEdgeListPtr : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoEdgeListPtr_i_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoEdgeListPtr_i_V_empty_n : IN STD_LOGIC;
    fifoEdgeListPtr_i_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_0_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_0_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_1_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_1_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_2_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_2_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_3_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_3_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_4_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_4_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_5_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_5_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_6_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_6_V_read : OUT STD_LOGIC;
    fifoMatrixCIdx_i_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    fifoMatrixCIdx_i_7_V_empty_n : IN STD_LOGIC;
    fifoMatrixCIdx_i_7_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_0_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_0_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_1_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_1_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_2_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_2_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_2_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_3_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_3_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_3_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_4_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_4_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_4_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_5_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_5_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_5_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_6_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_6_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_6_V_read : OUT STD_LOGIC;
    fifoCalcMatrixC_i_7_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifoCalcMatrixC_i_7_V_empty_n : IN STD_LOGIC;
    fifoCalcMatrixC_i_7_V_read : OUT STD_LOGIC;
    fifoSortMatrixC_o_0_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_0_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_0_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_1_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_1_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_1_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_2_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_2_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_2_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_3_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_3_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_3_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_4_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_4_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_4_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_5_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_5_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_5_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_6_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_6_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_6_V_write : OUT STD_LOGIC;
    fifoSortMatrixC_o_7_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifoSortMatrixC_o_7_V_full_n : IN STD_LOGIC;
    fifoSortMatrixC_o_7_V_write : OUT STD_LOGIC );
end;


architecture behav of sort_C is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sort_C_sort_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.280333,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2375,HLS_SYN_LUT=8469,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifoEdgeListPtr_i_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln135_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln143_fu_594_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fifoSortMatrixC_o_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal j_1_reg_463 : STD_LOGIC_VECTOR (3 downto 0);
    signal fifoSortMatrixC_o_1_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_2_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_3_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_4_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_5_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_6_V_blk_n : STD_LOGIC;
    signal fifoSortMatrixC_o_7_V_blk_n : STD_LOGIC;
    signal add_ln135_fu_546_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln135_reg_1064 : STD_LOGIC_VECTOR (3 downto 0);
    signal matrixC_buffer_V_0_addr_reg_1069 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_1_addr_reg_1074 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_2_addr_reg_1079 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_3_addr_reg_1084 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_4_addr_reg_1089 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_5_addr_reg_1094 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_6_addr_reg_1099 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_7_addr_reg_1104 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln143_fu_552_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln143_reg_1123 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln136_fu_573_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln136_reg_1131 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_47_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_636_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_s_reg_1156 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln168_fu_670_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln168_reg_1164 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln168_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal matrixC_buffer_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_0_load_reg_1209 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal matrixC_buffer_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_1_load_reg_1214 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_2_load_reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_3_load_reg_1224 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_4_load_reg_1229 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_5_load_reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_6_load_reg_1239 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_7_load_reg_1244 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln169_fu_682_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln169_reg_1252 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln988_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln988_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln169_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_fu_712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_1262 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_4_reg_1267 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_s_reg_1272 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln996_fu_946_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln996_reg_1277 : STD_LOGIC_VECTOR (7 downto 0);
    signal matrixC_buffer_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_0_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_0_we0 : STD_LOGIC;
    signal matrixC_buffer_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_1_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_1_we0 : STD_LOGIC;
    signal matrixC_buffer_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_2_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_2_we0 : STD_LOGIC;
    signal matrixC_buffer_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_3_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_3_we0 : STD_LOGIC;
    signal matrixC_buffer_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_4_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_4_we0 : STD_LOGIC;
    signal matrixC_buffer_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_5_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_5_we0 : STD_LOGIC;
    signal matrixC_buffer_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_6_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_6_we0 : STD_LOGIC;
    signal matrixC_buffer_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal matrixC_buffer_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal matrixC_buffer_V_7_ce0 : STD_LOGIC;
    signal matrixC_buffer_V_7_we0 : STD_LOGIC;
    signal matrixC_buffer_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_idle : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_ready : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_4_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_4_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_5_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_5_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_6_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_6_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_7_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_7_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_3_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_3_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_2_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_2_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_1_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_1_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_0_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_0_V_read : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_ce0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_we0 : STD_LOGIC;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_452 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_state2 : BOOLEAN;
    signal ap_predicate_op261_write_state11 : BOOLEAN;
    signal ap_block_state11 : BOOLEAN;
    signal grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln135_fu_528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln168_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_184 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln136_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iter_fu_220 : STD_LOGIC_VECTOR (30 downto 0);
    signal iter_2_fu_599_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal i_1_fu_224 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_fu_228 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln137_fu_579_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln143_fu_590_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_24_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal smax_fu_623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln148_fu_630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_692_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_fu_692_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_2_fu_726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Result_3_fu_734_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_744_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln997_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_758_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_764_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1000_fu_780_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln1000_fu_784_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1000_fu_790_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1000_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1002_fu_800_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln1002_1_fu_806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1002_fu_812_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_828_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln999_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1002_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_842_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1011_fu_864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1010_fu_824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1011_fu_870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln1002_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1012_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1012_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1011_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln999_fu_856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_1_fu_880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1011_fu_874_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1012_fu_896_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1011_fu_902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_2_fu_910_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1014_fu_918_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_3_fu_922_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln1017_fu_964_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln996_fu_957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1017_fu_969_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1015_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_975_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_5_fu_982_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln751_fu_998_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_fu_1002_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sort_C_sort_C_Pipeline_loop_diff_window_loop_diff_pe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fifoMatrixCIdx_i_4_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_4_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_4_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_4_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_4_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_4_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_5_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_5_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_5_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_5_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_5_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_5_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_6_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_6_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_6_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_6_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_6_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_6_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_7_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_7_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_7_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_7_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_7_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_7_V_read : OUT STD_LOGIC;
        zext_ln143_1 : IN STD_LOGIC_VECTOR (33 downto 0);
        fifoMatrixCIdx_i_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_3_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_3_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_3_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_3_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_3_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_2_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_2_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_2_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_2_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_2_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_1_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_1_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_1_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_1_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_1_V_read : OUT STD_LOGIC;
        fifoMatrixCIdx_i_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        fifoMatrixCIdx_i_0_V_empty_n : IN STD_LOGIC;
        fifoMatrixCIdx_i_0_V_read : OUT STD_LOGIC;
        fifoCalcMatrixC_i_0_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifoCalcMatrixC_i_0_V_empty_n : IN STD_LOGIC;
        fifoCalcMatrixC_i_0_V_read : OUT STD_LOGIC;
        matrixC_buffer_V_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_0_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_0_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_1_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_1_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_2_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_2_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_3_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_3_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_4_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_4_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_5_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_5_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_6_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_6_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        matrixC_buffer_V_7_ce0 : OUT STD_LOGIC;
        matrixC_buffer_V_7_we0 : OUT STD_LOGIC;
        matrixC_buffer_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        matrixC_buffer_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_C_mux_83_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component sort_C_matrixC_buffer_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    matrixC_buffer_V_0_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_0_address0,
        ce0 => matrixC_buffer_V_0_ce0,
        we0 => matrixC_buffer_V_0_we0,
        d0 => matrixC_buffer_V_0_d0,
        q0 => matrixC_buffer_V_0_q0);

    matrixC_buffer_V_1_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_1_address0,
        ce0 => matrixC_buffer_V_1_ce0,
        we0 => matrixC_buffer_V_1_we0,
        d0 => matrixC_buffer_V_1_d0,
        q0 => matrixC_buffer_V_1_q0);

    matrixC_buffer_V_2_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_2_address0,
        ce0 => matrixC_buffer_V_2_ce0,
        we0 => matrixC_buffer_V_2_we0,
        d0 => matrixC_buffer_V_2_d0,
        q0 => matrixC_buffer_V_2_q0);

    matrixC_buffer_V_3_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_3_address0,
        ce0 => matrixC_buffer_V_3_ce0,
        we0 => matrixC_buffer_V_3_we0,
        d0 => matrixC_buffer_V_3_d0,
        q0 => matrixC_buffer_V_3_q0);

    matrixC_buffer_V_4_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_4_address0,
        ce0 => matrixC_buffer_V_4_ce0,
        we0 => matrixC_buffer_V_4_we0,
        d0 => matrixC_buffer_V_4_d0,
        q0 => matrixC_buffer_V_4_q0);

    matrixC_buffer_V_5_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_5_address0,
        ce0 => matrixC_buffer_V_5_ce0,
        we0 => matrixC_buffer_V_5_we0,
        d0 => matrixC_buffer_V_5_d0,
        q0 => matrixC_buffer_V_5_q0);

    matrixC_buffer_V_6_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_6_address0,
        ce0 => matrixC_buffer_V_6_ce0,
        we0 => matrixC_buffer_V_6_we0,
        d0 => matrixC_buffer_V_6_d0,
        q0 => matrixC_buffer_V_6_q0);

    matrixC_buffer_V_7_U : component sort_C_matrixC_buffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => matrixC_buffer_V_7_address0,
        ce0 => matrixC_buffer_V_7_ce0,
        we0 => matrixC_buffer_V_7_we0,
        d0 => matrixC_buffer_V_7_d0,
        q0 => matrixC_buffer_V_7_q0);

    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475 : component sort_C_sort_C_Pipeline_loop_diff_window_loop_diff_pe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start,
        ap_done => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done,
        ap_idle => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_idle,
        ap_ready => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_ready,
        fifoMatrixCIdx_i_4_V_dout => fifoMatrixCIdx_i_4_V_dout,
        fifoMatrixCIdx_i_4_V_empty_n => fifoMatrixCIdx_i_4_V_empty_n,
        fifoMatrixCIdx_i_4_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_4_V_read,
        fifoCalcMatrixC_i_4_V_dout => fifoCalcMatrixC_i_4_V_dout,
        fifoCalcMatrixC_i_4_V_empty_n => fifoCalcMatrixC_i_4_V_empty_n,
        fifoCalcMatrixC_i_4_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_4_V_read,
        fifoMatrixCIdx_i_5_V_dout => fifoMatrixCIdx_i_5_V_dout,
        fifoMatrixCIdx_i_5_V_empty_n => fifoMatrixCIdx_i_5_V_empty_n,
        fifoMatrixCIdx_i_5_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_5_V_read,
        fifoCalcMatrixC_i_5_V_dout => fifoCalcMatrixC_i_5_V_dout,
        fifoCalcMatrixC_i_5_V_empty_n => fifoCalcMatrixC_i_5_V_empty_n,
        fifoCalcMatrixC_i_5_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_5_V_read,
        fifoMatrixCIdx_i_6_V_dout => fifoMatrixCIdx_i_6_V_dout,
        fifoMatrixCIdx_i_6_V_empty_n => fifoMatrixCIdx_i_6_V_empty_n,
        fifoMatrixCIdx_i_6_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_6_V_read,
        fifoCalcMatrixC_i_6_V_dout => fifoCalcMatrixC_i_6_V_dout,
        fifoCalcMatrixC_i_6_V_empty_n => fifoCalcMatrixC_i_6_V_empty_n,
        fifoCalcMatrixC_i_6_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_6_V_read,
        fifoMatrixCIdx_i_7_V_dout => fifoMatrixCIdx_i_7_V_dout,
        fifoMatrixCIdx_i_7_V_empty_n => fifoMatrixCIdx_i_7_V_empty_n,
        fifoMatrixCIdx_i_7_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_7_V_read,
        fifoCalcMatrixC_i_7_V_dout => fifoCalcMatrixC_i_7_V_dout,
        fifoCalcMatrixC_i_7_V_empty_n => fifoCalcMatrixC_i_7_V_empty_n,
        fifoCalcMatrixC_i_7_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_7_V_read,
        zext_ln143_1 => tmp_s_reg_1156,
        fifoMatrixCIdx_i_3_V_dout => fifoMatrixCIdx_i_3_V_dout,
        fifoMatrixCIdx_i_3_V_empty_n => fifoMatrixCIdx_i_3_V_empty_n,
        fifoMatrixCIdx_i_3_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_3_V_read,
        fifoCalcMatrixC_i_3_V_dout => fifoCalcMatrixC_i_3_V_dout,
        fifoCalcMatrixC_i_3_V_empty_n => fifoCalcMatrixC_i_3_V_empty_n,
        fifoCalcMatrixC_i_3_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_3_V_read,
        fifoMatrixCIdx_i_2_V_dout => fifoMatrixCIdx_i_2_V_dout,
        fifoMatrixCIdx_i_2_V_empty_n => fifoMatrixCIdx_i_2_V_empty_n,
        fifoMatrixCIdx_i_2_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_2_V_read,
        fifoCalcMatrixC_i_2_V_dout => fifoCalcMatrixC_i_2_V_dout,
        fifoCalcMatrixC_i_2_V_empty_n => fifoCalcMatrixC_i_2_V_empty_n,
        fifoCalcMatrixC_i_2_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_2_V_read,
        fifoMatrixCIdx_i_1_V_dout => fifoMatrixCIdx_i_1_V_dout,
        fifoMatrixCIdx_i_1_V_empty_n => fifoMatrixCIdx_i_1_V_empty_n,
        fifoMatrixCIdx_i_1_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_1_V_read,
        fifoCalcMatrixC_i_1_V_dout => fifoCalcMatrixC_i_1_V_dout,
        fifoCalcMatrixC_i_1_V_empty_n => fifoCalcMatrixC_i_1_V_empty_n,
        fifoCalcMatrixC_i_1_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_1_V_read,
        fifoMatrixCIdx_i_0_V_dout => fifoMatrixCIdx_i_0_V_dout,
        fifoMatrixCIdx_i_0_V_empty_n => fifoMatrixCIdx_i_0_V_empty_n,
        fifoMatrixCIdx_i_0_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_0_V_read,
        fifoCalcMatrixC_i_0_V_dout => fifoCalcMatrixC_i_0_V_dout,
        fifoCalcMatrixC_i_0_V_empty_n => fifoCalcMatrixC_i_0_V_empty_n,
        fifoCalcMatrixC_i_0_V_read => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_0_V_read,
        matrixC_buffer_V_0_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_address0,
        matrixC_buffer_V_0_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_ce0,
        matrixC_buffer_V_0_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_we0,
        matrixC_buffer_V_0_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_d0,
        matrixC_buffer_V_0_q0 => matrixC_buffer_V_0_q0,
        matrixC_buffer_V_1_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_address0,
        matrixC_buffer_V_1_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_ce0,
        matrixC_buffer_V_1_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_we0,
        matrixC_buffer_V_1_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_d0,
        matrixC_buffer_V_1_q0 => matrixC_buffer_V_1_q0,
        matrixC_buffer_V_2_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_address0,
        matrixC_buffer_V_2_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_ce0,
        matrixC_buffer_V_2_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_we0,
        matrixC_buffer_V_2_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_d0,
        matrixC_buffer_V_2_q0 => matrixC_buffer_V_2_q0,
        matrixC_buffer_V_3_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_address0,
        matrixC_buffer_V_3_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_ce0,
        matrixC_buffer_V_3_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_we0,
        matrixC_buffer_V_3_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_d0,
        matrixC_buffer_V_3_q0 => matrixC_buffer_V_3_q0,
        matrixC_buffer_V_4_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_address0,
        matrixC_buffer_V_4_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_ce0,
        matrixC_buffer_V_4_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_we0,
        matrixC_buffer_V_4_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_d0,
        matrixC_buffer_V_4_q0 => matrixC_buffer_V_4_q0,
        matrixC_buffer_V_5_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_address0,
        matrixC_buffer_V_5_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_ce0,
        matrixC_buffer_V_5_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_we0,
        matrixC_buffer_V_5_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_d0,
        matrixC_buffer_V_5_q0 => matrixC_buffer_V_5_q0,
        matrixC_buffer_V_6_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_address0,
        matrixC_buffer_V_6_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_ce0,
        matrixC_buffer_V_6_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_we0,
        matrixC_buffer_V_6_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_d0,
        matrixC_buffer_V_6_q0 => matrixC_buffer_V_6_q0,
        matrixC_buffer_V_7_address0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_address0,
        matrixC_buffer_V_7_ce0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_ce0,
        matrixC_buffer_V_7_we0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_we0,
        matrixC_buffer_V_7_d0 => grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_d0,
        matrixC_buffer_V_7_q0 => matrixC_buffer_V_7_q0);

    mux_83_32_1_1_U31 : component sort_C_mux_83_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => matrixC_buffer_V_0_load_reg_1209,
        din1 => matrixC_buffer_V_1_load_reg_1214,
        din2 => matrixC_buffer_V_2_load_reg_1219,
        din3 => matrixC_buffer_V_3_load_reg_1224,
        din4 => matrixC_buffer_V_4_load_reg_1229,
        din5 => matrixC_buffer_V_5_load_reg_1234,
        din6 => matrixC_buffer_V_6_load_reg_1239,
        din7 => matrixC_buffer_V_7_load_reg_1244,
        din8 => p_Val2_s_fu_692_p9,
        dout => p_Val2_s_fu_692_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_ready = ap_const_logic_1)) then 
                    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) then 
                i_1_fu_224 <= fifoEdgeListPtr_i_V_dout;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_1_fu_224 <= tmp_47_reg_1142;
            end if; 
        end if;
    end process;

    i_2_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_0))) then 
                i_2_fu_228 <= ap_const_lv4_0;
            elsif (((icmp_ln169_fu_676_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i_2_fu_228 <= add_ln168_reg_1164;
            end if; 
        end if;
    end process;

    i_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_fu_184 <= ap_const_lv4_0;
            elsif (((icmp_ln136_fu_567_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_fu_184 <= add_ln135_reg_1064;
            end if; 
        end if;
    end process;

    iter_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) then 
                iter_fu_220 <= ap_const_lv31_0;
            elsif ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) then 
                iter_fu_220 <= iter_2_fu_599_p2;
            end if; 
        end if;
    end process;

    j_1_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                j_1_reg_463 <= add_ln169_reg_1252;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                j_1_reg_463 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j_reg_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_0))) then 
                j_reg_452 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_reg_452 <= add_ln136_reg_1131;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln135_reg_1064 <= add_ln135_fu_546_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln136_reg_1131 <= add_ln136_fu_573_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) then
                add_ln143_reg_1123 <= add_ln143_fu_552_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln168_reg_1164 <= add_ln168_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln169_reg_1252 <= add_ln169_fu_682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln169_fu_676_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln988_reg_1257 <= icmp_ln988_fu_706_p2;
                m_4_reg_1267 <= m_3_fu_922_p2(63 downto 1);
                p_Result_2_reg_1262 <= p_Val2_s_fu_692_p10(31 downto 31);
                p_Result_s_reg_1272 <= m_3_fu_922_p2(25 downto 25);
                trunc_ln996_reg_1277 <= trunc_ln996_fu_946_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_0))) then
                matrixC_buffer_V_0_addr_reg_1069 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_1_addr_reg_1074 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_2_addr_reg_1079 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_3_addr_reg_1084 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_4_addr_reg_1089 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_5_addr_reg_1094 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_6_addr_reg_1099 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
                matrixC_buffer_V_7_addr_reg_1104 <= zext_ln135_fu_528_p1(3 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                matrixC_buffer_V_0_load_reg_1209 <= matrixC_buffer_V_0_q0;
                matrixC_buffer_V_1_load_reg_1214 <= matrixC_buffer_V_1_q0;
                matrixC_buffer_V_2_load_reg_1219 <= matrixC_buffer_V_2_q0;
                matrixC_buffer_V_3_load_reg_1224 <= matrixC_buffer_V_3_q0;
                matrixC_buffer_V_4_load_reg_1229 <= matrixC_buffer_V_4_q0;
                matrixC_buffer_V_5_load_reg_1234 <= matrixC_buffer_V_5_q0;
                matrixC_buffer_V_6_load_reg_1239 <= matrixC_buffer_V_6_q0;
                matrixC_buffer_V_7_load_reg_1244 <= matrixC_buffer_V_7_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) then
                tmp_47_reg_1142 <= fifoEdgeListPtr_i_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    tmp_s_reg_1156(33 downto 2) <= tmp_s_fu_636_p3(33 downto 2);
            end if;
        end if;
    end process;
    tmp_s_reg_1156(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, fifoEdgeListPtr_i_V_empty_n, fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state2, icmp_ln135_fu_540_p2, ap_CS_fsm_state5, icmp_ln143_fu_594_p2, ap_CS_fsm_state11, j_1_reg_463, ap_CS_fsm_state3, ap_CS_fsm_state8, icmp_ln168_fu_664_p2, ap_CS_fsm_state10, icmp_ln169_fu_676_p2, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done, ap_predicate_op261_write_state11, ap_CS_fsm_state7, icmp_ln136_fu_567_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln136_fu_567_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif ((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln168_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln169_fu_676_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    LD_fu_994_p1 <= p_Result_5_fu_982_p5(32 - 1 downto 0);
    add_ln1011_fu_864_p2 <= std_logic_vector(unsigned(sub_ln997_fu_752_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1017_fu_969_p2 <= std_logic_vector(unsigned(sub_ln1017_fu_964_p2) + unsigned(select_ln996_fu_957_p3));
    add_ln135_fu_546_p2 <= std_logic_vector(unsigned(i_fu_184) + unsigned(ap_const_lv4_1));
    add_ln136_fu_573_p2 <= std_logic_vector(unsigned(j_reg_452) + unsigned(ap_const_lv4_1));
    add_ln143_fu_552_p2 <= std_logic_vector(unsigned(lenEdgeListPtr) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln168_fu_670_p2 <= std_logic_vector(unsigned(i_2_fu_228) + unsigned(ap_const_lv4_1));
    add_ln169_fu_682_p2 <= std_logic_vector(unsigned(j_1_reg_463) + unsigned(ap_const_lv4_1));
    and_ln1002_1_fu_880_p2 <= (xor_ln1002_fu_836_p2 and p_Result_4_fu_842_p3);
    and_ln1002_fu_812_p2 <= (tmp_V_2_fu_726_p3 and or_ln1002_1_fu_806_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, icmp_ln135_fu_540_p2)
    begin
        if (((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, icmp_ln143_fu_594_p2)
    begin
        if (((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done)
    begin
        if ((grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state11_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
                ap_block_state11 <= (((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_block_state2_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, icmp_ln135_fu_540_p2)
    begin
                ap_block_state2 <= ((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1));
    end process;


    ap_block_state5_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, icmp_ln143_fu_594_p2)
    begin
                ap_block_state5 <= ((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state8, icmp_ln168_fu_664_p2)
    begin
        if (((icmp_ln168_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op261_write_state11_assign_proc : process(j_1_reg_463)
    begin
                ap_predicate_op261_write_state11 <= (not((j_1_reg_463 = ap_const_lv4_6)) and not((j_1_reg_463 = ap_const_lv4_5)) and not((j_1_reg_463 = ap_const_lv4_4)) and not((j_1_reg_463 = ap_const_lv4_3)) and not((j_1_reg_463 = ap_const_lv4_2)) and not((j_1_reg_463 = ap_const_lv4_1)) and not((j_1_reg_463 = ap_const_lv4_0)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln168_fu_664_p2)
    begin
        if (((icmp_ln168_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln751_fu_998_p1 <= LD_fu_994_p1;
    empty_24_fu_618_p2 <= "1" when (signed(i_1_fu_224) > signed(tmp_47_reg_1142)) else "0";

    fifoCalcMatrixC_i_0_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_0_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_0_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_0_V_read;
        else 
            fifoCalcMatrixC_i_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_1_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_1_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_1_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_1_V_read;
        else 
            fifoCalcMatrixC_i_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_2_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_2_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_2_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_2_V_read;
        else 
            fifoCalcMatrixC_i_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_3_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_3_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_3_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_3_V_read;
        else 
            fifoCalcMatrixC_i_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_4_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_4_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_4_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_4_V_read;
        else 
            fifoCalcMatrixC_i_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_5_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_5_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_5_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_5_V_read;
        else 
            fifoCalcMatrixC_i_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_6_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_6_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_6_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_6_V_read;
        else 
            fifoCalcMatrixC_i_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoCalcMatrixC_i_7_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_7_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoCalcMatrixC_i_7_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoCalcMatrixC_i_7_V_read;
        else 
            fifoCalcMatrixC_i_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoEdgeListPtr_i_V_blk_n_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, ap_CS_fsm_state2, icmp_ln135_fu_540_p2, ap_CS_fsm_state5, icmp_ln143_fu_594_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1)))) then 
            fifoEdgeListPtr_i_V_blk_n <= fifoEdgeListPtr_i_V_empty_n;
        else 
            fifoEdgeListPtr_i_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifoEdgeListPtr_i_V_read_assign_proc : process(fifoEdgeListPtr_i_V_empty_n, ap_CS_fsm_state2, icmp_ln135_fu_540_p2, ap_CS_fsm_state5, icmp_ln143_fu_594_p2)
    begin
        if (((not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln143_fu_594_p2 = ap_const_lv1_1)) or (not(((fifoEdgeListPtr_i_V_empty_n = ap_const_logic_0) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln135_fu_540_p2 = ap_const_lv1_1)))) then 
            fifoEdgeListPtr_i_V_read <= ap_const_logic_1;
        else 
            fifoEdgeListPtr_i_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_0_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_0_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_0_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_0_V_read;
        else 
            fifoMatrixCIdx_i_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_1_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_1_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_1_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_1_V_read;
        else 
            fifoMatrixCIdx_i_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_2_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_2_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_2_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_2_V_read;
        else 
            fifoMatrixCIdx_i_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_3_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_3_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_3_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_3_V_read;
        else 
            fifoMatrixCIdx_i_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_4_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_4_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_4_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_4_V_read;
        else 
            fifoMatrixCIdx_i_4_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_5_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_5_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_5_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_5_V_read;
        else 
            fifoMatrixCIdx_i_5_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_6_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_6_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_6_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_6_V_read;
        else 
            fifoMatrixCIdx_i_6_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoMatrixCIdx_i_7_V_read_assign_proc : process(grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_7_V_read, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fifoMatrixCIdx_i_7_V_read <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_fifoMatrixCIdx_i_7_V_read;
        else 
            fifoMatrixCIdx_i_7_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_0_V_blk_n_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_0))) then 
            fifoSortMatrixC_o_0_V_blk_n <= fifoSortMatrixC_o_0_V_full_n;
        else 
            fifoSortMatrixC_o_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_0_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_0_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_0))) then 
            fifoSortMatrixC_o_0_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_1_V_blk_n_assign_proc : process(fifoSortMatrixC_o_1_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_1))) then 
            fifoSortMatrixC_o_1_V_blk_n <= fifoSortMatrixC_o_1_V_full_n;
        else 
            fifoSortMatrixC_o_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_1_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_1_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_1))) then 
            fifoSortMatrixC_o_1_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_2_V_blk_n_assign_proc : process(fifoSortMatrixC_o_2_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_2))) then 
            fifoSortMatrixC_o_2_V_blk_n <= fifoSortMatrixC_o_2_V_full_n;
        else 
            fifoSortMatrixC_o_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_2_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_2_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_2))) then 
            fifoSortMatrixC_o_2_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_3_V_blk_n_assign_proc : process(fifoSortMatrixC_o_3_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_3))) then 
            fifoSortMatrixC_o_3_V_blk_n <= fifoSortMatrixC_o_3_V_full_n;
        else 
            fifoSortMatrixC_o_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_3_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_3_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_3))) then 
            fifoSortMatrixC_o_3_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_3_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_4_V_blk_n_assign_proc : process(fifoSortMatrixC_o_4_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_4))) then 
            fifoSortMatrixC_o_4_V_blk_n <= fifoSortMatrixC_o_4_V_full_n;
        else 
            fifoSortMatrixC_o_4_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_4_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_4_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_4))) then 
            fifoSortMatrixC_o_4_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_4_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_5_V_blk_n_assign_proc : process(fifoSortMatrixC_o_5_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_5))) then 
            fifoSortMatrixC_o_5_V_blk_n <= fifoSortMatrixC_o_5_V_full_n;
        else 
            fifoSortMatrixC_o_5_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_5_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_5_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_5))) then 
            fifoSortMatrixC_o_5_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_5_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_6_V_blk_n_assign_proc : process(fifoSortMatrixC_o_6_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_6))) then 
            fifoSortMatrixC_o_6_V_blk_n <= fifoSortMatrixC_o_6_V_full_n;
        else 
            fifoSortMatrixC_o_6_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_6_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_6_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state11) and (j_1_reg_463 = ap_const_lv4_6))) then 
            fifoSortMatrixC_o_6_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_6_V_write <= ap_const_logic_0;
        end if; 
    end process;


    fifoSortMatrixC_o_7_V_blk_n_assign_proc : process(fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463)
    begin
        if ((not((j_1_reg_463 = ap_const_lv4_6)) and not((j_1_reg_463 = ap_const_lv4_5)) and not((j_1_reg_463 = ap_const_lv4_4)) and not((j_1_reg_463 = ap_const_lv4_3)) and not((j_1_reg_463 = ap_const_lv4_2)) and not((j_1_reg_463 = ap_const_lv4_1)) and not((j_1_reg_463 = ap_const_lv4_0)) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fifoSortMatrixC_o_7_V_blk_n <= fifoSortMatrixC_o_7_V_full_n;
        else 
            fifoSortMatrixC_o_7_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifoSortMatrixC_o_7_V_din <= select_ln988_fu_1002_p3;

    fifoSortMatrixC_o_7_V_write_assign_proc : process(fifoSortMatrixC_o_0_V_full_n, fifoSortMatrixC_o_1_V_full_n, fifoSortMatrixC_o_2_V_full_n, fifoSortMatrixC_o_3_V_full_n, fifoSortMatrixC_o_4_V_full_n, fifoSortMatrixC_o_5_V_full_n, fifoSortMatrixC_o_6_V_full_n, fifoSortMatrixC_o_7_V_full_n, ap_CS_fsm_state11, j_1_reg_463, ap_predicate_op261_write_state11)
    begin
        if ((not((((ap_predicate_op261_write_state11 = ap_const_boolean_1) and (fifoSortMatrixC_o_7_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_6) and (fifoSortMatrixC_o_6_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_5) and (fifoSortMatrixC_o_5_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_4) and (fifoSortMatrixC_o_4_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_3) and (fifoSortMatrixC_o_3_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_2) and (fifoSortMatrixC_o_2_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_1) and (fifoSortMatrixC_o_1_V_full_n = ap_const_logic_0)) or ((j_1_reg_463 = ap_const_lv4_0) and (fifoSortMatrixC_o_0_V_full_n = ap_const_logic_0)))) and (ap_predicate_op261_write_state11 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            fifoSortMatrixC_o_7_V_write <= ap_const_logic_1;
        else 
            fifoSortMatrixC_o_7_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_ap_start_reg;
    icmp_ln1002_fu_818_p2 <= "0" when (and_ln1002_fu_812_p2 = ap_const_lv32_0) else "1";
    icmp_ln1011_fu_850_p2 <= "1" when (signed(lsb_index_fu_758_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln135_fu_540_p2 <= "1" when (i_fu_184 = ap_const_lv4_8) else "0";
    icmp_ln136_fu_567_p2 <= "1" when (j_reg_452 = ap_const_lv4_8) else "0";
    icmp_ln143_fu_594_p2 <= "1" when (signed(zext_ln143_fu_590_p1) < signed(add_ln143_reg_1123)) else "0";
    icmp_ln168_fu_664_p2 <= "1" when (i_2_fu_228 = ap_const_lv4_8) else "0";
    icmp_ln169_fu_676_p2 <= "1" when (j_1_reg_463 = ap_const_lv4_8) else "0";
    icmp_ln988_fu_706_p2 <= "1" when (p_Val2_s_fu_692_p10 = ap_const_lv32_0) else "0";
    icmp_ln999_fu_774_p2 <= "1" when (signed(tmp_43_fu_764_p4) > signed(ap_const_lv31_0)) else "0";
    iter_2_fu_599_p2 <= std_logic_vector(unsigned(iter_fu_220) + unsigned(ap_const_lv31_1));
    
    l_fu_744_p3_proc : process(p_Result_3_fu_734_p4)
    begin
        l_fu_744_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_3_fu_734_p4(i) = '1' then
                l_fu_744_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_fu_758_p2 <= std_logic_vector(unsigned(sub_ln997_fu_752_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln1000_fu_794_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv32_FFFFFFFF),to_integer(unsigned('0' & zext_ln1000_fu_790_p1(31-1 downto 0)))));
    lshr_ln1011_fu_874_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1010_fu_824_p1),to_integer(unsigned('0' & zext_ln1011_fu_870_p1(31-1 downto 0)))));
    m_2_fu_910_p3 <= 
        lshr_ln1011_fu_874_p2 when (icmp_ln1011_fu_850_p2(0) = '1') else 
        shl_ln1012_fu_896_p2;
    m_3_fu_922_p2 <= std_logic_vector(unsigned(m_2_fu_910_p3) + unsigned(zext_ln1014_fu_918_p1));

    matrixC_buffer_V_0_address0_assign_proc : process(matrixC_buffer_V_0_addr_reg_1069, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_0_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_0_address0 <= matrixC_buffer_V_0_addr_reg_1069;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_0_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_address0;
        else 
            matrixC_buffer_V_0_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_0_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_0_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_ce0;
        else 
            matrixC_buffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_0_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_0_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_0_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_d0;
        else 
            matrixC_buffer_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_0_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_0) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_0_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_0_we0;
        else 
            matrixC_buffer_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_1_address0_assign_proc : process(matrixC_buffer_V_1_addr_reg_1074, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_1_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_1_address0 <= matrixC_buffer_V_1_addr_reg_1074;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_1_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_address0;
        else 
            matrixC_buffer_V_1_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_1_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_ce0;
        else 
            matrixC_buffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_1_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_1_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_1_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_d0;
        else 
            matrixC_buffer_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_1_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_1) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_1_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_1_we0;
        else 
            matrixC_buffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_2_address0_assign_proc : process(matrixC_buffer_V_2_addr_reg_1079, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_2_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_2_address0 <= matrixC_buffer_V_2_addr_reg_1079;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_2_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_address0;
        else 
            matrixC_buffer_V_2_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_2_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_2_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_ce0;
        else 
            matrixC_buffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_2_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_2_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_2_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_d0;
        else 
            matrixC_buffer_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_2_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_2) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_2_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_2_we0;
        else 
            matrixC_buffer_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_3_address0_assign_proc : process(matrixC_buffer_V_3_addr_reg_1084, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_3_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_3_address0 <= matrixC_buffer_V_3_addr_reg_1084;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_3_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_address0;
        else 
            matrixC_buffer_V_3_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_3_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_3_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_ce0;
        else 
            matrixC_buffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_3_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_3_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_3_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_d0;
        else 
            matrixC_buffer_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_3_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_3) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_3_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_3_we0;
        else 
            matrixC_buffer_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_4_address0_assign_proc : process(matrixC_buffer_V_4_addr_reg_1089, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_4_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_4_address0 <= matrixC_buffer_V_4_addr_reg_1089;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_4_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_address0;
        else 
            matrixC_buffer_V_4_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_4_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_4_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_ce0;
        else 
            matrixC_buffer_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_4_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_4_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_4_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_d0;
        else 
            matrixC_buffer_V_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_4_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_4) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_4_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_4_we0;
        else 
            matrixC_buffer_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_5_address0_assign_proc : process(matrixC_buffer_V_5_addr_reg_1094, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_5_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_5_address0 <= matrixC_buffer_V_5_addr_reg_1094;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_5_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_address0;
        else 
            matrixC_buffer_V_5_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_5_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_5_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_ce0;
        else 
            matrixC_buffer_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_5_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_5_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_5_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_d0;
        else 
            matrixC_buffer_V_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_5_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_5) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_5_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_5_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_5_we0;
        else 
            matrixC_buffer_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_6_address0_assign_proc : process(matrixC_buffer_V_6_addr_reg_1099, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_6_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_6_address0 <= matrixC_buffer_V_6_addr_reg_1099;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_6_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_address0;
        else 
            matrixC_buffer_V_6_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_6_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_6_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_ce0;
        else 
            matrixC_buffer_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_6_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_6_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_6_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_d0;
        else 
            matrixC_buffer_V_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_6_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_6) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_6_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_6_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_6_we0;
        else 
            matrixC_buffer_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_7_address0_assign_proc : process(matrixC_buffer_V_7_addr_reg_1104, ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_address0, ap_CS_fsm_state7, zext_ln168_fu_652_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            matrixC_buffer_V_7_address0 <= zext_ln168_fu_652_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_7_address0 <= matrixC_buffer_V_7_addr_reg_1104;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_7_address0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_address0;
        else 
            matrixC_buffer_V_7_address0 <= "XXX";
        end if; 
    end process;


    matrixC_buffer_V_7_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state8, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_ce0, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_7_ce0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_ce0;
        else 
            matrixC_buffer_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    matrixC_buffer_V_7_d0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_d0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            matrixC_buffer_V_7_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_7_d0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_d0;
        else 
            matrixC_buffer_V_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    matrixC_buffer_V_7_we0_assign_proc : process(ap_CS_fsm_state3, grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_we0, ap_CS_fsm_state7, icmp_ln136_fu_567_p2, trunc_ln137_fu_579_p1)
    begin
        if (((trunc_ln137_fu_579_p1 = ap_const_lv3_7) and (icmp_ln136_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            matrixC_buffer_V_7_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            matrixC_buffer_V_7_we0 <= grp_sort_C_Pipeline_loop_diff_window_loop_diff_pe_fu_475_matrixC_buffer_V_7_we0;
        else 
            matrixC_buffer_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1002_1_fu_806_p2 <= (shl_ln1002_fu_800_p2 or lshr_ln1000_fu_794_p2);
    p_Result_2_fu_712_p3 <= p_Val2_s_fu_692_p10(31 downto 31);
    
    p_Result_3_fu_734_p4_proc : process(tmp_V_2_fu_726_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(32+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable p_Result_3_fu_734_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(32 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_1F(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_2_fu_726_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(32-1-unsigned(ap_const_lv32_1F(5-1 downto 0)));
            for p_Result_3_fu_734_p4_i in 0 to 32-1 loop
                v0_cpy(p_Result_3_fu_734_p4_i) := tmp_V_2_fu_726_p3(32-1-p_Result_3_fu_734_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(32-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_3_fu_734_p4 <= resvalue(32-1 downto 0);
    end process;

    p_Result_4_fu_842_p3 <= tmp_V_2_fu_726_p3(to_integer(unsigned(lsb_index_fu_758_p2)) downto to_integer(unsigned(lsb_index_fu_758_p2))) when (to_integer(unsigned(lsb_index_fu_758_p2))>= 0 and to_integer(unsigned(lsb_index_fu_758_p2))<=31) else "-";
    p_Result_5_fu_982_p5 <= (zext_ln1015_fu_954_p1(63 downto 32) & tmp_fu_975_p3 & zext_ln1015_fu_954_p1(22 downto 0));
    p_Val2_s_fu_692_p9 <= j_1_reg_463(3 - 1 downto 0);
    select_ln1011_fu_902_p3 <= 
        select_ln999_fu_856_p3 when (icmp_ln1011_fu_850_p2(0) = '1') else 
        and_ln1002_1_fu_880_p2;
    select_ln988_fu_1002_p3 <= 
        ap_const_lv32_0 when (icmp_ln988_reg_1257(0) = '1') else 
        bitcast_ln751_fu_998_p1;
    select_ln996_fu_957_p3 <= 
        ap_const_lv8_7F when (p_Result_s_reg_1272(0) = '1') else 
        ap_const_lv8_7E;
    select_ln999_fu_856_p3 <= 
        icmp_ln1002_fu_818_p2 when (icmp_ln999_fu_774_p2(0) = '1') else 
        p_Result_4_fu_842_p3;
    shl_ln1002_fu_800_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & lsb_index_fu_758_p2(31-1 downto 0)))));
    shl_ln1012_fu_896_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1010_fu_824_p1),to_integer(unsigned('0' & zext_ln1012_fu_892_p1(31-1 downto 0)))));
    smax_fu_623_p3 <= 
        i_1_fu_224 when (empty_24_fu_618_p2(0) = '1') else 
        tmp_47_reg_1142;
    sub_ln1000_fu_784_p2 <= std_logic_vector(signed(ap_const_lv6_39) - signed(trunc_ln1000_fu_780_p1));
    sub_ln1012_fu_886_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln997_fu_752_p2));
    sub_ln1017_fu_964_p2 <= std_logic_vector(unsigned(ap_const_lv8_10) - unsigned(trunc_ln996_reg_1277));
    sub_ln148_fu_630_p2 <= std_logic_vector(unsigned(smax_fu_623_p3) - unsigned(i_1_fu_224));
    sub_ln997_fu_752_p2 <= std_logic_vector(unsigned(ap_const_lv32_20) - unsigned(l_fu_744_p3));
    tmp_43_fu_764_p4 <= lsb_index_fu_758_p2(31 downto 1);
    tmp_44_fu_828_p3 <= lsb_index_fu_758_p2(31 downto 31);
    tmp_V_2_fu_726_p3 <= 
        tmp_V_fu_720_p2 when (p_Result_2_fu_712_p3(0) = '1') else 
        p_Val2_s_fu_692_p10;
    tmp_V_fu_720_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(p_Val2_s_fu_692_p10));
    tmp_fu_975_p3 <= (p_Result_2_reg_1262 & add_ln1017_fu_969_p2);
    tmp_s_fu_636_p3 <= (sub_ln148_fu_630_p2 & ap_const_lv2_0);
    trunc_ln1000_fu_780_p1 <= sub_ln997_fu_752_p2(6 - 1 downto 0);
    trunc_ln137_fu_579_p1 <= j_reg_452(3 - 1 downto 0);
    trunc_ln996_fu_946_p1 <= l_fu_744_p3(8 - 1 downto 0);
    xor_ln1002_fu_836_p2 <= (tmp_44_fu_828_p3 xor ap_const_lv1_1);
    zext_ln1000_fu_790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1000_fu_784_p2),32));
    zext_ln1010_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_2_fu_726_p3),64));
    zext_ln1011_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1011_fu_864_p2),64));
    zext_ln1012_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1012_fu_886_p2),64));
    zext_ln1014_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1011_fu_902_p3),64));
    zext_ln1015_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_4_reg_1267),64));
    zext_ln135_fu_528_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_184),64));
    zext_ln143_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_fu_220),32));
    zext_ln168_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_fu_228),64));
end behav;
