$date
	Fri Dec  3 21:07:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_bench $end
$var reg 1 ! clk $end
$scope module duv $end
$var wire 1 ! clk $end
$var wire 1 " z_flag $end
$var wire 28 # out_shift_jump [27:0] $end
$var wire 32 $ out_shift [31:0] $end
$var wire 5 % out_mux_wb [4:0] $end
$var wire 32 & out_adder2 [31:0] $end
$var wire 32 ' outPC [31:0] $end
$var wire 32 ( outMuxJump [31:0] $end
$var wire 32 ) outMux0 [31:0] $end
$var wire 32 * outInsMem [31:0] $end
$var wire 2 + outB_WB3 [1:0] $end
$var wire 2 , outB_WB2 [1:0] $end
$var wire 2 - outB_WB1 [1:0] $end
$var wire 4 . outB_M2 [3:0] $end
$var wire 4 / outB_M1 [3:0] $end
$var wire 5 0 outB_EX1 [4:0] $end
$var wire 32 1 mux_alu [31:0] $end
$var wire 32 2 mem_out [31:0] $end
$var wire 32 3 inMuxB [31:0] $end
$var wire 32 4 inMuxA [31:0] $end
$var wire 32 5 final_WriteData [31:0] $end
$var wire 32 6 ext [31:0] $end
$var wire 32 7 alu_out [31:0] $end
$var wire 3 8 alu_c [2:0] $end
$var wire 1 9 RegWrite $end
$var wire 1 : RegDst $end
$var wire 32 ; RD2 [31:0] $end
$var wire 32 < RD1 [31:0] $end
$var wire 1 = PCSrc $end
$var wire 1 > MemWrite $end
$var wire 1 ? MemToReg $end
$var wire 1 @ MemRead $end
$var wire 1 A Jump $end
$var wire 32 B J2 [31:0] $end
$var wire 32 C J1 [31:0] $end
$var wire 32 D J0 [31:0] $end
$var wire 5 E F1 [4:0] $end
$var wire 5 F E2 [4:0] $end
$var wire 5 G E1 [4:0] $end
$var wire 32 H D2 [31:0] $end
$var wire 32 I D1 [31:0] $end
$var wire 5 J C3 [4:0] $end
$var wire 32 K C2 [31:0] $end
$var wire 32 L C1 [31:0] $end
$var wire 1 M Branch $end
$var wire 32 N B3 [31:0] $end
$var wire 1 O B2 $end
$var wire 32 P B1 [31:0] $end
$var wire 32 Q B0 [31:0] $end
$var wire 1 R ALUSrc $end
$var wire 3 S ALUOp [2:0] $end
$var wire 32 T A3 [31:0] $end
$var wire 32 U A1 [31:0] $end
$var wire 32 V A0 [31:0] $end
$scope module a_control $end
$var wire 3 W ALUOP [2:0] $end
$var wire 6 X FUNCTION [5:0] $end
$var reg 3 Y OP [2:0] $end
$upscope $end
$scope module adder_ins $end
$var wire 32 Z B [31:0] $end
$var wire 32 [ R [31:0] $end
$var wire 32 \ A [31:0] $end
$upscope $end
$scope module and_branch $end
$var wire 1 ] A $end
$var wire 1 = R $end
$var wire 1 O B $end
$upscope $end
$scope module b0 $end
$var wire 1 ! clk $end
$var wire 32 ^ inAdd [31:0] $end
$var wire 32 _ inJump [31:0] $end
$var wire 32 ` inInsMem [31:0] $end
$var reg 32 a outAdd [31:0] $end
$var reg 32 b outInsMem [31:0] $end
$var reg 32 c outJump [31:0] $end
$upscope $end
$scope module b1 $end
$var wire 1 ! clk $end
$var wire 32 d inAdder [31:0] $end
$var wire 5 e inInsA [4:0] $end
$var wire 5 f inInsB [4:0] $end
$var wire 32 g inJump [31:0] $end
$var wire 32 h inSignExt [31:0] $end
$var wire 32 i inRD2 [31:0] $end
$var wire 32 j inRD1 [31:0] $end
$var reg 32 k outAdder [31:0] $end
$var reg 5 l outInsA [4:0] $end
$var reg 5 m outInsB [4:0] $end
$var reg 32 n outJump [31:0] $end
$var reg 32 o outRD1 [31:0] $end
$var reg 32 p outRD2 [31:0] $end
$var reg 32 q outSignExt [31:0] $end
$upscope $end
$scope module b2 $end
$var wire 1 ! clk $end
$var wire 32 r inJump [31:0] $end
$var wire 32 s inRD2 [31:0] $end
$var wire 1 " inZf $end
$var wire 32 t inOutAlu [31:0] $end
$var wire 5 u inMux5b [4:0] $end
$var wire 32 v inAdder [31:0] $end
$var reg 32 w outAdder [31:0] $end
$var reg 32 x outJump [31:0] $end
$var reg 5 y outMux5b [4:0] $end
$var reg 32 z outOutAlu [31:0] $end
$var reg 32 { outRD2 [31:0] $end
$var reg 1 O outZf $end
$upscope $end
$scope module b3 $end
$var wire 1 ! clk $end
$var wire 5 | inMux5b [4:0] $end
$var wire 32 } inOutAlu [31:0] $end
$var wire 32 ~ inReadData [31:0] $end
$var reg 5 !" outMux5b [4:0] $end
$var reg 32 "" outOutAlu [31:0] $end
$var reg 32 #" outReadData [31:0] $end
$upscope $end
$scope module b_ex1 $end
$var wire 1 ! clk $end
$var wire 5 $" in [4:0] $end
$var reg 5 %" out [4:0] $end
$upscope $end
$scope module b_m1 $end
$var wire 1 ! clk $end
$var wire 4 &" in [3:0] $end
$var reg 4 '" out [3:0] $end
$upscope $end
$scope module b_m2 $end
$var wire 1 ! clk $end
$var wire 4 (" in [3:0] $end
$var reg 4 )" out [3:0] $end
$upscope $end
$scope module b_wb1 $end
$var wire 1 ! clk $end
$var wire 2 *" in [1:0] $end
$var reg 2 +" out [1:0] $end
$upscope $end
$scope module b_wb2 $end
$var wire 1 ! clk $end
$var wire 2 ," in [1:0] $end
$var reg 2 -" out [1:0] $end
$upscope $end
$scope module b_wb3 $end
$var wire 1 ! clk $end
$var wire 2 ." in [1:0] $end
$var reg 2 /" out [1:0] $end
$upscope $end
$scope module bank $end
$var wire 5 0" AR1 [4:0] $end
$var wire 5 1" AR2 [4:0] $end
$var wire 5 2" AW [4:0] $end
$var wire 1 3" REG_WRITE $end
$var wire 32 4" DIN [31:0] $end
$var reg 32 5" DR1 [31:0] $end
$var reg 32 6" DR2 [31:0] $end
$upscope $end
$scope module extensor $end
$var wire 16 7" IN [15:0] $end
$var wire 32 8" OUT [31:0] $end
$upscope $end
$scope module instructions $end
$var wire 32 9" INS [31:0] $end
$var wire 32 :" ADDR [31:0] $end
$upscope $end
$scope module memory $end
$var wire 32 ;" ADDR [31:0] $end
$var wire 32 <" DIN [31:0] $end
$var wire 1 =" en_R $end
$var wire 1 >" en_W $end
$var reg 32 ?" R [31:0] $end
$upscope $end
$scope module mux0 $end
$var wire 32 @" A [31:0] $end
$var wire 32 A" B [31:0] $end
$var wire 1 = SEL $end
$var reg 32 B" R [31:0] $end
$upscope $end
$scope module muxJump $end
$var wire 32 C" A [31:0] $end
$var wire 32 D" B [31:0] $end
$var wire 1 E" SEL $end
$var reg 32 F" R [31:0] $end
$upscope $end
$scope module pcontrol $end
$var wire 32 G" INS [31:0] $end
$var wire 1 ! clk $end
$var reg 32 H" INS_OUT [31:0] $end
$upscope $end
$scope module post_memory $end
$var wire 32 I" A [31:0] $end
$var wire 32 J" B [31:0] $end
$var wire 1 K" SEL $end
$var reg 32 L" R [31:0] $end
$upscope $end
$scope module post_shift $end
$var wire 32 M" A [31:0] $end
$var wire 32 N" R [31:0] $end
$var wire 32 O" B [31:0] $end
$upscope $end
$scope module pre_alu $end
$var wire 32 P" A [31:0] $end
$var wire 32 Q" B [31:0] $end
$var wire 1 R" SEL $end
$var reg 32 S" R [31:0] $end
$upscope $end
$scope module s_left $end
$var wire 32 T" IN [31:0] $end
$var wire 32 U" OUT [31:0] $end
$upscope $end
$scope module slJump $end
$var wire 26 V" in [25:0] $end
$var wire 28 W" out [27:0] $end
$upscope $end
$scope module super $end
$var wire 6 X" OPCODE [5:0] $end
$var reg 3 Y" ALUOp [2:0] $end
$var reg 1 R ALUSrc $end
$var reg 1 M Branch $end
$var reg 1 A Jump $end
$var reg 1 @ MemRead $end
$var reg 1 ? MemToReg $end
$var reg 1 > MemWrite $end
$var reg 1 : RegDst $end
$var reg 1 9 RegWrite $end
$upscope $end
$scope module super_alu $end
$var wire 32 Z" A [31:0] $end
$var wire 32 [" B [31:0] $end
$var wire 3 \" SEL [2:0] $end
$var reg 32 ]" R [31:0] $end
$var reg 1 " ZF $end
$upscope $end
$scope module write_back $end
$var wire 5 ^" A [4:0] $end
$var wire 5 _" B [4:0] $end
$var wire 1 `" SEL $end
$var reg 5 a" R [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx a"
x`"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx00 W"
bx V"
bx00 U"
bx T"
bx S"
xR"
bx Q"
bx P"
bx00 O"
bx N"
bx M"
bx L"
xK"
bx J"
bx I"
bx H"
bx G"
bx F"
xE"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
x>"
x="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
x3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx00 _
bx ^
x]
bx \
bx [
b100 Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
xR
bx Q
bx P
xO
bx N
xM
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
xA
x@
x?
x>
x=
bx <
bx ;
x:
x9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx00 $
bx00 #
x"
0!
$end
#50
b0 #
b0 W"
b0 V"
b0 _
b0 *
b0 `
b0 9"
b100 4
b100 [
b100 ^
b100 @"
b0 '
b0 \
b0 :"
b0 H"
bx00 D
bx00 c
bx00 g
0!
#100
b0 ;
b0 i
b0 6"
b0 <
b0 j
b0 5"
0A
19
0R
0>
b10 S
b10 Y"
b10 *"
0?
0@
b0 &"
0M
b10100 $"
1:
b0 f
b0 e
b0 6
b0 h
b0 8"
b0 7"
b0 1"
b0 0"
b0 X"
bx00 C
bx00 n
bx00 r
b0 D
b0 c
b0 g
b0 Q
b0 b
b100 V
b100 a
b100 d
1!
#150
0!
#200
1"
b0 7
b0 t
b0 ]"
b0 %
b0 u
b0 a"
b0 1
b0 S"
b0 ["
b111 8
b111 Y
b111 \"
1`"
b10 W
0R"
b100 &
b100 v
b100 N"
b0 $
b0 O"
b0 U"
b0 X
b10 -
b10 +"
b10 ,"
b0 /
b0 '"
b0 ("
b10100 0
b10100 %"
b0 C
b0 n
b0 r
b0 E
b0 m
b0 _"
b0 G
b0 l
b0 ^"
b0 I
b0 q
b0 Q"
b0 T"
b0 L
b0 p
b0 s
b0 P"
b0 P
b0 o
b0 Z"
b100 U
b100 k
b100 M"
bx00 B
bx00 x
bx00 D"
1!
#250
0!
#300
b100 (
b100 F"
b100 G"
b100 )
b100 B"
b100 C"
0=
0="
0>"
0]
0E"
b0 B
b0 x
b0 D"
b0 F
b0 y
b0 |
b0 H
b0 {
b0 <"
b0 K
b0 z
b0 }
b0 ;"
1O
b100 3
b100 w
b100 A"
b0 .
b0 )"
b10 ,
b10 -"
b10 ."
1!
#350
0!
#400
b0 ;
b0 i
b0 6"
b0 <
b0 j
b0 5"
b1000 (
b1000 F"
b1000 G"
b0 5
b0 4"
b0 L"
b1000 )
b1000 B"
b1000 C"
0K"
13"
b1000 4
b1000 [
b1000 ^
b1000 @"
b100 '
b100 \
b100 :"
b100 H"
b10 +
b10 /"
b0 J
b0 !"
b0 2"
b0 N
b0 ""
b0 I"
1!
#450
0!
#500
b1100 (
b1100 F"
b1100 G"
b1100 )
b1100 B"
b1100 C"
b110000 _
b110000 #
b110000 W"
b1100 V"
b1000 V
b1000 a
b1000 d
b1000000000000000000000001100 *
b1000000000000000000000001100 `
b1000000000000000000000001100 9"
b1100 4
b1100 [
b1100 ^
b1100 @"
b1000 '
b1000 \
b1000 :"
b1000 H"
1!
#550
0!
#600
b10000 (
b10000 F"
b10000 G"
b10000 )
b10000 B"
b10000 C"
b0 _
b0 #
b0 W"
1A
x9
xR
x>
bx S
bx Y"
bx *"
x?
b10xx &"
x@
bx $"
x:
b0 V"
b1100 6
b1100 h
b1100 8"
b1100 7"
b10 X"
b0 *
b0 `
b0 9"
b10000 4
b10000 [
b10000 ^
b10000 @"
b1100 '
b1100 \
b1100 :"
b1100 H"
b110000 D
b110000 c
b110000 g
b1000000000000000000000001100 Q
b1000000000000000000000001100 b
b1100 V
b1100 a
b1100 d
b1000 &
b1000 v
b1000 N"
b1000 U
b1000 k
b1000 M"
1!
#650
0!
#700
b10100 (
b10100 F"
b10100 G"
b10100 )
b10100 B"
b10100 C"
0A
19
0R
0>
b10 S
b10 Y"
b10 *"
0?
b0 &"
0@
b10100 $"
1:
b110000 $
b110000 O"
b110000 U"
b1100 X
x`"
bx W
xR"
b0 6
b0 h
b0 8"
b0 7"
b0 X"
b1000 3
b1000 w
b1000 A"
b110000 C
b110000 n
b110000 r
b1100 I
b1100 q
b1100 Q"
b1100 T"
b111100 &
b111100 v
b111100 N"
b1100 U
b1100 k
b1100 M"
bx 0
bx %"
b10xx /
b10xx '"
b10xx ("
bx -
bx +"
bx ,"
b0 D
b0 c
b0 g
b0 Q
b0 b
b10000 V
b10000 a
b10000 d
b10100 4
b10100 [
b10100 ^
b10100 @"
b10000 '
b10000 \
b10000 :"
b10000 H"
1!
#750
0!
#800
b110000 (
b110000 F"
b110000 G"
b11000 )
b11000 B"
b11000 C"
1`"
b10 W
0R"
b0 $
b0 O"
b0 U"
b0 X
x="
x>"
1E"
b11000 4
b11000 [
b11000 ^
b11000 @"
b10100 '
b10100 \
b10100 :"
b10100 H"
b10100 V
b10100 a
b10100 d
b10 -
b10 +"
b10 ,"
b0 /
b0 '"
b0 ("
b10100 0
b10100 %"
b0 C
b0 n
b0 r
b0 I
b0 q
b0 Q"
b0 T"
b10000 &
b10000 v
b10000 N"
b10000 U
b10000 k
b10000 M"
bx ,
bx -"
bx ."
b10xx .
b10xx )"
b110000 B
b110000 x
b110000 D"
b111100 3
b111100 w
b111100 A"
1!
#850
0!
#900
b110100 (
b110100 F"
b110100 G"
b110100 )
b110100 B"
b110100 C"
b100010000110000010000000 _
b100010000110000010000000 #
b100010000110000010000000 W"
xK"
x3"
0="
0>"
0E"
b1000100001100000100000 V"
bx +
bx /"
b0 B
b0 x
b0 D"
b10000 3
b10000 w
b10000 A"
b0 .
b0 )"
b10 ,
b10 -"
b10 ."
b10100 &
b10100 v
b10100 N"
b10100 U
b10100 k
b10100 M"
b11000 V
b11000 a
b11000 d
b1000100001100000100000 *
b1000100001100000100000 `
b1000100001100000100000 9"
b110100 4
b110100 [
b110100 ^
b110100 @"
b110000 '
b110000 \
b110000 :"
b110000 H"
1!
#950
0!
#1000
b111000 (
b111000 F"
b111000 G"
b10 ;
b10 i
b10 6"
b1 <
b1 j
b1 5"
b111000 )
b111000 B"
b111000 C"
b0 _
b0 #
b0 W"
b0 V"
b11 f
b10 e
b1100000100000 6
b1100000100000 h
b1100000100000 8"
b1100000100000 7"
b10 1"
b1 0"
0K"
13"
b0 *
b0 `
b0 9"
b111000 4
b111000 [
b111000 ^
b111000 @"
b110100 '
b110100 \
b110100 :"
b110100 H"
b100010000110000010000000 D
b100010000110000010000000 c
b100010000110000010000000 g
b1000100001100000100000 Q
b1000100001100000100000 b
b110100 V
b110100 a
b110100 d
b11000 &
b11000 v
b11000 N"
b11000 U
b11000 k
b11000 M"
b10100 3
b10100 w
b10100 A"
b10 +
b10 /"
1!
#1050
0!
#1100
0"
b11 7
b11 t
b11 ]"
b111100 (
b111100 F"
b111100 G"
b0 8
b0 Y
b0 \"
b0 ;
b0 i
b0 6"
b0 <
b0 j
b0 5"
b11 %
b11 u
b11 a"
b10 1
b10 S"
b10 ["
b111100 )
b111100 B"
b111100 C"
b110000010000000 $
b110000010000000 O"
b110000010000000 U"
b100000 X
b0 f
b0 e
b0 6
b0 h
b0 8"
b0 7"
b0 1"
b0 0"
b11000 3
b11000 w
b11000 A"
b100010000110000010000000 C
b100010000110000010000000 n
b100010000110000010000000 r
b11 E
b11 m
b11 _"
b10 G
b10 l
b10 ^"
b1100000100000 I
b1100000100000 q
b1100000100000 Q"
b1100000100000 T"
b10 L
b10 p
b10 s
b10 P"
b1 P
b1 o
b1 Z"
b110000010110100 &
b110000010110100 v
b110000010110100 N"
b110100 U
b110100 k
b110100 M"
b0 D
b0 c
b0 g
b0 Q
b0 b
b111000 V
b111000 a
b111000 d
b111100 4
b111100 [
b111100 ^
b111100 @"
b111000 '
b111000 \
b111000 :"
b111000 H"
1!
#1150
0!
#1200
1"
b1000000 (
b1000000 F"
b1000000 G"
b111 8
b111 Y
b111 \"
b0 %
b0 u
b0 a"
b0 1
b0 S"
b0 ["
b0 7
b0 t
b0 ]"
b1000000 )
b1000000 B"
b1000000 C"
b0 $
b0 O"
b0 U"
b0 X
b1000000 4
b1000000 [
b1000000 ^
b1000000 @"
b111100 '
b111100 \
b111100 :"
b111100 H"
b111100 V
b111100 a
b111100 d
b0 C
b0 n
b0 r
b0 E
b0 m
b0 _"
b0 G
b0 l
b0 ^"
b0 I
b0 q
b0 Q"
b0 T"
b0 L
b0 p
b0 s
b0 P"
b0 P
b0 o
b0 Z"
b111000 &
b111000 v
b111000 N"
b111000 U
b111000 k
b111000 M"
b100010000110000010000000 B
b100010000110000010000000 x
b100010000110000010000000 D"
b11 F
b11 y
b11 |
b10 H
b10 {
b10 <"
b11 K
b11 z
b11 }
b11 ;"
0O
b110000010110100 3
b110000010110100 w
b110000010110100 A"
1!
#1250
0!
#1300
b1000100 (
b1000100 F"
b1000100 G"
b11 5
b11 4"
b11 L"
b1000100 )
b1000100 B"
b1000100 C"
b11 J
b11 !"
b11 2"
b11 N
b11 ""
b11 I"
b0 B
b0 x
b0 D"
b0 F
b0 y
b0 |
b0 H
b0 {
b0 <"
b0 K
b0 z
b0 }
b0 ;"
1O
b111000 3
b111000 w
b111000 A"
b111100 &
b111100 v
b111100 N"
b111100 U
b111100 k
b111100 M"
b1000000 V
b1000000 a
b1000000 d
b1000100 4
b1000100 [
b1000100 ^
b1000100 @"
b1000000 '
b1000000 \
b1000000 :"
b1000000 H"
1!
#1350
0!
#1400
b1001000 (
b1001000 F"
b1001000 G"
b0 ;
b0 i
b0 6"
b0 <
b0 j
b0 5"
b1001000 )
b1001000 B"
b1001000 C"
b0 5
b0 4"
b0 L"
b11100 _
b11100 #
b11100 W"
b111 V"
b1000000000000000000000000111 *
b1000000000000000000000000111 `
b1000000000000000000000000111 9"
b1001000 4
b1001000 [
b1001000 ^
b1001000 @"
b1000100 '
b1000100 \
b1000100 :"
b1000100 H"
b1000100 V
b1000100 a
b1000100 d
b1000000 &
b1000000 v
b1000000 N"
b1000000 U
b1000000 k
b1000000 M"
b111100 3
b111100 w
b111100 A"
b0 J
b0 !"
b0 2"
b0 N
b0 ""
b0 I"
1!
#1450
0!
#1500
b1001100 (
b1001100 F"
b1001100 G"
b1001100 )
b1001100 B"
b1001100 C"
1A
x9
xR
x>
bx S
bx Y"
bx *"
x?
b10xx &"
x@
bx $"
x:
b0 _
b0 #
b0 W"
b111 6
b111 h
b111 8"
b111 7"
b10 X"
b0 V"
b1000000 3
b1000000 w
b1000000 A"
b1000100 &
b1000100 v
b1000100 N"
b1000100 U
b1000100 k
b1000100 M"
b11100 D
b11100 c
b11100 g
b1000000000000000000000000111 Q
b1000000000000000000000000111 b
b1001000 V
b1001000 a
b1001000 d
b0 *
b0 `
b0 9"
b1001100 4
b1001100 [
b1001100 ^
b1001100 @"
b1001000 '
b1001000 \
b1001000 :"
b1001000 H"
1!
#1550
0!
#1600
b1010000 (
b1010000 F"
b1010000 G"
b1010000 )
b1010000 B"
b1010000 C"
0A
19
0R
0>
b10 S
b10 Y"
b10 *"
0?
b0 &"
0@
b10100 $"
1:
b0 6
b0 h
b0 8"
b0 7"
b0 X"
x`"
bx W
xR"
b11100 $
b11100 O"
b11100 U"
b111 X
b1010000 4
b1010000 [
b1010000 ^
b1010000 @"
b1001100 '
b1001100 \
b1001100 :"
b1001100 H"
b0 D
b0 c
b0 g
b0 Q
b0 b
b1001100 V
b1001100 a
b1001100 d
bx -
bx +"
bx ,"
b10xx /
b10xx '"
b10xx ("
bx 0
bx %"
b11100 C
b11100 n
b11100 r
b111 I
b111 q
b111 Q"
b111 T"
b1100100 &
b1100100 v
b1100100 N"
b1001000 U
b1001000 k
b1001000 M"
b1000100 3
b1000100 w
b1000100 A"
1!
#1650
0!
#1700
b11100 (
b11100 F"
b11100 G"
b1010100 )
b1010100 B"
b1010100 C"
x="
x>"
1E"
b0 $
b0 O"
b0 U"
b0 X
1`"
b10 W
0R"
b11100 B
b11100 x
b11100 D"
b1100100 3
b1100100 w
b1100100 A"
b10xx .
b10xx )"
bx ,
bx -"
bx ."
b0 C
b0 n
b0 r
b0 I
b0 q
b0 Q"
b0 T"
b1001100 &
b1001100 v
b1001100 N"
b1001100 U
b1001100 k
b1001100 M"
b10100 0
b10100 %"
b0 /
b0 '"
b0 ("
b10 -
b10 +"
b10 ,"
b1010000 V
b1010000 a
b1010000 d
b1010100 4
b1010100 [
b1010100 ^
b1010100 @"
b1010000 '
b1010000 \
b1010000 :"
b1010000 H"
1!
#1750
0!
#1800
b100000 (
b100000 F"
b100000 G"
b100000 )
b100000 B"
b100000 C"
b1010000 _
b1010000 #
b1010000 W"
b10100 V"
0="
0>"
0E"
xK"
x3"
b1000000000000000000000010100 *
b1000000000000000000000010100 `
b1000000000000000000000010100 9"
b100000 4
b100000 [
b100000 ^
b100000 @"
b11100 '
b11100 \
b11100 :"
b11100 H"
b1010100 V
b1010100 a
b1010100 d
b1010000 &
b1010000 v
b1010000 N"
b1010000 U
b1010000 k
b1010000 M"
b10 ,
b10 -"
b10 ."
b0 .
b0 )"
b0 B
b0 x
b0 D"
b1001100 3
b1001100 w
b1001100 A"
bx +
bx /"
1!
#1850
0!
#1900
b100100 (
b100100 F"
b100100 G"
b100100 )
b100100 B"
b100100 C"
1A
x9
xR
x>
bx S
bx Y"
bx *"
x?
b10xx &"
x@
bx $"
x:
b0 _
b0 #
b0 W"
0K"
13"
b10100 6
b10100 h
b10100 8"
b10100 7"
b10 X"
b0 V"
b10 +
b10 /"
b1010000 3
b1010000 w
b1010000 A"
b1010100 &
b1010100 v
b1010100 N"
b1010100 U
b1010100 k
b1010100 M"
b1010000 D
b1010000 c
b1010000 g
b1000000000000000000000010100 Q
b1000000000000000000000010100 b
b100000 V
b100000 a
b100000 d
b0 *
b0 `
b0 9"
b100100 4
b100100 [
b100100 ^
b100100 @"
b100000 '
b100000 \
b100000 :"
b100000 H"
1!
#1950
0!
#2000
b101000 (
b101000 F"
b101000 G"
b101000 )
b101000 B"
b101000 C"
0A
19
0R
0>
b10 S
b10 Y"
b10 *"
0?
b0 &"
0@
b10100 $"
1:
b0 6
b0 h
b0 8"
b0 7"
b0 X"
x`"
bx W
xR"
b1010000 $
b1010000 O"
b1010000 U"
b10100 X
b101000 4
b101000 [
b101000 ^
b101000 @"
b100100 '
b100100 \
b100100 :"
b100100 H"
b0 D
b0 c
b0 g
b0 Q
b0 b
b100100 V
b100100 a
b100100 d
bx -
bx +"
bx ,"
b10xx /
b10xx '"
b10xx ("
bx 0
bx %"
b1010000 C
b1010000 n
b1010000 r
b10100 I
b10100 q
b10100 Q"
b10100 T"
b1110000 &
b1110000 v
b1110000 N"
b100000 U
b100000 k
b100000 M"
b1010100 3
b1010100 w
b1010100 A"
1!
#2050
0!
#2100
b1010000 (
b1010000 F"
b1010000 G"
b101100 )
b101100 B"
b101100 C"
x="
x>"
1E"
b0 $
b0 O"
b0 U"
b0 X
1`"
b10 W
0R"
b1010000 B
b1010000 x
b1010000 D"
b1110000 3
b1110000 w
b1110000 A"
b10xx .
b10xx )"
bx ,
bx -"
bx ."
b0 C
b0 n
b0 r
b0 I
b0 q
b0 Q"
b0 T"
b100100 &
b100100 v
b100100 N"
b100100 U
b100100 k
b100100 M"
b10100 0
b10100 %"
b0 /
b0 '"
b0 ("
b10 -
b10 +"
b10 ,"
b101000 V
b101000 a
b101000 d
b101100 4
b101100 [
b101100 ^
b101100 @"
b101000 '
b101000 \
b101000 :"
b101000 H"
1!
#2150
0!
#2200
b1010100 (
b1010100 F"
b1010100 G"
b1010100 )
b1010100 B"
b1010100 C"
0="
0>"
0E"
xK"
x3"
b1010100 4
b1010100 [
b1010100 ^
b1010100 @"
b1010000 '
b1010000 \
b1010000 :"
b1010000 H"
b101100 V
b101100 a
b101100 d
b101000 &
b101000 v
b101000 N"
b101000 U
b101000 k
b101000 M"
b10 ,
b10 -"
b10 ."
b0 .
b0 )"
b0 B
b0 x
b0 D"
b100100 3
b100100 w
b100100 A"
bx +
bx /"
1!
#2250
0!
#2300
b1011000 (
b1011000 F"
b1011000 G"
b1011000 )
b1011000 B"
b1011000 C"
0K"
13"
b10 +
b10 /"
b101000 3
b101000 w
b101000 A"
b101100 &
b101100 v
b101100 N"
b101100 U
b101100 k
b101100 M"
b1010100 V
b1010100 a
b1010100 d
b1011000 4
b1011000 [
b1011000 ^
b1011000 @"
b1010100 '
b1010100 \
b1010100 :"
b1010100 H"
1!
#2350
0!
#2400
b1011100 (
b1011100 F"
b1011100 G"
b1011100 )
b1011100 B"
b1011100 C"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 _
bx00 #
bx00 W"
bx V"
bx *
bx `
bx 9"
b1011100 4
b1011100 [
b1011100 ^
b1011100 @"
b1011000 '
b1011000 \
b1011000 :"
b1011000 H"
b1011000 V
b1011000 a
b1011000 d
b1010100 &
b1010100 v
b1010100 N"
b1010100 U
b1010100 k
b1010100 M"
b101100 3
b101100 w
b101100 A"
1!
#2450
0!
#2500
b1100000 (
b1100000 F"
b1100000 G"
bx ;
bx i
bx 6"
bx <
bx j
bx 5"
b1100000 )
b1100000 B"
b1100000 C"
x9
xR
x>
bx S
bx Y"
bx *"
x?
x@
b0xxx &"
xM
bx $"
x:
bx f
bx e
bx 6
bx h
bx 8"
bx 7"
bx 1"
bx 0"
bx X"
b1010100 3
b1010100 w
b1010100 A"
b1011000 &
b1011000 v
b1011000 N"
b1011000 U
b1011000 k
b1011000 M"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 c
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 g
bx Q
bx b
b1011100 V
b1011100 a
b1011100 d
b1100000 4
b1100000 [
b1100000 ^
b1100000 @"
b1011100 '
b1011100 \
b1011100 :"
b1011100 H"
1!
#2550
0!
#2600
x"
bx 7
bx t
bx ]"
b1100100 (
b1100100 F"
b1100100 G"
bx %
bx u
bx a"
bx 1
bx S"
bx ["
b1100100 )
b1100100 B"
b1100100 C"
x`"
bx W
xR"
bx00 $
bx00 O"
bx00 U"
bx X
b1100100 4
b1100100 [
b1100100 ^
b1100100 @"
b1100000 '
b1100000 \
b1100000 :"
b1100000 H"
b1100000 V
b1100000 a
b1100000 d
bx -
bx +"
bx ,"
b0xxx /
b0xxx '"
b0xxx ("
bx 0
bx %"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 C
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 n
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 r
bx E
bx m
bx _"
bx G
bx l
bx ^"
bx I
bx q
bx Q"
bx T"
bx L
bx p
bx s
bx P"
bx P
bx o
bx Z"
bx &
bx v
bx N"
b1011100 U
b1011100 k
b1011100 M"
b1011000 3
b1011000 w
b1011000 A"
1!
#2650
0!
#2700
b1101000 (
b1101000 F"
b1101000 G"
b1101000 )
b1101000 B"
b1101000 C"
x=
x="
x>"
x]
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 B
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 x
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 D"
bx F
bx y
bx |
bx H
bx {
bx <"
bx K
bx z
bx }
bx ;"
xO
bx 3
bx w
bx A"
b0xxx .
b0xxx )"
bx ,
bx -"
bx ."
b1100000 U
b1100000 k
b1100000 M"
b1100100 V
b1100100 a
b1100100 d
b1101000 4
b1101000 [
b1101000 ^
b1101000 @"
b1100100 '
b1100100 \
b1100100 :"
b1100100 H"
1!
#2750
0!
#2800
bx 5
bx 4"
bx L"
xK"
x3"
b1101100 4
b1101100 [
b1101100 ^
b1101100 @"
b1101000 '
b1101000 \
b1101000 :"
b1101000 H"
b1101000 V
b1101000 a
b1101000 d
b1100100 U
b1100100 k
b1100100 M"
bx +
bx /"
bx J
bx !"
bx 2"
bx N
bx ""
bx I"
1!
#2850
0!
#2900
b1101000 U
b1101000 k
b1101000 M"
b1101100 V
b1101100 a
b1101100 d
1!
#2950
0!
#3000
b1101100 U
b1101100 k
b1101100 M"
1!
#3050
0!
#3100
1!
#3150
0!
#3200
1!
#3250
0!
#3300
1!
#3350
0!
#3400
1!
#3450
0!
#3500
1!
#3550
0!
#3600
1!
#3650
0!
#3700
1!
#3750
0!
#3800
1!
#3850
0!
#3900
1!
#3950
0!
#4000
1!
#4050
0!
#4100
1!
#4150
0!
#4200
1!
#4250
0!
#4300
1!
#4350
0!
#4400
1!
#4450
0!
#4500
1!
#4550
0!
#4600
1!
#4650
0!
#4700
1!
#4750
0!
#4800
1!
#4850
0!
#4900
1!
#4950
0!
#5000
1!
#5050
0!
#5100
1!
#5150
0!
#5200
1!
#5250
0!
#5300
1!
#5350
0!
#5400
1!
#5450
0!
#5500
1!
#5550
0!
#5600
1!
#5650
0!
#5700
1!
#5750
0!
#5800
1!
#5850
0!
#5900
1!
#5950
0!
#6000
1!
#6050
0!
