$date
	Sat Oct 22 18:51:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#831051
b10001 !
1"
#831054
b10001 &
b10001 %
1$
#831055
0"
#831058
b110100 &
b110100 %
#831062
b11010 &
b11010 %
#831066
b1101 &
b1101 %
#831070
b101000 &
b101000 %
#831074
b10100 &
b10100 %
#831078
b1010 &
b1010 %
#831082
b101 &
b101 %
#831086
b10000 &
b10000 %
#831090
b1000 &
b1000 %
#831094
b100 &
b100 %
#831098
b10 &
b10 %
#831102
b1 &
1#
b1 %
#831106
b0 &
b0 %
0#
0$
#1795408
b101 !
1"
#1795410
b101 &
b101 %
1$
#1795411
0"
#1795414
b10000 &
b10000 %
#1795418
b1000 &
b1000 %
#1795422
b100 &
b100 %
#1795426
b10 &
b10 %
#1795430
b1 &
1#
b1 %
#1795434
b0 &
b0 %
0#
0$
#2840780
b11100 !
1"
#2840782
b11100 &
b11100 %
1$
#2840783
0"
#2840786
b1110 &
b1110 %
#2840790
b111 &
b111 %
#2840794
b10110 &
b10110 %
#2840798
b1011 &
b1011 %
#2840802
b100010 &
b100010 %
#2840806
b10001 &
b10001 %
#2840810
b110100 &
b110100 %
#2840814
b11010 &
b11010 %
#2840818
b1101 &
b1101 %
#2840822
b101000 &
b101000 %
#2840826
b10100 &
b10100 %
#2840830
b1010 &
b1010 %
#2840834
b101 &
b101 %
#2840838
b10000 &
b10000 %
#2840842
b1000 &
b1000 %
#2840846
b100 &
b100 %
#2840850
b10 &
b10 %
#2840854
b1 &
1#
b1 %
#2840858
b0 &
b0 %
0#
0$
#4500012
