\hypertarget{struct_n_v_i_c___mem_map}{}\section{N\+V\+I\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_n_v_i_c___mem_map}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_aef94884a5cbb2f5260df2e30cf0c954f}{I\+S\+E\+R}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a23a59a3d696222ce8eb7d473645fee33}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}124\mbox{]}\label{struct_n_v_i_c___mem_map_a23a59a3d696222ce8eb7d473645fee33}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a60d6d4189f66d2ee451e0516db827fd1}{I\+C\+E\+R}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a5916fcc22314a0bfd965e62b9fa733b7}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}124\mbox{]}\label{struct_n_v_i_c___mem_map_a5916fcc22314a0bfd965e62b9fa733b7}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a9948e5816be3cb53ef9d27229eaf2d84}{I\+S\+P\+R}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a53e744343069d137fd884b830e971004}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}124\mbox{]}\label{struct_n_v_i_c___mem_map_a53e744343069d137fd884b830e971004}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a2dcec5c8c1f5ce5c6121b5b718b1b685}{I\+C\+P\+R}
\item 
\hypertarget{struct_n_v_i_c___mem_map_a19f786736ec5a1004fb2811eacc76f13}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}380\mbox{]}\label{struct_n_v_i_c___mem_map_a19f786736ec5a1004fb2811eacc76f13}

\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___mem_map_a1f22f7bba4536ada7f0655d30ac628d4}{I\+P} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+V\+I\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_n_v_i_c___mem_map_a60d6d4189f66d2ee451e0516db827fd1}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+C\+E\+R@{I\+C\+E\+R}}
\index{I\+C\+E\+R@{I\+C\+E\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+C\+E\+R}\label{struct_n_v_i_c___mem_map_a60d6d4189f66d2ee451e0516db827fd1}
Interrupt Clear Enable Register, offset\+: 0x80 \hypertarget{struct_n_v_i_c___mem_map_a2dcec5c8c1f5ce5c6121b5b718b1b685}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+C\+P\+R@{I\+C\+P\+R}}
\index{I\+C\+P\+R@{I\+C\+P\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+C\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+C\+P\+R}\label{struct_n_v_i_c___mem_map_a2dcec5c8c1f5ce5c6121b5b718b1b685}
Interrupt Clear Pending Register, offset\+: 0x180 \hypertarget{struct_n_v_i_c___mem_map_a1f22f7bba4536ada7f0655d30ac628d4}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+P@{I\+P}}
\index{I\+P@{I\+P}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+P\mbox{[}8\mbox{]}}\label{struct_n_v_i_c___mem_map_a1f22f7bba4536ada7f0655d30ac628d4}
Interrupt Priority Register n, array offset\+: 0x300, array step\+: 0x4 \hypertarget{struct_n_v_i_c___mem_map_aef94884a5cbb2f5260df2e30cf0c954f}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+S\+E\+R@{I\+S\+E\+R}}
\index{I\+S\+E\+R@{I\+S\+E\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+S\+E\+R}\label{struct_n_v_i_c___mem_map_aef94884a5cbb2f5260df2e30cf0c954f}
Interrupt Set Enable Register, offset\+: 0x0 \hypertarget{struct_n_v_i_c___mem_map_a9948e5816be3cb53ef9d27229eaf2d84}{}\index{N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}!I\+S\+P\+R@{I\+S\+P\+R}}
\index{I\+S\+P\+R@{I\+S\+P\+R}!N\+V\+I\+C\+\_\+\+Mem\+Map@{N\+V\+I\+C\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+S\+P\+R}\label{struct_n_v_i_c___mem_map_a9948e5816be3cb53ef9d27229eaf2d84}
Interrupt Set Pending Register, offset\+: 0x100 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
