#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2773f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27740b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2780420 .functor NOT 1, L_0x27aba20, C4<0>, C4<0>, C4<0>;
L_0x27ab780 .functor XOR 1, L_0x27ab620, L_0x27ab6e0, C4<0>, C4<0>;
L_0x27ab910 .functor XOR 1, L_0x27ab780, L_0x27ab840, C4<0>, C4<0>;
v0x27a71f0_0 .net *"_ivl_10", 0 0, L_0x27ab840;  1 drivers
v0x27a72f0_0 .net *"_ivl_12", 0 0, L_0x27ab910;  1 drivers
v0x27a73d0_0 .net *"_ivl_2", 0 0, L_0x27a9060;  1 drivers
v0x27a7490_0 .net *"_ivl_4", 0 0, L_0x27ab620;  1 drivers
v0x27a7570_0 .net *"_ivl_6", 0 0, L_0x27ab6e0;  1 drivers
v0x27a76a0_0 .net *"_ivl_8", 0 0, L_0x27ab780;  1 drivers
v0x27a7780_0 .net "a", 0 0, v0x27a3a90_0;  1 drivers
v0x27a7820_0 .net "b", 0 0, v0x27a3b30_0;  1 drivers
v0x27a78c0_0 .net "c", 0 0, v0x27a3bd0_0;  1 drivers
v0x27a7960_0 .var "clk", 0 0;
v0x27a7a00_0 .net "d", 0 0, v0x27a3d10_0;  1 drivers
v0x27a7aa0_0 .net "q_dut", 0 0, L_0x27ab350;  1 drivers
v0x27a7b40_0 .net "q_ref", 0 0, L_0x275fea0;  1 drivers
v0x27a7be0_0 .var/2u "stats1", 159 0;
v0x27a7c80_0 .var/2u "strobe", 0 0;
v0x27a7d20_0 .net "tb_match", 0 0, L_0x27aba20;  1 drivers
v0x27a7de0_0 .net "tb_mismatch", 0 0, L_0x2780420;  1 drivers
v0x27a7ea0_0 .net "wavedrom_enable", 0 0, v0x27a3e00_0;  1 drivers
v0x27a7f40_0 .net "wavedrom_title", 511 0, v0x27a3ea0_0;  1 drivers
L_0x27a9060 .concat [ 1 0 0 0], L_0x275fea0;
L_0x27ab620 .concat [ 1 0 0 0], L_0x275fea0;
L_0x27ab6e0 .concat [ 1 0 0 0], L_0x27ab350;
L_0x27ab840 .concat [ 1 0 0 0], L_0x275fea0;
L_0x27aba20 .cmp/eeq 1, L_0x27a9060, L_0x27ab910;
S_0x2774240 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x27740b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x275fea0 .functor OR 1, v0x27a3bd0_0, v0x27a3b30_0, C4<0>, C4<0>;
v0x2780690_0 .net "a", 0 0, v0x27a3a90_0;  alias, 1 drivers
v0x2780730_0 .net "b", 0 0, v0x27a3b30_0;  alias, 1 drivers
v0x275fff0_0 .net "c", 0 0, v0x27a3bd0_0;  alias, 1 drivers
v0x2760090_0 .net "d", 0 0, v0x27a3d10_0;  alias, 1 drivers
v0x27a3090_0 .net "q", 0 0, L_0x275fea0;  alias, 1 drivers
S_0x27a3240 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x27740b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27a3a90_0 .var "a", 0 0;
v0x27a3b30_0 .var "b", 0 0;
v0x27a3bd0_0 .var "c", 0 0;
v0x27a3c70_0 .net "clk", 0 0, v0x27a7960_0;  1 drivers
v0x27a3d10_0 .var "d", 0 0;
v0x27a3e00_0 .var "wavedrom_enable", 0 0;
v0x27a3ea0_0 .var "wavedrom_title", 511 0;
E_0x276f080/0 .event negedge, v0x27a3c70_0;
E_0x276f080/1 .event posedge, v0x27a3c70_0;
E_0x276f080 .event/or E_0x276f080/0, E_0x276f080/1;
E_0x276f2d0 .event posedge, v0x27a3c70_0;
E_0x27589f0 .event negedge, v0x27a3c70_0;
S_0x27a3590 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27a3240;
 .timescale -12 -12;
v0x27a3790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27a3890 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27a3240;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27a4000 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x27740b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27749a0 .functor NOT 1, v0x27a3a90_0, C4<0>, C4<0>, C4<0>;
L_0x2780490 .functor NOT 1, v0x27a3b30_0, C4<0>, C4<0>, C4<0>;
L_0x27a81f0 .functor AND 1, L_0x27749a0, L_0x2780490, C4<1>, C4<1>;
L_0x27a8290 .functor AND 1, L_0x27a81f0, v0x27a3bd0_0, C4<1>, C4<1>;
L_0x27a8330 .functor NOT 1, v0x27a3d10_0, C4<0>, C4<0>, C4<0>;
L_0x27a8430 .functor AND 1, L_0x27a8290, L_0x27a8330, C4<1>, C4<1>;
L_0x27a8530 .functor NOT 1, v0x27a3a90_0, C4<0>, C4<0>, C4<0>;
L_0x27a85a0 .functor AND 1, L_0x27a8530, v0x27a3b30_0, C4<1>, C4<1>;
L_0x27a86b0 .functor NOT 1, v0x27a3bd0_0, C4<0>, C4<0>, C4<0>;
L_0x27a8720 .functor AND 1, L_0x27a85a0, L_0x27a86b0, C4<1>, C4<1>;
L_0x27a8890 .functor AND 1, L_0x27a8720, v0x27a3d10_0, C4<1>, C4<1>;
L_0x27a8900 .functor OR 1, L_0x27a8430, L_0x27a8890, C4<0>, C4<0>;
L_0x27a8a80 .functor NOT 1, v0x27a3a90_0, C4<0>, C4<0>, C4<0>;
L_0x27a8af0 .functor AND 1, L_0x27a8a80, v0x27a3b30_0, C4<1>, C4<1>;
L_0x27a8a10 .functor AND 1, L_0x27a8af0, v0x27a3bd0_0, C4<1>, C4<1>;
L_0x27a8c80 .functor AND 1, L_0x27a8a10, v0x27a3d10_0, C4<1>, C4<1>;
L_0x27a8dd0 .functor OR 1, L_0x27a8900, L_0x27a8c80, C4<0>, C4<0>;
L_0x27a8ee0 .functor NOT 1, v0x27a3b30_0, C4<0>, C4<0>, C4<0>;
L_0x27a9100 .functor AND 1, v0x27a3a90_0, L_0x27a8ee0, C4<1>, C4<1>;
L_0x27a91c0 .functor NOT 1, v0x27a3bd0_0, C4<0>, C4<0>, C4<0>;
L_0x27a93f0 .functor AND 1, L_0x27a9100, L_0x27a91c0, C4<1>, C4<1>;
L_0x27a9500 .functor AND 1, L_0x27a93f0, v0x27a3d10_0, C4<1>, C4<1>;
L_0x27a9680 .functor OR 1, L_0x27a8dd0, L_0x27a9500, C4<0>, C4<0>;
L_0x27a9790 .functor NOT 1, v0x27a3b30_0, C4<0>, C4<0>, C4<0>;
L_0x27a98d0 .functor AND 1, v0x27a3a90_0, L_0x27a9790, C4<1>, C4<1>;
L_0x27a9aa0 .functor AND 1, L_0x27a98d0, v0x27a3bd0_0, C4<1>, C4<1>;
L_0x27a9c40 .functor AND 1, L_0x27a9aa0, v0x27a3d10_0, C4<1>, C4<1>;
L_0x27a9e10 .functor OR 1, L_0x27a9680, L_0x27a9c40, C4<0>, C4<0>;
L_0x27aa010 .functor AND 1, v0x27a3a90_0, v0x27a3b30_0, C4<1>, C4<1>;
L_0x27aa080 .functor NOT 1, v0x27a3bd0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa1f0 .functor AND 1, L_0x27aa010, L_0x27aa080, C4<1>, C4<1>;
L_0x27aa300 .functor NOT 1, v0x27a3d10_0, C4<0>, C4<0>, C4<0>;
L_0x27aa480 .functor AND 1, L_0x27aa1f0, L_0x27aa300, C4<1>, C4<1>;
L_0x27aa590 .functor OR 1, L_0x27a9e10, L_0x27aa480, C4<0>, C4<0>;
L_0x27aa7c0 .functor AND 1, v0x27a3a90_0, v0x27a3b30_0, C4<1>, C4<1>;
L_0x27aa830 .functor NOT 1, v0x27a3bd0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa9d0 .functor AND 1, L_0x27aa7c0, L_0x27aa830, C4<1>, C4<1>;
L_0x27aaae0 .functor AND 1, L_0x27aa9d0, v0x27a3d10_0, C4<1>, C4<1>;
L_0x27aace0 .functor OR 1, L_0x27aa590, L_0x27aaae0, C4<0>, C4<0>;
L_0x27aadf0 .functor AND 1, v0x27a3a90_0, v0x27a3b30_0, C4<1>, C4<1>;
L_0x27aafb0 .functor AND 1, L_0x27aadf0, v0x27a3bd0_0, C4<1>, C4<1>;
L_0x27ab070 .functor NOT 1, v0x27a3d10_0, C4<0>, C4<0>, C4<0>;
L_0x27ab240 .functor AND 1, L_0x27aafb0, L_0x27ab070, C4<1>, C4<1>;
L_0x27ab350 .functor OR 1, L_0x27aace0, L_0x27ab240, C4<0>, C4<0>;
v0x27a42f0_0 .net *"_ivl_0", 0 0, L_0x27749a0;  1 drivers
v0x27a43d0_0 .net *"_ivl_10", 0 0, L_0x27a8430;  1 drivers
v0x27a44b0_0 .net *"_ivl_12", 0 0, L_0x27a8530;  1 drivers
v0x27a45a0_0 .net *"_ivl_14", 0 0, L_0x27a85a0;  1 drivers
v0x27a4680_0 .net *"_ivl_16", 0 0, L_0x27a86b0;  1 drivers
v0x27a47b0_0 .net *"_ivl_18", 0 0, L_0x27a8720;  1 drivers
v0x27a4890_0 .net *"_ivl_2", 0 0, L_0x2780490;  1 drivers
v0x27a4970_0 .net *"_ivl_20", 0 0, L_0x27a8890;  1 drivers
v0x27a4a50_0 .net *"_ivl_22", 0 0, L_0x27a8900;  1 drivers
v0x27a4b30_0 .net *"_ivl_24", 0 0, L_0x27a8a80;  1 drivers
v0x27a4c10_0 .net *"_ivl_26", 0 0, L_0x27a8af0;  1 drivers
v0x27a4cf0_0 .net *"_ivl_28", 0 0, L_0x27a8a10;  1 drivers
v0x27a4dd0_0 .net *"_ivl_30", 0 0, L_0x27a8c80;  1 drivers
v0x27a4eb0_0 .net *"_ivl_32", 0 0, L_0x27a8dd0;  1 drivers
v0x27a4f90_0 .net *"_ivl_34", 0 0, L_0x27a8ee0;  1 drivers
v0x27a5070_0 .net *"_ivl_36", 0 0, L_0x27a9100;  1 drivers
v0x27a5150_0 .net *"_ivl_38", 0 0, L_0x27a91c0;  1 drivers
v0x27a5230_0 .net *"_ivl_4", 0 0, L_0x27a81f0;  1 drivers
v0x27a5310_0 .net *"_ivl_40", 0 0, L_0x27a93f0;  1 drivers
v0x27a53f0_0 .net *"_ivl_42", 0 0, L_0x27a9500;  1 drivers
v0x27a54d0_0 .net *"_ivl_44", 0 0, L_0x27a9680;  1 drivers
v0x27a55b0_0 .net *"_ivl_46", 0 0, L_0x27a9790;  1 drivers
v0x27a5690_0 .net *"_ivl_48", 0 0, L_0x27a98d0;  1 drivers
v0x27a5770_0 .net *"_ivl_50", 0 0, L_0x27a9aa0;  1 drivers
v0x27a5850_0 .net *"_ivl_52", 0 0, L_0x27a9c40;  1 drivers
v0x27a5930_0 .net *"_ivl_54", 0 0, L_0x27a9e10;  1 drivers
v0x27a5a10_0 .net *"_ivl_56", 0 0, L_0x27aa010;  1 drivers
v0x27a5af0_0 .net *"_ivl_58", 0 0, L_0x27aa080;  1 drivers
v0x27a5bd0_0 .net *"_ivl_6", 0 0, L_0x27a8290;  1 drivers
v0x27a5cb0_0 .net *"_ivl_60", 0 0, L_0x27aa1f0;  1 drivers
v0x27a5d90_0 .net *"_ivl_62", 0 0, L_0x27aa300;  1 drivers
v0x27a5e70_0 .net *"_ivl_64", 0 0, L_0x27aa480;  1 drivers
v0x27a5f50_0 .net *"_ivl_66", 0 0, L_0x27aa590;  1 drivers
v0x27a6240_0 .net *"_ivl_68", 0 0, L_0x27aa7c0;  1 drivers
v0x27a6320_0 .net *"_ivl_70", 0 0, L_0x27aa830;  1 drivers
v0x27a6400_0 .net *"_ivl_72", 0 0, L_0x27aa9d0;  1 drivers
v0x27a64e0_0 .net *"_ivl_74", 0 0, L_0x27aaae0;  1 drivers
v0x27a65c0_0 .net *"_ivl_76", 0 0, L_0x27aace0;  1 drivers
v0x27a66a0_0 .net *"_ivl_78", 0 0, L_0x27aadf0;  1 drivers
v0x27a6780_0 .net *"_ivl_8", 0 0, L_0x27a8330;  1 drivers
v0x27a6860_0 .net *"_ivl_80", 0 0, L_0x27aafb0;  1 drivers
v0x27a6940_0 .net *"_ivl_82", 0 0, L_0x27ab070;  1 drivers
v0x27a6a20_0 .net *"_ivl_84", 0 0, L_0x27ab240;  1 drivers
v0x27a6b00_0 .net "a", 0 0, v0x27a3a90_0;  alias, 1 drivers
v0x27a6ba0_0 .net "b", 0 0, v0x27a3b30_0;  alias, 1 drivers
v0x27a6c90_0 .net "c", 0 0, v0x27a3bd0_0;  alias, 1 drivers
v0x27a6d80_0 .net "d", 0 0, v0x27a3d10_0;  alias, 1 drivers
v0x27a6e70_0 .net "q", 0 0, L_0x27ab350;  alias, 1 drivers
S_0x27a6fd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x27740b0;
 .timescale -12 -12;
E_0x276ee20 .event anyedge, v0x27a7c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a7c80_0;
    %nor/r;
    %assign/vec4 v0x27a7c80_0, 0;
    %wait E_0x276ee20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a3240;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a3d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3b30_0, 0;
    %assign/vec4 v0x27a3a90_0, 0;
    %wait E_0x27589f0;
    %wait E_0x276f2d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a3d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3b30_0, 0;
    %assign/vec4 v0x27a3a90_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276f080;
    %load/vec4 v0x27a3a90_0;
    %load/vec4 v0x27a3b30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a3bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a3d10_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a3d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3b30_0, 0;
    %assign/vec4 v0x27a3a90_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27a3890;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276f080;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27a3d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a3b30_0, 0;
    %assign/vec4 v0x27a3a90_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27740b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a7960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a7c80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27740b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a7960_0;
    %inv;
    %store/vec4 v0x27a7960_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27740b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a3c70_0, v0x27a7de0_0, v0x27a7780_0, v0x27a7820_0, v0x27a78c0_0, v0x27a7a00_0, v0x27a7b40_0, v0x27a7aa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27740b0;
T_7 ;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27740b0;
T_8 ;
    %wait E_0x276f080;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a7be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7be0_0, 4, 32;
    %load/vec4 v0x27a7d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a7be0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27a7b40_0;
    %load/vec4 v0x27a7b40_0;
    %load/vec4 v0x27a7aa0_0;
    %xor;
    %load/vec4 v0x27a7b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27a7be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a7be0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit4/iter0/response17/top_module.sv";
