verilog xil_defaultlib --include "../../../../lab4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab4.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../lab4.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1" \
"../../../bd/design_1/ipshared/cc94/src/parity2.v" \
"../../../bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/cc94/hdl/parity2_v1_0.v" \
"../../../bd/design_1/ip/design_1_parity2_0_0/sim/design_1_parity2_0_0.v" \
"../../../bd/design_1/ipshared/3cac/src/PWM.v" \
"../../../bd/design_1/ipshared/3cac/hdl/PWM_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3cac/hdl/PWM_v1_0.v" \
"../../../bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.v" \
"../../../bd/design_1/ipshared/dd2c/src/sort_2.v" \
"../../../bd/design_1/ipshared/dd2c/src/sort_4.v" \
"../../../bd/design_1/ipshared/dd2c/src/sort_8.v" \
"../../../bd/design_1/ipshared/dd2c/hdl/sorting_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/dd2c/hdl/sorting_v1_0.v" \
"../../../bd/design_1/ip/design_1_sorting_0_0/sim/design_1_sorting_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_1/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/1bd7/src/hash_n.v" \
"../../../bd/design_1/ipshared/1bd7/hdl/hash_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1bd7/hdl/hash_v1_0.v" \
"../../../bd/design_1/ip/design_1_hash_0_1/sim/design_1_hash_0_1.v" \
"../../../bd/design_1/ipshared/1afd/src/adder.v" \
"../../../bd/design_1/ipshared/1afd/hdl/calculator_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1afd/hdl/calculator_v1_0.v" \
"../../../bd/design_1/ip/design_1_calculator_0_0/sim/design_1_calculator_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
