

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Fri Feb 19 21:11:00 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_CartPole
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.191 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        7| 60.000 ns | 70.000 ns |    6|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        2|         1|          -|          -|      2|    no    |
        |- Loop 2  |        1|        2|         1|          -|          -| 1 ~ 2 |    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|      40|     613|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|     290|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     330|     703|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_298_p2            |     +    |      0|   0|  10|           2|           1|
    |i_fu_232_p2              |     +    |      0|   0|  10|           2|           1|
    |shift_fu_316_p2          |     +    |      0|   0|  39|          32|          32|
    |newexp_fu_392_p2         |     -    |      0|   0|  39|          32|          32|
    |sub_ln1311_fu_330_p2     |     -    |      0|   0|  39|           1|          32|
    |sub_ln324_fu_383_p2      |     -    |      0|   0|  16|           7|           9|
    |c_0_fu_268_p3            |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln1452_fu_378_p2    |   icmp   |      0|   0|  18|          29|           1|
    |icmp_ln306_fu_226_p2     |   icmp   |      0|   0|   9|           2|           3|
    |icmp_ln313_fu_292_p2     |   icmp   |      0|   0|   9|           2|           3|
    |icmp_ln316_fu_372_p2     |   icmp   |      0|   0|  18|          32|           5|
    |lshr_ln1287_fu_348_p2    |   lshr   |      0|   0|  74|          29|          29|
    |or_ln330_fu_406_p2       |    or    |      0|   0|   2|           1|           1|
    |c_1_1_fu_276_p3          |  select  |      0|   0|  32|           1|          32|
    |c_1_2_fu_284_p3          |  select  |      0|   0|  32|           1|          32|
    |out_exp_V_fu_433_p3      |  select  |      0|   0|   8|           1|           1|
    |p_Result_22_fu_260_p3    |  select  |      0|   0|  32|           1|          32|
    |r_V_fu_364_p3            |  select  |      0|   0|  29|           1|          29|
    |select_ln314_fu_308_p3   |  select  |      0|   0|  32|           1|          32|
    |significand_V_fu_425_p3  |  select  |      0|   0|  23|           1|           1|
    |ush_fu_336_p3            |  select  |      0|   0|  32|           1|          32|
    |shl_ln1253_fu_358_p2     |    shl   |      0|   0|  74|          29|          29|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  40| 613|         240|         369|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |ap_return         |   9|          2|   31|         62|
    |i1_0_reg_108      |   9|          2|    2|          4|
    |i2_0_reg_141      |   9|          2|    2|          4|
    |p_0107_0_reg_119  |   9|          2|   29|         58|
    |p_Val2_s_reg_152  |   9|          2|   29|         58|
    |shift_0_reg_129   |   9|          2|   32|         64|
    |shift_1_reg_162   |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  90|         19|  158|        319|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   4|   0|    4|          0|
    |ap_return_preg        |  31|   0|   32|          1|
    |c_0_020_reg_84        |  32|   0|   32|          0|
    |c_1_019_reg_96        |  32|   0|   32|          0|
    |i1_0_reg_108          |   2|   0|    2|          0|
    |i2_0_reg_141          |   2|   0|    2|          0|
    |icmp_ln1452_reg_517   |   1|   0|    1|          0|
    |out_bits_0_V_reg_466  |  32|   0|   32|          0|
    |p_0107_0_reg_119      |  29|   0|   29|          0|
    |p_Result_s_reg_471    |  32|   0|   32|          0|
    |p_Val2_s_reg_152      |  29|   0|   29|          0|
    |shift_0_reg_129       |  32|   0|   32|          0|
    |shift_1_reg_162       |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 290|   0|  291|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   32| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   29|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |    9|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 3 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:282]   --->   Operation 5 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_V_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_V)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:282]   --->   Operation 6 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %in_V_read, i32 13, i32 28)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:297]   --->   Operation 7 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_1, i1 true)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:298]   --->   Operation 8 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:298]   --->   Operation 9 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i29 %in_V_read to i13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:301]   --->   Operation 10 'trunc' 'trunc_ln566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln566, i1 true)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:302]   --->   Operation 11 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_1, i32 18, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:302]   --->   Operation 12 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.18ns)   --->   "br label %0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0_020 = phi i32 [ undef, %.preheader278.preheader ], [ %c_1_1, %1 ]"   --->   Operation 14 'phi' 'c_0_020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_1_019 = phi i32 [ undef, %.preheader278.preheader ], [ %c_1_2, %1 ]"   --->   Operation 15 'phi' 'c_1_019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 0, %.preheader278.preheader ], [ %i, %1 ]"   --->   Operation 16 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln306 = icmp eq i2 %i1_0, -2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306]   --->   Operation 17 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%i = add i2 %i1_0, 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %.preheader.preheader, label %1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln510 = trunc i2 %i1_0 to i1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 21 'trunc' 'trunc_ln510' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %out_bits_0_V, i32 31, i32 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Result_s, i32 31, i32 0)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.61ns)   --->   "%p_Result_22 = select i1 %trunc_ln510, i32 %tmp_3, i32 %tmp_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 24 'select' 'p_Result_22' <Predicate = (!icmp_ln306)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.13ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_22, i1 true) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:110->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 25 'cttz' 'c_0' <Predicate = (!icmp_ln306)> <Delay = 2.13> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%c_1_1 = select i1 %trunc_ln510, i32 %c_0_020, i32 %c_0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 26 'select' 'c_1_1' <Predicate = (!icmp_ln306)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%c_1_2 = select i1 %trunc_ln510, i32 %c_0, i32 %c_1_019" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307]   --->   Operation 27 'select' 'c_1_2' <Predicate = (!icmp_ln306)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:306]   --->   Operation 28 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.18ns)   --->   "br label %.preheader" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313]   --->   Operation 29 'br' <Predicate = (icmp_ln306)> <Delay = 1.18>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_0107_0 = phi i29 [ %r_V, %_ifconv ], [ %in_V_read, %.preheader.preheader ]"   --->   Operation 30 'phi' 'p_0107_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_0 = phi i32 [ %shift, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i2_0 = phi i2 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln313 = icmp eq i2 %i2_0, -2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313]   --->   Operation 33 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 34 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.00ns)   --->   "%i_1 = add i2 %i2_0, 1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313]   --->   Operation 35 'add' 'i_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.18ns)   --->   "br i1 %icmp_ln313, label %.loopexit_ifconv, label %_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:313]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.18>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i2 %i2_0 to i1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:314]   --->   Operation 37 'trunc' 'trunc_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.61ns)   --->   "%select_ln314 = select i1 %trunc_ln314, i32 %c_1_019, i32 %c_0_020" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:314]   --->   Operation 38 'select' 'select_ln314' <Predicate = (!icmp_ln313)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.63ns)   --->   "%shift = add nsw i32 %select_ln314, %shift_0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:314]   --->   Operation 39 'add' 'shift' <Predicate = (!icmp_ln313)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %select_ln314, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 40 'bitselect' 'isNeg' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub nsw i32 0, %select_ln314" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 41 'sub' 'sub_ln1311' <Predicate = (!icmp_ln313)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.61ns)   --->   "%ush = select i1 %isNeg, i32 %sub_ln1311, i32 %select_ln314" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 42 'select' 'ush' <Predicate = (!icmp_ln313)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%ushcast = trunc i32 %ush to i29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 43 'trunc' 'ushcast' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%lshr_ln1287 = lshr i29 %p_0107_0, %ushcast" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 44 'lshr' 'lshr_ln1287' <Predicate = (!icmp_ln313)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%ushcast6 = trunc i32 %ush to i29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 45 'trunc' 'ushcast6' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%shl_ln1253 = shl i29 %p_0107_0, %ushcast6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 46 'shl' 'shl_ln1253' <Predicate = (!icmp_ln313)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.33> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.33ns) (out node of the LUT)   --->   "%r_V = select i1 %isNeg, i29 %lshr_ln1287, i29 %shl_ln1253" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 47 'select' 'r_V' <Predicate = (!icmp_ln313)> <Delay = 2.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.57ns)   --->   "%icmp_ln316 = icmp eq i32 %select_ln314, 16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:316]   --->   Operation 48 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln313)> <Delay = 1.57> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.18ns)   --->   "br i1 %icmp_ln316, label %.preheader, label %.loopexit_ifconv" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:316]   --->   Operation 49 'br' <Predicate = (!icmp_ln313)> <Delay = 1.18>
ST_3 : Operation 50 [1/1] (1.54ns)   --->   "%icmp_ln1452 = icmp eq i29 %in_V_read, 0" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:330]   --->   Operation 50 'icmp' 'icmp_ln1452' <Predicate = (!icmp_ln316) | (icmp_ln313)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.16>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_s = phi i29 [ %p_0107_0, %.preheader ], [ %r_V, %_ifconv ]"   --->   Operation 51 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift_0, %.preheader ], [ %shift, %_ifconv ]"   --->   Operation 52 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.41ns)   --->   "%sub_ln324 = sub i9 127, %prescale_read" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:324]   --->   Operation 53 'sub' 'sub_ln324' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln324 = sext i9 %sub_ln324 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:324]   --->   Operation 54 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.63ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln324, %shift_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:324]   --->   Operation 55 'sub' 'newexp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:330]   --->   Operation 56 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.61ns)   --->   "%or_ln330 = or i1 %tmp_7, %icmp_ln1452" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:330]   --->   Operation 57 'or' 'or_ln330' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_29 = trunc i32 %newexp to i8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:324]   --->   Operation 58 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %p_Val2_s, i32 5, i32 27)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:315]   --->   Operation 59 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.50ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_ln330, i23 0, i23 %phitmp1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:330]   --->   Operation 60 'select' 'significand_V' <Predicate = true> <Delay = 0.50> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.47ns)   --->   "%out_exp_V = select i1 %or_ln330, i8 0, i8 %empty_29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:330]   --->   Operation 61 'select' 'out_exp_V' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_23 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %significand_V)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342]   --->   Operation 62 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln348 = bitcast i32 %p_Result_23 to float" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342]   --->   Operation 63 'bitcast' 'bitcast_ln348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret float %bitcast_ln348" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:343]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prescale_read (read             ) [ 00111]
in_V_read     (read             ) [ 00110]
p_Result_1    (partselect       ) [ 00000]
tmp           (bitconcatenate   ) [ 00000]
out_bits_0_V  (partset          ) [ 00100]
trunc_ln566   (trunc            ) [ 00000]
tmp_1         (bitconcatenate   ) [ 00000]
p_Result_s    (partset          ) [ 00100]
br_ln306      (br               ) [ 01100]
c_0_020       (phi              ) [ 00110]
c_1_019       (phi              ) [ 00110]
i1_0          (phi              ) [ 00100]
icmp_ln306    (icmp             ) [ 00100]
empty         (speclooptripcount) [ 00000]
i             (add              ) [ 01100]
br_ln306      (br               ) [ 00000]
trunc_ln510   (trunc            ) [ 00000]
tmp_2         (partselect       ) [ 00000]
tmp_3         (partselect       ) [ 00000]
p_Result_22   (select           ) [ 00000]
c_0           (cttz             ) [ 00000]
c_1_1         (select           ) [ 01100]
c_1_2         (select           ) [ 01100]
br_ln306      (br               ) [ 01100]
br_ln313      (br               ) [ 00110]
p_0107_0      (phi              ) [ 00011]
shift_0       (phi              ) [ 00011]
i2_0          (phi              ) [ 00010]
icmp_ln313    (icmp             ) [ 00010]
empty_28      (speclooptripcount) [ 00000]
i_1           (add              ) [ 00110]
br_ln313      (br               ) [ 00011]
trunc_ln314   (trunc            ) [ 00000]
select_ln314  (select           ) [ 00000]
shift         (add              ) [ 00111]
isNeg         (bitselect        ) [ 00000]
sub_ln1311    (sub              ) [ 00000]
ush           (select           ) [ 00000]
ushcast       (trunc            ) [ 00000]
lshr_ln1287   (lshr             ) [ 00000]
ushcast6      (trunc            ) [ 00000]
shl_ln1253    (shl              ) [ 00000]
r_V           (select           ) [ 00111]
icmp_ln316    (icmp             ) [ 00010]
br_ln316      (br               ) [ 00111]
icmp_ln1452   (icmp             ) [ 00001]
p_Val2_s      (phi              ) [ 00001]
shift_1       (phi              ) [ 00001]
sub_ln324     (sub              ) [ 00000]
sext_ln324    (sext             ) [ 00000]
newexp        (sub              ) [ 00000]
tmp_7         (bitselect        ) [ 00000]
or_ln330      (or               ) [ 00000]
empty_29      (trunc            ) [ 00000]
phitmp1       (partselect       ) [ 00000]
significand_V (select           ) [ 00000]
out_exp_V     (select           ) [ 00000]
p_Result_23   (bitconcatenate   ) [ 00000]
bitcast_ln348 (bitcast          ) [ 00000]
ret_ln343     (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="prescale_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="29" slack="0"/>
<pin id="80" dir="0" index="1" bw="29" slack="0"/>
<pin id="81" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="c_0_020_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="1"/>
<pin id="86" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_0_020 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="c_0_020_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_020/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="c_1_019_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_1_019 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_1_019_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_1_019/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i1_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="1"/>
<pin id="110" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i1_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_0107_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="29" slack="1"/>
<pin id="121" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="p_0107_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_0107_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="29" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="29" slack="2"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0107_0/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="shift_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="shift_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_0/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i2_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="1"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i2_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_Val2_s_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="29" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Val2_s_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="29" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="29" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="shift_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="shift_1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="1"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Result_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="29" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="17" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="out_bits_0_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="17" slack="0"/>
<pin id="194" dir="0" index="3" bw="5" slack="0"/>
<pin id="195" dir="0" index="4" bw="6" slack="0"/>
<pin id="196" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln566_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="29" slack="0"/>
<pin id="204" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln566/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="13" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="0" index="4" bw="6" slack="0"/>
<pin id="220" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln306_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln510_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln510/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_22_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="c_0_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="c_1_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="c_1_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_1_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln313_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="2" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln314_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln314/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln314_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="32" slack="1"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln314/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shift_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="isNeg_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln1311_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="ush_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="ushcast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ushcast/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="lshr_ln1287_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="29" slack="0"/>
<pin id="350" dir="0" index="1" bw="29" slack="0"/>
<pin id="351" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1287/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="ushcast6_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ushcast6/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln1253_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="29" slack="0"/>
<pin id="360" dir="0" index="1" bw="29" slack="0"/>
<pin id="361" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1253/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="r_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="29" slack="0"/>
<pin id="367" dir="0" index="2" bw="29" slack="0"/>
<pin id="368" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln316_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln316/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln1452_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="29" slack="2"/>
<pin id="380" dir="0" index="1" bw="29" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1452/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln324_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="3"/>
<pin id="386" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln324/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln324_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="newexp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="6" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln330_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="empty_29_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="phitmp1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="23" slack="0"/>
<pin id="417" dir="0" index="1" bw="29" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="significand_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="23" slack="0"/>
<pin id="428" dir="0" index="2" bw="23" slack="0"/>
<pin id="429" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand_V/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="out_exp_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="0"/>
<pin id="436" dir="0" index="2" bw="8" slack="0"/>
<pin id="437" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_23_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="0" index="3" bw="23" slack="0"/>
<pin id="446" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="bitcast_ln348_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln348/4 "/>
</bind>
</comp>

<comp id="455" class="1005" name="prescale_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="9" slack="3"/>
<pin id="457" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="in_V_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="29" slack="2"/>
<pin id="462" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="out_bits_0_V_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_0_V "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_Result_s_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="479" class="1005" name="i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="484" class="1005" name="c_1_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="c_1_2_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="c_1_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="i_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="shift_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift "/>
</bind>
</comp>

<comp id="508" class="1005" name="r_V_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="29" slack="0"/>
<pin id="510" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln1452_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1452 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="128"><net_src comp="122" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="161"><net_src comp="119" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="171"><net_src comp="129" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="78" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="172" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="182" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="205"><net_src comp="78" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="206" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="230"><net_src comp="112" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="112" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="112" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="44" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="238" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="251" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="242" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="238" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="88" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="268" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="238" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="268" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="100" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="145" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="145" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="145" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="96" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="84" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="133" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="308" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="308" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="322" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="308" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="122" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="336" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="122" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="322" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="348" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="358" pin="2"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="308" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="52" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="56" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="165" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="24" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="392" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="58" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="155" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="430"><net_src comp="406" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="64" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="415" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="438"><net_src comp="406" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="411" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="447"><net_src comp="68" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="433" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="425" pin="3"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="441" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="72" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="463"><net_src comp="78" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="469"><net_src comp="190" pin="5"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="474"><net_src comp="214" pin="5"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="482"><net_src comp="232" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="487"><net_src comp="276" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="492"><net_src comp="284" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="500"><net_src comp="298" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="505"><net_src comp="316" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="511"><net_src comp="364" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="520"><net_src comp="378" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="406" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
		tmp : 1
		out_bits_0_V : 2
		tmp_1 : 1
		p_Result_s : 2
	State 2
		icmp_ln306 : 1
		i : 1
		br_ln306 : 2
		trunc_ln510 : 1
		p_Result_22 : 2
		c_0 : 3
		c_1_1 : 4
		c_1_2 : 4
	State 3
		icmp_ln313 : 1
		i_1 : 1
		br_ln313 : 2
		trunc_ln314 : 1
		select_ln314 : 2
		shift : 3
		isNeg : 3
		sub_ln1311 : 3
		ush : 4
		ushcast : 5
		lshr_ln1287 : 6
		ushcast6 : 5
		shl_ln1253 : 6
		r_V : 7
		icmp_ln316 : 3
		br_ln316 : 4
	State 4
		sext_ln324 : 1
		newexp : 2
		tmp_7 : 3
		or_ln330 : 4
		empty_29 : 3
		phitmp1 : 1
		significand_V : 4
		out_exp_V : 4
		p_Result_23 : 5
		bitcast_ln348 : 6
		ret_ln343 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    p_Result_22_fu_260    |    0    |    32   |
|          |       c_1_1_fu_276       |    0    |    32   |
|          |       c_1_2_fu_284       |    0    |    32   |
|  select  |    select_ln314_fu_308   |    0    |    32   |
|          |        ush_fu_336        |    0    |    32   |
|          |        r_V_fu_364        |    0    |    29   |
|          |   significand_V_fu_425   |    0    |    23   |
|          |     out_exp_V_fu_433     |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |     sub_ln1311_fu_330    |    0    |    39   |
|    sub   |     sub_ln324_fu_383     |    0    |    16   |
|          |       newexp_fu_392      |    0    |    39   |
|----------|--------------------------|---------|---------|
|   cttz   |        c_0_fu_268        |    40   |    36   |
|----------|--------------------------|---------|---------|
|   lshr   |    lshr_ln1287_fu_348    |    0    |    74   |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln1253_fu_358    |    0    |    74   |
|----------|--------------------------|---------|---------|
|          |         i_fu_232         |    0    |    10   |
|    add   |        i_1_fu_298        |    0    |    10   |
|          |       shift_fu_316       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln306_fu_226    |    0    |    8    |
|   icmp   |     icmp_ln313_fu_292    |    0    |    8    |
|          |     icmp_ln316_fu_372    |    0    |    18   |
|          |    icmp_ln1452_fu_378    |    0    |    18   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln330_fu_406     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | prescale_read_read_fu_72 |    0    |    0    |
|          |   in_V_read_read_fu_78   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_1_fu_172    |    0    |    0    |
|partselect|       tmp_2_fu_242       |    0    |    0    |
|          |       tmp_3_fu_251       |    0    |    0    |
|          |      phitmp1_fu_415      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_182        |    0    |    0    |
|bitconcatenate|       tmp_1_fu_206       |    0    |    0    |
|          |    p_Result_23_fu_441    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |    out_bits_0_V_fu_190   |    0    |    0    |
|          |     p_Result_s_fu_214    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln566_fu_202    |    0    |    0    |
|          |    trunc_ln510_fu_238    |    0    |    0    |
|   trunc  |    trunc_ln314_fu_304    |    0    |    0    |
|          |      ushcast_fu_344      |    0    |    0    |
|          |      ushcast6_fu_354     |    0    |    0    |
|          |      empty_29_fu_411     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       isNeg_fu_322       |    0    |    0    |
|          |       tmp_7_fu_398       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     sext_ln324_fu_388    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    40   |   611   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    c_0_020_reg_84   |   32   |
|    c_1_019_reg_96   |   32   |
|    c_1_1_reg_484    |   32   |
|    c_1_2_reg_489    |   32   |
|     i1_0_reg_108    |    2   |
|     i2_0_reg_141    |    2   |
|     i_1_reg_497     |    2   |
|      i_reg_479      |    2   |
| icmp_ln1452_reg_517 |    1   |
|  in_V_read_reg_460  |   29   |
| out_bits_0_V_reg_466|   32   |
|   p_0107_0_reg_119  |   29   |
|  p_Result_s_reg_471 |   32   |
|   p_Val2_s_reg_152  |   29   |
|prescale_read_reg_455|    9   |
|     r_V_reg_508     |   29   |
|   shift_0_reg_129   |   32   |
|   shift_1_reg_162   |   32   |
|    shift_reg_502    |   32   |
+---------------------+--------+
|        Total        |   422  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
|  c_0_020_reg_84 |  p0  |   2  |  32  |   64   ||    9    |
|  c_1_019_reg_96 |  p0  |   2  |  32  |   64   ||    9    |
| shift_0_reg_129 |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   192  ||  3.549  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   611  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   422  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   462  |   638  |
+-----------+--------+--------+--------+
