---------------------------------------------
-- USIMM: the Utah SImulated Memory Module --
--              Version: 1.3               --
---------------------------------------------

....................................................
                     Options
....................................................
Volcano        Enabled
STT            No
STL            No
Cache          Enabled
Write Bypass   No
Subtree        Enabled
Rho            No
Timing         No
Prefetch       No
Early Evict    No

....................................................
             Simulation Parameter
....................................................
Trace Size    4000000
Queue Size    1000
Page Size     4096
L1 Latency    3
L2 Latency    10
Mem Latency   0
Warmup Thld   3000000

....................................................
                   ORAM Config
....................................................
Level           24
Path            8388608
Node            16777215
Slot            66516992
Block           33258496
Z               4
U               0.500000
OV Threshold    4192
Stash Size      4292
PLB Size        1024
BK Eviction     0
Empty Top       10
Top Cache       10

L1  9       Z1  0
L2  15      Z2  2
L3  18      Z3  3

LZ 0 0 0 0 0 0 0 0 0 0 2 2 2 2 2 2 3 3 3 4 4 4 4 4 
= 41 ~> oram path length
  41 ~> oram effective path length


....................................................
                  Cache Config
....................................................
Cache Enable   On
Cache Size     2097152
Write Bypass   0

....................................................
                 Subtree Config
....................................................
Subtree Enable 	  On
Subtree Size      8192
Subtree Slot	  128
Subtree Bucket    31
Subtree Level     5

....................................................
                   RHO Config
....................................................
Rho Enable          Off
Rho Level           19
Rho Path            262144
Rho Node            524287
Rho Slot            1048574
Rho Block           524287
Rho Set             16000
Rho Way             10
Rho Z               2
Rho OV Threshold    160
Rho Stash Size      200
Rho BK Eviction     1
Rho Empty Top       0
Rho Top Cache       0

Rho   L1  9     Z1  2
Rho   L2  12     Z2  2
Rho   L3  14     Z3  2

Rho LZ 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 
= 38 ~> rho path length
  38 ~> rho effective path length


....................................................
                  Timing Config
....................................................
Timing Enable          Off
Timing Interval        1000


....................................................
                 Prefetch Config
....................................................
Prefetch Enable          Off
Buffer Entry #           32

....................................................




Initializing.
Core 0: Input trace file /mnt/c/trace/gcc : Addresses will have prefix 0
Reading vi file: 1Gb_x4.vi	
16 Chips per Rank
----------------------------------------------------------------------------------------
------------------------
- SIMULATOR PARAMETERS -
------------------------

-------------
- PROCESSOR -
-------------
PROCESSOR_CLK_MULTIPLIER:        4
ROBSIZE:                       128
MAX_FETCH:                       4
MAX_RETIRE:                      2
PIPELINEDEPTH:                  10

---------------
- DRAM Config -
---------------
NUM_CHANNELS:                    1
NUM_RANKS:                       2
NUM_BANKS:                       8
NUM_ROWS:                    32768
NUM_COLUMNS:                   128

---------------
- DRAM Timing -
---------------
T_RCD:                          44
T_RP:                           44
T_CAS:                          44
T_RC:                          156
T_RAS:                         112
T_RRD:                          20
T_FAW:                         128
T_WR:                           48
T_WTR:                          24
T_RTP:                          24
T_CCD:                          16
T_RFC:                         352
T_REFI:                      24960
T_CWD:                          20
T_RTRS:                          8
T_PD_MIN:                       16
T_XP:                           20
T_XP_DLL:                       80
T_DATA_TRANS:                   16

---------------------------
- DRAM Idd Specifications -
---------------------------
VDD:                        01.50
IDD0:                       70.00
IDD2P0:                     12.00
IDD2P1:                     30.00
IDD2N:                      45.00
IDD3P:                      35.00
IDD3N:                      45.00
IDD4R:                      140.00
IDD4W:                      145.00
IDD5:                       170.00

-------------------
- DRAM Controller -
-------------------
WQ_CAPACITY:                    64
ADDRESS_MAPPING:                 1
WQ_LOOKUP_LATENCY:              10

----------------------------------------------------------------------------------------
Starting simulation.
Caught signal 2




............... ORAM Stats ...............

Execution Time           0.000000 s
Trace Size               3374881
Mem Cycles #             0
Invoke Mem #             158214
ORAM Access #            168423
Rho Access #             0
ORAM Dummy #             0
Rho  Dummy #             0
Early WB #               0
Early WB Pointer #       0
Cache Dirty #            195501
PLB pos0 hit             0.001336%
PLB pos1 hit             85.089969%
PLB pos2 hit             73.843121%
PLB pos0 hit #           2
PLB pos1 hit #           127395
PLB pos2 hit #           16484
PLB pos0 acc #           149720
PLB pos1 acc #           149718
PLB pos2 acc #           22323
oramQ Size               21
Bk Evict                 0.000000%
Cache Hit                77.603353%
Cache Evict              88.437489%
Rho Hit                  0.000000%
Rho Bk Evict             -nan%
