/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [28:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [25:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  reg [2:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [3:0] celloutsig_0_59z;
  reg [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_60z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_88z;
  reg [4:0] celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  reg [12:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_50z = !(in_data[94] ? celloutsig_0_9z : celloutsig_0_10z);
  assign celloutsig_0_16z = !(celloutsig_0_7z[3] ? celloutsig_0_7z[3] : 1'h0);
  assign celloutsig_0_18z = ~celloutsig_0_6z[2];
  assign celloutsig_0_94z = ~((celloutsig_0_27z[3] | celloutsig_0_55z) & (celloutsig_0_10z | celloutsig_0_13z[3]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z[1] | celloutsig_0_6z[0]) & (celloutsig_0_5z[4] | celloutsig_0_3z));
  assign celloutsig_0_2z = ~((in_data[87] | celloutsig_0_0z[8]) & (celloutsig_0_0z[2] | 1'h0));
  assign celloutsig_0_95z = celloutsig_0_88z[2] | celloutsig_0_6z[4];
  assign celloutsig_1_3z = celloutsig_1_1z[7] ^ in_data[166];
  assign celloutsig_0_42z = celloutsig_0_8z[4:2] / { 1'h1, celloutsig_0_33z[2], celloutsig_0_36z };
  assign celloutsig_0_11z = in_data[15:9] / { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_4z };
  assign celloutsig_0_13z = { celloutsig_0_0z[5:1], celloutsig_0_9z } / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_23z[19:9], celloutsig_0_21z } / { 1'h1, in_data[15:4], celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_17z };
  assign celloutsig_1_4z = { celloutsig_1_2z[3:2], celloutsig_1_0z } >= in_data[174:161];
  assign celloutsig_0_10z = { 3'h0, celloutsig_0_3z } <= celloutsig_0_6z[3:0];
  assign celloutsig_0_22z = { celloutsig_0_7z[1:0], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_0z } <= { celloutsig_0_19z[11], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_6z = celloutsig_1_0z[5] & ~(celloutsig_1_4z);
  assign celloutsig_0_15z = celloutsig_0_7z[4] & ~(celloutsig_0_10z);
  assign celloutsig_0_25z = celloutsig_0_19z[4] & ~(celloutsig_0_0z[6]);
  assign celloutsig_0_0z = in_data[17:9] % { 1'h1, in_data[84:77] };
  assign celloutsig_0_60z = celloutsig_0_59z[2:0] % { 1'h1, celloutsig_0_7z[2:1] };
  assign celloutsig_0_6z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[5:2] };
  assign celloutsig_0_88z = { celloutsig_0_8z[2:0], celloutsig_0_60z } % { 1'h1, celloutsig_0_19z[10:6] };
  assign celloutsig_1_1z = { celloutsig_1_0z[10], celloutsig_1_0z } % { 1'h1, in_data[118:107] };
  assign celloutsig_0_19z = { celloutsig_0_17z[5:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_18z } % { 1'h1, celloutsig_0_11z[3:2], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[20:7], celloutsig_0_15z } % { 1'h1, celloutsig_0_6z[3:2], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_30z = celloutsig_0_15z ? celloutsig_0_28z[16:11] : { celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_36z = celloutsig_0_23z[15:13] !== celloutsig_0_21z[4:2];
  assign celloutsig_0_55z = { celloutsig_0_1z[10:9], celloutsig_0_42z, celloutsig_0_50z, celloutsig_0_8z, celloutsig_0_30z } !== celloutsig_0_23z[18:2];
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_0z } !== { celloutsig_0_0z[5:0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_19z[10:2], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z } !== { 2'h0, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z[12:9], 9'h000 };
  assign celloutsig_0_59z = ~ celloutsig_0_0z[3:0];
  assign celloutsig_0_27z = ~ celloutsig_0_7z;
  assign celloutsig_0_3z = ~^ in_data[3:0];
  assign celloutsig_0_33z = { celloutsig_0_11z[5:0], celloutsig_0_2z, celloutsig_0_22z } <<< { celloutsig_0_0z[6], celloutsig_0_11z };
  assign celloutsig_1_13z = celloutsig_1_9z <<< celloutsig_1_9z;
  assign celloutsig_0_14z = celloutsig_0_13z[4:2] <<< celloutsig_0_0z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_16z[11:8], celloutsig_1_3z } ~^ { celloutsig_1_14z[1:0], celloutsig_1_13z };
  assign celloutsig_0_7z = { celloutsig_0_6z[2:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } ^ celloutsig_0_0z[8:4];
  assign celloutsig_1_0z = in_data[166:155] ^ in_data[155:144];
  assign celloutsig_1_14z = in_data[191:184] ^ in_data[127:120];
  assign celloutsig_1_18z = celloutsig_1_13z ^ celloutsig_1_1z[6:4];
  assign celloutsig_0_17z = { celloutsig_0_16z, celloutsig_0_7z } ^ in_data[58:53];
  assign celloutsig_0_23z = { celloutsig_0_17z[5:2], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z } ^ { in_data[71:59], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_26z = { celloutsig_0_8z[4], celloutsig_0_25z, celloutsig_0_9z } ^ celloutsig_0_21z[13:11];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_4z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_4z = { in_data[27], celloutsig_0_2z, celloutsig_0_3z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_5z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z[1:0], celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[183:178];
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_9z = celloutsig_1_2z[2:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_16z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_16z = { celloutsig_1_1z[10:2], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_1z[12:9] = celloutsig_0_0z[7:4] ^ celloutsig_0_0z[5:2];
  assign celloutsig_0_1z[8:0] = 9'h000;
  assign { out_data[130:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
