// Seed: 562550199
module module_0 ();
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_3), .id_3(id_1), .id_4(id_3[1]), .id_5(1)
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    output wire id_4,
    input logic id_5
    , id_8,
    output supply1 id_6
);
  assign id_0 = (id_2 ? 1 : 1);
  reg id_9 = id_9 * 1;
  module_0 modCall_1 ();
  function automatic id_10();
    begin : LABEL_0
      if (1) begin : LABEL_0
        id_9 <= 1 == 1;
        id_8 <= id_5;
        $display(1);
      end
      deassign id_9;
    end
  endfunction
  initial begin : LABEL_0
    id_0 = 1'b0;
    disable id_11;
  end
endmodule
