

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon Oct 21 17:38:39 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2935|  2935|  2935|  2935|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_152  |dct_2d  |  2644|  2644|  2644|  2644|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     156|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        3|      1|     177|     671|    0|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     149|    -|
|Register         |        -|      -|      69|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        5|      1|     246|     976|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_dct_2d_fu_152  |dct_2d  |        3|      1|  177|  671|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        3|      1|  177|  671|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|    0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln60_1_fu_226_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln60_fu_212_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln72_1_fu_291_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln72_fu_301_p2    |     +    |      0|  0|  15|           6|           6|
    |c_1_fu_281_p2         |     +    |      0|  0|  13|           4|           1|
    |c_fu_206_p2           |     +    |      0|  0|  13|           4|           1|
    |r_1_fu_241_p2         |     +    |      0|  0|  13|           4|           1|
    |r_fu_166_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln57_fu_160_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln59_fu_200_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln69_fu_235_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln71_fu_275_p2   |   icmp   |      0|  0|  11|           4|           5|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 156|          60|          52|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_0_i4_reg_141       |   9|          2|    4|          8|
    |c_0_i_reg_119        |   9|          2|    4|          8|
    |r_0_i2_reg_130       |   9|          2|    4|          8|
    |r_0_i_reg_108        |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 149|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |add_ln60_1_reg_341              |  8|   0|    8|          0|
    |add_ln72_reg_377                |  6|   0|    6|          0|
    |ap_CS_fsm                       |  8|   0|    8|          0|
    |c_0_i4_reg_141                  |  4|   0|    4|          0|
    |c_0_i_reg_119                   |  4|   0|    4|          0|
    |c_1_reg_367                     |  4|   0|    4|          0|
    |c_reg_331                       |  4|   0|    4|          0|
    |grp_dct_2d_fu_152_ap_start_reg  |  1|   0|    1|          0|
    |r_0_i2_reg_130                  |  4|   0|    4|          0|
    |r_0_i_reg_108                   |  4|   0|    4|          0|
    |r_1_reg_349                     |  4|   0|    4|          0|
    |r_reg_313                       |  4|   0|    4|          0|
    |shl_ln1_reg_359                 |  3|   0|    6|          3|
    |shl_ln_reg_318                  |  3|   0|    6|          3|
    |zext_ln59_1_reg_323             |  4|   0|    8|          4|
    |zext_ln72_reg_354               |  4|   0|    8|          4|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 69|   0|   83|         14|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.66ns)   --->   "%buf_2d_in = alloca [64 x i16], align 2" [dct.c:79]   --->   Operation 12 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (2.66ns)   --->   "%buf_2d_out = alloca [64 x i16], align 2"   --->   Operation 13 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (1.06ns)   --->   "br label %1" [dct.c:57->dct.c:83]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0_i = phi i4 [ 0, %0 ], [ %r, %RD_Loop_Row_end ]"   --->   Operation 15 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.08ns)   --->   "%icmp_ln57 = icmp eq i4 %r_0_i, -8" [dct.c:57->dct.c:83]   --->   Operation 16 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.32ns)   --->   "%r = add i4 %r_0_i, 1" [dct.c:57->dct.c:83]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %read_data.exit, label %RD_Loop_Row_begin" [dct.c:57->dct.c:83]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [dct.c:57->dct.c:83]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [dct.c:57->dct.c:83]   --->   Operation 21 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i4 %r_0_i to i3" [dct.c:60->dct.c:83]   --->   Operation 22 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln60, i3 0)" [dct.c:60->dct.c:83]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_0_i, i3 0)" [dct.c:60->dct.c:83]   --->   Operation 24 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i7 %tmp_9 to i8" [dct.c:59->dct.c:83]   --->   Operation 25 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.06ns)   --->   "br label %2" [dct.c:59->dct.c:83]   --->   Operation 26 'br' <Predicate = (!icmp_ln57)> <Delay = 1.06>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.c:85]   --->   Operation 27 'call' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.02>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0_i = phi i4 [ 0, %RD_Loop_Row_begin ], [ %c, %3 ]"   --->   Operation 28 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %c_0_i to i6" [dct.c:59->dct.c:83]   --->   Operation 29 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.08ns)   --->   "%icmp_ln59 = icmp eq i4 %c_0_i, -8" [dct.c:59->dct.c:83]   --->   Operation 30 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.32ns)   --->   "%c = add i4 %c_0_i, 1" [dct.c:59->dct.c:83]   --->   Operation 32 'add' 'c' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %RD_Loop_Row_end, label %3" [dct.c:59->dct.c:83]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.35ns)   --->   "%add_ln60 = add i6 %zext_ln59, %shl_ln" [dct.c:60->dct.c:83]   --->   Operation 34 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %add_ln60 to i64" [dct.c:60->dct.c:83]   --->   Operation 35 'zext' 'zext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln60" [dct.c:60->dct.c:83]   --->   Operation 36 'getelementptr' 'input_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.66ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.c:60->dct.c:83]   --->   Operation 37 'load' 'input_load' <Predicate = (!icmp_ln59)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %c_0_i to i8" [dct.c:60->dct.c:83]   --->   Operation 38 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.37ns)   --->   "%add_ln60_1 = add i8 %zext_ln59_1, %zext_ln60_1" [dct.c:60->dct.c:83]   --->   Operation 39 'add' 'add_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i) nounwind" [dct.c:61->dct.c:83]   --->   Operation 40 'specregionend' 'empty_15' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [dct.c:57->dct.c:83]   --->   Operation 41 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [dct.c:60->dct.c:83]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.66ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.c:60->dct.c:83]   --->   Operation 43 'load' 'input_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %add_ln60_1 to i64" [dct.c:60->dct.c:83]   --->   Operation 44 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %zext_ln60_2" [dct.c:60->dct.c:83]   --->   Operation 45 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.66ns)   --->   "store i16 %input_load, i16* %buf_2d_in_addr, align 2" [dct.c:60->dct.c:83]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %2" [dct.c:59->dct.c:83]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.06>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.c:85]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (1.06ns)   --->   "br label %4" [dct.c:69->dct.c:88]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.06>

State 6 <SV = 3> <Delay = 1.32>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %WR_Loop_Row_end ]"   --->   Operation 50 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.08ns)   --->   "%icmp_ln69 = icmp eq i4 %r_0_i2, -8" [dct.c:69->dct.c:88]   --->   Operation 51 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 52 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.32ns)   --->   "%r_1 = add i4 %r_0_i2, 1" [dct.c:69->dct.c:88]   --->   Operation 53 'add' 'r_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %write_data.exit, label %WR_Loop_Row_begin" [dct.c:69->dct.c:88]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [dct.c:69->dct.c:88]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [dct.c:69->dct.c:88]   --->   Operation 56 'specregionbegin' 'tmp_i3' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_0_i2, i3 0)" [dct.c:72->dct.c:88]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %tmp_s to i8" [dct.c:72->dct.c:88]   --->   Operation 58 'zext' 'zext_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %r_0_i2 to i3" [dct.c:72->dct.c:88]   --->   Operation 59 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln72, i3 0)" [dct.c:72->dct.c:88]   --->   Operation 60 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.06ns)   --->   "br label %5" [dct.c:71->dct.c:88]   --->   Operation 61 'br' <Predicate = (!icmp_ln69)> <Delay = 1.06>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [dct.c:89]   --->   Operation 62 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.03>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%c_0_i4 = phi i4 [ 0, %WR_Loop_Row_begin ], [ %c_1, %6 ]"   --->   Operation 63 'phi' 'c_0_i4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %c_0_i4 to i6" [dct.c:71->dct.c:88]   --->   Operation 64 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.08ns)   --->   "%icmp_ln71 = icmp eq i4 %c_0_i4, -8" [dct.c:71->dct.c:88]   --->   Operation 65 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.32ns)   --->   "%c_1 = add i4 %c_0_i4, 1" [dct.c:71->dct.c:88]   --->   Operation 67 'add' 'c_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %WR_Loop_Row_end, label %6" [dct.c:71->dct.c:88]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i4 %c_0_i4 to i8" [dct.c:72->dct.c:88]   --->   Operation 69 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.37ns)   --->   "%add_ln72_1 = add i8 %zext_ln72, %zext_ln72_1" [dct.c:72->dct.c:88]   --->   Operation 70 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %add_ln72_1 to i64" [dct.c:72->dct.c:88]   --->   Operation 71 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %zext_ln72_3" [dct.c:72->dct.c:88]   --->   Operation 72 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (2.66ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.c:72->dct.c:88]   --->   Operation 73 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln71)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 74 [1/1] (1.35ns)   --->   "%add_ln72 = add i6 %zext_ln71, %shl_ln1" [dct.c:72->dct.c:88]   --->   Operation 74 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i3) nounwind" [dct.c:73->dct.c:88]   --->   Operation 75 'specregionend' 'empty_18' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [dct.c:69->dct.c:88]   --->   Operation 76 'br' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 5.32>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind" [dct.c:72->dct.c:88]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (2.66ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.c:72->dct.c:88]   --->   Operation 78 'load' 'buf_2d_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i6 %add_ln72 to i64" [dct.c:72->dct.c:88]   --->   Operation 79 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln72_2" [dct.c:72->dct.c:88]   --->   Operation 80 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (2.66ns)   --->   "store i16 %buf_2d_out_load, i16* %output_addr, align 2" [dct.c:72->dct.c:88]   --->   Operation 81 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br label %5" [dct.c:71->dct.c:88]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
buf_2d_in         (alloca           ) [ 001111000]
buf_2d_out        (alloca           ) [ 001111111]
br_ln57           (br               ) [ 011110000]
r_0_i             (phi              ) [ 001000000]
icmp_ln57         (icmp             ) [ 001110000]
empty             (speclooptripcount) [ 000000000]
r                 (add              ) [ 011110000]
br_ln57           (br               ) [ 000000000]
specloopname_ln57 (specloopname     ) [ 000000000]
tmp_i             (specregionbegin  ) [ 000110000]
trunc_ln60        (trunc            ) [ 000000000]
shl_ln            (bitconcatenate   ) [ 000110000]
tmp_9             (bitconcatenate   ) [ 000000000]
zext_ln59_1       (zext             ) [ 000110000]
br_ln59           (br               ) [ 001110000]
c_0_i             (phi              ) [ 000100000]
zext_ln59         (zext             ) [ 000000000]
icmp_ln59         (icmp             ) [ 001110000]
empty_14          (speclooptripcount) [ 000000000]
c                 (add              ) [ 001110000]
br_ln59           (br               ) [ 000000000]
add_ln60          (add              ) [ 000000000]
zext_ln60         (zext             ) [ 000000000]
input_addr        (getelementptr    ) [ 000010000]
zext_ln60_1       (zext             ) [ 000000000]
add_ln60_1        (add              ) [ 000010000]
empty_15          (specregionend    ) [ 000000000]
br_ln57           (br               ) [ 011110000]
specloopname_ln60 (specloopname     ) [ 000000000]
input_load        (load             ) [ 000000000]
zext_ln60_2       (zext             ) [ 000000000]
buf_2d_in_addr    (getelementptr    ) [ 000000000]
store_ln60        (store            ) [ 000000000]
br_ln59           (br               ) [ 001110000]
call_ln85         (call             ) [ 000000000]
br_ln69           (br               ) [ 000001111]
r_0_i2            (phi              ) [ 000000100]
icmp_ln69         (icmp             ) [ 000000111]
empty_16          (speclooptripcount) [ 000000000]
r_1               (add              ) [ 000001111]
br_ln69           (br               ) [ 000000000]
specloopname_ln69 (specloopname     ) [ 000000000]
tmp_i3            (specregionbegin  ) [ 000000011]
tmp_s             (bitconcatenate   ) [ 000000000]
zext_ln72         (zext             ) [ 000000011]
trunc_ln72        (trunc            ) [ 000000000]
shl_ln1           (bitconcatenate   ) [ 000000011]
br_ln71           (br               ) [ 000000111]
ret_ln89          (ret              ) [ 000000000]
c_0_i4            (phi              ) [ 000000010]
zext_ln71         (zext             ) [ 000000000]
icmp_ln71         (icmp             ) [ 000000111]
empty_17          (speclooptripcount) [ 000000000]
c_1               (add              ) [ 000000111]
br_ln71           (br               ) [ 000000000]
zext_ln72_1       (zext             ) [ 000000000]
add_ln72_1        (add              ) [ 000000000]
zext_ln72_3       (zext             ) [ 000000000]
buf_2d_out_addr   (getelementptr    ) [ 000000001]
add_ln72          (add              ) [ 000000001]
empty_18          (specregionend    ) [ 000000000]
br_ln69           (br               ) [ 000001111]
specloopname_ln72 (specloopname     ) [ 000000000]
buf_2d_out_load   (load             ) [ 000000000]
zext_ln72_2       (zext             ) [ 000000000]
output_addr       (getelementptr    ) [ 000000000]
store_ln72        (store            ) [ 000000000]
br_ln71           (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_out_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="6" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="buf_2d_in_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="8" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln60_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="buf_2d_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="6" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln72_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/8 "/>
</bind>
</comp>

<comp id="108" class="1005" name="r_0_i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_0_i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="c_0_i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="c_0_i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="r_0_i2_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_0_i2_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/6 "/>
</bind>
</comp>

<comp id="141" class="1005" name="c_0_i4_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="c_0_i4_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i4/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_dct_2d_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="15" slack="0"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln57_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln60_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="shl_ln_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_9_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln59_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln59_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln59_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="c_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln60_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="1"/>
<pin id="215" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln60_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln60_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln60_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="1"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln60_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln69_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="r_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln72_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln72_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="shl_ln1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln71_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln71_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln72_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln72_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln72_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_3/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln72_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="1"/>
<pin id="304" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln72_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_2/8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="r_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="318" class="1005" name="shl_ln_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="323" class="1005" name="zext_ln59_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln59_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="c_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="336" class="1005" name="input_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="add_ln60_1_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="1"/>
<pin id="343" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="r_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="zext_ln72_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="1"/>
<pin id="356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln72 "/>
</bind>
</comp>

<comp id="359" class="1005" name="shl_ln1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="c_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="372" class="1005" name="buf_2d_out_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln72_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="63" pin="3"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="88" pin="3"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="164"><net_src comp="112" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="112" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="112" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="112" pin="4"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="123" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="123" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="123" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="196" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="225"><net_src comp="123" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="239"><net_src comp="134" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="134" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="134" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="134" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="274"><net_src comp="145" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="145" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="145" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="145" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="305"><net_src comp="271" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="316"><net_src comp="166" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="321"><net_src comp="176" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="326"><net_src comp="192" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="334"><net_src comp="206" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="339"><net_src comp="56" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="344"><net_src comp="226" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="352"><net_src comp="241" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="357"><net_src comp="255" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="362"><net_src comp="263" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="370"><net_src comp="281" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="375"><net_src comp="82" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="380"><net_src comp="301" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {2 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln57 : 1
		r : 1
		br_ln57 : 2
		trunc_ln60 : 1
		shl_ln : 2
		tmp_9 : 1
		zext_ln59_1 : 2
	State 3
		zext_ln59 : 1
		icmp_ln59 : 1
		c : 1
		br_ln59 : 2
		add_ln60 : 2
		zext_ln60 : 3
		input_addr : 4
		input_load : 5
		zext_ln60_1 : 1
		add_ln60_1 : 2
	State 4
		buf_2d_in_addr : 1
		store_ln60 : 2
	State 5
	State 6
		icmp_ln69 : 1
		r_1 : 1
		br_ln69 : 2
		tmp_s : 1
		zext_ln72 : 2
		trunc_ln72 : 1
		shl_ln1 : 2
	State 7
		zext_ln71 : 1
		icmp_ln71 : 1
		c_1 : 1
		br_ln71 : 2
		zext_ln72_1 : 1
		add_ln72_1 : 2
		zext_ln72_3 : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		add_ln72 : 2
	State 8
		output_addr : 1
		store_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|---------|---------|---------|
| Operation|   Functional Unit  |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|   call   |  grp_dct_2d_fu_152 |    3    |    1    |  9.549  |   230   |   398   |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|          |      r_fu_166      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      c_fu_206      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   add_ln60_fu_212  |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |  add_ln60_1_fu_226 |    0    |    0    |    0    |    0    |    15   |    0    |
|          |     r_1_fu_241     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |     c_1_fu_281     |    0    |    0    |    0    |    0    |    13   |    0    |
|          |  add_ln72_1_fu_291 |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln72_fu_301  |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|          |  icmp_ln57_fu_160  |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |  icmp_ln59_fu_200  |    0    |    0    |    0    |    0    |    9    |    0    |
|          |  icmp_ln69_fu_235  |    0    |    0    |    0    |    0    |    9    |    0    |
|          |  icmp_ln71_fu_275  |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |  trunc_ln60_fu_172 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln72_fu_259 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|          |    shl_ln_fu_176   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_184    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    tmp_s_fu_247    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   shl_ln1_fu_263   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|          | zext_ln59_1_fu_192 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln59_fu_196  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln60_fu_217  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | zext_ln60_1_fu_222 |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   | zext_ln60_2_fu_231 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln72_fu_255  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln71_fu_271  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | zext_ln72_1_fu_287 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | zext_ln72_3_fu_296 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | zext_ln72_2_fu_306 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                    |    3    |    1    |  9.549  |   230   |   546   |    0    |
|----------|--------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |    -   |
+---------------+--------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln60_1_reg_341  |    8   |
|    add_ln72_reg_377   |    6   |
|buf_2d_out_addr_reg_372|    6   |
|     c_0_i4_reg_141    |    4   |
|     c_0_i_reg_119     |    4   |
|      c_1_reg_367      |    4   |
|       c_reg_331       |    4   |
|   input_addr_reg_336  |    6   |
|     r_0_i2_reg_130    |    4   |
|     r_0_i_reg_108     |    4   |
|      r_1_reg_349      |    4   |
|       r_reg_313       |    4   |
|    shl_ln1_reg_359    |    6   |
|     shl_ln_reg_318    |    6   |
|  zext_ln59_1_reg_323  |    8   |
|   zext_ln72_reg_354   |    8   |
+-----------------------+--------+
|         Total         |   86   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_88 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |    9   |   230  |   546  |    0   |
|   Memory  |    2   |    -   |    -   |   15   |   15   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   86   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   11   |   331  |   579  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
