{
  "main": {
    "id": "a5b5fbd09815cd43",
    "type": "split",
    "children": [
      {
        "id": "727cfed856f5e9ca",
        "type": "tabs",
        "children": [
          {
            "id": "4446a172ad538781",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2b Time Constraints/5.2b.1 Setup Time.md",
                "mode": "source",
                "backlinks": false,
                "source": false
              }
            }
          },
          {
            "id": "c96d2a1cdf679058",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a.1 Clock.md",
                "mode": "source",
                "backlinks": false,
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "363793eac674b5b2",
    "type": "split",
    "children": [
      {
        "id": "a0f17628bf666862",
        "type": "tabs",
        "children": [
          {
            "id": "b6aa7db42e004c29",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "27823d3f9b19c971",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "ede757daff1c153c",
            "type": "leaf",
            "state": {
              "type": "mk-path-view",
              "state": {}
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "horizontal",
    "width": 310.5
  },
  "right": {
    "id": "5044e110a64f86a9",
    "type": "split",
    "children": [
      {
        "id": "ed325b7c1122bd0f",
        "type": "tabs",
        "children": [
          {
            "id": "9f4398410083dea4",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a.1 Clock.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "e272db8ef780671a",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "3c075be1707f4549",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a.1 Clock.md"
              }
            }
          },
          {
            "id": "c59d040c78a6f968",
            "type": "leaf",
            "state": {
              "type": "graph-analysis",
              "state": {}
            }
          },
          {
            "id": "133d6da5bf95f4a0",
            "type": "leaf",
            "state": {
              "type": "reminder-list",
              "state": {}
            }
          }
        ],
        "currentTab": 3
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "command-palette:Open command palette": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "workspaces:Manage workspace layouts": false
    }
  },
  "active": "c96d2a1cdf679058",
  "lastOpenFiles": [
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a.1 Clock.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a Clocked Components/5.2a.2 Flip-Flops.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1a Elements/5.1a.2 Multiplexer.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1a Elements/5.1a.1 Full Adder.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.5 Single-Cycle Datapath/2.5 Single-Cycle Datapath.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.5 Single-Cycle Datapath",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1a Elements/5.1a.3 Arithmetic Logic Unit.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2c Maximizing Clock Frequency.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.3 ALU Design/5.3 ALU Design.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.3 ALU Design",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2b Time Constraints/5.2b.1 Setup Time.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2b Time Constraints/5.2b.2 Hold Time.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1b Combinational Delay.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2b Time Constraints/5.2b Time Constraints.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2b Time Constraints",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a Clocked Components/5.2a Clocked Components.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems/5.2a Clocked Components",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1a Elements/5.1a Elements.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic/5.1a Elements",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Logic Gates/5.1 Logic Gates.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Logic Gates",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.3 Calling Convention.md",
    "Mathematics/2. Linear Algebra/2.4 Matrices/2.4c Matrix Operations/2.4c.1 Matrix-Vector Multiplication.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.1 Instructions/2.1e Control Instructions/2.1e.1 Conditional Jump Operations.md",
    "Mathematics/2. Linear Algebra/2.12 Matrix Decomposition/2.12b Symmetric Eigendecomposition.md",
    "Mathematics/2. Linear Algebra/2.4 Matrices/2.4c Matrix Operations/2.4c.2 Matrix-Matrix Multiplication.md",
    "Mathematics/2. Linear Algebra/2.4 Matrices/2.4a Matrix.md",
    "Computer Science/7. Computer Architecture/4. SDK/4.4 Loader.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.4 Instruction Formats/2.4h J-Type.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.1 Instructions/2.1e Control Instructions/2.1e.2 Unconditional Jump Operations.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.1 Instructions/2.1c Bitwise Operations/2.1c.2 Shifting Operations.md",
    "Computer Science/7. Computer Architecture/3. RISC-V/2.1 Instructions/2.1c Bitwise Operations/2.1c.1 Basic Bitwise Operations.md",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.2 Synchronous Digital Systems",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design/5.1 Combinational Logic",
    "Computer Science/7. Computer Architecture/5. Digital Circuit Design",
    "Computer Science/7. Computer Architecture/2. Computer Memory",
    "Untitled.canvas",
    "Untitled 1.canvas",
    "vLLM Documentation.canvas",
    "attachments/Continuous-Time Internal Stability.png",
    "attachments/Internal Discrete-Time Stability.png",
    "Internal Discrete-Time Stability.png",
    "Internal Discrete-Time Stability 1.png",
    "STAT 20/Pasted image 20231120074516.png",
    "STAT 20/Screenshot 2023-11-20 at 7.35.35.png"
  ]
}