ARM GAS  /tmp/ccLiBJQj.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_nn_softmax_common_s8.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_nn_softmax_common_s8,"ax",%progbits
  18              		.align	1
  19              		.global	arm_nn_softmax_common_s8
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_nn_softmax_common_s8:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * SPDX-FileCopyrightText: Copyright 2022-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Title:        arm_nn_softmax_common_s8.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Description:  Softmax with s8 input and output of s8 or s16.
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * $Date:        5 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** #include "arm_nnsupportfunctions.h"
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** #define ACCUM_BITS 12
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * @ingroup groupSupport
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  */
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /**
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * @defgroup supportSoftmax Softmax
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Support functions for Softmax
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  */
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /**
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * @addtogroup supportSoftmax
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * @{
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  */
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** /*
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Softmax function with s8 input and output of s8 or s16.
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  * Refer header file for details.
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  *
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****  */
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** void arm_nn_softmax_common_s8(const int8_t *input,
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const int32_t num_rows,
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const int32_t row_size,
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const int32_t mult,
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const int32_t shift,
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const int32_t diff_min,
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               const bool int16_output,
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                               void *output)
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** {
  30              		.loc 1 64 1 view -0
  31              		.cfi_startproc
  32              		@ args = 16, pretend = 0, frame = 440
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 64 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 EFB0     		sub	sp, sp, #444
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 480
  50 0006 0290     		str	r0, [sp, #8]
  51 0008 6C91     		str	r1, [sp, #432]
ARM GAS  /tmp/ccLiBJQj.s 			page 3


  52 000a 0192     		str	r2, [sp, #4]
  53 000c 9C46     		mov	ip, r3
  54 000e 9DF8E831 		ldrb	r3, [sp, #488]	@ zero_extendqisi2
  55              	.LVL1:
  56              		.loc 1 64 1 view .LVU2
  57 0012 6D93     		str	r3, [sp, #436]
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     const int32_t mask = (1 << shift);
  58              		.loc 1 65 5 is_stmt 1 view .LVU3
  59              	.LVL2:
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     int32_t col = 0;
  60              		.loc 1 67 5 view .LVU4
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     int32_t row_idx;
  61              		.loc 1 68 5 view .LVU5
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     for (row_idx = 0; row_idx < num_rows; ++row_idx)
  62              		.loc 1 70 5 view .LVU6
  63              		.loc 1 70 18 is_stmt 0 view .LVU7
  64 0014 0023     		movs	r3, #0
  65 0016 6A93     		str	r3, [sp, #424]
  66 0018 E346     		mov	fp, ip
  67              		.loc 1 70 5 view .LVU8
  68 001a 01F00CBD 		b	.L2
  69              	.LVL3:
  70              	.L456:
  71              		.loc 1 70 5 view .LVU9
  72 001e 0392     		str	r2, [sp, #12]
  73              	.LBB189:
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     {
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         // Find the maximum value in order to ensure numerical stability
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         int8_t max = *input;
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         for (col = 1; col < row_size; ++col)
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             max = MAX(max, input[col]);
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         int32_t diff = 0;
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         int32_t sum = 0;
  74              		.loc 1 81 17 view .LVU10
  75 0020 4FF0000A 		mov	r10, #0
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         for (col = 0; col < row_size; ++col)
  76              		.loc 1 83 18 view .LVU11
  77 0024 D046     		mov	r8, r10
  78 0026 CDF860A1 		str	r10, [sp, #352]
  79 002a EEE0     		b	.L5
  80              	.LVL4:
  81              	.L325:
  82              	.LBB190:
  83              	.LBB191:
  84              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccLiBJQj.s 			page 4


   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
ARM GAS  /tmp/ccLiBJQj.s 			page 5


  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 6


 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
ARM GAS  /tmp/ccLiBJQj.s 			page 7


 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
ARM GAS  /tmp/ccLiBJQj.s 			page 8


 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
ARM GAS  /tmp/ccLiBJQj.s 			page 9


 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
ARM GAS  /tmp/ccLiBJQj.s 			page 10


 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
ARM GAS  /tmp/ccLiBJQj.s 			page 11


 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
ARM GAS  /tmp/ccLiBJQj.s 			page 12


 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
ARM GAS  /tmp/ccLiBJQj.s 			page 13


 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
ARM GAS  /tmp/ccLiBJQj.s 			page 14


 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
ARM GAS  /tmp/ccLiBJQj.s 			page 15


 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
ARM GAS  /tmp/ccLiBJQj.s 			page 16


 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
ARM GAS  /tmp/ccLiBJQj.s 			page 17


 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
  85              		.loc 2 789 13 view .LVU12
  86 002c 4FF08040 		mov	r0, #1073741824
  87 0030 0024     		movs	r4, #0
  88 0032 01E1     		b	.L7
  89              	.LVL5:
  90              	.L326:
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 18


 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
  91              		.loc 2 800 29 view .LVU13
  92 0034 6FF00043 		mvn	r3, #-2147483648
  93 0038 E318     		adds	r3, r4, r3
  94 003a 4FF00009 		mov	r9, #0
  95 003e 45EB0909 		adc	r9, r5, r9
  96 0042 10E1     		b	.L8
  97              	.LVL6:
  98              	.L327:
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
  99              		.loc 2 802 20 view .LVU14
 100 0044 B1F1004F 		cmp	r1, #-2147483648
 101 0048 40F01481 		bne	.L9
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 102              		.loc 2 804 16 view .LVU15
 103 004c 6FF00043 		mvn	r3, #-2147483648
 104              	.LVL7:
 105              		.loc 2 804 16 view .LVU16
 106 0050 0493     		str	r3, [sp, #16]
 107              	.LVL8:
 108              		.loc 2 804 16 view .LVU17
 109 0052 0FE1     		b	.L9
 110              	.LVL9:
 111              	.L328:
 112              		.loc 2 804 16 view .LVU18
 113              	.LBE191:
 114              	.LBE190:
 115              	.LBB193:
 116              	.LBB194:
 117              	.LBB195:
 118              	.LBB196:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 119              		.loc 2 800 29 view .LVU19
 120 0054 6FF00040 		mvn	r0, #-2147483648
 121 0058 2018     		adds	r0, r4, r0
 122 005a 4FF00003 		mov	r3, #0
 123 005e 45EB0303 		adc	r3, r5, r3
 124 0062 27E1     		b	.L10
 125              	.LVL10:
 126              	.L329:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 127              		.loc 2 800 29 view .LVU20
 128              	.LBE196:
 129              	.LBE195:
 130              	.LBB198:
 131              	.LBB199:
 132 0064 6FF00040 		mvn	r0, #-2147483648
 133 0068 3018     		adds	r0, r6, r0
 134 006a 4FF00001 		mov	r1, #0
 135 006e 47EB010E 		adc	lr, r7, r1
 136 0072 3AE1     		b	.L11
 137              	.LVL11:
 138              	.L330:
ARM GAS  /tmp/ccLiBJQj.s 			page 19


 139              		.loc 2 804 16 view .LVU21
 140 0074 6FF00041 		mvn	r1, #-2147483648
 141              	.LVL12:
 142              		.loc 2 804 16 view .LVU22
 143 0078 3EE1     		b	.L12
 144              	.LVL13:
 145              	.L213:
 146              		.loc 2 804 16 view .LVU23
 147              	.LBE199:
 148              	.LBE198:
 149              	.LBB201:
 150              	.LBB202:
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
ARM GAS  /tmp/ccLiBJQj.s 			page 20


 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 151              		.loc 2 863 18 view .LVU24
 152 007a 4FF0020E 		mov	lr, #2
 153 007e 42E1     		b	.L13
 154              	.LVL14:
 155              	.L331:
 156              		.loc 2 863 18 view .LVU25
 157              	.LBE202:
 158              	.LBE201:
 159              	.LBB204:
 160              	.LBB205:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 161              		.loc 2 789 13 view .LVU26
 162 0080 4FF08040 		mov	r0, #1073741824
 163 0084 4FF0000E 		mov	lr, #0
 164 0088 49E1     		b	.L15
 165              	.LVL15:
 166              	.L332:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 167              		.loc 2 800 29 view .LVU27
 168 008a 6FF00040 		mvn	r0, #-2147483648
 169 008e 2818     		adds	r0, r5, r0
 170 0090 4FF00006 		mov	r6, #0
 171 0094 4AEB0604 		adc	r4, r10, r6
 172 0098 57E1     		b	.L16
 173              	.LVL16:
 174              	.L333:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 175              		.loc 2 802 20 view .LVU28
 176 009a B3F1004F 		cmp	r3, #-2147483648
 177 009e 40F05A81 		bne	.L17
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 178              		.loc 2 804 16 view .LVU29
 179 00a2 6FF00046 		mvn	r6, #-2147483648
 180              	.LVL17:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 181              		.loc 2 804 16 view .LVU30
 182 00a6 56E1     		b	.L17
 183              	.LVL18:
 184              	.L334:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 185              		.loc 2 804 16 view .LVU31
 186              	.LBE205:
 187              	.LBE204:
ARM GAS  /tmp/ccLiBJQj.s 			page 21


 188              	.LBB207:
 189              	.LBB208:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 190              		.loc 2 789 13 view .LVU32
 191 00a8 4FF08045 		mov	r5, #1073741824
 192 00ac 0024     		movs	r4, #0
 193 00ae 58E1     		b	.L18
 194              	.LVL19:
 195              	.L335:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 196              		.loc 2 800 29 view .LVU33
 197 00b0 6FF00040 		mvn	r0, #-2147483648
 198 00b4 2018     		adds	r0, r4, r0
 199 00b6 4FF00001 		mov	r1, #0
 200 00ba 45EB0101 		adc	r1, r5, r1
 201 00be 65E1     		b	.L19
 202              	.LVL20:
 203              	.L336:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 204              		.loc 2 802 20 view .LVU34
 205 00c0 B6F1004F 		cmp	r6, #-2147483648
 206 00c4 40F06981 		bne	.L20
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 207              		.loc 2 804 16 view .LVU35
 208 00c8 6FF00040 		mvn	r0, #-2147483648
 209              	.LVL21:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 210              		.loc 2 804 16 view .LVU36
 211 00cc 65E1     		b	.L20
 212              	.LVL22:
 213              	.L218:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 214              		.loc 2 804 16 view .LVU37
 215              	.LBE208:
 216              	.LBE207:
 217              	.LBB210:
 218              	.LBB211:
 219              		.loc 2 863 18 view .LVU38
 220 00ce 0123     		movs	r3, #1
 221              	.LVL23:
 222              		.loc 2 863 18 view .LVU39
 223 00d0 6AE1     		b	.L21
 224              	.LVL24:
 225              	.L337:
 226              		.loc 2 863 18 view .LVU40
 227              	.LBE211:
 228              	.LBE210:
 229              	.LBB213:
 230              	.LBB214:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 231              		.loc 2 789 13 view .LVU41
 232 00d2 4FF08046 		mov	r6, #1073741824
 233 00d6 0027     		movs	r7, #0
 234 00d8 70E1     		b	.L23
 235              	.LVL25:
 236              	.L338:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 22


 237              		.loc 2 800 29 view .LVU42
 238 00da 6FF00043 		mvn	r3, #-2147483648
 239 00de E318     		adds	r3, r4, r3
 240 00e0 4FF00001 		mov	r1, #0
 241 00e4 45EB0101 		adc	r1, r5, r1
 242 00e8 7DE1     		b	.L24
 243              	.LVL26:
 244              	.L339:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 245              		.loc 2 800 29 view .LVU43
 246              	.LBE214:
 247              	.LBE213:
 248              	.LBB216:
 249              	.LBB217:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 250              		.loc 2 789 13 view .LVU44
 251 00ea 4FF08047 		mov	r7, #1073741824
 252 00ee 4FF0000C 		mov	ip, #0
 253 00f2 88E1     		b	.L26
 254              	.LVL27:
 255              	.L340:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 256              		.loc 2 800 29 view .LVU45
 257 00f4 6FF00043 		mvn	r3, #-2147483648
 258 00f8 E318     		adds	r3, r4, r3
 259 00fa 4FF00001 		mov	r1, #0
 260 00fe 45EB0101 		adc	r1, r5, r1
 261 0102 94E1     		b	.L27
 262              	.LVL28:
 263              	.L341:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 264              		.loc 2 800 29 view .LVU46
 265              	.LBE217:
 266              	.LBE216:
 267              	.LBB219:
 268              	.LBB220:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 269              		.loc 2 789 13 view .LVU47
 270 0104 4FF08047 		mov	r7, #1073741824
 271 0108 4FF0000C 		mov	ip, #0
 272 010c A2E1     		b	.L29
 273              	.LVL29:
 274              	.L342:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 275              		.loc 2 800 29 view .LVU48
 276 010e 6FF00041 		mvn	r1, #-2147483648
 277 0112 6118     		adds	r1, r4, r1
 278 0114 4FF0000C 		mov	ip, #0
 279 0118 45EB0C0C 		adc	ip, r5, ip
 280 011c AEE1     		b	.L30
 281              	.LVL30:
 282              	.L343:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 283              		.loc 2 802 20 view .LVU49
 284 011e B3F1004F 		cmp	r3, #-2147483648
 285 0122 40F0B281 		bne	.L31
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccLiBJQj.s 			page 23


 286              		.loc 2 804 16 view .LVU50
 287 0126 6FF00041 		mvn	r1, #-2147483648
 288              	.LVL31:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 289              		.loc 2 804 16 view .LVU51
 290 012a AEE1     		b	.L31
 291              	.LVL32:
 292              	.L344:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 293              		.loc 2 804 16 view .LVU52
 294              	.LBE220:
 295              	.LBE219:
 296              	.LBB222:
 297              	.LBB223:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 298              		.loc 2 789 13 view .LVU53
 299 012c 4FF08046 		mov	r6, #1073741824
 300 0130 0027     		movs	r7, #0
 301 0132 BCE1     		b	.L33
 302              	.LVL33:
 303              	.L345:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 304              		.loc 2 800 29 view .LVU54
 305 0134 6FF00043 		mvn	r3, #-2147483648
 306 0138 E318     		adds	r3, r4, r3
 307 013a 4FF00007 		mov	r7, #0
 308 013e 45EB0707 		adc	r7, r5, r7
 309 0142 C9E1     		b	.L34
 310              	.LVL34:
 311              	.L346:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 312              		.loc 2 802 20 view .LVU55
 313 0144 BCF1004F 		cmp	ip, #-2147483648
 314 0148 40F0CD81 		bne	.L35
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 315              		.loc 2 804 16 view .LVU56
 316 014c 6FF00043 		mvn	r3, #-2147483648
 317              	.LVL35:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 318              		.loc 2 804 16 view .LVU57
 319 0150 C9E1     		b	.L35
 320              	.LVL36:
 321              	.L347:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 322              		.loc 2 804 16 view .LVU58
 323              	.LBE223:
 324              	.LBE222:
 325              	.LBB225:
 326              	.LBB226:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 327              		.loc 2 789 13 view .LVU59
 328 0152 4FF08046 		mov	r6, #1073741824
 329 0156 4FF0000E 		mov	lr, #0
 330 015a D4E1     		b	.L37
 331              	.LVL37:
 332              	.L348:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 24


 333              		.loc 2 800 29 view .LVU60
 334 015c 6FF00043 		mvn	r3, #-2147483648
 335 0160 E318     		adds	r3, r4, r3
 336 0162 4FF00006 		mov	r6, #0
 337 0166 45EB0606 		adc	r6, r5, r6
 338 016a E0E1     		b	.L38
 339              	.LVL38:
 340              	.L349:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 341              		.loc 2 802 20 view .LVU61
 342 016c B7F1004F 		cmp	r7, #-2147483648
 343 0170 40F0E481 		bne	.L39
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 344              		.loc 2 804 16 view .LVU62
 345 0174 6FF00043 		mvn	r3, #-2147483648
 346              	.LVL39:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 347              		.loc 2 804 16 view .LVU63
 348 0178 E0E1     		b	.L39
 349              	.LVL40:
 350              	.L350:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 351              		.loc 2 804 16 view .LVU64
 352              	.LBE226:
 353              	.LBE225:
 354              	.LBB228:
 355              	.LBB229:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 356              		.loc 2 789 13 view .LVU65
 357 017a 4FF0804C 		mov	ip, #1073741824
 358 017e 4FF0000E 		mov	lr, #0
 359 0182 ECE1     		b	.L41
 360              	.LVL41:
 361              	.L351:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 362              		.loc 2 800 29 view .LVU66
 363 0184 6FF00043 		mvn	r3, #-2147483648
 364 0188 C318     		adds	r3, r0, r3
 365 018a 4FF00004 		mov	r4, #0
 366 018e 41EB0404 		adc	r4, r1, r4
 367 0192 F9E1     		b	.L42
 368              	.LVL42:
 369              	.L352:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 370              		.loc 2 802 20 view .LVU67
 371 0194 B6F1004F 		cmp	r6, #-2147483648
 372 0198 40F00E82 		bne	.L43
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 373              		.loc 2 804 16 view .LVU68
 374 019c 6FF00043 		mvn	r3, #-2147483648
 375              	.LVL43:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 376              		.loc 2 804 16 view .LVU69
 377 01a0 0AE2     		b	.L43
 378              	.LVL44:
 379              	.L353:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccLiBJQj.s 			page 25


 380              		.loc 2 804 16 view .LVU70
 381              	.LBE229:
 382              	.LBE228:
 383              	.LBB231:
 384              	.LBB232:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 385              		.loc 2 789 13 view .LVU71
 386 01a2 4FF0804C 		mov	ip, #1073741824
 387 01a6 4FF0000E 		mov	lr, #0
 388 01aa 15E2     		b	.L45
 389              	.LVL45:
 390              	.L354:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 391              		.loc 2 800 29 view .LVU72
 392 01ac 6FF00041 		mvn	r1, #-2147483648
 393 01b0 19EB0101 		adds	r1, r9, r1
 394 01b4 4FF00004 		mov	r4, #0
 395 01b8 5046     		mov	r0, r10
 396 01ba 40EB0404 		adc	r4, r0, r4
 397 01be 21E2     		b	.L46
 398              	.LVL46:
 399              	.L355:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 400              		.loc 2 802 20 view .LVU73
 401 01c0 B3F1004F 		cmp	r3, #-2147483648
 402 01c4 40F02582 		bne	.L47
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 403              		.loc 2 804 16 view .LVU74
 404 01c8 6FF00041 		mvn	r1, #-2147483648
 405              	.LVL47:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 406              		.loc 2 804 16 view .LVU75
 407 01cc 21E2     		b	.L47
 408              	.LVL48:
 409              	.L356:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 410              		.loc 2 804 16 view .LVU76
 411              	.LBE232:
 412              	.LBE231:
 413              	.LBB234:
 414              	.LBB235:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 415              		.loc 2 789 13 view .LVU77
 416 01ce 4FF08047 		mov	r7, #1073741824
 417 01d2 4FF0000E 		mov	lr, #0
 418 01d6 2BE2     		b	.L49
 419              	.LVL49:
 420              	.L357:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 421              		.loc 2 800 29 view .LVU78
 422 01d8 6FF00043 		mvn	r3, #-2147483648
 423 01dc EB18     		adds	r3, r5, r3
 424 01de 4FF00001 		mov	r1, #0
 425 01e2 46EB0101 		adc	r1, r6, r1
 426 01e6 45E2     		b	.L50
 427              	.LVL50:
 428              	.L358:
ARM GAS  /tmp/ccLiBJQj.s 			page 26


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 429              		.loc 2 802 20 view .LVU79
 430 01e8 B4F1004F 		cmp	r4, #-2147483648
 431 01ec 40F04882 		bne	.L51
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 432              		.loc 2 804 16 view .LVU80
 433 01f0 6FF00043 		mvn	r3, #-2147483648
 434              	.LVL51:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 435              		.loc 2 804 16 view .LVU81
 436 01f4 44E2     		b	.L51
 437              	.LVL52:
 438              	.L233:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 439              		.loc 2 804 16 view .LVU82
 440              	.LBE235:
 441              	.LBE234:
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 894:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                          RIGHT_SHIFT(shift));
 895:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 896:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 897:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 899:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given 64 bit value.
 900:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val                 Value to be requantized in the range {-(1<<47)} to {(1<<47)
 901:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       reduced_multiplier  Reduced multiplier in the range {NN_Q31_MIN + 1, Q32_MAX} t
 902:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Q16_MAX}
 903:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift               Left or right shift for 'val * multiplier' in the range {-3
ARM GAS  /tmp/ccLiBJQj.s 			page 27


 904:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 905:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 906:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 907:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 908:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize_s64(const int64_t val,
 909:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t reduced_multiplier,
 910:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                    const int32_t shift)
 911:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 912:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * reduced_multiplier;
 913:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 914:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (14 - shift); // 64->32 bit reduction
 915:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;               // Last shift position and insert round
 916:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 917:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 918:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 919:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 920:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 921:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy optimized for MVE
 922:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 923:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 924:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 925:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 926:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 927:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_s8(int8_t *__RESTRICT dst, const int8_t *__RESTRICT src, uint3
 928:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 929:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 930:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   wlstp.8                 lr, %[cnt], 1f             \n"
 931:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 932:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vldrb.8                 q0, [%[in]], #16            \n"
 933:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[out]], #16           \n"
 934:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 935:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 936:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(src), [out] "+r"(dst)
 937:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size)
 938:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 939:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 940:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 941:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 942:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 943:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 944:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 945:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memcpy wrapper for int16
 946:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 947:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       src         Source pointer.
 948:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 949:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 950:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 951:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memcpy_q15(int16_t *__RESTRICT dst, const int16_t *__RESTRICT src, ui
 952:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 953:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(dst, src, block_size);
 954:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 955:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 956:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 957:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 958:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Vector saturating doubling high multiply returning high half.
 959:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand
 960:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier
ARM GAS  /tmp/ccLiBJQj.s 			page 28


 961:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 962:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 963:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 964:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_doubling_high_mult_mve(const int32x4_t m1, const int32_t m2)
 965:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 966:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vqrdmulhq_n_s32(m1, m2);
 967:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 968:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 969:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 970:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Vector rounding divide by power of two.
 971:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend vector
 972:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 973:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 974:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 975:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 976:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 977:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_divide_by_power_of_two_mve(const int32x4_t dividend, const int32
 978:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 979:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t shift = vdupq_n_s32(-exponent);
 980:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixup = vshrq_n_s32(vandq_s32(dividend, shift), 31);
 981:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixed_up_dividend = vqaddq_s32(dividend, fixup);
 982:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vrshlq_s32(fixed_up_dividend, shift);
 983:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 984:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 985:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 986:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given vector.
 987:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Vector to be requantized
 988:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier
 989:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       shift
 990:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 991:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 992:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 993:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 994:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_requantize_mve(const int32x4_t val, const int32_t multiplier, co
 995:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 996:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 997:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int right_shift = MIN(-1, shift);
 998:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int left_shift = shift - right_shift;
 999:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1000:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift_dup = vdupq_n_s32(left_shift);
1001:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift_dup = vdupq_n_s32(right_shift);
1002:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1003:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32x4_t result = vqdmulhq_n_s32(vshlq_s32(val, left_shift_dup), multiplier);
1004:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = vrshlq_s32(result, right_shift_dup);
1005:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1006:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1007:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
1008:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_divide_by_power_of_two_mve(
1009:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         arm_doubling_high_mult_mve(vshlq_s32(val, vdupq_n_s32(LEFT_SHIFT(shift))), multiplier), RIG
1010:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
1011:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1012:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1013:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_doubling_high_mult_mve_32x4(const int32x4_t m1, const int32x4_t 
1014:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1015:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vqrdmulhq_s32(m1, m2);
1016:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1017:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 29


1018:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_divide_by_power_of_two_mve_32x4(const int32x4_t dividend, const 
1019:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1020:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t shift = -exponent;
1021:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixup = vshrq_n_s32(vandq_s32(dividend, shift), 31);
1022:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t fixed_up_dividend = vqaddq_s32(dividend, fixup);
1023:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return vrshlq_s32(fixed_up_dividend, shift);
1024:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1025:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1026:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32x4_t arm_requantize_mve_32x4(const int32x4_t val,
1027:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                        const int32x4_t multiplier,
1028:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                        const int32x4_t shift)
1029:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1030:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
1031:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift = vminq_s32(vdupq_n_s32(-1), shift);
1032:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift = vqsubq_s32(shift, right_shift);
1033:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1034:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32x4_t result = vqdmulhq_s32(vshlq_s32(val, left_shift), multiplier);
1035:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = vrshlq_s32(result, right_shift);
1036:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1037:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1038:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
1039:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t zz = vdupq_n_s32(0);
1040:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const mve_pred16_t p = vcmpgtq_n_s32(shift, 0);
1041:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1042:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t left_shift = vpselq_s32(shift, zz, p);
1043:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32x4_t right_shift = -vpselq_s32(zz, shift, p);
1044:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1045:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_divide_by_power_of_two_mve_32x4(arm_doubling_high_mult_mve_32x4(vshlq_s32(val, left_
1046:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                right_shift);
1047:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
1048:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1049:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
1050:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1051:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // @note The following functions are used only for softmax layer, scaled bits = 5 assumed
1052:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_exp_on_negative_values(int32_t val)
1054:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t mask = 0;
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
1057:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
1062:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 1895147668 +
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
1065:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1066:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_IF_NON_ZERO(x)                                                                      
1067:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {                                                                                              
1068:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mask = MASK_IF_NON_ZERO(remainder & (1 << shift++));                                       
1069:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = SELECT_USING_MASK(mask, MUL_SAT(result, x), result);                              
1070:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
1071:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1672461947)
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
ARM GAS  /tmp/ccLiBJQj.s 			page 30


1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
1079:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1080:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #undef SELECT_IF_NON_ZERO
1081:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mask = MASK_IF_ZERO(val);
 442              		.loc 2 1082 12 view .LVU83
 443 01f6 0021     		movs	r1, #0
 444 01f8 4CE2     		b	.L52
 445              	.LVL53:
 446              	.L234:
 447              		.loc 2 1082 12 view .LVU84
 448              	.LBE194:
 449              	.LBE193:
 450              	.LBB252:
 451              	.LBB253:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 452              		.loc 2 863 18 view .LVU85
 453 01fa 4FF40061 		mov	r1, #2048
 454              	.LVL54:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 455              		.loc 2 863 18 view .LVU86
 456 01fe 55E2     		b	.L53
 457              	.LVL55:
 458              	.L54:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 459              		.loc 2 870 5 is_stmt 1 view .LVU87
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 460              		.loc 2 870 5 is_stmt 0 view .LVU88
 461              	.LBE253:
 462              	.LBE252:
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             diff = input[col] - max;
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             if (diff >= diff_min)
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 463              		.loc 1 88 21 view .LVU89
 464 0200 589A     		ldr	r2, [sp, #352]
 465 0202 1A44     		add	r2, r2, r3
 466 0204 5892     		str	r2, [sp, #352]
 467              	.LVL56:
 468              	.L6:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 469              		.loc 1 83 39 is_stmt 1 discriminator 2 view .LVU90
 470 0206 08F10108 		add	r8, r8, #1
 471              	.LVL57:
 472              	.L5:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 473              		.loc 1 83 23 discriminator 1 view .LVU91
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 474              		.loc 1 83 9 is_stmt 0 discriminator 1 view .LVU92
 475 020a 019B     		ldr	r3, [sp, #4]
 476 020c 9845     		cmp	r8, r3
 477 020e 80F25782 		bge	.L324
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             if (diff >= diff_min)
ARM GAS  /tmp/ccLiBJQj.s 			page 31


 478              		.loc 1 85 13 is_stmt 1 view .LVU93
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             if (diff >= diff_min)
 479              		.loc 1 85 25 is_stmt 0 view .LVU94
 480 0212 029B     		ldr	r3, [sp, #8]
 481 0214 13F90810 		ldrsb	r1, [r3, r8]
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             if (diff >= diff_min)
 482              		.loc 1 85 18 view .LVU95
 483 0218 039B     		ldr	r3, [sp, #12]
 484 021a C91A     		subs	r1, r1, r3
 485              	.LVL58:
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 486              		.loc 1 86 13 is_stmt 1 view .LVU96
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 487              		.loc 1 86 16 is_stmt 0 view .LVU97
 488 021c 799B     		ldr	r3, [sp, #484]
 489 021e 8B42     		cmp	r3, r1
 490 0220 F1DC     		bgt	.L6
 491              		.loc 1 88 17 is_stmt 1 view .LVU98
 492              		.loc 1 88 24 is_stmt 0 view .LVU99
 493 0222 789B     		ldr	r3, [sp, #480]
 494 0224 9940     		lsls	r1, r1, r3
 495              	.LVL59:
 496              	.LBB255:
 497              	.LBI190:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 498              		.loc 2 785 30 is_stmt 1 view .LVU100
 499              	.LBB192:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 500              		.loc 2 787 5 view .LVU101
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 501              		.loc 2 789 5 view .LVU102
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 502              		.loc 2 791 5 view .LVU103
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 503              		.loc 2 791 9 is_stmt 0 view .LVU104
 504 0226 4FEADB73 		lsr	r3, fp, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 505              		.loc 2 791 8 view .LVU105
 506 022a B3EBD17F 		cmp	r3, r1, lsr #31
 507 022e 3FF4FDAE 		beq	.L325
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 508              		.loc 2 793 14 view .LVU106
 509 0232 D948     		ldr	r0, .L457
 510 0234 4FF0FF34 		mov	r4, #-1
 511              	.L7:
 512              	.LVL60:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 513              		.loc 2 796 5 is_stmt 1 view .LVU107
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 514              		.loc 2 796 31 is_stmt 0 view .LVU108
 515 0238 CB17     		asrs	r3, r1, #31
 516 023a 0BFB03F5 		mul	r5, fp, r3
 517 023e 5A46     		mov	r2, fp
 518 0240 D317     		asrs	r3, r2, #31
 519 0242 01FB0355 		mla	r5, r1, r3, r5
 520 0246 ABFB0123 		umull	r2, r3, fp, r1
 521 024a 2B44     		add	r3, r3, r5
ARM GAS  /tmp/ccLiBJQj.s 			page 32


 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 522              		.loc 2 796 10 view .LVU109
 523 024c 1018     		adds	r0, r2, r0
 524              	.LVL61:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 525              		.loc 2 796 10 view .LVU110
 526 024e 1E90     		str	r0, [sp, #120]
 527 0250 6341     		adcs	r3, r3, r4
 528 0252 1F93     		str	r3, [sp, #124]
 529              	.LVL62:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 530              		.loc 2 800 5 is_stmt 1 view .LVU111
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 531              		.loc 2 800 29 is_stmt 0 view .LVU112
 532 0254 DDE91E45 		ldrd	r4, [sp, #120]
 533 0258 2346     		mov	r3, r4
 534 025a A946     		mov	r9, r5
 535 025c 002C     		cmp	r4, #0
 536 025e 75F10002 		sbcs	r2, r5, #0
 537 0262 FFF6E7AE 		blt	.L326
 538              	.L8:
 539 0266 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 540              		.loc 2 800 12 view .LVU113
 541 0268 43EA4903 		orr	r3, r3, r9, lsl #1
 542 026c 0493     		str	r3, [sp, #16]
 543              	.LVL63:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 544              		.loc 2 802 5 is_stmt 1 view .LVU114
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 545              		.loc 2 802 8 is_stmt 0 view .LVU115
 546 026e 5945     		cmp	r1, fp
 547 0270 3FF4E8AE 		beq	.L327
 548              	.LVL64:
 549              	.L9:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 550              		.loc 2 806 5 is_stmt 1 view .LVU116
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 551              		.loc 2 806 5 is_stmt 0 view .LVU117
 552              	.LBE192:
 553              	.LBE255:
 554              	.LBB256:
 555              	.LBI193:
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 556              		.loc 2 1053 30 is_stmt 1 view .LVU118
 557              	.LBB251:
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
 558              		.loc 2 1055 5 view .LVU119
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 559              		.loc 2 1056 5 view .LVU120
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 560              		.loc 2 1058 5 view .LVU121
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 561              		.loc 2 1058 19 is_stmt 0 view .LVU122
 562 0274 049B     		ldr	r3, [sp, #16]
 563 0276 43F07F4C 		orr	ip, r3, #-16777216
 564              	.LVL65:
ARM GAS  /tmp/ccLiBJQj.s 			page 33


1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 565              		.loc 2 1059 5 is_stmt 1 view .LVU123
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 566              		.loc 2 1059 19 is_stmt 0 view .LVU124
 567 027a ACEB0302 		sub	r2, ip, r3
 568              	.LVL66:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 569              		.loc 2 1060 5 is_stmt 1 view .LVU125
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 570              		.loc 2 1060 46 is_stmt 0 view .LVU126
 571 027e 4FEA4C1C 		lsl	ip, ip, #5
 572              	.LVL67:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 573              		.loc 2 1060 19 view .LVU127
 574 0282 0CF1805C 		add	ip, ip, #268435456
 575              	.LVL68:
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 576              		.loc 2 1061 5 is_stmt 1 view .LVU128
 577              	.LBB237:
 578              	.LBI195:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 579              		.loc 2 785 30 view .LVU129
 580              	.LBB197:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 581              		.loc 2 787 5 view .LVU130
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 582              		.loc 2 789 5 view .LVU131
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 583              		.loc 2 791 5 view .LVU132
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 584              		.loc 2 796 5 view .LVU133
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 585              		.loc 2 796 19 is_stmt 0 view .LVU134
 586 0286 4FEAEC7A 		asr	r10, ip, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 587              		.loc 2 796 31 view .LVU135
 588 028a 0CFB0AF3 		mul	r3, ip, r10
 589 028e ACFB0C01 		umull	r0, r1, ip, ip
 590 0292 01EB4301 		add	r1, r1, r3, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 591              		.loc 2 796 10 view .LVU136
 592 0296 10F18043 		adds	r3, r0, #1073741824
 593 029a 0693     		str	r3, [sp, #24]
 594 029c 41F10003 		adc	r3, r1, #0
 595 02a0 0793     		str	r3, [sp, #28]
 596              	.LVL69:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 597              		.loc 2 800 5 is_stmt 1 view .LVU137
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 598              		.loc 2 800 29 is_stmt 0 view .LVU138
 599 02a2 DDE90645 		ldrd	r4, [sp, #24]
 600 02a6 2046     		mov	r0, r4
 601 02a8 2B46     		mov	r3, r5
 602 02aa 002C     		cmp	r4, #0
 603 02ac 75F10001 		sbcs	r1, r5, #0
 604 02b0 FFF6D0AE 		blt	.L328
 605              	.L10:
ARM GAS  /tmp/ccLiBJQj.s 			page 34


 606 02b4 C00F     		lsrs	r0, r0, #31
 607 02b6 40EA4300 		orr	r0, r0, r3, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608              		.loc 2 800 12 view .LVU139
 609 02ba 0346     		mov	r3, r0
 610              	.LVL70:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 611              		.loc 2 802 5 is_stmt 1 view .LVU140
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 612              		.loc 2 806 5 view .LVU141
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 613              		.loc 2 806 5 is_stmt 0 view .LVU142
 614              	.LBE197:
 615              	.LBE237:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 616              		.loc 2 1063 5 is_stmt 1 view .LVU143
 617              	.LBB238:
 618              	.LBI198:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 619              		.loc 2 785 30 view .LVU144
 620              	.LBB200:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 621              		.loc 2 787 5 view .LVU145
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 622              		.loc 2 789 5 view .LVU146
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 623              		.loc 2 791 5 view .LVU147
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 624              		.loc 2 796 5 view .LVU148
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 625              		.loc 2 796 19 is_stmt 0 view .LVU149
 626 02bc 0446     		mov	r4, r0
 627 02be C517     		asrs	r5, r0, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 628              		.loc 2 796 31 view .LVU150
 629 02c0 00FB05FE 		mul	lr, r0, r5
 630 02c4 A0FB0001 		umull	r0, r1, r0, r0
 631              	.LVL71:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632              		.loc 2 796 31 view .LVU151
 633 02c8 01EB4E01 		add	r1, r1, lr, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 634              		.loc 2 796 10 view .LVU152
 635 02cc 10F18046 		adds	r6, r0, #1073741824
 636 02d0 0896     		str	r6, [sp, #32]
 637 02d2 41F10001 		adc	r1, r1, #0
 638 02d6 0991     		str	r1, [sp, #36]
 639              	.LVL72:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 640              		.loc 2 800 5 is_stmt 1 view .LVU153
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 641              		.loc 2 800 29 is_stmt 0 view .LVU154
 642 02d8 DDE90867 		ldrd	r6, [sp, #32]
 643 02dc 3046     		mov	r0, r6
 644 02de BE46     		mov	lr, r7
 645 02e0 002E     		cmp	r6, #0
 646 02e2 77F10001 		sbcs	r1, r7, #0
ARM GAS  /tmp/ccLiBJQj.s 			page 35


 647 02e6 FFF6BDAE 		blt	.L329
 648              	.L11:
 649 02ea C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 650              		.loc 2 800 12 view .LVU155
 651 02ec 41EA4E01 		orr	r1, r1, lr, lsl #1
 652              	.LVL73:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 653              		.loc 2 802 5 is_stmt 1 view .LVU156
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 654              		.loc 2 802 20 is_stmt 0 view .LVU157
 655 02f0 B3F1004F 		cmp	r3, #-2147483648
 656 02f4 3FF4BEAE 		beq	.L330
 657              	.LVL74:
 658              	.L12:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 659              		.loc 2 806 5 is_stmt 1 view .LVU158
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 660              		.loc 2 806 5 is_stmt 0 view .LVU159
 661              	.LBE200:
 662              	.LBE238:
 663              	.LBB239:
 664              	.LBI201:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 665              		.loc 2 850 30 is_stmt 1 view .LVU160
 666              	.LBB203:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 667              		.loc 2 852 5 view .LVU161
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 668              		.loc 2 853 5 view .LVU162
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 669              		.loc 2 854 5 view .LVU163
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 670              		.loc 2 854 13 is_stmt 0 view .LVU164
 671 02f8 01F00300 		and	r0, r1, #3
 672              	.LVL75:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 673              		.loc 2 857 5 is_stmt 1 view .LVU165
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 674              		.loc 2 860 5 view .LVU166
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 675              		.loc 2 861 5 view .LVU167
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 676              		.loc 2 861 8 is_stmt 0 view .LVU168
 677 02fc 8910     		asrs	r1, r1, #2
 678              	.LVL76:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 679              		.loc 2 861 8 view .LVU169
 680 02fe 3FF5BCAE 		bmi	.L213
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 681              		.loc 2 860 13 view .LVU170
 682 0302 4FF0010E 		mov	lr, #1
 683              	.L13:
 684              	.LVL77:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 685              		.loc 2 865 5 is_stmt 1 view .LVU171
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccLiBJQj.s 			page 36


 686              		.loc 2 865 8 is_stmt 0 view .LVU172
 687 0306 7045     		cmp	r0, lr
 688 0308 00DD     		ble	.L14
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 689              		.loc 2 867 9 is_stmt 1 view .LVU173
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 690              		.loc 2 867 15 is_stmt 0 view .LVU174
 691 030a 0131     		adds	r1, r1, #1
 692              	.LVL78:
 693              	.L14:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 694              		.loc 2 870 5 is_stmt 1 view .LVU175
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 695              		.loc 2 870 5 is_stmt 0 view .LVU176
 696              	.LBE203:
 697              	.LBE239:
 698              	.LBB240:
 699              	.LBI204:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 700              		.loc 2 785 30 is_stmt 1 view .LVU177
 701              	.LBB206:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 702              		.loc 2 787 5 view .LVU178
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 703              		.loc 2 789 5 view .LVU179
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 704              		.loc 2 791 5 view .LVU180
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 705              		.loc 2 791 9 is_stmt 0 view .LVU181
 706 030c 4FEADC70 		lsr	r0, ip, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 707              		.loc 2 791 8 view .LVU182
 708 0310 B0EBD37F 		cmp	r0, r3, lsr #31
 709 0314 3FF4B4AE 		beq	.L331
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 710              		.loc 2 793 14 view .LVU183
 711 0318 9F48     		ldr	r0, .L457
 712 031a 4FF0FF3E 		mov	lr, #-1
 713              	.L15:
 714              	.LVL79:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 715              		.loc 2 796 5 is_stmt 1 view .LVU184
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 716              		.loc 2 796 31 is_stmt 0 view .LVU185
 717 031e 0CFB05F6 		mul	r6, ip, r5
 718 0322 04FB0A66 		mla	r6, r4, r10, r6
 719 0326 ACFB0445 		umull	r4, r5, ip, r4
 720 032a 3544     		add	r5, r5, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 721              		.loc 2 796 10 view .LVU186
 722 032c 2018     		adds	r0, r4, r0
 723              	.LVL80:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 724              		.loc 2 796 10 view .LVU187
 725 032e 0A90     		str	r0, [sp, #40]
 726 0330 45EB0E00 		adc	r0, r5, lr
 727 0334 0B90     		str	r0, [sp, #44]
ARM GAS  /tmp/ccLiBJQj.s 			page 37


 728              	.LVL81:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 729              		.loc 2 800 5 is_stmt 1 view .LVU188
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 730              		.loc 2 800 29 is_stmt 0 view .LVU189
 731 0336 DDE90A56 		ldrd	r5, [sp, #40]
 732 033a 2846     		mov	r0, r5
 733 033c 3446     		mov	r4, r6
 734 033e B246     		mov	r10, r6
 735 0340 002D     		cmp	r5, #0
 736 0342 76F10007 		sbcs	r7, r6, #0
 737 0346 FFF6A0AE 		blt	.L332
 738              	.L16:
 739 034a C60F     		lsrs	r6, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 740              		.loc 2 800 12 view .LVU190
 741 034c 46EA4406 		orr	r6, r6, r4, lsl #1
 742              	.LVL82:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 743              		.loc 2 802 5 is_stmt 1 view .LVU191
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 744              		.loc 2 802 8 is_stmt 0 view .LVU192
 745 0350 9C45     		cmp	ip, r3
 746 0352 3FF4A2AE 		beq	.L333
 747              	.LVL83:
 748              	.L17:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 749              		.loc 2 806 5 is_stmt 1 view .LVU193
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 750              		.loc 2 806 5 is_stmt 0 view .LVU194
 751              	.LBE206:
 752              	.LBE240:
 753              	.LBB241:
 754              	.LBI207:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 755              		.loc 2 785 30 is_stmt 1 view .LVU195
 756              	.LBB209:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 757              		.loc 2 787 5 view .LVU196
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 758              		.loc 2 789 5 view .LVU197
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 759              		.loc 2 791 5 view .LVU198
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 760              		.loc 2 791 8 is_stmt 0 view .LVU199
 761 0356 7618     		adds	r6, r6, r1
 762              	.LVL84:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 763              		.loc 2 791 8 view .LVU200
 764 0358 7FF5A6AE 		bpl	.L334
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 765              		.loc 2 793 14 view .LVU201
 766 035c 8E4D     		ldr	r5, .L457
 767 035e 4FF0FF34 		mov	r4, #-1
 768              	.L18:
 769              	.LVL85:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 38


 770              		.loc 2 796 5 is_stmt 1 view .LVU202
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771              		.loc 2 796 31 is_stmt 0 view .LVU203
 772 0362 8E4F     		ldr	r7, .L457+4
 773 0364 A6FB079A 		umull	r9, r10, r6, r7
 774 0368 F117     		asrs	r1, r6, #31
 775 036a 07FB01AA 		mla	r10, r7, r1, r10
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 776              		.loc 2 796 10 view .LVU204
 777 036e 19EB0501 		adds	r1, r9, r5
 778 0372 0C91     		str	r1, [sp, #48]
 779 0374 4AEB0401 		adc	r1, r10, r4
 780 0378 0D91     		str	r1, [sp, #52]
 781              	.LVL86:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 782              		.loc 2 800 5 is_stmt 1 view .LVU205
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 783              		.loc 2 800 29 is_stmt 0 view .LVU206
 784 037a DDE90C45 		ldrd	r4, [sp, #48]
 785 037e 2046     		mov	r0, r4
 786 0380 2946     		mov	r1, r5
 787 0382 002C     		cmp	r4, #0
 788 0384 75F10007 		sbcs	r7, r5, #0
 789 0388 FFF692AE 		blt	.L335
 790              	.L19:
 791 038c C00F     		lsrs	r0, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 792              		.loc 2 800 12 view .LVU207
 793 038e 40EA4100 		orr	r0, r0, r1, lsl #1
 794              	.LVL87:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 795              		.loc 2 802 5 is_stmt 1 view .LVU208
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 796              		.loc 2 802 8 is_stmt 0 view .LVU209
 797 0392 8249     		ldr	r1, .L457+4
 798 0394 8E42     		cmp	r6, r1
 799 0396 3FF493AE 		beq	.L336
 800              	.LVL88:
 801              	.L20:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 802              		.loc 2 806 5 is_stmt 1 view .LVU210
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 803              		.loc 2 806 5 is_stmt 0 view .LVU211
 804              	.LBE209:
 805              	.LBE241:
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 806              		.loc 2 1064 9 view .LVU212
 807 039a 1844     		add	r0, r0, r3
 808              	.LVL89:
 809              	.LBB242:
 810              	.LBI210:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 811              		.loc 2 850 30 is_stmt 1 view .LVU213
 812              	.LBB212:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 813              		.loc 2 852 5 view .LVU214
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/ccLiBJQj.s 			page 39


 814              		.loc 2 853 5 view .LVU215
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 815              		.loc 2 854 5 view .LVU216
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 816              		.loc 2 854 13 is_stmt 0 view .LVU217
 817 039c 00F00101 		and	r1, r0, #1
 818              	.LVL90:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 819              		.loc 2 857 5 is_stmt 1 view .LVU218
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 820              		.loc 2 860 5 view .LVU219
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 821              		.loc 2 861 5 view .LVU220
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 822              		.loc 2 861 8 is_stmt 0 view .LVU221
 823 03a0 4010     		asrs	r0, r0, #1
 824              	.LVL91:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 825              		.loc 2 861 8 view .LVU222
 826 03a2 3FF594AE 		bmi	.L218
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 827              		.loc 2 860 13 view .LVU223
 828 03a6 0023     		movs	r3, #0
 829              	.LVL92:
 830              	.L21:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 831              		.loc 2 865 5 is_stmt 1 view .LVU224
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 832              		.loc 2 865 8 is_stmt 0 view .LVU225
 833 03a8 9942     		cmp	r1, r3
 834 03aa 00DD     		ble	.L22
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 835              		.loc 2 867 9 is_stmt 1 view .LVU226
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 836              		.loc 2 867 15 is_stmt 0 view .LVU227
 837 03ac 0130     		adds	r0, r0, #1
 838              	.LVL93:
 839              	.L22:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 840              		.loc 2 870 5 is_stmt 1 view .LVU228
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841              		.loc 2 870 5 is_stmt 0 view .LVU229
 842              	.LBE212:
 843              	.LBE242:
 844              	.LBB243:
 845              	.LBI213:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 846              		.loc 2 785 30 is_stmt 1 view .LVU230
 847              	.LBB215:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 848              		.loc 2 787 5 view .LVU231
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 849              		.loc 2 789 5 view .LVU232
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 850              		.loc 2 791 5 view .LVU233
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 851              		.loc 2 791 8 is_stmt 0 view .LVU234
ARM GAS  /tmp/ccLiBJQj.s 			page 40


 852 03ae 1CEB000C 		adds	ip, ip, r0
 853              	.LVL94:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 854              		.loc 2 791 8 view .LVU235
 855 03b2 7FF58EAE 		bpl	.L337
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 856              		.loc 2 793 14 view .LVU236
 857 03b6 784E     		ldr	r6, .L457
 858 03b8 4FF0FF37 		mov	r7, #-1
 859              	.L23:
 860              	.LVL95:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 861              		.loc 2 796 5 is_stmt 1 view .LVU237
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 862              		.loc 2 796 31 is_stmt 0 view .LVU238
 863 03bc 6446     		mov	r4, ip
 864 03be E517     		asrs	r5, r4, #31
 865 03c0 774B     		ldr	r3, .L457+8
 866 03c2 ACFB0301 		umull	r0, r1, ip, r3
 867 03c6 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 868              		.loc 2 796 10 view .LVU239
 869 03ca 8319     		adds	r3, r0, r6
 870 03cc 0E93     		str	r3, [sp, #56]
 871 03ce 41EB0703 		adc	r3, r1, r7
 872 03d2 0F93     		str	r3, [sp, #60]
 873              	.LVL96:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 874              		.loc 2 800 5 is_stmt 1 view .LVU240
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 875              		.loc 2 800 29 is_stmt 0 view .LVU241
 876 03d4 DDE90E45 		ldrd	r4, [sp, #56]
 877 03d8 2346     		mov	r3, r4
 878 03da 2946     		mov	r1, r5
 879 03dc 002C     		cmp	r4, #0
 880 03de 75F10000 		sbcs	r0, r5, #0
 881 03e2 FFF67AAE 		blt	.L338
 882              	.L24:
 883 03e6 DB0F     		lsrs	r3, r3, #31
 884 03e8 43EA4103 		orr	r3, r3, r1, lsl #1
 885              	.LVL97:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 886              		.loc 2 802 5 is_stmt 1 view .LVU242
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 887              		.loc 2 806 5 view .LVU243
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 888              		.loc 2 806 5 is_stmt 0 view .LVU244
 889              	.LBE215:
 890              	.LBE243:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 891              		.loc 2 1063 13 view .LVU245
 892 03ec 6C4E     		ldr	r6, .L457+8
 893 03ee 1E44     		add	r6, r6, r3
 894              	.LVL98:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 895              		.loc 2 1072 5 is_stmt 1 view .LVU246
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
ARM GAS  /tmp/ccLiBJQj.s 			page 41


 896              		.loc 2 1072 5 is_stmt 0 view .LVU247
 897 03f0 12F0807E 		ands	lr, r2, #16777216
 898 03f4 01D0     		beq	.L25
 899 03f6 4FF0FF3E 		mov	lr, #-1
 900              	.L25:
 901              	.LVL99:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 902              		.loc 2 1072 5 is_stmt 1 view .LVU248
 903              	.LBB244:
 904              	.LBI216:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 905              		.loc 2 785 30 view .LVU249
 906              	.LBB218:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 907              		.loc 2 787 5 view .LVU250
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 908              		.loc 2 789 5 view .LVU251
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 909              		.loc 2 791 5 view .LVU252
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 910              		.loc 2 791 8 is_stmt 0 view .LVU253
 911 03fa 002E     		cmp	r6, #0
 912 03fc BFF675AE 		bge	.L339
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 913              		.loc 2 793 14 view .LVU254
 914 0400 654F     		ldr	r7, .L457
 915 0402 4FF0FF3C 		mov	ip, #-1
 916              	.L26:
 917              	.LVL100:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 918              		.loc 2 796 5 is_stmt 1 view .LVU255
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 919              		.loc 2 796 31 is_stmt 0 view .LVU256
 920 0406 674B     		ldr	r3, .L457+12
 921 0408 A6FB0301 		umull	r0, r1, r6, r3
 922 040c F517     		asrs	r5, r6, #31
 923 040e 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 924              		.loc 2 796 10 view .LVU257
 925 0412 C319     		adds	r3, r0, r7
 926 0414 1093     		str	r3, [sp, #64]
 927 0416 41EB0C03 		adc	r3, r1, ip
 928 041a 1193     		str	r3, [sp, #68]
 929              	.LVL101:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 930              		.loc 2 800 5 is_stmt 1 view .LVU258
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 931              		.loc 2 800 29 is_stmt 0 view .LVU259
 932 041c DDE91045 		ldrd	r4, [sp, #64]
 933 0420 2346     		mov	r3, r4
 934 0422 2946     		mov	r1, r5
 935 0424 002C     		cmp	r4, #0
 936 0426 75F10000 		sbcs	r0, r5, #0
 937 042a FFF663AE 		blt	.L340
 938              	.L27:
 939 042e DB0F     		lsrs	r3, r3, #31
 940 0430 43EA4103 		orr	r3, r3, r1, lsl #1
ARM GAS  /tmp/ccLiBJQj.s 			page 42


 941              	.LVL102:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 942              		.loc 2 802 5 is_stmt 1 view .LVU260
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 943              		.loc 2 806 5 view .LVU261
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 944              		.loc 2 806 5 is_stmt 0 view .LVU262
 945              	.LBE218:
 946              	.LBE244:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 947              		.loc 2 1072 5 view .LVU263
 948 0434 03EA0E03 		and	r3, r3, lr
 949 0438 26EA0E06 		bic	r6, r6, lr
 950              	.LVL103:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 951              		.loc 2 1072 5 view .LVU264
 952 043c 7340     		eors	r3, r3, r6
 953              	.LVL104:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 954              		.loc 2 1073 5 is_stmt 1 view .LVU265
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 955              		.loc 2 1073 5 is_stmt 0 view .LVU266
 956 043e 12F0007E 		ands	lr, r2, #33554432
 957              	.LVL105:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 958              		.loc 2 1073 5 view .LVU267
 959 0442 01D0     		beq	.L28
 960 0444 4FF0FF3E 		mov	lr, #-1
 961              	.L28:
 962              	.LVL106:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 963              		.loc 2 1073 5 is_stmt 1 view .LVU268
 964              	.LBB245:
 965              	.LBI219:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 966              		.loc 2 785 30 view .LVU269
 967              	.LBB221:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 968              		.loc 2 787 5 view .LVU270
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 969              		.loc 2 789 5 view .LVU271
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 970              		.loc 2 791 5 view .LVU272
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 971              		.loc 2 791 8 is_stmt 0 view .LVU273
 972 0448 002B     		cmp	r3, #0
 973 044a BFF65BAE 		bge	.L341
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 974              		.loc 2 793 14 view .LVU274
 975 044e 524F     		ldr	r7, .L457
 976 0450 4FF0FF3C 		mov	ip, #-1
 977              	.L29:
 978              	.LVL107:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 979              		.loc 2 796 5 is_stmt 1 view .LVU275
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 980              		.loc 2 796 31 is_stmt 0 view .LVU276
ARM GAS  /tmp/ccLiBJQj.s 			page 43


 981 0454 544E     		ldr	r6, .L457+16
 982 0456 A3FB0601 		umull	r0, r1, r3, r6
 983 045a DD17     		asrs	r5, r3, #31
 984 045c 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 985              		.loc 2 796 10 view .LVU277
 986 0460 C419     		adds	r4, r0, r7
 987 0462 1294     		str	r4, [sp, #72]
 988 0464 41EB0C01 		adc	r1, r1, ip
 989 0468 1391     		str	r1, [sp, #76]
 990              	.LVL108:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 991              		.loc 2 800 5 is_stmt 1 view .LVU278
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 992              		.loc 2 800 29 is_stmt 0 view .LVU279
 993 046a DDE91245 		ldrd	r4, [sp, #72]
 994 046e 2146     		mov	r1, r4
 995 0470 AC46     		mov	ip, r5
 996 0472 002C     		cmp	r4, #0
 997 0474 75F10000 		sbcs	r0, r5, #0
 998 0478 FFF649AE 		blt	.L342
 999              	.L30:
 1000 047c C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1001              		.loc 2 800 12 view .LVU280
 1002 047e 41EA4C01 		orr	r1, r1, ip, lsl #1
 1003              	.LVL109:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1004              		.loc 2 802 5 is_stmt 1 view .LVU281
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1005              		.loc 2 802 8 is_stmt 0 view .LVU282
 1006 0482 4948     		ldr	r0, .L457+16
 1007 0484 8342     		cmp	r3, r0
 1008 0486 3FF44AAE 		beq	.L343
 1009              	.LVL110:
 1010              	.L31:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1011              		.loc 2 806 5 is_stmt 1 view .LVU283
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1012              		.loc 2 806 5 is_stmt 0 view .LVU284
 1013              	.LBE221:
 1014              	.LBE245:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 1015              		.loc 2 1073 5 view .LVU285
 1016 048a 0EEA0101 		and	r1, lr, r1
 1017 048e 23EA0E0C 		bic	ip, r3, lr
 1018 0492 81EA0C0C 		eor	ip, r1, ip
 1019              	.LVL111:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1020              		.loc 2 1074 5 is_stmt 1 view .LVU286
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1021              		.loc 2 1074 5 is_stmt 0 view .LVU287
 1022 0496 12F0806E 		ands	lr, r2, #67108864
 1023              	.LVL112:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1024              		.loc 2 1074 5 view .LVU288
 1025 049a 01D0     		beq	.L32
ARM GAS  /tmp/ccLiBJQj.s 			page 44


 1026 049c 4FF0FF3E 		mov	lr, #-1
 1027              	.L32:
 1028              	.LVL113:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1029              		.loc 2 1074 5 is_stmt 1 view .LVU289
 1030              	.LBB246:
 1031              	.LBI222:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1032              		.loc 2 785 30 view .LVU290
 1033              	.LBB224:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1034              		.loc 2 787 5 view .LVU291
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1035              		.loc 2 789 5 view .LVU292
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1036              		.loc 2 791 5 view .LVU293
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1037              		.loc 2 791 8 is_stmt 0 view .LVU294
 1038 04a0 BCF1000F 		cmp	ip, #0
 1039 04a4 BFF642AE 		bge	.L344
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1040              		.loc 2 793 14 view .LVU295
 1041 04a8 3B4E     		ldr	r6, .L457
 1042 04aa 4FF0FF37 		mov	r7, #-1
 1043              	.L33:
 1044              	.LVL114:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1045              		.loc 2 796 5 is_stmt 1 view .LVU296
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1046              		.loc 2 796 31 is_stmt 0 view .LVU297
 1047 04ae 3F4B     		ldr	r3, .L457+20
 1048 04b0 ACFB0301 		umull	r0, r1, ip, r3
 1049 04b4 6446     		mov	r4, ip
 1050 04b6 E517     		asrs	r5, r4, #31
 1051 04b8 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1052              		.loc 2 796 10 view .LVU298
 1053 04bc 8319     		adds	r3, r0, r6
 1054 04be 1493     		str	r3, [sp, #80]
 1055 04c0 41EB0703 		adc	r3, r1, r7
 1056 04c4 1593     		str	r3, [sp, #84]
 1057              	.LVL115:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1058              		.loc 2 800 5 is_stmt 1 view .LVU299
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1059              		.loc 2 800 29 is_stmt 0 view .LVU300
 1060 04c6 DDE91445 		ldrd	r4, [sp, #80]
 1061 04ca 2346     		mov	r3, r4
 1062 04cc 2F46     		mov	r7, r5
 1063 04ce 002C     		cmp	r4, #0
 1064 04d0 75F10001 		sbcs	r1, r5, #0
 1065 04d4 FFF62EAE 		blt	.L345
 1066              	.L34:
 1067 04d8 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1068              		.loc 2 800 12 view .LVU301
 1069 04da 43EA4703 		orr	r3, r3, r7, lsl #1
ARM GAS  /tmp/ccLiBJQj.s 			page 45


 1070              	.LVL116:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1071              		.loc 2 802 5 is_stmt 1 view .LVU302
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1072              		.loc 2 802 8 is_stmt 0 view .LVU303
 1073 04de 3349     		ldr	r1, .L457+20
 1074 04e0 8C45     		cmp	ip, r1
 1075 04e2 3FF42FAE 		beq	.L346
 1076              	.LVL117:
 1077              	.L35:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1078              		.loc 2 806 5 is_stmt 1 view .LVU304
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1079              		.loc 2 806 5 is_stmt 0 view .LVU305
 1080              	.LBE224:
 1081              	.LBE246:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 1082              		.loc 2 1074 5 view .LVU306
 1083 04e6 0EEA0303 		and	r3, lr, r3
 1084 04ea 2CEA0E07 		bic	r7, ip, lr
 1085 04ee 5F40     		eors	r7, r7, r3
 1086              	.LVL118:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1087              		.loc 2 1075 5 is_stmt 1 view .LVU307
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1088              		.loc 2 1075 5 is_stmt 0 view .LVU308
 1089 04f0 12F0006C 		ands	ip, r2, #134217728
 1090 04f4 01D0     		beq	.L36
 1091 04f6 4FF0FF3C 		mov	ip, #-1
 1092              	.L36:
 1093              	.LVL119:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1094              		.loc 2 1075 5 is_stmt 1 view .LVU309
 1095              	.LBB247:
 1096              	.LBI225:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1097              		.loc 2 785 30 view .LVU310
 1098              	.LBB227:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1099              		.loc 2 787 5 view .LVU311
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1100              		.loc 2 789 5 view .LVU312
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1101              		.loc 2 791 5 view .LVU313
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1102              		.loc 2 791 8 is_stmt 0 view .LVU314
 1103 04fa 002F     		cmp	r7, #0
 1104 04fc BFF629AE 		bge	.L347
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1105              		.loc 2 793 14 view .LVU315
 1106 0500 254E     		ldr	r6, .L457
 1107 0502 4FF0FF3E 		mov	lr, #-1
 1108              	.L37:
 1109              	.LVL120:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1110              		.loc 2 796 5 is_stmt 1 view .LVU316
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 46


 1111              		.loc 2 796 31 is_stmt 0 view .LVU317
 1112 0506 2A4B     		ldr	r3, .L457+24
 1113 0508 A7FB0301 		umull	r0, r1, r7, r3
 1114 050c FD17     		asrs	r5, r7, #31
 1115 050e 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1116              		.loc 2 796 10 view .LVU318
 1117 0512 8319     		adds	r3, r0, r6
 1118 0514 1693     		str	r3, [sp, #88]
 1119 0516 41EB0E03 		adc	r3, r1, lr
 1120 051a 1793     		str	r3, [sp, #92]
 1121              	.LVL121:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1122              		.loc 2 800 5 is_stmt 1 view .LVU319
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1123              		.loc 2 800 29 is_stmt 0 view .LVU320
 1124 051c DDE91645 		ldrd	r4, [sp, #88]
 1125 0520 2346     		mov	r3, r4
 1126 0522 2E46     		mov	r6, r5
 1127 0524 002C     		cmp	r4, #0
 1128 0526 75F10001 		sbcs	r1, r5, #0
 1129 052a FFF617AE 		blt	.L348
 1130              	.L38:
 1131 052e DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1132              		.loc 2 800 12 view .LVU321
 1133 0530 43EA4603 		orr	r3, r3, r6, lsl #1
 1134              	.LVL122:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1135              		.loc 2 802 5 is_stmt 1 view .LVU322
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1136              		.loc 2 802 8 is_stmt 0 view .LVU323
 1137 0534 1E49     		ldr	r1, .L457+24
 1138 0536 8F42     		cmp	r7, r1
 1139 0538 3FF418AE 		beq	.L349
 1140              	.LVL123:
 1141              	.L39:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1142              		.loc 2 806 5 is_stmt 1 view .LVU324
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1143              		.loc 2 806 5 is_stmt 0 view .LVU325
 1144              	.LBE227:
 1145              	.LBE247:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 1146              		.loc 2 1075 5 view .LVU326
 1147 053c 0CEA0303 		and	r3, ip, r3
 1148 0540 27EA0C06 		bic	r6, r7, ip
 1149 0544 5E40     		eors	r6, r6, r3
 1150              	.LVL124:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1151              		.loc 2 1076 5 is_stmt 1 view .LVU327
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1152              		.loc 2 1076 5 is_stmt 0 view .LVU328
 1153 0546 12F08057 		ands	r7, r2, #268435456
 1154 054a 01D0     		beq	.L40
 1155 054c 4FF0FF37 		mov	r7, #-1
 1156              	.L40:
ARM GAS  /tmp/ccLiBJQj.s 			page 47


 1157              	.LVL125:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1158              		.loc 2 1076 5 is_stmt 1 view .LVU329
 1159              	.LBB248:
 1160              	.LBI228:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1161              		.loc 2 785 30 view .LVU330
 1162              	.LBB230:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1163              		.loc 2 787 5 view .LVU331
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1164              		.loc 2 789 5 view .LVU332
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1165              		.loc 2 791 5 view .LVU333
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1166              		.loc 2 791 8 is_stmt 0 view .LVU334
 1167 0550 002E     		cmp	r6, #0
 1168 0552 BFF612AE 		bge	.L350
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1169              		.loc 2 793 14 view .LVU335
 1170 0556 DFF840C0 		ldr	ip, .L457
 1171 055a 4FF0FF3E 		mov	lr, #-1
 1172              	.L41:
 1173              	.LVL126:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1174              		.loc 2 796 5 is_stmt 1 view .LVU336
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1175              		.loc 2 796 31 is_stmt 0 view .LVU337
 1176 055e 154B     		ldr	r3, .L457+28
 1177 0560 A6FB0301 		umull	r0, r1, r6, r3
 1178 0564 F517     		asrs	r5, r6, #31
 1179 0566 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1180              		.loc 2 796 10 view .LVU338
 1181 056a 10EB0C03 		adds	r3, r0, ip
 1182 056e 1893     		str	r3, [sp, #96]
 1183 0570 41EB0E03 		adc	r3, r1, lr
 1184 0574 1993     		str	r3, [sp, #100]
 1185              	.LVL127:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1186              		.loc 2 800 5 is_stmt 1 view .LVU339
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1187              		.loc 2 800 29 is_stmt 0 view .LVU340
 1188 0576 DDE91801 		ldrd	r0, [sp, #96]
 1189 057a 0346     		mov	r3, r0
 1190 057c 0C46     		mov	r4, r1
 1191 057e 0028     		cmp	r0, #0
 1192 0580 71F10005 		sbcs	r5, r1, #0
 1193 0584 FFF6FEAD 		blt	.L351
 1194              	.L42:
 1195 0588 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1196              		.loc 2 800 12 view .LVU341
 1197 058a 43EA4403 		orr	r3, r3, r4, lsl #1
 1198              	.LVL128:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1199              		.loc 2 802 5 is_stmt 1 view .LVU342
ARM GAS  /tmp/ccLiBJQj.s 			page 48


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1200              		.loc 2 802 8 is_stmt 0 view .LVU343
 1201 058e 0949     		ldr	r1, .L457+28
 1202 0590 8E42     		cmp	r6, r1
 1203 0592 3FF4FFAD 		beq	.L352
 1204 0596 0FE0     		b	.L458
 1205              	.L459:
 1206              		.align	2
 1207              	.L457:
 1208 0598 010000C0 		.word	-1073741823
 1209 059c ABAAAA2A 		.word	715827883
 1210 05a0 94A8F570 		.word	1895147668
 1211 05a4 7BBEAF63 		.word	1672461947
 1212 05a8 F2CBA24D 		.word	1302514674
 1213 05ac 6CAC162F 		.word	790015084
 1214 05b0 A4AA5211 		.word	290630308
 1215 05b4 B72A5802 		.word	39332535
 1216              	.L458:
 1217              	.LVL129:
 1218              	.L43:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1219              		.loc 2 806 5 is_stmt 1 view .LVU344
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1220              		.loc 2 806 5 is_stmt 0 view .LVU345
 1221              	.LBE230:
 1222              	.LBE248:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1223              		.loc 2 1076 5 view .LVU346
 1224 05b8 3B40     		ands	r3, r3, r7
 1225 05ba 26EA0706 		bic	r6, r6, r7
 1226              	.LVL130:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 1227              		.loc 2 1076 5 view .LVU347
 1228 05be 7340     		eors	r3, r3, r6
 1229              	.LVL131:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1230              		.loc 2 1077 5 is_stmt 1 view .LVU348
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1231              		.loc 2 1077 5 is_stmt 0 view .LVU349
 1232 05c0 12F00056 		ands	r6, r2, #536870912
 1233 05c4 01D0     		beq	.L44
 1234 05c6 4FF0FF36 		mov	r6, #-1
 1235              	.L44:
 1236              	.LVL132:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 1237              		.loc 2 1077 5 is_stmt 1 view .LVU350
 1238              	.LBB249:
 1239              	.LBI231:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1240              		.loc 2 785 30 view .LVU351
 1241              	.LBB233:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1242              		.loc 2 787 5 view .LVU352
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1243              		.loc 2 789 5 view .LVU353
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1244              		.loc 2 791 5 view .LVU354
ARM GAS  /tmp/ccLiBJQj.s 			page 49


 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1245              		.loc 2 791 8 is_stmt 0 view .LVU355
 1246 05ca 002B     		cmp	r3, #0
 1247 05cc BFF6E9AD 		bge	.L353
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1248              		.loc 2 793 14 view .LVU356
 1249 05d0 DFF8E8C0 		ldr	ip, .L460+4
 1250 05d4 4FF0FF3E 		mov	lr, #-1
 1251              	.L45:
 1252              	.LVL133:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1253              		.loc 2 796 5 is_stmt 1 view .LVU357
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1254              		.loc 2 796 31 is_stmt 0 view .LVU358
 1255 05d8 374F     		ldr	r7, .L460
 1256 05da A3FB0701 		umull	r0, r1, r3, r7
 1257 05de DD17     		asrs	r5, r3, #31
 1258 05e0 07FB0511 		mla	r1, r7, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1259              		.loc 2 796 10 view .LVU359
 1260 05e4 10EB0C04 		adds	r4, r0, ip
 1261 05e8 1A94     		str	r4, [sp, #104]
 1262 05ea 41EB0E01 		adc	r1, r1, lr
 1263 05ee 1B91     		str	r1, [sp, #108]
 1264              	.LVL134:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1265              		.loc 2 800 5 is_stmt 1 view .LVU360
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1266              		.loc 2 800 29 is_stmt 0 view .LVU361
 1267 05f0 DDE91A9A 		ldrd	r9, [sp, #104]
 1268 05f4 4946     		mov	r1, r9
 1269 05f6 5446     		mov	r4, r10
 1270 05f8 B9F1000F 		cmp	r9, #0
 1271 05fc 7AF10000 		sbcs	r0, r10, #0
 1272 0600 FFF6D4AD 		blt	.L354
 1273              	.L46:
 1274 0604 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1275              		.loc 2 800 12 view .LVU362
 1276 0606 41EA4401 		orr	r1, r1, r4, lsl #1
 1277              	.LVL135:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1278              		.loc 2 802 5 is_stmt 1 view .LVU363
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1279              		.loc 2 802 8 is_stmt 0 view .LVU364
 1280 060a 2B48     		ldr	r0, .L460
 1281 060c 8342     		cmp	r3, r0
 1282 060e 3FF4D7AD 		beq	.L355
 1283              	.LVL136:
 1284              	.L47:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1285              		.loc 2 806 5 is_stmt 1 view .LVU365
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1286              		.loc 2 806 5 is_stmt 0 view .LVU366
 1287              	.LBE233:
 1288              	.LBE249:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
ARM GAS  /tmp/ccLiBJQj.s 			page 50


 1289              		.loc 2 1077 5 view .LVU367
 1290 0612 3140     		ands	r1, r1, r6
 1291 0614 23EA0604 		bic	r4, r3, r6
 1292 0618 4C40     		eors	r4, r4, r1
 1293              	.LVL137:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1294              		.loc 2 1078 5 is_stmt 1 view .LVU368
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1295              		.loc 2 1078 5 is_stmt 0 view .LVU369
 1296 061a 12F08042 		ands	r2, r2, #1073741824
 1297              	.LVL138:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1298              		.loc 2 1078 5 view .LVU370
 1299 061e 01D0     		beq	.L48
 1300 0620 4FF0FF32 		mov	r2, #-1
 1301              	.L48:
 1302              	.LVL139:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1303              		.loc 2 1078 5 is_stmt 1 view .LVU371
 1304              	.LBB250:
 1305              	.LBI234:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1306              		.loc 2 785 30 view .LVU372
 1307              	.LBB236:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1308              		.loc 2 787 5 view .LVU373
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1309              		.loc 2 789 5 view .LVU374
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1310              		.loc 2 791 5 view .LVU375
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1311              		.loc 2 791 8 is_stmt 0 view .LVU376
 1312 0624 002C     		cmp	r4, #0
 1313 0626 BFF6D2AD 		bge	.L356
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1314              		.loc 2 793 14 view .LVU377
 1315 062a 244F     		ldr	r7, .L460+4
 1316 062c 4FF0FF3E 		mov	lr, #-1
 1317              	.L49:
 1318              	.LVL140:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1319              		.loc 2 796 5 is_stmt 1 view .LVU378
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1320              		.loc 2 796 19 is_stmt 0 view .LVU379
 1321 0630 E117     		asrs	r1, r4, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1322              		.loc 2 796 31 view .LVU380
 1323 0632 0E01     		lsls	r6, r1, #4
 1324 0634 2301     		lsls	r3, r4, #4
 1325 0636 46EA1475 		orr	r5, r6, r4, lsr #28
 1326 063a 1B1B     		subs	r3, r3, r4
 1327 063c 65EB0105 		sbc	r5, r5, r1
 1328 0640 EE00     		lsls	r6, r5, #3
 1329 0642 46EA5376 		orr	r6, r6, r3, lsr #29
 1330 0646 4FEAC30C 		lsl	ip, r3, #3
 1331 064a 3546     		mov	r5, r6
 1332 064c 1CEB0403 		adds	r3, ip, r4
ARM GAS  /tmp/ccLiBJQj.s 			page 51


 1333 0650 41EB0505 		adc	r5, r1, r5
 1334 0654 DB18     		adds	r3, r3, r3
 1335 0656 6D41     		adcs	r5, r5, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1336              		.loc 2 796 10 view .LVU381
 1337 0658 DB19     		adds	r3, r3, r7
 1338 065a 1C93     		str	r3, [sp, #112]
 1339 065c 45EB0E03 		adc	r3, r5, lr
 1340 0660 1D93     		str	r3, [sp, #116]
 1341              	.LVL141:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1342              		.loc 2 800 5 is_stmt 1 view .LVU382
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1343              		.loc 2 800 29 is_stmt 0 view .LVU383
 1344 0662 DDE91C56 		ldrd	r5, [sp, #112]
 1345 0666 2B46     		mov	r3, r5
 1346 0668 3146     		mov	r1, r6
 1347 066a 002D     		cmp	r5, #0
 1348 066c 76F10000 		sbcs	r0, r6, #0
 1349 0670 FFF6B2AD 		blt	.L357
 1350              	.L50:
 1351 0674 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1352              		.loc 2 800 12 view .LVU384
 1353 0676 43EA4103 		orr	r3, r3, r1, lsl #1
 1354              	.LVL142:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1355              		.loc 2 802 5 is_stmt 1 view .LVU385
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1356              		.loc 2 802 8 is_stmt 0 view .LVU386
 1357 067a F22C     		cmp	r4, #242
 1358 067c 3FF4B4AD 		beq	.L358
 1359              	.LVL143:
 1360              	.L51:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1361              		.loc 2 806 5 is_stmt 1 view .LVU387
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1362              		.loc 2 806 5 is_stmt 0 view .LVU388
 1363              	.LBE236:
 1364              	.LBE250:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1365              		.loc 2 1078 5 view .LVU389
 1366 0680 1340     		ands	r3, r3, r2
 1367 0682 24EA0202 		bic	r2, r4, r2
 1368              	.LVL144:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1369              		.loc 2 1078 5 view .LVU390
 1370 0686 5340     		eors	r3, r3, r2
 1371              	.LVL145:
 1372              		.loc 2 1082 5 is_stmt 1 view .LVU391
 1373              		.loc 2 1082 12 is_stmt 0 view .LVU392
 1374 0688 049A     		ldr	r2, [sp, #16]
 1375 068a 002A     		cmp	r2, #0
 1376 068c 7FF4B3AD 		bne	.L233
 1377 0690 4FF0FF31 		mov	r1, #-1
 1378              	.L52:
 1379              	.LVL146:
ARM GAS  /tmp/ccLiBJQj.s 			page 52


1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 1380              		.loc 2 1083 5 is_stmt 1 view .LVU393
 1381              		.loc 2 1083 12 is_stmt 0 view .LVU394
 1382 0694 21F00040 		bic	r0, r1, #-2147483648
 1383 0698 C943     		mvns	r1, r1
 1384              	.LVL147:
 1385              		.loc 2 1083 12 view .LVU395
 1386 069a 0B40     		ands	r3, r3, r1
 1387              	.LVL148:
 1388              		.loc 2 1083 12 view .LVU396
 1389 069c 4340     		eors	r3, r3, r0
 1390              	.LVL149:
 1391              		.loc 2 1083 12 view .LVU397
 1392              	.LBE251:
 1393              	.LBE256:
 1394              	.LBB257:
 1395              	.LBI252:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1396              		.loc 2 850 30 is_stmt 1 view .LVU398
 1397              	.LBB254:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1398              		.loc 2 852 5 view .LVU399
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1399              		.loc 2 853 5 view .LVU400
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1400              		.loc 2 854 5 view .LVU401
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1401              		.loc 2 854 13 is_stmt 0 view .LVU402
 1402 069e C3F30B02 		ubfx	r2, r3, #0, #12
 1403              	.LVL150:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1404              		.loc 2 857 5 is_stmt 1 view .LVU403
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1405              		.loc 2 860 5 view .LVU404
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1406              		.loc 2 861 5 view .LVU405
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1407              		.loc 2 861 8 is_stmt 0 view .LVU406
 1408 06a2 1B13     		asrs	r3, r3, #12
 1409              	.LVL151:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1410              		.loc 2 861 8 view .LVU407
 1411 06a4 3FF5A9AD 		bmi	.L234
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1412              		.loc 2 860 13 view .LVU408
 1413 06a8 40F2FF71 		movw	r1, #2047
 1414              	.LVL152:
 1415              	.L53:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1416              		.loc 2 865 5 is_stmt 1 view .LVU409
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1417              		.loc 2 865 8 is_stmt 0 view .LVU410
 1418 06ac 8A42     		cmp	r2, r1
 1419 06ae 7FF7A7AD 		ble	.L54
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1420              		.loc 2 867 9 is_stmt 1 view .LVU411
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccLiBJQj.s 			page 53


 1421              		.loc 2 867 15 is_stmt 0 view .LVU412
 1422 06b2 0133     		adds	r3, r3, #1
 1423              	.LVL153:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1424              		.loc 2 867 15 view .LVU413
 1425 06b4 A4E5     		b	.L54
 1426              	.L461:
 1427 06b6 00BF     		.align	2
 1428              	.L460:
 1429 06b8 11FE0A00 		.word	720401
 1430 06bc 010000C0 		.word	-1073741823
 1431              	.LVL154:
 1432              	.L324:
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1433              		.loc 2 867 15 view .LVU414
 1434 06c0 DDF860A1 		ldr	r10, [sp, #352]
 1435              	.LBE254:
 1436              	.LBE257:
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             }
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         const int32_t headroom = CLZ(sum);
 1437              		.loc 1 92 9 is_stmt 1 view .LVU415
 1438              	.LVL155:
 1439              	.LBB258:
 1440              	.LBI258:
 1441              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
ARM GAS  /tmp/ccLiBJQj.s 			page 54


  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
ARM GAS  /tmp/ccLiBJQj.s 			page 55


  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
ARM GAS  /tmp/ccLiBJQj.s 			page 56


 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 1442              		.loc 3 161 30 view .LVU416
 1443              	.LBB259:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 1444              		.loc 3 172 5 view .LVU417
 1445              		.loc 3 172 8 is_stmt 0 view .LVU418
 1446 06c4 BAF1000F 		cmp	r10, #0
 1447 06c8 00F0B481 		beq	.L235
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 1448              		.loc 3 176 5 is_stmt 1 view .LVU419
 1449              		.loc 3 176 12 is_stmt 0 view .LVU420
 1450 06cc BAFA8AF3 		clz	r3, r10
 1451              	.L56:
 1452              	.LVL156:
 1453              		.loc 3 176 12 view .LVU421
 1454              	.LBE259:
 1455              	.LBE258:
 1456              		.loc 1 92 23 view .LVU422
 1457 06d0 0493     		str	r3, [sp, #16]
 1458              	.LVL157:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         const int32_t shifted_scale = ONE_OVER1((sum > 0 ? sum << headroom : 0) - (1 << 31));
 1459              		.loc 1 93 9 is_stmt 1 view .LVU423
 1460              		.loc 1 93 39 is_stmt 0 view .LVU424
 1461 06d2 BAF1000F 		cmp	r10, #0
 1462 06d6 40F3AF81 		ble	.L236
 1463              		.loc 1 93 39 discriminator 1 view .LVU425
 1464 06da 0AFA03FA 		lsl	r10, r10, r3
 1465 06de 0AF1004A 		add	r10, r10, #-2147483648
ARM GAS  /tmp/ccLiBJQj.s 			page 57


 1466              	.L57:
 1467              	.LVL158:
 1468              	.LBB261:
 1469              	.LBI261:
1084:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1085:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_mult_by_power_of_two(const int32_t val, const int32_t exp)
1087:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t thresh = ((1 << (31 - exp)) - 1);
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
1093:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
1094:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1095:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_one_over_one_plus_x_for_x_in_0_1(int32_t val)
 1470              		.loc 2 1095 30 is_stmt 1 discriminator 4 view .LVU426
 1471              	.LBB262:
1096:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
1097:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t sum = (int64_t)val + (int64_t)NN_Q31_MAX;
 1472              		.loc 2 1097 5 discriminator 4 view .LVU427
 1473              		.loc 2 1097 19 is_stmt 0 discriminator 4 view .LVU428
 1474 06e2 6FF00042 		mvn	r2, #-2147483648
 1475 06e6 0023     		movs	r3, #0
 1476              	.LVL159:
 1477              		.loc 2 1097 19 discriminator 4 view .LVU429
 1478 06e8 12EB0A02 		adds	r2, r2, r10
 1479 06ec 43EBEA73 		adc	r3, r3, r10, asr #31
 1480              	.LVL160:
1098:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 1481              		.loc 2 1098 5 is_stmt 1 discriminator 4 view .LVU430
 1482              		.loc 2 1098 69 is_stmt 0 discriminator 4 view .LVU431
 1483 06f0 002A     		cmp	r2, #0
 1484 06f2 73F10001 		sbcs	r1, r3, #0
 1485 06f6 C0F2A281 		blt	.L237
 1486              		.loc 2 1098 69 view .LVU432
 1487 06fa 0121     		movs	r1, #1
 1488 06fc 0020     		movs	r0, #0
 1489              	.L58:
 1490              		.loc 2 1098 53 view .LVU433
 1491 06fe 5118     		adds	r1, r2, r1
 1492 0700 5A91     		str	r1, [sp, #360]
 1493 0702 4341     		adcs	r3, r3, r0
 1494 0704 5B93     		str	r3, [sp, #364]
 1495              		.loc 2 1098 76 view .LVU434
 1496 0706 DDE95A45 		ldrd	r4, [sp, #360]
 1497 070a E90F     		lsrs	r1, r5, #31
 1498 070c 6218     		adds	r2, r4, r1
 1499              	.LVL161:
 1500              		.loc 2 1098 76 view .LVU435
 1501 070e 45F10003 		adc	r3, r5, #0
 1502 0712 5108     		lsrs	r1, r2, #1
 1503 0714 41EAC371 		orr	r1, r1, r3, lsl #31
 1504              		.loc 2 1098 19 view .LVU436
 1505 0718 0A46     		mov	r2, r1
 1506              	.LVL162:
1099:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
ARM GAS  /tmp/ccLiBJQj.s 			page 58


 1507              		.loc 2 1099 5 is_stmt 1 view .LVU437
 1508              	.LBB263:
 1509              	.LBI263:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1510              		.loc 2 785 30 view .LVU438
 1511              	.LBB264:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1512              		.loc 2 787 5 view .LVU439
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1513              		.loc 2 789 5 view .LVU440
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1514              		.loc 2 791 5 view .LVU441
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1515              		.loc 2 791 8 is_stmt 0 view .LVU442
 1516 071a 0029     		cmp	r1, #0
 1517 071c C0F29381 		blt	.L359
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1518              		.loc 2 793 14 view .LVU443
 1519 0720 E54C     		ldr	r4, .L462
 1520 0722 4FF0FF35 		mov	r5, #-1
 1521              	.L59:
 1522              	.LVL163:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1523              		.loc 2 796 5 is_stmt 1 view .LVU444
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1524              		.loc 2 796 19 is_stmt 0 view .LVU445
 1525 0726 4FEAE27A 		asr	r10, r2, #31
 1526              	.LVL164:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1527              		.loc 2 796 31 view .LVU446
 1528 072a E448     		ldr	r0, .L462+4
 1529 072c 5342     		rsbs	r3, r2, #0
 1530 072e 00FB0A33 		mla	r3, r0, r10, r3
 1531 0732 A2FB0001 		umull	r0, r1, r2, r0
 1532 0736 1944     		add	r1, r1, r3
 1533              	.LVL165:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1534              		.loc 2 796 10 view .LVU447
 1535 0738 0319     		adds	r3, r0, r4
 1536 073a 5C93     		str	r3, [sp, #368]
 1537 073c 41EB0503 		adc	r3, r1, r5
 1538 0740 5D93     		str	r3, [sp, #372]
 1539              	.LVL166:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1540              		.loc 2 800 5 is_stmt 1 view .LVU448
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1541              		.loc 2 800 29 is_stmt 0 view .LVU449
 1542 0742 DDE95C45 		ldrd	r4, [sp, #368]
 1543 0746 2346     		mov	r3, r4
 1544 0748 2946     		mov	r1, r5
 1545 074a 002C     		cmp	r4, #0
 1546 074c 75F10000 		sbcs	r0, r5, #0
 1547 0750 C0F27D81 		blt	.L360
 1548              	.L60:
 1549 0754 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1550              		.loc 2 800 12 view .LVU450
ARM GAS  /tmp/ccLiBJQj.s 			page 59


 1551 0756 43EA4103 		orr	r3, r3, r1, lsl #1
 1552              	.LVL167:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1553              		.loc 2 802 5 is_stmt 1 view .LVU451
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1554              		.loc 2 802 8 is_stmt 0 view .LVU452
 1555 075a 12F13C3F 		cmn	r2, #1010580540
 1556 075e 00F07E81 		beq	.L361
 1557              	.LVL168:
 1558              	.L61:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1559              		.loc 2 806 5 is_stmt 1 view .LVU453
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1560              		.loc 2 806 5 is_stmt 0 view .LVU454
 1561              	.LBE264:
 1562              	.LBE263:
 1563              		.loc 2 1099 13 view .LVU455
 1564 0762 03F15A33 		add	r3, r3, #1515870810
 1565              	.LVL169:
1100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t shift = (1 << 29);
 1566              		.loc 2 1101 5 is_stmt 1 view .LVU456
1102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1567              		.loc 2 1102 5 view .LVU457
 1568              	.LBB266:
 1569              	.LBI266:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1570              		.loc 2 785 30 view .LVU458
 1571              	.LBB267:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1572              		.loc 2 787 5 view .LVU459
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1573              		.loc 2 789 5 view .LVU460
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1574              		.loc 2 791 5 view .LVU461
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1575              		.loc 2 791 9 is_stmt 0 view .LVU462
 1576 0766 D60F     		lsrs	r6, r2, #31
 1577 0768 4FEAD37C 		lsr	ip, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1578              		.loc 2 791 8 view .LVU463
 1579 076c BCEBD27F 		cmp	ip, r2, lsr #31
 1580 0770 00F07C81 		beq	.L362
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1581              		.loc 2 793 14 view .LVU464
 1582 0774 DFF840E3 		ldr	lr, .L462
 1583 0778 4FF0FF38 		mov	r8, #-1
 1584              	.LVL170:
 1585              	.L62:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1586              		.loc 2 796 5 is_stmt 1 view .LVU465
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1587              		.loc 2 796 31 is_stmt 0 view .LVU466
 1588 077c DD17     		asrs	r5, r3, #31
 1589 077e 02FB05F7 		mul	r7, r2, r5
 1590 0782 03FB0A77 		mla	r7, r3, r10, r7
 1591 0786 A2FB0301 		umull	r0, r1, r2, r3
ARM GAS  /tmp/ccLiBJQj.s 			page 60


 1592 078a 3944     		add	r1, r1, r7
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1593              		.loc 2 796 10 view .LVU467
 1594 078c 10EB0E07 		adds	r7, r0, lr
 1595 0790 5E97     		str	r7, [sp, #376]
 1596 0792 41EB0801 		adc	r1, r1, r8
 1597 0796 5F91     		str	r1, [sp, #380]
 1598              	.LVL171:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1599              		.loc 2 800 5 is_stmt 1 view .LVU468
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1600              		.loc 2 800 29 is_stmt 0 view .LVU469
 1601 0798 DDE95E78 		ldrd	r7, [sp, #376]
 1602 079c 3946     		mov	r1, r7
 1603 079e 4046     		mov	r0, r8
 1604 07a0 002F     		cmp	r7, #0
 1605 07a2 78F1000E 		sbcs	lr, r8, #0
 1606 07a6 C0F26681 		blt	.L363
 1607              	.L63:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1608              		.loc 2 800 29 view .LVU470
 1609 07aa 4FEAD17E 		lsr	lr, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1610              		.loc 2 800 12 view .LVU471
 1611 07ae 4EEA4000 		orr	r0, lr, r0, lsl #1
 1612              	.LVL172:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1613              		.loc 2 802 5 is_stmt 1 view .LVU472
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1614              		.loc 2 802 8 is_stmt 0 view .LVU473
 1615 07b2 9A42     		cmp	r2, r3
 1616 07b4 00F06881 		beq	.L364
 1617              	.LVL173:
 1618              	.L64:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1619              		.loc 2 806 5 is_stmt 1 view .LVU474
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1620              		.loc 2 806 5 is_stmt 0 view .LVU475
 1621              	.LBE267:
 1622              	.LBE266:
 1623              		.loc 2 1102 10 view .LVU476
 1624 07b8 C0F1005E 		rsb	lr, r0, #536870912
 1625              	.LVL174:
 1626              	.LBB269:
 1627              	.LBI269:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1628              		.loc 2 785 30 is_stmt 1 view .LVU477
 1629              	.LBB270:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1630              		.loc 2 787 5 view .LVU478
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1631              		.loc 2 789 5 view .LVU479
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1632              		.loc 2 791 5 view .LVU480
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1633              		.loc 2 791 8 is_stmt 0 view .LVU481
 1634 07bc BCEBDE7F 		cmp	ip, lr, lsr #31
ARM GAS  /tmp/ccLiBJQj.s 			page 61


 1635 07c0 00F06981 		beq	.L365
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1636              		.loc 2 793 14 view .LVU482
 1637 07c4 BC4F     		ldr	r7, .L462
 1638 07c6 4FF0FF3C 		mov	ip, #-1
 1639              	.L65:
 1640              	.LVL175:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1641              		.loc 2 796 5 is_stmt 1 view .LVU483
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1642              		.loc 2 796 31 is_stmt 0 view .LVU484
 1643 07ca 7046     		mov	r0, lr
 1644 07cc C117     		asrs	r1, r0, #31
 1645 07ce 0EFB05F4 		mul	r4, lr, r5
 1646 07d2 03FB0144 		mla	r4, r3, r1, r4
 1647 07d6 AEFB0301 		umull	r0, r1, lr, r3
 1648 07da 2144     		add	r1, r1, r4
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1649              		.loc 2 796 10 view .LVU485
 1650 07dc C419     		adds	r4, r0, r7
 1651 07de 6094     		str	r4, [sp, #384]
 1652 07e0 41EB0C01 		adc	r1, r1, ip
 1653 07e4 6191     		str	r1, [sp, #388]
 1654              	.LVL176:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1655              		.loc 2 800 5 is_stmt 1 view .LVU486
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1656              		.loc 2 800 29 is_stmt 0 view .LVU487
 1657 07e6 DDE96078 		ldrd	r7, [sp, #384]
 1658 07ea 3C46     		mov	r4, r7
 1659 07ec 4146     		mov	r1, r8
 1660 07ee 002F     		cmp	r7, #0
 1661 07f0 78F10000 		sbcs	r0, r8, #0
 1662 07f4 C0F25481 		blt	.L366
 1663              	.L66:
 1664 07f8 E40F     		lsrs	r4, r4, #31
 1665 07fa 44EA4104 		orr	r4, r4, r1, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1666              		.loc 2 800 12 view .LVU488
 1667 07fe 2046     		mov	r0, r4
 1668              	.LVL177:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1669              		.loc 2 802 5 is_stmt 1 view .LVU489
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1670              		.loc 2 806 5 view .LVU490
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1671              		.loc 2 806 5 is_stmt 0 view .LVU491
 1672              	.LBE270:
 1673              	.LBE269:
 1674              	.LBB272:
 1675              	.LBI272:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1676              		.loc 2 1086 30 is_stmt 1 view .LVU492
 1677              	.LBB273:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1678              		.loc 2 1088 5 view .LVU493
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
ARM GAS  /tmp/ccLiBJQj.s 			page 62


 1679              		.loc 2 1089 5 view .LVU494
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1680              		.loc 2 1089 13 is_stmt 0 view .LVU495
 1681 0800 A100     		lsls	r1, r4, #2
 1682              	.LVL178:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1683              		.loc 2 1090 5 is_stmt 1 view .LVU496
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1684              		.loc 2 1090 14 is_stmt 0 view .LVU497
 1685 0802 B4F1005F 		cmp	r4, #536870912
 1686 0806 C0F25481 		blt	.L243
 1687 080a 6FF00044 		mvn	r4, #-2147483648
 1688              	.L67:
 1689 080e B0F1005F 		cmp	r0, #536870912
 1690 0812 C0F25581 		blt	.L244
 1691 0816 0025     		movs	r5, #0
 1692              	.L68:
 1693 0818 2940     		ands	r1, r1, r5
 1694              	.LVL179:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1695              		.loc 2 1090 12 view .LVU498
 1696 081a 4C40     		eors	r4, r4, r1
 1697              	.LVL180:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1698              		.loc 2 1091 5 is_stmt 1 view .LVU499
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1699              		.loc 2 1091 14 is_stmt 0 view .LVU500
 1700 081c B0F1604F 		cmp	r0, #-536870912
 1701 0820 00F35181 		bgt	.L245
 1702 0824 4FF00047 		mov	r7, #-2147483648
 1703              	.L69:
 1704 0828 B0F1604F 		cmp	r0, #-536870912
 1705 082c 00F34D81 		bgt	.L246
 1706 0830 0021     		movs	r1, #0
 1707              	.L70:
 1708 0832 0C40     		ands	r4, r4, r1
 1709              	.LVL181:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1710              		.loc 2 1091 12 view .LVU501
 1711 0834 7C40     		eors	r4, r4, r7
 1712              	.LVL182:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1713              		.loc 2 1092 5 is_stmt 1 view .LVU502
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1714              		.loc 2 1092 5 is_stmt 0 view .LVU503
 1715              	.LBE273:
 1716              	.LBE272:
 1717              		.loc 2 1102 7 view .LVU504
 1718 0836 2344     		add	r3, r3, r4
 1719              	.LVL183:
1103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1720              		.loc 2 1103 5 is_stmt 1 view .LVU505
 1721              	.LBB275:
 1722              	.LBI275:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1723              		.loc 2 785 30 view .LVU506
 1724              	.LBB276:
ARM GAS  /tmp/ccLiBJQj.s 			page 63


 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1725              		.loc 2 787 5 view .LVU507
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1726              		.loc 2 789 5 view .LVU508
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1727              		.loc 2 791 5 view .LVU509
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1728              		.loc 2 791 9 is_stmt 0 view .LVU510
 1729 0838 4FEAD37E 		lsr	lr, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1730              		.loc 2 791 8 view .LVU511
 1731 083c B6EBD37F 		cmp	r6, r3, lsr #31
 1732 0840 00F04681 		beq	.L367
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1733              		.loc 2 793 14 view .LVU512
 1734 0844 DFF870C2 		ldr	ip, .L462
 1735 0848 4FF0FF38 		mov	r8, #-1
 1736              	.L71:
 1737              	.LVL184:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1738              		.loc 2 796 5 is_stmt 1 view .LVU513
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1739              		.loc 2 796 31 is_stmt 0 view .LVU514
 1740 084c DD17     		asrs	r5, r3, #31
 1741 084e 02FB05F7 		mul	r7, r2, r5
 1742 0852 03FB0A77 		mla	r7, r3, r10, r7
 1743 0856 A2FB0301 		umull	r0, r1, r2, r3
 1744 085a 3944     		add	r1, r1, r7
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1745              		.loc 2 796 10 view .LVU515
 1746 085c 10EB0C07 		adds	r7, r0, ip
 1747 0860 6297     		str	r7, [sp, #392]
 1748 0862 41EB0801 		adc	r1, r1, r8
 1749 0866 6391     		str	r1, [sp, #396]
 1750              	.LVL185:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1751              		.loc 2 800 5 is_stmt 1 view .LVU516
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1752              		.loc 2 800 29 is_stmt 0 view .LVU517
 1753 0868 DDE96278 		ldrd	r7, [sp, #392]
 1754 086c 3946     		mov	r1, r7
 1755 086e 4046     		mov	r0, r8
 1756 0870 002F     		cmp	r7, #0
 1757 0872 78F1000C 		sbcs	ip, r8, #0
 1758 0876 C0F23081 		blt	.L368
 1759              	.L72:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1760              		.loc 2 800 29 view .LVU518
 1761 087a C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1762              		.loc 2 800 12 view .LVU519
 1763 087c 41EA4001 		orr	r1, r1, r0, lsl #1
 1764              	.LVL186:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1765              		.loc 2 802 5 is_stmt 1 view .LVU520
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1766              		.loc 2 802 8 is_stmt 0 view .LVU521
ARM GAS  /tmp/ccLiBJQj.s 			page 64


 1767 0880 9A42     		cmp	r2, r3
 1768 0882 00F03381 		beq	.L369
 1769              	.LVL187:
 1770              	.L73:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1771              		.loc 2 806 5 is_stmt 1 view .LVU522
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1772              		.loc 2 806 5 is_stmt 0 view .LVU523
 1773              	.LBE276:
 1774              	.LBE275:
 1775              		.loc 2 1103 10 view .LVU524
 1776 0886 C1F10051 		rsb	r1, r1, #536870912
 1777              	.LVL188:
 1778              	.LBB278:
 1779              	.LBI278:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1780              		.loc 2 785 30 is_stmt 1 view .LVU525
 1781              	.LBB279:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1782              		.loc 2 787 5 view .LVU526
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1783              		.loc 2 789 5 view .LVU527
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1784              		.loc 2 791 5 view .LVU528
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1785              		.loc 2 791 8 is_stmt 0 view .LVU529
 1786 088a BEEBD17F 		cmp	lr, r1, lsr #31
 1787 088e 00F03481 		beq	.L370
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1788              		.loc 2 793 14 view .LVU530
 1789 0892 8948     		ldr	r0, .L462
 1790 0894 4FF0FF37 		mov	r7, #-1
 1791              	.L74:
 1792              	.LVL189:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1793              		.loc 2 796 5 is_stmt 1 view .LVU531
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1794              		.loc 2 796 31 is_stmt 0 view .LVU532
 1795 0898 01FB05FC 		mul	ip, r1, r5
 1796 089c CD17     		asrs	r5, r1, #31
 1797 089e 03FB05CC 		mla	ip, r3, r5, ip
 1798 08a2 A1FB0345 		umull	r4, r5, r1, r3
 1799 08a6 6544     		add	r5, r5, ip
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1800              		.loc 2 796 10 view .LVU533
 1801 08a8 2018     		adds	r0, r4, r0
 1802              	.LVL190:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1803              		.loc 2 796 10 view .LVU534
 1804 08aa 6490     		str	r0, [sp, #400]
 1805 08ac 45EB0700 		adc	r0, r5, r7
 1806 08b0 6590     		str	r0, [sp, #404]
 1807              	.LVL191:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1808              		.loc 2 800 5 is_stmt 1 view .LVU535
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1809              		.loc 2 800 29 is_stmt 0 view .LVU536
ARM GAS  /tmp/ccLiBJQj.s 			page 65


 1810 08b2 DDE96478 		ldrd	r7, [sp, #400]
 1811 08b6 3C46     		mov	r4, r7
 1812 08b8 4546     		mov	r5, r8
 1813 08ba 002F     		cmp	r7, #0
 1814 08bc 78F10000 		sbcs	r0, r8, #0
 1815 08c0 C0F21F81 		blt	.L371
 1816              	.L75:
 1817 08c4 E00F     		lsrs	r0, r4, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1818              		.loc 2 800 12 view .LVU537
 1819 08c6 40EA4500 		orr	r0, r0, r5, lsl #1
 1820              	.LVL192:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1821              		.loc 2 802 5 is_stmt 1 view .LVU538
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1822              		.loc 2 802 8 is_stmt 0 view .LVU539
 1823 08ca 8B42     		cmp	r3, r1
 1824 08cc 00F02181 		beq	.L372
 1825              	.L76:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1826              		.loc 2 806 5 is_stmt 1 view .LVU540
 1827              	.LVL193:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1828              		.loc 2 806 5 is_stmt 0 view .LVU541
 1829              	.LBE279:
 1830              	.LBE278:
 1831              	.LBB281:
 1832              	.LBI281:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1833              		.loc 2 1086 30 is_stmt 1 view .LVU542
 1834              	.LBB282:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1835              		.loc 2 1088 5 view .LVU543
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1836              		.loc 2 1089 5 view .LVU544
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1837              		.loc 2 1089 13 is_stmt 0 view .LVU545
 1838 08d0 8100     		lsls	r1, r0, #2
 1839              	.LVL194:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1840              		.loc 2 1090 5 is_stmt 1 view .LVU546
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1841              		.loc 2 1090 14 is_stmt 0 view .LVU547
 1842 08d2 B0F1005F 		cmp	r0, #536870912
 1843 08d6 C0F22681 		blt	.L251
 1844 08da 6FF00045 		mvn	r5, #-2147483648
 1845              	.LVL195:
 1846              	.L77:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1847              		.loc 2 1090 14 view .LVU548
 1848 08de B0F1005F 		cmp	r0, #536870912
 1849 08e2 C0F22281 		blt	.L252
 1850 08e6 0024     		movs	r4, #0
 1851              	.L78:
 1852 08e8 2140     		ands	r1, r1, r4
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1853              		.loc 2 1090 12 view .LVU549
ARM GAS  /tmp/ccLiBJQj.s 			page 66


 1854 08ea 4D40     		eors	r5, r5, r1
 1855              	.LVL196:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1856              		.loc 2 1091 5 is_stmt 1 view .LVU550
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1857              		.loc 2 1091 14 is_stmt 0 view .LVU551
 1858 08ec B0F1604F 		cmp	r0, #-536870912
 1859 08f0 00F31E81 		bgt	.L253
 1860 08f4 4FF00047 		mov	r7, #-2147483648
 1861              	.L79:
 1862 08f8 B0F1604F 		cmp	r0, #-536870912
 1863 08fc 00F31A81 		bgt	.L254
 1864 0900 0021     		movs	r1, #0
 1865              	.L80:
 1866 0902 0D40     		ands	r5, r5, r1
 1867              	.LVL197:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 1868              		.loc 2 1091 12 view .LVU552
 1869 0904 7D40     		eors	r5, r5, r7
 1870              	.LVL198:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1871              		.loc 2 1092 5 is_stmt 1 view .LVU553
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1872              		.loc 2 1092 5 is_stmt 0 view .LVU554
 1873              	.LBE282:
 1874              	.LBE281:
 1875              		.loc 2 1103 7 view .LVU555
 1876 0906 2B44     		add	r3, r3, r5
 1877              	.LVL199:
1104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 1878              		.loc 2 1104 5 is_stmt 1 view .LVU556
 1879              	.LBB284:
 1880              	.LBI284:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1881              		.loc 2 785 30 view .LVU557
 1882              	.LBB285:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1883              		.loc 2 787 5 view .LVU558
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1884              		.loc 2 789 5 view .LVU559
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1885              		.loc 2 791 5 view .LVU560
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1886              		.loc 2 791 9 is_stmt 0 view .LVU561
 1887 0908 DF0F     		lsrs	r7, r3, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1888              		.loc 2 791 8 view .LVU562
 1889 090a B6EBD37F 		cmp	r6, r3, lsr #31
 1890 090e 00F01481 		beq	.L373
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1891              		.loc 2 793 14 view .LVU563
 1892 0912 DFF8A4C1 		ldr	ip, .L462
 1893 0916 4FF0FF3E 		mov	lr, #-1
 1894              	.L81:
 1895              	.LVL200:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1896              		.loc 2 796 5 is_stmt 1 view .LVU564
ARM GAS  /tmp/ccLiBJQj.s 			page 67


 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1897              		.loc 2 796 31 is_stmt 0 view .LVU565
 1898 091a DD17     		asrs	r5, r3, #31
 1899 091c 02FB05F6 		mul	r6, r2, r5
 1900 0920 03FB0A66 		mla	r6, r3, r10, r6
 1901 0924 A2FB0301 		umull	r0, r1, r2, r3
 1902 0928 3144     		add	r1, r1, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1903              		.loc 2 796 10 view .LVU566
 1904 092a 10EB0C06 		adds	r6, r0, ip
 1905 092e 6696     		str	r6, [sp, #408]
 1906 0930 41EB0E01 		adc	r1, r1, lr
 1907 0934 6791     		str	r1, [sp, #412]
 1908              	.LVL201:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1909              		.loc 2 800 5 is_stmt 1 view .LVU567
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1910              		.loc 2 800 29 is_stmt 0 view .LVU568
 1911 0936 DDE96689 		ldrd	r8, [sp, #408]
 1912 093a 4146     		mov	r1, r8
 1913 093c 4846     		mov	r0, r9
 1914 093e B8F1000F 		cmp	r8, #0
 1915 0942 79F10006 		sbcs	r6, r9, #0
 1916 0946 C0F2FD80 		blt	.L374
 1917              	.L82:
 1918 094a C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1919              		.loc 2 800 12 view .LVU569
 1920 094c 41EA4001 		orr	r1, r1, r0, lsl #1
 1921              	.LVL202:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1922              		.loc 2 802 5 is_stmt 1 view .LVU570
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1923              		.loc 2 802 8 is_stmt 0 view .LVU571
 1924 0950 9A42     		cmp	r2, r3
 1925 0952 00F00181 		beq	.L375
 1926              	.LVL203:
 1927              	.L83:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1928              		.loc 2 806 5 is_stmt 1 view .LVU572
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1929              		.loc 2 806 5 is_stmt 0 view .LVU573
 1930              	.LBE285:
 1931              	.LBE284:
 1932              		.loc 2 1104 10 view .LVU574
 1933 0956 C1F10052 		rsb	r2, r1, #536870912
 1934              	.LVL204:
 1935              	.LBB287:
 1936              	.LBI287:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1937              		.loc 2 785 30 is_stmt 1 view .LVU575
 1938              	.LBB288:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 1939              		.loc 2 787 5 view .LVU576
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1940              		.loc 2 789 5 view .LVU577
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccLiBJQj.s 			page 68


 1941              		.loc 2 791 5 view .LVU578
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1942              		.loc 2 791 8 is_stmt 0 view .LVU579
 1943 095a B7EBD27F 		cmp	r7, r2, lsr #31
 1944 095e 00F00281 		beq	.L376
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1945              		.loc 2 793 14 view .LVU580
 1946 0962 554E     		ldr	r6, .L462
 1947 0964 4FF0FF37 		mov	r7, #-1
 1948              	.L84:
 1949              	.LVL205:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1950              		.loc 2 796 5 is_stmt 1 view .LVU581
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1951              		.loc 2 796 31 is_stmt 0 view .LVU582
 1952 0968 02FB05F4 		mul	r4, r2, r5
 1953 096c D117     		asrs	r1, r2, #31
 1954 096e 03FB0144 		mla	r4, r3, r1, r4
 1955 0972 A2FB0301 		umull	r0, r1, r2, r3
 1956 0976 2144     		add	r1, r1, r4
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1957              		.loc 2 796 10 view .LVU583
 1958 0978 8419     		adds	r4, r0, r6
 1959 097a 6894     		str	r4, [sp, #416]
 1960 097c 7941     		adcs	r1, r1, r7
 1961 097e 6991     		str	r1, [sp, #420]
 1962              	.LVL206:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1963              		.loc 2 800 5 is_stmt 1 view .LVU584
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1964              		.loc 2 800 29 is_stmt 0 view .LVU585
 1965 0980 DDE96856 		ldrd	r5, [sp, #416]
 1966 0984 2846     		mov	r0, r5
 1967 0986 3446     		mov	r4, r6
 1968 0988 002D     		cmp	r5, #0
 1969 098a 76F10001 		sbcs	r1, r6, #0
 1970 098e C0F2EE80 		blt	.L377
 1971              	.L85:
 1972 0992 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1973              		.loc 2 800 12 view .LVU586
 1974 0994 41EA4401 		orr	r1, r1, r4, lsl #1
 1975              	.LVL207:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1976              		.loc 2 802 5 is_stmt 1 view .LVU587
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1977              		.loc 2 802 8 is_stmt 0 view .LVU588
 1978 0998 9342     		cmp	r3, r2
 1979 099a 00F0F080 		beq	.L378
 1980              	.L86:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1981              		.loc 2 806 5 is_stmt 1 view .LVU589
 1982              	.LVL208:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1983              		.loc 2 806 5 is_stmt 0 view .LVU590
 1984              	.LBE288:
 1985              	.LBE287:
ARM GAS  /tmp/ccLiBJQj.s 			page 69


 1986              	.LBB290:
 1987              	.LBI290:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1988              		.loc 2 1086 30 is_stmt 1 view .LVU591
 1989              	.LBB291:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 1990              		.loc 2 1088 5 view .LVU592
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1991              		.loc 2 1089 5 view .LVU593
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 1992              		.loc 2 1089 13 is_stmt 0 view .LVU594
 1993 099e 8A00     		lsls	r2, r1, #2
 1994              	.LVL209:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1995              		.loc 2 1090 5 is_stmt 1 view .LVU595
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 1996              		.loc 2 1090 14 is_stmt 0 view .LVU596
 1997 09a0 B1F1005F 		cmp	r1, #536870912
 1998 09a4 C0F2F580 		blt	.L259
 1999 09a8 6FF00044 		mvn	r4, #-2147483648
 2000              	.LVL210:
 2001              	.L87:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2002              		.loc 2 1090 14 view .LVU597
 2003 09ac B1F1005F 		cmp	r1, #536870912
 2004 09b0 C0F2F180 		blt	.L260
 2005 09b4 0020     		movs	r0, #0
 2006              	.L88:
 2007 09b6 0240     		ands	r2, r2, r0
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2008              		.loc 2 1090 12 view .LVU598
 2009 09b8 5440     		eors	r4, r4, r2
 2010              	.LVL211:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2011              		.loc 2 1091 5 is_stmt 1 view .LVU599
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2012              		.loc 2 1091 14 is_stmt 0 view .LVU600
 2013 09ba B1F1604F 		cmp	r1, #-536870912
 2014 09be 00F3ED80 		bgt	.L261
 2015 09c2 4FF00045 		mov	r5, #-2147483648
 2016              	.L89:
 2017 09c6 B1F1604F 		cmp	r1, #-536870912
 2018 09ca 00F3E980 		bgt	.L262
 2019 09ce 0022     		movs	r2, #0
 2020              	.L90:
 2021 09d0 1440     		ands	r4, r4, r2
 2022              	.LVL212:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2023              		.loc 2 1091 12 view .LVU601
 2024 09d2 6C40     		eors	r4, r4, r5
 2025              	.LVL213:
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2026              		.loc 2 1092 5 is_stmt 1 view .LVU602
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2027              		.loc 2 1092 5 is_stmt 0 view .LVU603
 2028              	.LBE291:
 2029              	.LBE290:
ARM GAS  /tmp/ccLiBJQj.s 			page 70


 2030              		.loc 2 1104 7 view .LVU604
 2031 09d4 2344     		add	r3, r3, r4
 2032              	.LVL214:
1105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
1106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return MUL_POW2(x, 1);
 2033              		.loc 2 1106 5 is_stmt 1 view .LVU605
 2034              	.LBB293:
 2035              	.LBI293:
1086:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2036              		.loc 2 1086 30 view .LVU606
 2037              	.LBB294:
1088:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = val << exp;
 2038              		.loc 2 1088 5 view .LVU607
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2039              		.loc 2 1089 5 view .LVU608
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2040              		.loc 2 1089 13 is_stmt 0 view .LVU609
 2041 09d6 5800     		lsls	r0, r3, #1
 2042              	.LVL215:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2043              		.loc 2 1090 5 is_stmt 1 view .LVU610
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2044              		.loc 2 1090 14 is_stmt 0 view .LVU611
 2045 09d8 B3F1804F 		cmp	r3, #1073741824
 2046 09dc C0F2E380 		blt	.L263
 2047 09e0 6FF00041 		mvn	r1, #-2147483648
 2048              	.L91:
 2049 09e4 B3F1804F 		cmp	r3, #1073741824
 2050 09e8 C0F2DF80 		blt	.L264
 2051 09ec 0022     		movs	r2, #0
 2052              	.L92:
 2053 09ee 0240     		ands	r2, r2, r0
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2054              		.loc 2 1090 12 view .LVU612
 2055 09f0 4A40     		eors	r2, r2, r1
 2056              	.LVL216:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2057              		.loc 2 1091 5 is_stmt 1 view .LVU613
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2058              		.loc 2 1091 14 is_stmt 0 view .LVU614
 2059 09f2 B3F1404F 		cmp	r3, #-1073741824
 2060 09f6 00F3DB80 		bgt	.L265
 2061 09fa 4FF00041 		mov	r1, #-2147483648
 2062              	.L93:
 2063 09fe B3F1404F 		cmp	r3, #-1073741824
 2064 0a02 00F3D780 		bgt	.L266
 2065 0a06 0023     		movs	r3, #0
 2066              	.LVL217:
 2067              	.L94:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2068              		.loc 2 1091 14 view .LVU615
 2069 0a08 1A40     		ands	r2, r2, r3
 2070              	.LVL218:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2071              		.loc 2 1091 12 view .LVU616
 2072 0a0a 82EA0108 		eor	r8, r2, r1
 2073              	.LVL219:
ARM GAS  /tmp/ccLiBJQj.s 			page 71


1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2074              		.loc 2 1092 5 is_stmt 1 view .LVU617
1092:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2075              		.loc 2 1092 5 is_stmt 0 view .LVU618
 2076              	.LBE294:
 2077              	.LBE293:
 2078              	.LBE262:
 2079              	.LBE261:
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         int32_t bits_over_unit;
 2080              		.loc 1 94 9 is_stmt 1 view .LVU619
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         if (int16_output)
 2081              		.loc 1 96 9 view .LVU620
 2082              		.loc 1 96 12 is_stmt 0 view .LVU621
 2083 0a0e 6D9B     		ldr	r3, [sp, #436]
 2084 0a10 002B     		cmp	r3, #0
 2085 0a12 00F06784 		beq	.L95
 2086              	.LBB308:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             int16_t *output_s16 = (int16_t *)output + row_idx * row_size;
 2087              		.loc 1 98 13 is_stmt 1 view .LVU622
 2088              		.loc 1 98 63 is_stmt 0 view .LVU623
 2089 0a16 019B     		ldr	r3, [sp, #4]
 2090 0a18 6A9A     		ldr	r2, [sp, #424]
 2091 0a1a 03FB02F3 		mul	r3, r3, r2
 2092              		.loc 1 98 22 view .LVU624
 2093 0a1e 7B9A     		ldr	r2, [sp, #492]
 2094 0a20 02EB4303 		add	r3, r2, r3, lsl #1
 2095 0a24 5993     		str	r3, [sp, #356]
 2096              	.LVL220:
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             bits_over_unit = ACCUM_BITS - headroom + 15;
 2097              		.loc 1 100 13 is_stmt 1 view .LVU625
 2098              		.loc 1 100 28 is_stmt 0 view .LVU626
 2099 0a26 049B     		ldr	r3, [sp, #16]
 2100              	.LVL221:
 2101              		.loc 1 100 28 view .LVU627
 2102 0a28 C3F11B03 		rsb	r3, r3, #27
 2103 0a2c 6B93     		str	r3, [sp, #428]
 2104              	.LVL222:
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             for (col = 0; col < row_size; ++col)
 2105              		.loc 1 102 13 is_stmt 1 view .LVU628
 2106              		.loc 1 102 22 is_stmt 0 view .LVU629
 2107 0a2e 4FF0000A 		mov	r10, #0
 2108              		.loc 1 102 13 view .LVU630
 2109 0a32 C2E1     		b	.L96
 2110              	.LVL223:
 2111              	.L235:
 2112              		.loc 1 102 13 view .LVU631
 2113              	.LBE308:
 2114              	.LBB383:
 2115              	.LBB260:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2116              		.loc 3 174 16 view .LVU632
 2117 0a34 2023     		movs	r3, #32
 2118 0a36 4BE6     		b	.L56
ARM GAS  /tmp/ccLiBJQj.s 			page 72


 2119              	.LVL224:
 2120              	.L236:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 2121              		.loc 3 174 16 view .LVU633
 2122              	.LBE260:
 2123              	.LBE383:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         int32_t bits_over_unit;
 2124              		.loc 1 93 39 view .LVU634
 2125 0a38 4FF0004A 		mov	r10, #-2147483648
 2126 0a3c 51E6     		b	.L57
 2127              	.LVL225:
 2128              	.L237:
 2129              	.LBB384:
 2130              	.LBB307:
1098:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 2131              		.loc 2 1098 69 view .LVU635
 2132 0a3e 4FF0FF31 		mov	r1, #-1
 2133 0a42 0846     		mov	r0, r1
 2134 0a44 5BE6     		b	.L58
 2135              	.LVL226:
 2136              	.L359:
 2137              	.LBB296:
 2138              	.LBB265:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2139              		.loc 2 789 13 view .LVU636
 2140 0a46 4FF08044 		mov	r4, #1073741824
 2141 0a4a 0025     		movs	r5, #0
 2142 0a4c 6BE6     		b	.L59
 2143              	.LVL227:
 2144              	.L360:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2145              		.loc 2 800 29 view .LVU637
 2146 0a4e 6FF00043 		mvn	r3, #-2147483648
 2147 0a52 E318     		adds	r3, r4, r3
 2148 0a54 4FF00001 		mov	r1, #0
 2149 0a58 45EB0101 		adc	r1, r5, r1
 2150 0a5c 7AE6     		b	.L60
 2151              	.LVL228:
 2152              	.L361:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2153              		.loc 2 802 20 view .LVU638
 2154 0a5e B2F1004F 		cmp	r2, #-2147483648
 2155 0a62 7FF47EAE 		bne	.L61
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2156              		.loc 2 804 16 view .LVU639
 2157 0a66 6FF00043 		mvn	r3, #-2147483648
 2158              	.LVL229:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2159              		.loc 2 804 16 view .LVU640
 2160 0a6a 7AE6     		b	.L61
 2161              	.LVL230:
 2162              	.L362:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2163              		.loc 2 804 16 view .LVU641
 2164              	.LBE265:
 2165              	.LBE296:
 2166              	.LBB297:
ARM GAS  /tmp/ccLiBJQj.s 			page 73


 2167              	.LBB268:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2168              		.loc 2 789 13 view .LVU642
 2169 0a6c 4FF0804E 		mov	lr, #1073741824
 2170 0a70 4FF00008 		mov	r8, #0
 2171              	.LVL231:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2172              		.loc 2 789 13 view .LVU643
 2173 0a74 82E6     		b	.L62
 2174              	.LVL232:
 2175              	.L363:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2176              		.loc 2 800 29 view .LVU644
 2177 0a76 6FF00041 		mvn	r1, #-2147483648
 2178 0a7a 7918     		adds	r1, r7, r1
 2179 0a7c 4FF00000 		mov	r0, #0
 2180 0a80 4746     		mov	r7, r8
 2181              	.LVL233:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2182              		.loc 2 800 29 view .LVU645
 2183 0a82 47EB0000 		adc	r0, r7, r0
 2184 0a86 90E6     		b	.L63
 2185              	.LVL234:
 2186              	.L364:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2187              		.loc 2 802 20 view .LVU646
 2188 0a88 B2F1004F 		cmp	r2, #-2147483648
 2189 0a8c 7FF494AE 		bne	.L64
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2190              		.loc 2 804 16 view .LVU647
 2191 0a90 6FF00040 		mvn	r0, #-2147483648
 2192              	.LVL235:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2193              		.loc 2 804 16 view .LVU648
 2194 0a94 90E6     		b	.L64
 2195              	.LVL236:
 2196              	.L365:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2197              		.loc 2 804 16 view .LVU649
 2198              	.LBE268:
 2199              	.LBE297:
 2200              	.LBB298:
 2201              	.LBB271:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2202              		.loc 2 789 13 view .LVU650
 2203 0a96 4FF08047 		mov	r7, #1073741824
 2204 0a9a 4FF0000C 		mov	ip, #0
 2205 0a9e 94E6     		b	.L65
 2206              	.LVL237:
 2207              	.L366:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2208              		.loc 2 800 29 view .LVU651
 2209 0aa0 6FF00044 		mvn	r4, #-2147483648
 2210 0aa4 3C19     		adds	r4, r7, r4
 2211 0aa6 4FF00001 		mov	r1, #0
 2212 0aaa 4046     		mov	r0, r8
 2213 0aac 40EB0101 		adc	r1, r0, r1
ARM GAS  /tmp/ccLiBJQj.s 			page 74


 2214 0ab0 A2E6     		b	.L66
 2215              	.LVL238:
 2216              	.L243:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2217              		.loc 2 800 29 view .LVU652
 2218              	.LBE271:
 2219              	.LBE298:
 2220              	.LBB299:
 2221              	.LBB274:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2222              		.loc 2 1090 14 view .LVU653
 2223 0ab2 0024     		movs	r4, #0
 2224 0ab4 ABE6     		b	.L67
 2225              	.L463:
 2226 0ab6 00BF     		.align	2
 2227              	.L462:
 2228 0ab8 010000C0 		.word	-1073741823
 2229 0abc C4C3C3C3 		.word	-1010580540
 2230              	.L244:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2231              		.loc 2 1090 14 view .LVU654
 2232 0ac0 4FF0FF35 		mov	r5, #-1
 2233 0ac4 A8E6     		b	.L68
 2234              	.LVL239:
 2235              	.L245:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2236              		.loc 2 1091 14 view .LVU655
 2237 0ac6 0027     		movs	r7, #0
 2238 0ac8 AEE6     		b	.L69
 2239              	.L246:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2240              		.loc 2 1091 14 view .LVU656
 2241 0aca 4FF0FF31 		mov	r1, #-1
 2242 0ace B0E6     		b	.L70
 2243              	.LVL240:
 2244              	.L367:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2245              		.loc 2 1091 14 view .LVU657
 2246              	.LBE274:
 2247              	.LBE299:
 2248              	.LBB300:
 2249              	.LBB277:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2250              		.loc 2 789 13 view .LVU658
 2251 0ad0 4FF0804C 		mov	ip, #1073741824
 2252 0ad4 4FF00008 		mov	r8, #0
 2253 0ad8 B8E6     		b	.L71
 2254              	.LVL241:
 2255              	.L368:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2256              		.loc 2 800 29 view .LVU659
 2257 0ada 6FF00041 		mvn	r1, #-2147483648
 2258 0ade 7918     		adds	r1, r7, r1
 2259 0ae0 4FF00000 		mov	r0, #0
 2260 0ae4 4746     		mov	r7, r8
 2261              	.LVL242:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 75


 2262              		.loc 2 800 29 view .LVU660
 2263 0ae6 47EB0000 		adc	r0, r7, r0
 2264 0aea C6E6     		b	.L72
 2265              	.LVL243:
 2266              	.L369:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2267              		.loc 2 802 20 view .LVU661
 2268 0aec B2F1004F 		cmp	r2, #-2147483648
 2269 0af0 7FF4C9AE 		bne	.L73
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2270              		.loc 2 804 16 view .LVU662
 2271 0af4 6FF00041 		mvn	r1, #-2147483648
 2272              	.LVL244:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2273              		.loc 2 804 16 view .LVU663
 2274 0af8 C5E6     		b	.L73
 2275              	.LVL245:
 2276              	.L370:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2277              		.loc 2 804 16 view .LVU664
 2278              	.LBE277:
 2279              	.LBE300:
 2280              	.LBB301:
 2281              	.LBB280:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2282              		.loc 2 789 13 view .LVU665
 2283 0afa 4FF08040 		mov	r0, #1073741824
 2284 0afe 0027     		movs	r7, #0
 2285 0b00 CAE6     		b	.L74
 2286              	.LVL246:
 2287              	.L371:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2288              		.loc 2 800 29 view .LVU666
 2289 0b02 6FF00044 		mvn	r4, #-2147483648
 2290 0b06 3C19     		adds	r4, r7, r4
 2291 0b08 4FF00000 		mov	r0, #0
 2292 0b0c 48EB0005 		adc	r5, r8, r0
 2293 0b10 D8E6     		b	.L75
 2294              	.LVL247:
 2295              	.L372:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2296              		.loc 2 802 20 view .LVU667
 2297 0b12 B3F1004F 		cmp	r3, #-2147483648
 2298 0b16 7FF4DBAE 		bne	.L76
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2299              		.loc 2 804 16 view .LVU668
 2300 0b1a 6FF00040 		mvn	r0, #-2147483648
 2301              	.LVL248:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2302              		.loc 2 804 16 view .LVU669
 2303              	.LBE280:
 2304              	.LBE301:
 2305              	.LBB302:
 2306              	.LBB283:
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2307              		.loc 2 1089 13 view .LVU670
 2308 0b1e 6FF00301 		mvn	r1, #3
ARM GAS  /tmp/ccLiBJQj.s 			page 76


 2309              	.LVL249:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2310              		.loc 2 1090 14 view .LVU671
 2311 0b22 0546     		mov	r5, r0
 2312              	.LVL250:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2313              		.loc 2 1090 14 view .LVU672
 2314 0b24 DBE6     		b	.L77
 2315              	.LVL251:
 2316              	.L251:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2317              		.loc 2 1090 14 view .LVU673
 2318 0b26 0025     		movs	r5, #0
 2319 0b28 D9E6     		b	.L77
 2320              	.LVL252:
 2321              	.L252:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2322              		.loc 2 1090 14 view .LVU674
 2323 0b2a 4FF0FF34 		mov	r4, #-1
 2324 0b2e DBE6     		b	.L78
 2325              	.LVL253:
 2326              	.L253:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2327              		.loc 2 1091 14 view .LVU675
 2328 0b30 0027     		movs	r7, #0
 2329 0b32 E1E6     		b	.L79
 2330              	.L254:
 2331 0b34 4FF0FF31 		mov	r1, #-1
 2332 0b38 E3E6     		b	.L80
 2333              	.LVL254:
 2334              	.L373:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2335              		.loc 2 1091 14 view .LVU676
 2336              	.LBE283:
 2337              	.LBE302:
 2338              	.LBB303:
 2339              	.LBB286:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2340              		.loc 2 789 13 view .LVU677
 2341 0b3a 4FF0804C 		mov	ip, #1073741824
 2342 0b3e 4FF0000E 		mov	lr, #0
 2343 0b42 EAE6     		b	.L81
 2344              	.LVL255:
 2345              	.L374:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2346              		.loc 2 800 29 view .LVU678
 2347 0b44 6FF00041 		mvn	r1, #-2147483648
 2348 0b48 18EB0101 		adds	r1, r8, r1
 2349 0b4c 4FF00000 		mov	r0, #0
 2350 0b50 4E46     		mov	r6, r9
 2351 0b52 46EB0000 		adc	r0, r6, r0
 2352 0b56 F8E6     		b	.L82
 2353              	.LVL256:
 2354              	.L375:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2355              		.loc 2 802 20 view .LVU679
 2356 0b58 B2F1004F 		cmp	r2, #-2147483648
ARM GAS  /tmp/ccLiBJQj.s 			page 77


 2357 0b5c 7FF4FBAE 		bne	.L83
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2358              		.loc 2 804 16 view .LVU680
 2359 0b60 6FF00041 		mvn	r1, #-2147483648
 2360              	.LVL257:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2361              		.loc 2 804 16 view .LVU681
 2362 0b64 F7E6     		b	.L83
 2363              	.LVL258:
 2364              	.L376:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2365              		.loc 2 804 16 view .LVU682
 2366              	.LBE286:
 2367              	.LBE303:
 2368              	.LBB304:
 2369              	.LBB289:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2370              		.loc 2 789 13 view .LVU683
 2371 0b66 4FF08046 		mov	r6, #1073741824
 2372 0b6a 0027     		movs	r7, #0
 2373 0b6c FCE6     		b	.L84
 2374              	.LVL259:
 2375              	.L377:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2376              		.loc 2 800 29 view .LVU684
 2377 0b6e 6FF00040 		mvn	r0, #-2147483648
 2378 0b72 2818     		adds	r0, r5, r0
 2379 0b74 4FF00001 		mov	r1, #0
 2380 0b78 46EB0104 		adc	r4, r6, r1
 2381 0b7c 09E7     		b	.L85
 2382              	.LVL260:
 2383              	.L378:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2384              		.loc 2 802 20 view .LVU685
 2385 0b7e B3F1004F 		cmp	r3, #-2147483648
 2386 0b82 7FF40CAF 		bne	.L86
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2387              		.loc 2 804 16 view .LVU686
 2388 0b86 6FF00041 		mvn	r1, #-2147483648
 2389              	.LVL261:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2390              		.loc 2 804 16 view .LVU687
 2391              	.LBE289:
 2392              	.LBE304:
 2393              	.LBB305:
 2394              	.LBB292:
1089:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), NN_Q31_MAX, result);
 2395              		.loc 2 1089 13 view .LVU688
 2396 0b8a 6FF00302 		mvn	r2, #3
 2397              	.LVL262:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2398              		.loc 2 1090 14 view .LVU689
 2399 0b8e 0C46     		mov	r4, r1
 2400              	.LVL263:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2401              		.loc 2 1090 14 view .LVU690
 2402 0b90 0CE7     		b	.L87
ARM GAS  /tmp/ccLiBJQj.s 			page 78


 2403              	.LVL264:
 2404              	.L259:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2405              		.loc 2 1090 14 view .LVU691
 2406 0b92 0024     		movs	r4, #0
 2407 0b94 0AE7     		b	.L87
 2408              	.LVL265:
 2409              	.L260:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2410              		.loc 2 1090 14 view .LVU692
 2411 0b96 4FF0FF30 		mov	r0, #-1
 2412 0b9a 0CE7     		b	.L88
 2413              	.LVL266:
 2414              	.L261:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2415              		.loc 2 1091 14 view .LVU693
 2416 0b9c 0025     		movs	r5, #0
 2417 0b9e 12E7     		b	.L89
 2418              	.L262:
 2419 0ba0 4FF0FF32 		mov	r2, #-1
 2420 0ba4 14E7     		b	.L90
 2421              	.LVL267:
 2422              	.L263:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2423              		.loc 2 1091 14 view .LVU694
 2424              	.LBE292:
 2425              	.LBE305:
 2426              	.LBB306:
 2427              	.LBB295:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2428              		.loc 2 1090 14 view .LVU695
 2429 0ba6 0021     		movs	r1, #0
 2430 0ba8 1CE7     		b	.L91
 2431              	.L264:
1090:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), NN_Q31_MIN, result);
 2432              		.loc 2 1090 14 view .LVU696
 2433 0baa 4FF0FF32 		mov	r2, #-1
 2434 0bae 1EE7     		b	.L92
 2435              	.LVL268:
 2436              	.L265:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2437              		.loc 2 1091 14 view .LVU697
 2438 0bb0 0021     		movs	r1, #0
 2439 0bb2 24E7     		b	.L93
 2440              	.L266:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2441              		.loc 2 1091 14 view .LVU698
 2442 0bb4 4FF0FF33 		mov	r3, #-1
 2443              	.LVL269:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2444              		.loc 2 1091 14 view .LVU699
 2445 0bb8 26E7     		b	.L94
 2446              	.LVL270:
 2447              	.L379:
1091:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 2448              		.loc 2 1091 14 view .LVU700
 2449              	.LBE295:
ARM GAS  /tmp/ccLiBJQj.s 			page 79


 2450              	.LBE306:
 2451              	.LBE307:
 2452              	.LBE384:
 2453              	.LBB385:
 2454              	.LBB309:
 2455              	.LBB310:
 2456              	.LBB311:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2457              		.loc 2 789 13 view .LVU701
 2458 0bba 4FF08040 		mov	r0, #1073741824
 2459 0bbe 0024     		movs	r4, #0
 2460 0bc0 15E1     		b	.L98
 2461              	.LVL271:
 2462              	.L380:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2463              		.loc 2 800 29 view .LVU702
 2464 0bc2 6FF00043 		mvn	r3, #-2147483648
 2465 0bc6 E318     		adds	r3, r4, r3
 2466 0bc8 4FF00002 		mov	r2, #0
 2467 0bcc 45EB0202 		adc	r2, r5, r2
 2468 0bd0 24E1     		b	.L99
 2469              	.LVL272:
 2470              	.L381:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2471              		.loc 2 802 20 view .LVU703
 2472 0bd2 B1F1004F 		cmp	r1, #-2147483648
 2473 0bd6 40F02781 		bne	.L100
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2474              		.loc 2 804 16 view .LVU704
 2475 0bda 6FF00049 		mvn	r9, #-2147483648
 2476              	.LVL273:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2477              		.loc 2 804 16 view .LVU705
 2478 0bde 23E1     		b	.L100
 2479              	.LVL274:
 2480              	.L382:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2481              		.loc 2 804 16 view .LVU706
 2482              	.LBE311:
 2483              	.LBE310:
 2484              	.LBB313:
 2485              	.LBB314:
 2486              	.LBB315:
 2487              	.LBB316:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2488              		.loc 2 800 29 view .LVU707
 2489 0be0 6FF00040 		mvn	r0, #-2147483648
 2490 0be4 2018     		adds	r0, r4, r0
 2491 0be6 4FF00003 		mov	r3, #0
 2492 0bea 45EB0303 		adc	r3, r5, r3
 2493 0bee 3CE1     		b	.L101
 2494              	.LVL275:
 2495              	.L383:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2496              		.loc 2 800 29 view .LVU708
 2497              	.LBE316:
 2498              	.LBE315:
ARM GAS  /tmp/ccLiBJQj.s 			page 80


 2499              	.LBB318:
 2500              	.LBB319:
 2501 0bf0 6FF00040 		mvn	r0, #-2147483648
 2502 0bf4 3018     		adds	r0, r6, r0
 2503 0bf6 4FF00001 		mov	r1, #0
 2504 0bfa 47EB010E 		adc	lr, r7, r1
 2505 0bfe 4FE1     		b	.L102
 2506              	.LVL276:
 2507              	.L384:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2508              		.loc 2 804 16 view .LVU709
 2509 0c00 6FF00041 		mvn	r1, #-2147483648
 2510              	.LVL277:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2511              		.loc 2 804 16 view .LVU710
 2512 0c04 53E1     		b	.L103
 2513              	.LVL278:
 2514              	.L270:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2515              		.loc 2 804 16 view .LVU711
 2516              	.LBE319:
 2517              	.LBE318:
 2518              	.LBB321:
 2519              	.LBB322:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2520              		.loc 2 863 18 view .LVU712
 2521 0c06 0220     		movs	r0, #2
 2522 0c08 57E1     		b	.L104
 2523              	.LVL279:
 2524              	.L385:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2525              		.loc 2 863 18 view .LVU713
 2526              	.LBE322:
 2527              	.LBE321:
 2528              	.LBB324:
 2529              	.LBB325:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2530              		.loc 2 789 13 view .LVU714
 2531 0c0a 4FF08040 		mov	r0, #1073741824
 2532 0c0e 4FF0000E 		mov	lr, #0
 2533 0c12 5EE1     		b	.L106
 2534              	.LVL280:
 2535              	.L386:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2536              		.loc 2 800 29 view .LVU715
 2537 0c14 6FF00040 		mvn	r0, #-2147483648
 2538 0c18 2818     		adds	r0, r5, r0
 2539 0c1a 4FF00004 		mov	r4, #0
 2540 0c1e 46EB0404 		adc	r4, r6, r4
 2541 0c22 6CE1     		b	.L107
 2542              	.LVL281:
 2543              	.L387:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2544              		.loc 2 802 20 view .LVU716
 2545 0c24 B3F1004F 		cmp	r3, #-2147483648
 2546 0c28 40F06F81 		bne	.L108
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
ARM GAS  /tmp/ccLiBJQj.s 			page 81


 2547              		.loc 2 804 16 view .LVU717
 2548 0c2c 6FF00040 		mvn	r0, #-2147483648
 2549              	.LVL282:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2550              		.loc 2 804 16 view .LVU718
 2551 0c30 6BE1     		b	.L108
 2552              	.LVL283:
 2553              	.L388:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2554              		.loc 2 804 16 view .LVU719
 2555              	.LBE325:
 2556              	.LBE324:
 2557              	.LBB327:
 2558              	.LBB328:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2559              		.loc 2 789 13 view .LVU720
 2560 0c32 4FF08045 		mov	r5, #1073741824
 2561 0c36 0024     		movs	r4, #0
 2562 0c38 6DE1     		b	.L109
 2563              	.LVL284:
 2564              	.L389:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2565              		.loc 2 800 29 view .LVU721
 2566 0c3a 6FF00041 		mvn	r1, #-2147483648
 2567 0c3e 6118     		adds	r1, r4, r1
 2568 0c40 4FF00000 		mov	r0, #0
 2569 0c44 45EB0000 		adc	r0, r5, r0
 2570 0c48 7FE1     		b	.L110
 2571              	.LVL285:
 2572              	.L390:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2573              		.loc 2 802 20 view .LVU722
 2574 0c4a B6F1004F 		cmp	r6, #-2147483648
 2575 0c4e 40F08381 		bne	.L111
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2576              		.loc 2 804 16 view .LVU723
 2577 0c52 6FF00041 		mvn	r1, #-2147483648
 2578              	.LVL286:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2579              		.loc 2 804 16 view .LVU724
 2580 0c56 7FE1     		b	.L111
 2581              	.LVL287:
 2582              	.L275:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2583              		.loc 2 804 16 view .LVU725
 2584              	.LBE328:
 2585              	.LBE327:
 2586              	.LBB330:
 2587              	.LBB331:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2588              		.loc 2 863 18 view .LVU726
 2589 0c58 0121     		movs	r1, #1
 2590              	.LVL288:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2591              		.loc 2 863 18 view .LVU727
 2592 0c5a 84E1     		b	.L112
 2593              	.LVL289:
ARM GAS  /tmp/ccLiBJQj.s 			page 82


 2594              	.L391:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2595              		.loc 2 863 18 view .LVU728
 2596              	.LBE331:
 2597              	.LBE330:
 2598              	.LBB333:
 2599              	.LBB334:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2600              		.loc 2 789 13 view .LVU729
 2601 0c5c 4FF08046 		mov	r6, #1073741824
 2602 0c60 0027     		movs	r7, #0
 2603 0c62 8AE1     		b	.L114
 2604              	.LVL290:
 2605              	.L392:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2606              		.loc 2 800 29 view .LVU730
 2607 0c64 6FF00041 		mvn	r1, #-2147483648
 2608 0c68 6118     		adds	r1, r4, r1
 2609 0c6a 4FF00003 		mov	r3, #0
 2610 0c6e 45EB0303 		adc	r3, r5, r3
 2611 0c72 97E1     		b	.L115
 2612              	.LVL291:
 2613              	.L393:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2614              		.loc 2 800 29 view .LVU731
 2615              	.LBE334:
 2616              	.LBE333:
 2617              	.LBB336:
 2618              	.LBB337:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2619              		.loc 2 789 13 view .LVU732
 2620 0c74 4FF08047 		mov	r7, #1073741824
 2621 0c78 4FF0000E 		mov	lr, #0
 2622 0c7c A2E1     		b	.L117
 2623              	.LVL292:
 2624              	.L394:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2625              		.loc 2 800 29 view .LVU733
 2626 0c7e 6FF00047 		mvn	r7, #-2147483648
 2627 0c82 E719     		adds	r7, r4, r7
 2628 0c84 4FF00001 		mov	r1, #0
 2629 0c88 45EB0101 		adc	r1, r5, r1
 2630 0c8c AEE1     		b	.L118
 2631              	.LVL293:
 2632              	.L395:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2633              		.loc 2 800 29 view .LVU734
 2634              	.LBE337:
 2635              	.LBE336:
 2636              	.LBB339:
 2637              	.LBB340:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2638              		.loc 2 789 13 view .LVU735
 2639 0c8e 4FF08046 		mov	r6, #1073741824
 2640 0c92 4FF0000E 		mov	lr, #0
 2641 0c96 BCE1     		b	.L120
 2642              	.LVL294:
ARM GAS  /tmp/ccLiBJQj.s 			page 83


 2643              	.L396:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2644              		.loc 2 800 29 view .LVU736
 2645 0c98 6FF00043 		mvn	r3, #-2147483648
 2646 0c9c E318     		adds	r3, r4, r3
 2647 0c9e 4FF00001 		mov	r1, #0
 2648 0ca2 45EB0101 		adc	r1, r5, r1
 2649 0ca6 C8E1     		b	.L121
 2650              	.LVL295:
 2651              	.L397:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2652              		.loc 2 802 20 view .LVU737
 2653 0ca8 B7F1004F 		cmp	r7, #-2147483648
 2654 0cac 40F0CC81 		bne	.L122
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2655              		.loc 2 804 16 view .LVU738
 2656 0cb0 6FF00043 		mvn	r3, #-2147483648
 2657              	.LVL296:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2658              		.loc 2 804 16 view .LVU739
 2659 0cb4 C8E1     		b	.L122
 2660              	.LVL297:
 2661              	.L398:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2662              		.loc 2 804 16 view .LVU740
 2663              	.LBE340:
 2664              	.LBE339:
 2665              	.LBB342:
 2666              	.LBB343:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2667              		.loc 2 789 13 view .LVU741
 2668 0cb6 4FF08047 		mov	r7, #1073741824
 2669 0cba 4FF0000E 		mov	lr, #0
 2670 0cbe D3E1     		b	.L124
 2671              	.LVL298:
 2672              	.L399:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2673              		.loc 2 800 29 view .LVU742
 2674 0cc0 6FF00043 		mvn	r3, #-2147483648
 2675 0cc4 E318     		adds	r3, r4, r3
 2676 0cc6 4FF00001 		mov	r1, #0
 2677 0cca 45EB0101 		adc	r1, r5, r1
 2678 0cce DFE1     		b	.L125
 2679              	.LVL299:
 2680              	.L400:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2681              		.loc 2 802 20 view .LVU743
 2682 0cd0 B6F1004F 		cmp	r6, #-2147483648
 2683 0cd4 40F0E381 		bne	.L126
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2684              		.loc 2 804 16 view .LVU744
 2685 0cd8 6FF00043 		mvn	r3, #-2147483648
 2686              	.LVL300:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2687              		.loc 2 804 16 view .LVU745
 2688 0cdc DFE1     		b	.L126
 2689              	.LVL301:
ARM GAS  /tmp/ccLiBJQj.s 			page 84


 2690              	.L401:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2691              		.loc 2 804 16 view .LVU746
 2692              	.LBE343:
 2693              	.LBE342:
 2694              	.LBB345:
 2695              	.LBB346:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2696              		.loc 2 789 13 view .LVU747
 2697 0cde 4FF08047 		mov	r7, #1073741824
 2698 0ce2 4FF0000E 		mov	lr, #0
 2699 0ce6 EAE1     		b	.L128
 2700              	.LVL302:
 2701              	.L402:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2702              		.loc 2 800 29 view .LVU748
 2703 0ce8 6FF00041 		mvn	r1, #-2147483648
 2704 0cec 6118     		adds	r1, r4, r1
 2705 0cee 4FF00000 		mov	r0, #0
 2706 0cf2 45EB0000 		adc	r0, r5, r0
 2707 0cf6 F6E1     		b	.L129
 2708              	.LVL303:
 2709              	.L403:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2710              		.loc 2 802 20 view .LVU749
 2711 0cf8 B3F1004F 		cmp	r3, #-2147483648
 2712 0cfc 40F0FA81 		bne	.L130
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2713              		.loc 2 804 16 view .LVU750
 2714 0d00 6FF00041 		mvn	r1, #-2147483648
 2715              	.LVL304:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2716              		.loc 2 804 16 view .LVU751
 2717 0d04 F6E1     		b	.L130
 2718              	.LVL305:
 2719              	.L404:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2720              		.loc 2 804 16 view .LVU752
 2721              	.LBE346:
 2722              	.LBE345:
 2723              	.LBB348:
 2724              	.LBB349:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2725              		.loc 2 789 13 view .LVU753
 2726 0d06 4FF08046 		mov	r6, #1073741824
 2727 0d0a 4FF0000E 		mov	lr, #0
 2728 0d0e 13E2     		b	.L132
 2729              	.LVL306:
 2730              	.L405:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2731              		.loc 2 800 29 view .LVU754
 2732 0d10 6FF00043 		mvn	r3, #-2147483648
 2733 0d14 E318     		adds	r3, r4, r3
 2734 0d16 4FF00001 		mov	r1, #0
 2735 0d1a 45EB0101 		adc	r1, r5, r1
 2736 0d1e 1FE2     		b	.L133
 2737              	.LVL307:
ARM GAS  /tmp/ccLiBJQj.s 			page 85


 2738              	.L406:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2739              		.loc 2 802 20 view .LVU755
 2740 0d20 B7F1004F 		cmp	r7, #-2147483648
 2741 0d24 40F02382 		bne	.L134
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2742              		.loc 2 804 16 view .LVU756
 2743 0d28 6FF00043 		mvn	r3, #-2147483648
 2744              	.LVL308:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2745              		.loc 2 804 16 view .LVU757
 2746 0d2c 1FE2     		b	.L134
 2747              	.LVL309:
 2748              	.L407:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2749              		.loc 2 804 16 view .LVU758
 2750              	.LBE349:
 2751              	.LBE348:
 2752              	.LBB351:
 2753              	.LBB352:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2754              		.loc 2 789 13 view .LVU759
 2755 0d2e 4FF0804C 		mov	ip, #1073741824
 2756 0d32 4FF0000E 		mov	lr, #0
 2757 0d36 2BE2     		b	.L136
 2758              	.LVL310:
 2759              	.L408:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2760              		.loc 2 800 29 view .LVU760
 2761 0d38 6FF00043 		mvn	r3, #-2147483648
 2762 0d3c E318     		adds	r3, r4, r3
 2763 0d3e 4FF00001 		mov	r1, #0
 2764 0d42 45EB0101 		adc	r1, r5, r1
 2765 0d46 38E2     		b	.L137
 2766              	.LVL311:
 2767              	.L409:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2768              		.loc 2 802 20 view .LVU761
 2769 0d48 B6F1004F 		cmp	r6, #-2147483648
 2770 0d4c 40F03C82 		bne	.L138
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2771              		.loc 2 804 16 view .LVU762
 2772 0d50 6FF00043 		mvn	r3, #-2147483648
 2773              	.LVL312:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2774              		.loc 2 804 16 view .LVU763
 2775 0d54 38E2     		b	.L138
 2776              	.LVL313:
 2777              	.L410:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2778              		.loc 2 804 16 view .LVU764
 2779              	.LBE352:
 2780              	.LBE351:
 2781              	.LBB354:
 2782              	.LBB355:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2783              		.loc 2 789 13 view .LVU765
ARM GAS  /tmp/ccLiBJQj.s 			page 86


 2784 0d56 4FF08047 		mov	r7, #1073741824
 2785 0d5a 4FF0000E 		mov	lr, #0
 2786 0d5e 42E2     		b	.L140
 2787              	.LVL314:
 2788              	.L411:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2789              		.loc 2 800 29 view .LVU766
 2790 0d60 6FF00041 		mvn	r1, #-2147483648
 2791 0d64 6118     		adds	r1, r4, r1
 2792 0d66 4FF00000 		mov	r0, #0
 2793 0d6a 45EB0000 		adc	r0, r5, r0
 2794 0d6e 5CE2     		b	.L141
 2795              	.LVL315:
 2796              	.L412:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2797              		.loc 2 802 20 view .LVU767
 2798 0d70 B3F1004F 		cmp	r3, #-2147483648
 2799 0d74 40F05F82 		bne	.L142
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2800              		.loc 2 804 16 view .LVU768
 2801 0d78 6FF00041 		mvn	r1, #-2147483648
 2802              	.LVL316:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2803              		.loc 2 804 16 view .LVU769
 2804 0d7c 5BE2     		b	.L142
 2805              	.LVL317:
 2806              	.L290:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2807              		.loc 2 804 16 view .LVU770
 2808              	.LBE355:
 2809              	.LBE354:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 2810              		.loc 2 1082 12 view .LVU771
 2811 0d7e 0022     		movs	r2, #0
 2812 0d80 64E2     		b	.L143
 2813              	.LVL318:
 2814              	.L413:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 2815              		.loc 2 1082 12 view .LVU772
 2816              	.LBE314:
 2817              	.LBE313:
 2818              	.LBB372:
 2819              	.LBB373:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2820              		.loc 2 789 13 view .LVU773
 2821 0d82 4FF08040 		mov	r0, #1073741824
 2822 0d86 0024     		movs	r4, #0
 2823 0d88 6DE2     		b	.L144
 2824              	.LVL319:
 2825              	.L414:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2826              		.loc 2 800 29 view .LVU774
 2827 0d8a 6FF00042 		mvn	r2, #-2147483648
 2828 0d8e A218     		adds	r2, r4, r2
 2829 0d90 4FF00003 		mov	r3, #0
 2830 0d94 45EB0300 		adc	r0, r5, r3
 2831 0d98 7CE2     		b	.L145
ARM GAS  /tmp/ccLiBJQj.s 			page 87


 2832              	.LVL320:
 2833              	.L415:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2834              		.loc 2 802 20 view .LVU775
 2835 0d9a B8F1004F 		cmp	r8, #-2147483648
 2836 0d9e 40F07F82 		bne	.L146
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2837              		.loc 2 804 16 view .LVU776
 2838 0da2 6FF00043 		mvn	r3, #-2147483648
 2839              	.LVL321:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2840              		.loc 2 804 16 view .LVU777
 2841 0da6 7BE2     		b	.L146
 2842              	.LVL322:
 2843              	.L416:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2844              		.loc 2 804 16 view .LVU778
 2845              	.LBE373:
 2846              	.LBE372:
 2847              	.LBB375:
 2848              	.LBB376:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2849              		.loc 2 863 9 is_stmt 1 view .LVU779
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2850              		.loc 2 863 18 is_stmt 0 view .LVU780
 2851 0da8 0132     		adds	r2, r2, #1
 2852              	.LVL323:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2853              		.loc 2 863 18 view .LVU781
 2854 0daa 83E2     		b	.L147
 2855              	.LVL324:
 2856              	.L293:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2857              		.loc 2 863 18 view .LVU782
 2858              	.LBE376:
 2859              	.LBE375:
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 diff = input[col] - max;
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 if (diff >= diff_min)
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     const int32_t res =
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         NN_Q15_MIN;
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     output_s16[col] = (int16_t)CLAMP(res, (int32_t)NN_Q15_MAX, (int32_t)NN_Q15_MIN)
 2860              		.loc 1 111 39 view .LVU783
 2861 0dac DA4B     		ldr	r3, .L464
 2862              	.LVL325:
 2863              	.L149:
 2864              		.loc 1 111 37 discriminator 8 view .LVU784
 2865 0dae 599A     		ldr	r2, [sp, #356]
 2866 0db0 5899     		ldr	r1, [sp, #352]
 2867 0db2 22F81130 		strh	r3, [r2, r1, lsl #1]	@ movhi
 2868              	.LVL326:
 2869              	.L150:
 2870              		.loc 1 111 37 discriminator 8 view .LVU785
 2871              	.LBE309:
ARM GAS  /tmp/ccLiBJQj.s 			page 88


 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 2872              		.loc 1 102 43 is_stmt 1 discriminator 2 view .LVU786
 2873 0db6 0AF1010A 		add	r10, r10, #1
 2874              	.LVL327:
 2875              	.L96:
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 2876              		.loc 1 102 27 discriminator 1 view .LVU787
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 2877              		.loc 1 102 13 is_stmt 0 discriminator 1 view .LVU788
 2878 0dba 019B     		ldr	r3, [sp, #4]
 2879 0dbc 9A45     		cmp	r10, r3
 2880 0dbe 80F23386 		bge	.L152
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 2881              		.loc 1 104 17 is_stmt 1 view .LVU789
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 2882              		.loc 1 104 29 is_stmt 0 view .LVU790
 2883 0dc2 CDF860A1 		str	r10, [sp, #352]
 2884 0dc6 029B     		ldr	r3, [sp, #8]
 2885 0dc8 13F90A10 		ldrsb	r1, [r3, r10]
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 2886              		.loc 1 104 22 view .LVU791
 2887 0dcc 039B     		ldr	r3, [sp, #12]
 2888 0dce C91A     		subs	r1, r1, r3
 2889              	.LVL328:
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 2890              		.loc 1 106 17 is_stmt 1 view .LVU792
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 2891              		.loc 1 106 20 is_stmt 0 view .LVU793
 2892 0dd0 799B     		ldr	r3, [sp, #484]
 2893 0dd2 8B42     		cmp	r3, r1
 2894 0dd4 00F38082 		bgt	.L97
 2895              	.LBB382:
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 2896              		.loc 1 108 21 is_stmt 1 view .LVU794
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         NN_Q15_MIN;
 2897              		.loc 1 109 25 is_stmt 0 view .LVU795
 2898 0dd8 789B     		ldr	r3, [sp, #480]
 2899 0dda 9940     		lsls	r1, r1, r3
 2900              	.LVL329:
 2901              	.LBB378:
 2902              	.LBI310:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2903              		.loc 2 785 30 is_stmt 1 view .LVU796
 2904              	.LBB312:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 2905              		.loc 2 787 5 view .LVU797
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2906              		.loc 2 789 5 view .LVU798
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2907              		.loc 2 791 5 view .LVU799
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2908              		.loc 2 791 9 is_stmt 0 view .LVU800
 2909 0ddc 4FEADB73 		lsr	r3, fp, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2910              		.loc 2 791 8 view .LVU801
 2911 0de0 B3EBD17F 		cmp	r3, r1, lsr #31
 2912 0de4 3FF4E9AE 		beq	.L379
ARM GAS  /tmp/ccLiBJQj.s 			page 89


 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 2913              		.loc 2 793 14 view .LVU802
 2914 0de8 CC48     		ldr	r0, .L464+4
 2915 0dea 4FF0FF34 		mov	r4, #-1
 2916              	.L98:
 2917              	.LVL330:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2918              		.loc 2 796 5 is_stmt 1 view .LVU803
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2919              		.loc 2 796 31 is_stmt 0 view .LVU804
 2920 0dee CB17     		asrs	r3, r1, #31
 2921 0df0 0BFB03F5 		mul	r5, fp, r3
 2922 0df4 5A46     		mov	r2, fp
 2923 0df6 D317     		asrs	r3, r2, #31
 2924 0df8 01FB0355 		mla	r5, r1, r3, r5
 2925 0dfc ABFB0123 		umull	r2, r3, fp, r1
 2926 0e00 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2927              		.loc 2 796 10 view .LVU805
 2928 0e02 1018     		adds	r0, r2, r0
 2929              	.LVL331:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2930              		.loc 2 796 10 view .LVU806
 2931 0e04 3A90     		str	r0, [sp, #232]
 2932 0e06 6341     		adcs	r3, r3, r4
 2933 0e08 3B93     		str	r3, [sp, #236]
 2934              	.LVL332:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2935              		.loc 2 800 5 is_stmt 1 view .LVU807
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2936              		.loc 2 800 29 is_stmt 0 view .LVU808
 2937 0e0a DDE93A45 		ldrd	r4, [sp, #232]
 2938 0e0e 2346     		mov	r3, r4
 2939 0e10 2A46     		mov	r2, r5
 2940 0e12 002C     		cmp	r4, #0
 2941 0e14 75F10000 		sbcs	r0, r5, #0
 2942 0e18 FFF6D3AE 		blt	.L380
 2943              	.L99:
 2944 0e1c DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2945              		.loc 2 800 12 view .LVU809
 2946 0e1e 43EA4209 		orr	r9, r3, r2, lsl #1
 2947              	.LVL333:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2948              		.loc 2 802 5 is_stmt 1 view .LVU810
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2949              		.loc 2 802 8 is_stmt 0 view .LVU811
 2950 0e22 5945     		cmp	r1, fp
 2951 0e24 3FF4D5AE 		beq	.L381
 2952              	.LVL334:
 2953              	.L100:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2954              		.loc 2 806 5 is_stmt 1 view .LVU812
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 2955              		.loc 2 806 5 is_stmt 0 view .LVU813
 2956              	.LBE312:
 2957              	.LBE378:
ARM GAS  /tmp/ccLiBJQj.s 			page 90


 2958              	.LBB379:
 2959              	.LBI313:
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2960              		.loc 2 1053 30 is_stmt 1 view .LVU814
 2961              	.LBB371:
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
 2962              		.loc 2 1055 5 view .LVU815
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2963              		.loc 2 1056 5 view .LVU816
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 2964              		.loc 2 1058 5 view .LVU817
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 2965              		.loc 2 1058 19 is_stmt 0 view .LVU818
 2966 0e28 49F07F4C 		orr	ip, r9, #-16777216
 2967              	.LVL335:
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 2968              		.loc 2 1059 5 is_stmt 1 view .LVU819
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 2969              		.loc 2 1059 19 is_stmt 0 view .LVU820
 2970 0e2c ACEB0902 		sub	r2, ip, r9
 2971              	.LVL336:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2972              		.loc 2 1060 5 is_stmt 1 view .LVU821
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2973              		.loc 2 1060 46 is_stmt 0 view .LVU822
 2974 0e30 4FEA4C1C 		lsl	ip, ip, #5
 2975              	.LVL337:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 2976              		.loc 2 1060 19 view .LVU823
 2977 0e34 0CF1805C 		add	ip, ip, #268435456
 2978              	.LVL338:
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2979              		.loc 2 1061 5 is_stmt 1 view .LVU824
 2980              	.LBB357:
 2981              	.LBI315:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 2982              		.loc 2 785 30 view .LVU825
 2983              	.LBB317:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 2984              		.loc 2 787 5 view .LVU826
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2985              		.loc 2 789 5 view .LVU827
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 2986              		.loc 2 791 5 view .LVU828
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2987              		.loc 2 796 5 view .LVU829
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2988              		.loc 2 796 19 is_stmt 0 view .LVU830
 2989 0e38 6346     		mov	r3, ip
 2990 0e3a DC17     		asrs	r4, r3, #31
 2991 0e3c CDE90434 		strd	r3, [sp, #16]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 2992              		.loc 2 796 31 view .LVU831
 2993 0e40 0CFB04F3 		mul	r3, ip, r4
 2994 0e44 ACFB0C01 		umull	r0, r1, ip, ip
 2995 0e48 01EB4301 		add	r1, r1, r3, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 91


 2996              		.loc 2 796 10 view .LVU832
 2997 0e4c 10F18043 		adds	r3, r0, #1073741824
 2998 0e50 2293     		str	r3, [sp, #136]
 2999 0e52 41F10003 		adc	r3, r1, #0
 3000 0e56 2393     		str	r3, [sp, #140]
 3001              	.LVL339:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3002              		.loc 2 800 5 is_stmt 1 view .LVU833
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3003              		.loc 2 800 29 is_stmt 0 view .LVU834
 3004 0e58 DDE92245 		ldrd	r4, [sp, #136]
 3005 0e5c 2046     		mov	r0, r4
 3006 0e5e 2B46     		mov	r3, r5
 3007 0e60 002C     		cmp	r4, #0
 3008 0e62 75F10001 		sbcs	r1, r5, #0
 3009 0e66 FFF6BBAE 		blt	.L382
 3010              	.L101:
 3011 0e6a C00F     		lsrs	r0, r0, #31
 3012 0e6c 40EA4300 		orr	r0, r0, r3, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3013              		.loc 2 800 12 view .LVU835
 3014 0e70 0346     		mov	r3, r0
 3015              	.LVL340:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3016              		.loc 2 802 5 is_stmt 1 view .LVU836
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3017              		.loc 2 806 5 view .LVU837
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3018              		.loc 2 806 5 is_stmt 0 view .LVU838
 3019              	.LBE317:
 3020              	.LBE357:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 3021              		.loc 2 1063 5 is_stmt 1 view .LVU839
 3022              	.LBB358:
 3023              	.LBI318:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3024              		.loc 2 785 30 view .LVU840
 3025              	.LBB320:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3026              		.loc 2 787 5 view .LVU841
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3027              		.loc 2 789 5 view .LVU842
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3028              		.loc 2 791 5 view .LVU843
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3029              		.loc 2 796 5 view .LVU844
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3030              		.loc 2 796 19 is_stmt 0 view .LVU845
 3031 0e72 0446     		mov	r4, r0
 3032 0e74 C517     		asrs	r5, r0, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3033              		.loc 2 796 31 view .LVU846
 3034 0e76 00FB05FE 		mul	lr, r0, r5
 3035 0e7a A0FB0001 		umull	r0, r1, r0, r0
 3036              	.LVL341:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3037              		.loc 2 796 31 view .LVU847
ARM GAS  /tmp/ccLiBJQj.s 			page 92


 3038 0e7e 01EB4E01 		add	r1, r1, lr, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3039              		.loc 2 796 10 view .LVU848
 3040 0e82 10F18046 		adds	r6, r0, #1073741824
 3041 0e86 2496     		str	r6, [sp, #144]
 3042 0e88 41F10001 		adc	r1, r1, #0
 3043 0e8c 2591     		str	r1, [sp, #148]
 3044              	.LVL342:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3045              		.loc 2 800 5 is_stmt 1 view .LVU849
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3046              		.loc 2 800 29 is_stmt 0 view .LVU850
 3047 0e8e DDE92467 		ldrd	r6, [sp, #144]
 3048 0e92 3046     		mov	r0, r6
 3049 0e94 BE46     		mov	lr, r7
 3050 0e96 002E     		cmp	r6, #0
 3051 0e98 77F10001 		sbcs	r1, r7, #0
 3052 0e9c FFF6A8AE 		blt	.L383
 3053              	.L102:
 3054 0ea0 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3055              		.loc 2 800 12 view .LVU851
 3056 0ea2 41EA4E01 		orr	r1, r1, lr, lsl #1
 3057              	.LVL343:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3058              		.loc 2 802 5 is_stmt 1 view .LVU852
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3059              		.loc 2 802 20 is_stmt 0 view .LVU853
 3060 0ea6 B3F1004F 		cmp	r3, #-2147483648
 3061 0eaa 3FF4A9AE 		beq	.L384
 3062              	.LVL344:
 3063              	.L103:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3064              		.loc 2 806 5 is_stmt 1 view .LVU854
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3065              		.loc 2 806 5 is_stmt 0 view .LVU855
 3066              	.LBE320:
 3067              	.LBE358:
 3068              	.LBB359:
 3069              	.LBI321:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3070              		.loc 2 850 30 is_stmt 1 view .LVU856
 3071              	.LBB323:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3072              		.loc 2 852 5 view .LVU857
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3073              		.loc 2 853 5 view .LVU858
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3074              		.loc 2 854 5 view .LVU859
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3075              		.loc 2 854 13 is_stmt 0 view .LVU860
 3076 0eae 01F0030E 		and	lr, r1, #3
 3077              	.LVL345:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3078              		.loc 2 857 5 is_stmt 1 view .LVU861
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3079              		.loc 2 860 5 view .LVU862
ARM GAS  /tmp/ccLiBJQj.s 			page 93


 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3080              		.loc 2 861 5 view .LVU863
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3081              		.loc 2 861 8 is_stmt 0 view .LVU864
 3082 0eb2 8910     		asrs	r1, r1, #2
 3083              	.LVL346:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3084              		.loc 2 861 8 view .LVU865
 3085 0eb4 3FF5A7AE 		bmi	.L270
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3086              		.loc 2 860 13 view .LVU866
 3087 0eb8 0120     		movs	r0, #1
 3088              	.L104:
 3089              	.LVL347:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3090              		.loc 2 865 5 is_stmt 1 view .LVU867
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3091              		.loc 2 865 8 is_stmt 0 view .LVU868
 3092 0eba 8645     		cmp	lr, r0
 3093 0ebc 00DD     		ble	.L105
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3094              		.loc 2 867 9 is_stmt 1 view .LVU869
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3095              		.loc 2 867 15 is_stmt 0 view .LVU870
 3096 0ebe 0131     		adds	r1, r1, #1
 3097              	.LVL348:
 3098              	.L105:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3099              		.loc 2 870 5 is_stmt 1 view .LVU871
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3100              		.loc 2 870 5 is_stmt 0 view .LVU872
 3101              	.LBE323:
 3102              	.LBE359:
 3103              	.LBB360:
 3104              	.LBI324:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3105              		.loc 2 785 30 is_stmt 1 view .LVU873
 3106              	.LBB326:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3107              		.loc 2 787 5 view .LVU874
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3108              		.loc 2 789 5 view .LVU875
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3109              		.loc 2 791 5 view .LVU876
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3110              		.loc 2 791 9 is_stmt 0 view .LVU877
 3111 0ec0 4FEADC70 		lsr	r0, ip, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3112              		.loc 2 791 8 view .LVU878
 3113 0ec4 B0EBD37F 		cmp	r0, r3, lsr #31
 3114 0ec8 3FF49FAE 		beq	.L385
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3115              		.loc 2 793 14 view .LVU879
 3116 0ecc 9348     		ldr	r0, .L464+4
 3117 0ece 4FF0FF3E 		mov	lr, #-1
 3118              	.L106:
 3119              	.LVL349:
ARM GAS  /tmp/ccLiBJQj.s 			page 94


 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3120              		.loc 2 796 5 is_stmt 1 view .LVU880
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3121              		.loc 2 796 31 is_stmt 0 view .LVU881
 3122 0ed2 0CFB05F6 		mul	r6, ip, r5
 3123 0ed6 059F     		ldr	r7, [sp, #20]
 3124 0ed8 04FB0766 		mla	r6, r4, r7, r6
 3125 0edc ACFB0445 		umull	r4, r5, ip, r4
 3126 0ee0 3544     		add	r5, r5, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3127              		.loc 2 796 10 view .LVU882
 3128 0ee2 2018     		adds	r0, r4, r0
 3129              	.LVL350:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3130              		.loc 2 796 10 view .LVU883
 3131 0ee4 2690     		str	r0, [sp, #152]
 3132 0ee6 45EB0E00 		adc	r0, r5, lr
 3133 0eea 2790     		str	r0, [sp, #156]
 3134              	.LVL351:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3135              		.loc 2 800 5 is_stmt 1 view .LVU884
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3136              		.loc 2 800 29 is_stmt 0 view .LVU885
 3137 0eec DDE92656 		ldrd	r5, [sp, #152]
 3138 0ef0 2846     		mov	r0, r5
 3139 0ef2 3446     		mov	r4, r6
 3140 0ef4 002D     		cmp	r5, #0
 3141 0ef6 76F10007 		sbcs	r7, r6, #0
 3142 0efa FFF68BAE 		blt	.L386
 3143              	.L107:
 3144 0efe C00F     		lsrs	r0, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3145              		.loc 2 800 12 view .LVU886
 3146 0f00 40EA4400 		orr	r0, r0, r4, lsl #1
 3147              	.LVL352:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3148              		.loc 2 802 5 is_stmt 1 view .LVU887
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3149              		.loc 2 802 8 is_stmt 0 view .LVU888
 3150 0f04 9C45     		cmp	ip, r3
 3151 0f06 3FF48DAE 		beq	.L387
 3152              	.LVL353:
 3153              	.L108:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3154              		.loc 2 806 5 is_stmt 1 view .LVU889
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3155              		.loc 2 806 5 is_stmt 0 view .LVU890
 3156              	.LBE326:
 3157              	.LBE360:
 3158              	.LBB361:
 3159              	.LBI327:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3160              		.loc 2 785 30 is_stmt 1 view .LVU891
 3161              	.LBB329:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3162              		.loc 2 787 5 view .LVU892
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 95


 3163              		.loc 2 789 5 view .LVU893
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3164              		.loc 2 791 5 view .LVU894
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3165              		.loc 2 791 8 is_stmt 0 view .LVU895
 3166 0f0a 4618     		adds	r6, r0, r1
 3167              	.LVL354:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3168              		.loc 2 791 8 view .LVU896
 3169 0f0c 7FF591AE 		bpl	.L388
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3170              		.loc 2 793 14 view .LVU897
 3171 0f10 824D     		ldr	r5, .L464+4
 3172 0f12 4FF0FF34 		mov	r4, #-1
 3173              	.L109:
 3174              	.LVL355:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3175              		.loc 2 796 5 is_stmt 1 view .LVU898
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3176              		.loc 2 796 31 is_stmt 0 view .LVU899
 3177 0f16 824F     		ldr	r7, .L464+8
 3178 0f18 A6FB0701 		umull	r0, r1, r6, r7
 3179 0f1c CDE90401 		strd	r0, [sp, #16]
 3180 0f20 F117     		asrs	r1, r6, #31
 3181 0f22 0598     		ldr	r0, [sp, #20]
 3182 0f24 07FB0101 		mla	r1, r7, r1, r0
 3183 0f28 0591     		str	r1, [sp, #20]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3184              		.loc 2 796 10 view .LVU900
 3185 0f2a 0499     		ldr	r1, [sp, #16]
 3186 0f2c 4919     		adds	r1, r1, r5
 3187 0f2e 2891     		str	r1, [sp, #160]
 3188 0f30 0599     		ldr	r1, [sp, #20]
 3189 0f32 44EB0101 		adc	r1, r4, r1
 3190 0f36 2991     		str	r1, [sp, #164]
 3191              	.LVL356:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3192              		.loc 2 800 5 is_stmt 1 view .LVU901
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3193              		.loc 2 800 29 is_stmt 0 view .LVU902
 3194 0f38 DDE92845 		ldrd	r4, [sp, #160]
 3195 0f3c 2146     		mov	r1, r4
 3196 0f3e 2846     		mov	r0, r5
 3197 0f40 002C     		cmp	r4, #0
 3198 0f42 75F10007 		sbcs	r7, r5, #0
 3199 0f46 FFF678AE 		blt	.L389
 3200              	.L110:
 3201 0f4a C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3202              		.loc 2 800 12 view .LVU903
 3203 0f4c 41EA4001 		orr	r1, r1, r0, lsl #1
 3204              	.LVL357:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3205              		.loc 2 802 5 is_stmt 1 view .LVU904
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3206              		.loc 2 802 8 is_stmt 0 view .LVU905
 3207 0f50 7348     		ldr	r0, .L464+8
ARM GAS  /tmp/ccLiBJQj.s 			page 96


 3208 0f52 8642     		cmp	r6, r0
 3209 0f54 3FF479AE 		beq	.L390
 3210              	.LVL358:
 3211              	.L111:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3212              		.loc 2 806 5 is_stmt 1 view .LVU906
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3213              		.loc 2 806 5 is_stmt 0 view .LVU907
 3214              	.LBE329:
 3215              	.LBE361:
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3216              		.loc 2 1064 9 view .LVU908
 3217 0f58 1944     		add	r1, r1, r3
 3218              	.LVL359:
 3219              	.LBB362:
 3220              	.LBI330:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3221              		.loc 2 850 30 is_stmt 1 view .LVU909
 3222              	.LBB332:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3223              		.loc 2 852 5 view .LVU910
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3224              		.loc 2 853 5 view .LVU911
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3225              		.loc 2 854 5 view .LVU912
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3226              		.loc 2 854 13 is_stmt 0 view .LVU913
 3227 0f5a 01F00103 		and	r3, r1, #1
 3228              	.LVL360:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3229              		.loc 2 857 5 is_stmt 1 view .LVU914
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3230              		.loc 2 860 5 view .LVU915
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3231              		.loc 2 861 5 view .LVU916
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3232              		.loc 2 861 8 is_stmt 0 view .LVU917
 3233 0f5e 4810     		asrs	r0, r1, #1
 3234              	.LVL361:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3235              		.loc 2 861 8 view .LVU918
 3236 0f60 3FF57AAE 		bmi	.L275
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3237              		.loc 2 860 13 view .LVU919
 3238 0f64 0021     		movs	r1, #0
 3239              	.LVL362:
 3240              	.L112:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3241              		.loc 2 865 5 is_stmt 1 view .LVU920
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3242              		.loc 2 865 8 is_stmt 0 view .LVU921
 3243 0f66 8B42     		cmp	r3, r1
 3244 0f68 00DD     		ble	.L113
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3245              		.loc 2 867 9 is_stmt 1 view .LVU922
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3246              		.loc 2 867 15 is_stmt 0 view .LVU923
ARM GAS  /tmp/ccLiBJQj.s 			page 97


 3247 0f6a 0130     		adds	r0, r0, #1
 3248              	.LVL363:
 3249              	.L113:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3250              		.loc 2 870 5 is_stmt 1 view .LVU924
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3251              		.loc 2 870 5 is_stmt 0 view .LVU925
 3252              	.LBE332:
 3253              	.LBE362:
 3254              	.LBB363:
 3255              	.LBI333:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3256              		.loc 2 785 30 is_stmt 1 view .LVU926
 3257              	.LBB335:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3258              		.loc 2 787 5 view .LVU927
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3259              		.loc 2 789 5 view .LVU928
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3260              		.loc 2 791 5 view .LVU929
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3261              		.loc 2 791 8 is_stmt 0 view .LVU930
 3262 0f6c 1CEB000C 		adds	ip, ip, r0
 3263              	.LVL364:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3264              		.loc 2 791 8 view .LVU931
 3265 0f70 7FF574AE 		bpl	.L391
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3266              		.loc 2 793 14 view .LVU932
 3267 0f74 694E     		ldr	r6, .L464+4
 3268 0f76 4FF0FF37 		mov	r7, #-1
 3269              	.L114:
 3270              	.LVL365:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3271              		.loc 2 796 5 is_stmt 1 view .LVU933
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3272              		.loc 2 796 31 is_stmt 0 view .LVU934
 3273 0f7a 6446     		mov	r4, ip
 3274 0f7c E517     		asrs	r5, r4, #31
 3275 0f7e 694B     		ldr	r3, .L464+12
 3276 0f80 ACFB0301 		umull	r0, r1, ip, r3
 3277 0f84 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3278              		.loc 2 796 10 view .LVU935
 3279 0f88 8319     		adds	r3, r0, r6
 3280 0f8a 2A93     		str	r3, [sp, #168]
 3281 0f8c 41EB0703 		adc	r3, r1, r7
 3282 0f90 2B93     		str	r3, [sp, #172]
 3283              	.LVL366:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3284              		.loc 2 800 5 is_stmt 1 view .LVU936
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3285              		.loc 2 800 29 is_stmt 0 view .LVU937
 3286 0f92 DDE92A45 		ldrd	r4, [sp, #168]
 3287 0f96 2146     		mov	r1, r4
 3288 0f98 2B46     		mov	r3, r5
 3289 0f9a 002C     		cmp	r4, #0
ARM GAS  /tmp/ccLiBJQj.s 			page 98


 3290 0f9c 75F10000 		sbcs	r0, r5, #0
 3291 0fa0 FFF660AE 		blt	.L392
 3292              	.L115:
 3293 0fa4 C90F     		lsrs	r1, r1, #31
 3294 0fa6 41EA4301 		orr	r1, r1, r3, lsl #1
 3295              	.LVL367:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3296              		.loc 2 802 5 is_stmt 1 view .LVU938
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3297              		.loc 2 806 5 view .LVU939
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3298              		.loc 2 806 5 is_stmt 0 view .LVU940
 3299              	.LBE335:
 3300              	.LBE363:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 3301              		.loc 2 1063 13 view .LVU941
 3302 0faa 5E4B     		ldr	r3, .L464+12
 3303 0fac 0B44     		add	r3, r3, r1
 3304              	.LVL368:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3305              		.loc 2 1072 5 is_stmt 1 view .LVU942
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3306              		.loc 2 1072 5 is_stmt 0 view .LVU943
 3307 0fae 12F0807C 		ands	ip, r2, #16777216
 3308 0fb2 01D0     		beq	.L116
 3309 0fb4 4FF0FF3C 		mov	ip, #-1
 3310              	.L116:
 3311              	.LVL369:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3312              		.loc 2 1072 5 is_stmt 1 view .LVU944
 3313              	.LBB364:
 3314              	.LBI336:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3315              		.loc 2 785 30 view .LVU945
 3316              	.LBB338:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3317              		.loc 2 787 5 view .LVU946
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3318              		.loc 2 789 5 view .LVU947
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3319              		.loc 2 791 5 view .LVU948
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3320              		.loc 2 791 8 is_stmt 0 view .LVU949
 3321 0fb8 002B     		cmp	r3, #0
 3322 0fba BFF65BAE 		bge	.L393
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3323              		.loc 2 793 14 view .LVU950
 3324 0fbe 574F     		ldr	r7, .L464+4
 3325 0fc0 4FF0FF3E 		mov	lr, #-1
 3326              	.L117:
 3327              	.LVL370:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3328              		.loc 2 796 5 is_stmt 1 view .LVU951
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3329              		.loc 2 796 31 is_stmt 0 view .LVU952
 3330 0fc4 584E     		ldr	r6, .L464+16
 3331 0fc6 A3FB0601 		umull	r0, r1, r3, r6
ARM GAS  /tmp/ccLiBJQj.s 			page 99


 3332 0fca DD17     		asrs	r5, r3, #31
 3333 0fcc 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3334              		.loc 2 796 10 view .LVU953
 3335 0fd0 C419     		adds	r4, r0, r7
 3336 0fd2 2C94     		str	r4, [sp, #176]
 3337 0fd4 41EB0E01 		adc	r1, r1, lr
 3338 0fd8 2D91     		str	r1, [sp, #180]
 3339              	.LVL371:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3340              		.loc 2 800 5 is_stmt 1 view .LVU954
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3341              		.loc 2 800 29 is_stmt 0 view .LVU955
 3342 0fda DDE92C45 		ldrd	r4, [sp, #176]
 3343 0fde 2746     		mov	r7, r4
 3344 0fe0 2946     		mov	r1, r5
 3345 0fe2 002C     		cmp	r4, #0
 3346 0fe4 75F10000 		sbcs	r0, r5, #0
 3347 0fe8 FFF649AE 		blt	.L394
 3348              	.L118:
 3349 0fec FF0F     		lsrs	r7, r7, #31
 3350 0fee 47EA4107 		orr	r7, r7, r1, lsl #1
 3351              	.LVL372:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3352              		.loc 2 802 5 is_stmt 1 view .LVU956
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3353              		.loc 2 806 5 view .LVU957
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3354              		.loc 2 806 5 is_stmt 0 view .LVU958
 3355              	.LBE338:
 3356              	.LBE364:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3357              		.loc 2 1072 5 view .LVU959
 3358 0ff2 07EA0C07 		and	r7, r7, ip
 3359 0ff6 23EA0C03 		bic	r3, r3, ip
 3360              	.LVL373:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 3361              		.loc 2 1072 5 view .LVU960
 3362 0ffa 5F40     		eors	r7, r7, r3
 3363              	.LVL374:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3364              		.loc 2 1073 5 is_stmt 1 view .LVU961
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3365              		.loc 2 1073 5 is_stmt 0 view .LVU962
 3366 0ffc 12F0007C 		ands	ip, r2, #33554432
 3367              	.LVL375:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3368              		.loc 2 1073 5 view .LVU963
 3369 1000 01D0     		beq	.L119
 3370 1002 4FF0FF3C 		mov	ip, #-1
 3371              	.L119:
 3372              	.LVL376:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3373              		.loc 2 1073 5 is_stmt 1 view .LVU964
 3374              	.LBB365:
 3375              	.LBI339:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
ARM GAS  /tmp/ccLiBJQj.s 			page 100


 3376              		.loc 2 785 30 view .LVU965
 3377              	.LBB341:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3378              		.loc 2 787 5 view .LVU966
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3379              		.loc 2 789 5 view .LVU967
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3380              		.loc 2 791 5 view .LVU968
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3381              		.loc 2 791 8 is_stmt 0 view .LVU969
 3382 1006 002F     		cmp	r7, #0
 3383 1008 BFF641AE 		bge	.L395
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3384              		.loc 2 793 14 view .LVU970
 3385 100c 434E     		ldr	r6, .L464+4
 3386 100e 4FF0FF3E 		mov	lr, #-1
 3387              	.L120:
 3388              	.LVL377:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3389              		.loc 2 796 5 is_stmt 1 view .LVU971
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3390              		.loc 2 796 31 is_stmt 0 view .LVU972
 3391 1012 464B     		ldr	r3, .L464+20
 3392 1014 A7FB0301 		umull	r0, r1, r7, r3
 3393 1018 FD17     		asrs	r5, r7, #31
 3394 101a 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3395              		.loc 2 796 10 view .LVU973
 3396 101e 8319     		adds	r3, r0, r6
 3397 1020 2E93     		str	r3, [sp, #184]
 3398 1022 41EB0E03 		adc	r3, r1, lr
 3399 1026 2F93     		str	r3, [sp, #188]
 3400              	.LVL378:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3401              		.loc 2 800 5 is_stmt 1 view .LVU974
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3402              		.loc 2 800 29 is_stmt 0 view .LVU975
 3403 1028 DDE92E45 		ldrd	r4, [sp, #184]
 3404 102c 2346     		mov	r3, r4
 3405 102e 2946     		mov	r1, r5
 3406 1030 002C     		cmp	r4, #0
 3407 1032 75F10000 		sbcs	r0, r5, #0
 3408 1036 FFF62FAE 		blt	.L396
 3409              	.L121:
 3410 103a DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3411              		.loc 2 800 12 view .LVU976
 3412 103c 43EA4103 		orr	r3, r3, r1, lsl #1
 3413              	.LVL379:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3414              		.loc 2 802 5 is_stmt 1 view .LVU977
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3415              		.loc 2 802 8 is_stmt 0 view .LVU978
 3416 1040 3A49     		ldr	r1, .L464+20
 3417 1042 8F42     		cmp	r7, r1
 3418 1044 3FF430AE 		beq	.L397
 3419              	.LVL380:
ARM GAS  /tmp/ccLiBJQj.s 			page 101


 3420              	.L122:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3421              		.loc 2 806 5 is_stmt 1 view .LVU979
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3422              		.loc 2 806 5 is_stmt 0 view .LVU980
 3423              	.LBE341:
 3424              	.LBE365:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 3425              		.loc 2 1073 5 view .LVU981
 3426 1048 0CEA0303 		and	r3, ip, r3
 3427 104c 27EA0C06 		bic	r6, r7, ip
 3428 1050 5E40     		eors	r6, r6, r3
 3429              	.LVL381:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3430              		.loc 2 1074 5 is_stmt 1 view .LVU982
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3431              		.loc 2 1074 5 is_stmt 0 view .LVU983
 3432 1052 12F0806C 		ands	ip, r2, #67108864
 3433              	.LVL382:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3434              		.loc 2 1074 5 view .LVU984
 3435 1056 01D0     		beq	.L123
 3436 1058 4FF0FF3C 		mov	ip, #-1
 3437              	.L123:
 3438              	.LVL383:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3439              		.loc 2 1074 5 is_stmt 1 view .LVU985
 3440              	.LBB366:
 3441              	.LBI342:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3442              		.loc 2 785 30 view .LVU986
 3443              	.LBB344:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3444              		.loc 2 787 5 view .LVU987
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3445              		.loc 2 789 5 view .LVU988
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3446              		.loc 2 791 5 view .LVU989
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3447              		.loc 2 791 8 is_stmt 0 view .LVU990
 3448 105c 002E     		cmp	r6, #0
 3449 105e BFF62AAE 		bge	.L398
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3450              		.loc 2 793 14 view .LVU991
 3451 1062 2E4F     		ldr	r7, .L464+4
 3452 1064 4FF0FF3E 		mov	lr, #-1
 3453              	.L124:
 3454              	.LVL384:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3455              		.loc 2 796 5 is_stmt 1 view .LVU992
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3456              		.loc 2 796 31 is_stmt 0 view .LVU993
 3457 1068 314B     		ldr	r3, .L464+24
 3458 106a A6FB0301 		umull	r0, r1, r6, r3
 3459 106e F517     		asrs	r5, r6, #31
 3460 1070 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 102


 3461              		.loc 2 796 10 view .LVU994
 3462 1074 C319     		adds	r3, r0, r7
 3463 1076 3093     		str	r3, [sp, #192]
 3464 1078 41EB0E03 		adc	r3, r1, lr
 3465 107c 3193     		str	r3, [sp, #196]
 3466              	.LVL385:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3467              		.loc 2 800 5 is_stmt 1 view .LVU995
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3468              		.loc 2 800 29 is_stmt 0 view .LVU996
 3469 107e DDE93045 		ldrd	r4, [sp, #192]
 3470 1082 2346     		mov	r3, r4
 3471 1084 2946     		mov	r1, r5
 3472 1086 002C     		cmp	r4, #0
 3473 1088 75F10000 		sbcs	r0, r5, #0
 3474 108c FFF618AE 		blt	.L399
 3475              	.L125:
 3476 1090 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3477              		.loc 2 800 12 view .LVU997
 3478 1092 43EA4103 		orr	r3, r3, r1, lsl #1
 3479              	.LVL386:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3480              		.loc 2 802 5 is_stmt 1 view .LVU998
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3481              		.loc 2 802 8 is_stmt 0 view .LVU999
 3482 1096 2649     		ldr	r1, .L464+24
 3483 1098 8E42     		cmp	r6, r1
 3484 109a 3FF419AE 		beq	.L400
 3485              	.LVL387:
 3486              	.L126:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3487              		.loc 2 806 5 is_stmt 1 view .LVU1000
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3488              		.loc 2 806 5 is_stmt 0 view .LVU1001
 3489              	.LBE344:
 3490              	.LBE366:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3491              		.loc 2 1074 5 view .LVU1002
 3492 109e 0CEA0303 		and	r3, ip, r3
 3493 10a2 26EA0C06 		bic	r6, r6, ip
 3494              	.LVL388:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 3495              		.loc 2 1074 5 view .LVU1003
 3496 10a6 7340     		eors	r3, r3, r6
 3497              	.LVL389:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3498              		.loc 2 1075 5 is_stmt 1 view .LVU1004
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3499              		.loc 2 1075 5 is_stmt 0 view .LVU1005
 3500 10a8 12F0006C 		ands	ip, r2, #134217728
 3501              	.LVL390:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3502              		.loc 2 1075 5 view .LVU1006
 3503 10ac 01D0     		beq	.L127
 3504 10ae 4FF0FF3C 		mov	ip, #-1
 3505              	.L127:
ARM GAS  /tmp/ccLiBJQj.s 			page 103


 3506              	.LVL391:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3507              		.loc 2 1075 5 is_stmt 1 view .LVU1007
 3508              	.LBB367:
 3509              	.LBI345:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3510              		.loc 2 785 30 view .LVU1008
 3511              	.LBB347:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3512              		.loc 2 787 5 view .LVU1009
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3513              		.loc 2 789 5 view .LVU1010
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3514              		.loc 2 791 5 view .LVU1011
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3515              		.loc 2 791 8 is_stmt 0 view .LVU1012
 3516 10b2 002B     		cmp	r3, #0
 3517 10b4 BFF613AE 		bge	.L401
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3518              		.loc 2 793 14 view .LVU1013
 3519 10b8 184F     		ldr	r7, .L464+4
 3520 10ba 4FF0FF3E 		mov	lr, #-1
 3521              	.L128:
 3522              	.LVL392:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3523              		.loc 2 796 5 is_stmt 1 view .LVU1014
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3524              		.loc 2 796 31 is_stmt 0 view .LVU1015
 3525 10be 1D4E     		ldr	r6, .L464+28
 3526 10c0 A3FB0601 		umull	r0, r1, r3, r6
 3527 10c4 DD17     		asrs	r5, r3, #31
 3528 10c6 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3529              		.loc 2 796 10 view .LVU1016
 3530 10ca C419     		adds	r4, r0, r7
 3531 10cc 3294     		str	r4, [sp, #200]
 3532 10ce 41EB0E01 		adc	r1, r1, lr
 3533 10d2 3391     		str	r1, [sp, #204]
 3534              	.LVL393:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3535              		.loc 2 800 5 is_stmt 1 view .LVU1017
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3536              		.loc 2 800 29 is_stmt 0 view .LVU1018
 3537 10d4 DDE93245 		ldrd	r4, [sp, #200]
 3538 10d8 2146     		mov	r1, r4
 3539 10da 2846     		mov	r0, r5
 3540 10dc 002C     		cmp	r4, #0
 3541 10de 75F10006 		sbcs	r6, r5, #0
 3542 10e2 FFF601AE 		blt	.L402
 3543              	.L129:
 3544 10e6 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3545              		.loc 2 800 12 view .LVU1019
 3546 10e8 41EA4001 		orr	r1, r1, r0, lsl #1
 3547              	.LVL394:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3548              		.loc 2 802 5 is_stmt 1 view .LVU1020
ARM GAS  /tmp/ccLiBJQj.s 			page 104


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3549              		.loc 2 802 8 is_stmt 0 view .LVU1021
 3550 10ec 1148     		ldr	r0, .L464+28
 3551 10ee 8342     		cmp	r3, r0
 3552 10f0 3FF402AE 		beq	.L403
 3553              	.LVL395:
 3554              	.L130:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3555              		.loc 2 806 5 is_stmt 1 view .LVU1022
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3556              		.loc 2 806 5 is_stmt 0 view .LVU1023
 3557              	.LBE347:
 3558              	.LBE367:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 3559              		.loc 2 1075 5 view .LVU1024
 3560 10f4 0CEA0101 		and	r1, ip, r1
 3561 10f8 23EA0C07 		bic	r7, r3, ip
 3562 10fc 4F40     		eors	r7, r7, r1
 3563              	.LVL396:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3564              		.loc 2 1076 5 is_stmt 1 view .LVU1025
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3565              		.loc 2 1076 5 is_stmt 0 view .LVU1026
 3566 10fe 12F0805C 		ands	ip, r2, #268435456
 3567              	.LVL397:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3568              		.loc 2 1076 5 view .LVU1027
 3569 1102 01D0     		beq	.L131
 3570 1104 4FF0FF3C 		mov	ip, #-1
 3571              	.L131:
 3572              	.LVL398:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 3573              		.loc 2 1076 5 is_stmt 1 view .LVU1028
 3574              	.LBB368:
 3575              	.LBI348:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3576              		.loc 2 785 30 view .LVU1029
 3577              	.LBB350:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3578              		.loc 2 787 5 view .LVU1030
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3579              		.loc 2 789 5 view .LVU1031
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3580              		.loc 2 791 5 view .LVU1032
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3581              		.loc 2 791 8 is_stmt 0 view .LVU1033
 3582 1108 002F     		cmp	r7, #0
 3583 110a BFF6FCAD 		bge	.L404
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3584              		.loc 2 793 14 view .LVU1034
 3585 110e 034E     		ldr	r6, .L464+4
 3586 1110 4FF0FF3E 		mov	lr, #-1
 3587 1114 10E0     		b	.L465
 3588              	.L466:
 3589 1116 00BF     		.align	2
 3590              	.L464:
 3591 1118 0080FFFF 		.word	-32768
ARM GAS  /tmp/ccLiBJQj.s 			page 105


 3592 111c 010000C0 		.word	-1073741823
 3593 1120 ABAAAA2A 		.word	715827883
 3594 1124 94A8F570 		.word	1895147668
 3595 1128 7BBEAF63 		.word	1672461947
 3596 112c F2CBA24D 		.word	1302514674
 3597 1130 6CAC162F 		.word	790015084
 3598 1134 A4AA5211 		.word	290630308
 3599              	.L465:
 3600              	.L132:
 3601              	.LVL399:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3602              		.loc 2 796 5 is_stmt 1 view .LVU1035
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3603              		.loc 2 796 31 is_stmt 0 view .LVU1036
 3604 1138 D04B     		ldr	r3, .L467
 3605 113a A7FB0301 		umull	r0, r1, r7, r3
 3606 113e FD17     		asrs	r5, r7, #31
 3607 1140 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3608              		.loc 2 796 10 view .LVU1037
 3609 1144 8319     		adds	r3, r0, r6
 3610 1146 3493     		str	r3, [sp, #208]
 3611 1148 41EB0E03 		adc	r3, r1, lr
 3612 114c 3593     		str	r3, [sp, #212]
 3613              	.LVL400:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3614              		.loc 2 800 5 is_stmt 1 view .LVU1038
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3615              		.loc 2 800 29 is_stmt 0 view .LVU1039
 3616 114e DDE93445 		ldrd	r4, [sp, #208]
 3617 1152 2346     		mov	r3, r4
 3618 1154 2946     		mov	r1, r5
 3619 1156 002C     		cmp	r4, #0
 3620 1158 75F10000 		sbcs	r0, r5, #0
 3621 115c FFF6D8AD 		blt	.L405
 3622              	.L133:
 3623 1160 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3624              		.loc 2 800 12 view .LVU1040
 3625 1162 43EA4103 		orr	r3, r3, r1, lsl #1
 3626              	.LVL401:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3627              		.loc 2 802 5 is_stmt 1 view .LVU1041
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3628              		.loc 2 802 8 is_stmt 0 view .LVU1042
 3629 1166 C549     		ldr	r1, .L467
 3630 1168 8F42     		cmp	r7, r1
 3631 116a 3FF4D9AD 		beq	.L406
 3632              	.LVL402:
 3633              	.L134:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3634              		.loc 2 806 5 is_stmt 1 view .LVU1043
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3635              		.loc 2 806 5 is_stmt 0 view .LVU1044
 3636              	.LBE350:
 3637              	.LBE368:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
ARM GAS  /tmp/ccLiBJQj.s 			page 106


 3638              		.loc 2 1076 5 view .LVU1045
 3639 116e 0CEA0303 		and	r3, ip, r3
 3640 1172 27EA0C06 		bic	r6, r7, ip
 3641 1176 5E40     		eors	r6, r6, r3
 3642              	.LVL403:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3643              		.loc 2 1077 5 is_stmt 1 view .LVU1046
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3644              		.loc 2 1077 5 is_stmt 0 view .LVU1047
 3645 1178 12F00057 		ands	r7, r2, #536870912
 3646 117c 01D0     		beq	.L135
 3647 117e 4FF0FF37 		mov	r7, #-1
 3648              	.L135:
 3649              	.LVL404:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3650              		.loc 2 1077 5 is_stmt 1 view .LVU1048
 3651              	.LBB369:
 3652              	.LBI351:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3653              		.loc 2 785 30 view .LVU1049
 3654              	.LBB353:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3655              		.loc 2 787 5 view .LVU1050
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3656              		.loc 2 789 5 view .LVU1051
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3657              		.loc 2 791 5 view .LVU1052
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3658              		.loc 2 791 8 is_stmt 0 view .LVU1053
 3659 1182 002E     		cmp	r6, #0
 3660 1184 BFF6D3AD 		bge	.L407
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3661              		.loc 2 793 14 view .LVU1054
 3662 1188 DFF8F8C2 		ldr	ip, .L467+8
 3663 118c 4FF0FF3E 		mov	lr, #-1
 3664              	.L136:
 3665              	.LVL405:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3666              		.loc 2 796 5 is_stmt 1 view .LVU1055
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3667              		.loc 2 796 31 is_stmt 0 view .LVU1056
 3668 1190 BB4B     		ldr	r3, .L467+4
 3669 1192 A6FB0301 		umull	r0, r1, r6, r3
 3670 1196 F517     		asrs	r5, r6, #31
 3671 1198 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3672              		.loc 2 796 10 view .LVU1057
 3673 119c 10EB0C03 		adds	r3, r0, ip
 3674 11a0 3693     		str	r3, [sp, #216]
 3675 11a2 41EB0E03 		adc	r3, r1, lr
 3676 11a6 3793     		str	r3, [sp, #220]
 3677              	.LVL406:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3678              		.loc 2 800 5 is_stmt 1 view .LVU1058
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3679              		.loc 2 800 29 is_stmt 0 view .LVU1059
 3680 11a8 DDE93645 		ldrd	r4, [sp, #216]
ARM GAS  /tmp/ccLiBJQj.s 			page 107


 3681 11ac 2346     		mov	r3, r4
 3682 11ae 2946     		mov	r1, r5
 3683 11b0 002C     		cmp	r4, #0
 3684 11b2 75F10000 		sbcs	r0, r5, #0
 3685 11b6 FFF6BFAD 		blt	.L408
 3686              	.L137:
 3687 11ba DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3688              		.loc 2 800 12 view .LVU1060
 3689 11bc 43EA4103 		orr	r3, r3, r1, lsl #1
 3690              	.LVL407:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3691              		.loc 2 802 5 is_stmt 1 view .LVU1061
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3692              		.loc 2 802 8 is_stmt 0 view .LVU1062
 3693 11c0 AF49     		ldr	r1, .L467+4
 3694 11c2 8E42     		cmp	r6, r1
 3695 11c4 3FF4C0AD 		beq	.L409
 3696              	.LVL408:
 3697              	.L138:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3698              		.loc 2 806 5 is_stmt 1 view .LVU1063
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3699              		.loc 2 806 5 is_stmt 0 view .LVU1064
 3700              	.LBE353:
 3701              	.LBE369:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3702              		.loc 2 1077 5 view .LVU1065
 3703 11c8 3B40     		ands	r3, r3, r7
 3704 11ca 26EA0706 		bic	r6, r6, r7
 3705              	.LVL409:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 3706              		.loc 2 1077 5 view .LVU1066
 3707 11ce 7340     		eors	r3, r3, r6
 3708              	.LVL410:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3709              		.loc 2 1078 5 is_stmt 1 view .LVU1067
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3710              		.loc 2 1078 5 is_stmt 0 view .LVU1068
 3711 11d0 12F08042 		ands	r2, r2, #1073741824
 3712              	.LVL411:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3713              		.loc 2 1078 5 view .LVU1069
 3714 11d4 01D0     		beq	.L139
 3715 11d6 4FF0FF32 		mov	r2, #-1
 3716              	.L139:
 3717              	.LVL412:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3718              		.loc 2 1078 5 is_stmt 1 view .LVU1070
 3719              	.LBB370:
 3720              	.LBI354:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3721              		.loc 2 785 30 view .LVU1071
 3722              	.LBB356:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3723              		.loc 2 787 5 view .LVU1072
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 108


 3724              		.loc 2 789 5 view .LVU1073
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3725              		.loc 2 791 5 view .LVU1074
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3726              		.loc 2 791 8 is_stmt 0 view .LVU1075
 3727 11da 002B     		cmp	r3, #0
 3728 11dc BFF6BBAD 		bge	.L410
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3729              		.loc 2 793 14 view .LVU1076
 3730 11e0 A84F     		ldr	r7, .L467+8
 3731 11e2 4FF0FF3E 		mov	lr, #-1
 3732              	.L140:
 3733              	.LVL413:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3734              		.loc 2 796 5 is_stmt 1 view .LVU1077
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3735              		.loc 2 796 19 is_stmt 0 view .LVU1078
 3736 11e6 D917     		asrs	r1, r3, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3737              		.loc 2 796 31 view .LVU1079
 3738 11e8 0E01     		lsls	r6, r1, #4
 3739 11ea 1C01     		lsls	r4, r3, #4
 3740 11ec 46EA1375 		orr	r5, r6, r3, lsr #28
 3741 11f0 E41A     		subs	r4, r4, r3
 3742 11f2 65EB0105 		sbc	r5, r5, r1
 3743 11f6 EE00     		lsls	r6, r5, #3
 3744 11f8 46EA5476 		orr	r6, r6, r4, lsr #29
 3745 11fc 4FEAC40C 		lsl	ip, r4, #3
 3746 1200 3546     		mov	r5, r6
 3747 1202 1CEB0304 		adds	r4, ip, r3
 3748 1206 41EB0505 		adc	r5, r1, r5
 3749 120a 2419     		adds	r4, r4, r4
 3750 120c 6D41     		adcs	r5, r5, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3751              		.loc 2 796 10 view .LVU1080
 3752 120e E119     		adds	r1, r4, r7
 3753 1210 3891     		str	r1, [sp, #224]
 3754 1212 45EB0E01 		adc	r1, r5, lr
 3755 1216 3991     		str	r1, [sp, #228]
 3756              	.LVL414:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3757              		.loc 2 800 5 is_stmt 1 view .LVU1081
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3758              		.loc 2 800 29 is_stmt 0 view .LVU1082
 3759 1218 DDE93845 		ldrd	r4, [sp, #224]
 3760 121c 2146     		mov	r1, r4
 3761 121e 2846     		mov	r0, r5
 3762 1220 002C     		cmp	r4, #0
 3763 1222 75F10006 		sbcs	r6, r5, #0
 3764 1226 FFF69BAD 		blt	.L411
 3765              	.L141:
 3766 122a C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3767              		.loc 2 800 12 view .LVU1083
 3768 122c 41EA4001 		orr	r1, r1, r0, lsl #1
 3769              	.LVL415:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccLiBJQj.s 			page 109


 3770              		.loc 2 802 5 is_stmt 1 view .LVU1084
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3771              		.loc 2 802 8 is_stmt 0 view .LVU1085
 3772 1230 F22B     		cmp	r3, #242
 3773 1232 3FF49DAD 		beq	.L412
 3774              	.LVL416:
 3775              	.L142:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3776              		.loc 2 806 5 is_stmt 1 view .LVU1086
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3777              		.loc 2 806 5 is_stmt 0 view .LVU1087
 3778              	.LBE356:
 3779              	.LBE370:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3780              		.loc 2 1078 5 view .LVU1088
 3781 1236 1140     		ands	r1, r1, r2
 3782 1238 23EA0202 		bic	r2, r3, r2
 3783              	.LVL417:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3784              		.loc 2 1078 5 view .LVU1089
 3785 123c 81EA0203 		eor	r3, r1, r2
 3786              	.LVL418:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 3787              		.loc 2 1082 5 is_stmt 1 view .LVU1090
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 3788              		.loc 2 1082 12 is_stmt 0 view .LVU1091
 3789 1240 B9F1000F 		cmp	r9, #0
 3790 1244 7FF49BAD 		bne	.L290
 3791 1248 4FF0FF32 		mov	r2, #-1
 3792              	.L143:
 3793              	.LVL419:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3794              		.loc 2 1083 5 is_stmt 1 view .LVU1092
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3795              		.loc 2 1083 12 is_stmt 0 view .LVU1093
 3796 124c 22F00041 		bic	r1, r2, #-2147483648
 3797 1250 D243     		mvns	r2, r2
 3798              	.LVL420:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3799              		.loc 2 1083 12 view .LVU1094
 3800 1252 1A40     		ands	r2, r2, r3
 3801              	.LVL421:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3802              		.loc 2 1083 12 view .LVU1095
 3803 1254 5140     		eors	r1, r1, r2
 3804              	.LVL422:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3805              		.loc 2 1083 12 view .LVU1096
 3806              	.LBE371:
 3807              	.LBE379:
 3808              	.LBB380:
 3809              	.LBI372:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3810              		.loc 2 785 30 is_stmt 1 view .LVU1097
 3811              	.LBB374:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 3812              		.loc 2 787 5 view .LVU1098
ARM GAS  /tmp/ccLiBJQj.s 			page 110


 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3813              		.loc 2 789 5 view .LVU1099
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3814              		.loc 2 791 5 view .LVU1100
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3815              		.loc 2 791 9 is_stmt 0 view .LVU1101
 3816 1256 CB0F     		lsrs	r3, r1, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3817              		.loc 2 791 8 view .LVU1102
 3818 1258 B3EBD87F 		cmp	r3, r8, lsr #31
 3819 125c 3FF491AD 		beq	.L413
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3820              		.loc 2 793 14 view .LVU1103
 3821 1260 8848     		ldr	r0, .L467+8
 3822 1262 4FF0FF34 		mov	r4, #-1
 3823              	.L144:
 3824              	.LVL423:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3825              		.loc 2 796 5 is_stmt 1 view .LVU1104
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3826              		.loc 2 796 31 is_stmt 0 view .LVU1105
 3827 1266 4246     		mov	r2, r8
 3828 1268 D317     		asrs	r3, r2, #31
 3829 126a 01FB03F5 		mul	r5, r1, r3
 3830 126e CB17     		asrs	r3, r1, #31
 3831 1270 08FB0355 		mla	r5, r8, r3, r5
 3832 1274 A1FB0823 		umull	r2, r3, r1, r8
 3833 1278 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3834              		.loc 2 796 10 view .LVU1106
 3835 127a 1018     		adds	r0, r2, r0
 3836              	.LVL424:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3837              		.loc 2 796 10 view .LVU1107
 3838 127c 2090     		str	r0, [sp, #128]
 3839 127e 6341     		adcs	r3, r3, r4
 3840 1280 2193     		str	r3, [sp, #132]
 3841              	.LVL425:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3842              		.loc 2 800 5 is_stmt 1 view .LVU1108
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3843              		.loc 2 800 29 is_stmt 0 view .LVU1109
 3844 1282 DDE92045 		ldrd	r4, [sp, #128]
 3845 1286 2246     		mov	r2, r4
 3846 1288 2846     		mov	r0, r5
 3847 128a 002C     		cmp	r4, #0
 3848 128c 75F10003 		sbcs	r3, r5, #0
 3849 1290 FFF67BAD 		blt	.L414
 3850              	.L145:
 3851 1294 D30F     		lsrs	r3, r2, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3852              		.loc 2 800 12 view .LVU1110
 3853 1296 43EA4003 		orr	r3, r3, r0, lsl #1
 3854              	.LVL426:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3855              		.loc 2 802 5 is_stmt 1 view .LVU1111
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
ARM GAS  /tmp/ccLiBJQj.s 			page 111


 3856              		.loc 2 802 8 is_stmt 0 view .LVU1112
 3857 129a 8845     		cmp	r8, r1
 3858 129c 3FF47DAD 		beq	.L415
 3859              	.LVL427:
 3860              	.L146:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3861              		.loc 2 806 5 is_stmt 1 view .LVU1113
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3862              		.loc 2 806 5 is_stmt 0 view .LVU1114
 3863              	.LBE374:
 3864              	.LBE380:
 3865              	.LBB381:
 3866              	.LBI375:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 3867              		.loc 2 850 30 is_stmt 1 view .LVU1115
 3868              	.LBB377:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 3869              		.loc 2 852 5 view .LVU1116
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3870              		.loc 2 853 5 view .LVU1117
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3871              		.loc 2 853 39 is_stmt 0 view .LVU1118
 3872 12a0 0122     		movs	r2, #1
 3873 12a2 6B98     		ldr	r0, [sp, #428]
 3874 12a4 8240     		lsls	r2, r2, r0
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 3875              		.loc 2 853 19 view .LVU1119
 3876 12a6 013A     		subs	r2, r2, #1
 3877              	.LVL428:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3878              		.loc 2 854 5 is_stmt 1 view .LVU1120
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3879              		.loc 2 854 13 is_stmt 0 view .LVU1121
 3880 12a8 02EA0301 		and	r1, r2, r3
 3881              	.LVL429:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3882              		.loc 2 857 5 is_stmt 1 view .LVU1122
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3883              		.loc 2 860 5 view .LVU1123
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 3884              		.loc 2 860 13 is_stmt 0 view .LVU1124
 3885 12ac 5210     		asrs	r2, r2, #1
 3886              	.LVL430:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3887              		.loc 2 861 5 is_stmt 1 view .LVU1125
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3888              		.loc 2 861 8 is_stmt 0 view .LVU1126
 3889 12ae 0341     		asrs	r3, r3, r0
 3890              	.LVL431:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3891              		.loc 2 861 8 view .LVU1127
 3892 12b0 3FF57AAD 		bmi	.L416
 3893              	.L147:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3894              		.loc 2 865 5 is_stmt 1 view .LVU1128
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3895              		.loc 2 865 8 is_stmt 0 view .LVU1129
ARM GAS  /tmp/ccLiBJQj.s 			page 112


 3896 12b4 9142     		cmp	r1, r2
 3897 12b6 00DD     		ble	.L148
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3898              		.loc 2 867 9 is_stmt 1 view .LVU1130
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3899              		.loc 2 867 15 is_stmt 0 view .LVU1131
 3900 12b8 0133     		adds	r3, r3, #1
 3901              	.LVL432:
 3902              	.L148:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3903              		.loc 2 870 5 is_stmt 1 view .LVU1132
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 3904              		.loc 2 870 5 is_stmt 0 view .LVU1133
 3905              	.LBE377:
 3906              	.LBE381:
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 3907              		.loc 1 108 35 view .LVU1134
 3908 12ba A3F50043 		sub	r3, r3, #32768
 3909              	.LVL433:
 3910              		.loc 1 111 21 is_stmt 1 view .LVU1135
 3911              		.loc 1 111 39 is_stmt 0 view .LVU1136
 3912 12be 13F5004F 		cmn	r3, #32768
 3913 12c2 7FF773AD 		ble	.L293
 3914              		.loc 1 111 39 discriminator 1 view .LVU1137
 3915 12c6 47F6FE72 		movw	r2, #32766
 3916 12ca 9342     		cmp	r3, r2
 3917 12cc 01DC     		bgt	.L294
 3918              		.loc 1 111 39 discriminator 3 view .LVU1138
 3919 12ce 1BB2     		sxth	r3, r3
 3920              	.LVL434:
 3921              		.loc 1 111 39 discriminator 3 view .LVU1139
 3922 12d0 6DE5     		b	.L149
 3923              	.LVL435:
 3924              	.L294:
 3925              		.loc 1 111 39 view .LVU1140
 3926 12d2 47F6FF73 		movw	r3, #32767
 3927              	.LVL436:
 3928              		.loc 1 111 39 view .LVU1141
 3929 12d6 6AE5     		b	.L149
 3930              	.LVL437:
 3931              	.L97:
 3932              		.loc 1 111 39 view .LVU1142
 3933              	.LBE382:
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 }
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     output_s16[col] = NN_Q15_MIN;
 3934              		.loc 1 115 21 is_stmt 1 view .LVU1143
 3935              		.loc 1 115 37 is_stmt 0 view .LVU1144
 3936 12d8 4FF40043 		mov	r3, #32768
 3937 12dc 599A     		ldr	r2, [sp, #356]
 3938 12de 22F81A30 		strh	r3, [r2, r10, lsl #1]	@ movhi
 3939 12e2 68E5     		b	.L150
 3940              	.LVL438:
 3941              	.L95:
 3942              		.loc 1 115 37 view .LVU1145
 3943              	.LBE385:
ARM GAS  /tmp/ccLiBJQj.s 			page 113


 3944              	.LBB386:
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 }
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             }
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         else
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             int8_t *output_s8 = (int8_t *)output + row_idx * row_size;
 3945              		.loc 1 121 13 is_stmt 1 view .LVU1146
 3946              		.loc 1 121 21 is_stmt 0 view .LVU1147
 3947 12e4 6A9B     		ldr	r3, [sp, #424]
 3948 12e6 019A     		ldr	r2, [sp, #4]
 3949 12e8 7B99     		ldr	r1, [sp, #492]
 3950 12ea 02FB0313 		mla	r3, r2, r3, r1
 3951 12ee 5993     		str	r3, [sp, #356]
 3952              	.LVL439:
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             bits_over_unit = ACCUM_BITS - headroom + 23;
 3953              		.loc 1 123 13 is_stmt 1 view .LVU1148
 3954              		.loc 1 123 28 is_stmt 0 view .LVU1149
 3955 12f0 049B     		ldr	r3, [sp, #16]
 3956              	.LVL440:
 3957              		.loc 1 123 28 view .LVU1150
 3958 12f2 C3F12303 		rsb	r3, r3, #35
 3959 12f6 6B93     		str	r3, [sp, #428]
 3960              	.LVL441:
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             for (col = 0; col < row_size; ++col)
 3961              		.loc 1 125 13 is_stmt 1 view .LVU1151
 3962              		.loc 1 125 22 is_stmt 0 view .LVU1152
 3963 12f8 4FF0000A 		mov	r10, #0
 3964              		.loc 1 125 13 view .LVU1153
 3965 12fc 05E1     		b	.L153
 3966              	.LVL442:
 3967              	.L417:
 3968              	.LBB387:
 3969              	.LBB388:
 3970              	.LBB389:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3971              		.loc 2 789 13 view .LVU1154
 3972 12fe 4FF08040 		mov	r0, #1073741824
 3973 1302 0024     		movs	r4, #0
 3974 1304 1BE1     		b	.L155
 3975              	.LVL443:
 3976              	.L418:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 3977              		.loc 2 800 29 view .LVU1155
 3978 1306 6FF00043 		mvn	r3, #-2147483648
 3979 130a E318     		adds	r3, r4, r3
 3980 130c 4FF00002 		mov	r2, #0
 3981 1310 45EB0202 		adc	r2, r5, r2
 3982 1314 2AE1     		b	.L156
 3983              	.LVL444:
 3984              	.L419:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 3985              		.loc 2 802 20 view .LVU1156
 3986 1316 B1F1004F 		cmp	r1, #-2147483648
 3987 131a 40F02D81 		bne	.L157
ARM GAS  /tmp/ccLiBJQj.s 			page 114


 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3988              		.loc 2 804 16 view .LVU1157
 3989 131e 6FF00049 		mvn	r9, #-2147483648
 3990              	.LVL445:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3991              		.loc 2 804 16 view .LVU1158
 3992 1322 29E1     		b	.L157
 3993              	.LVL446:
 3994              	.L420:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 3995              		.loc 2 804 16 view .LVU1159
 3996              	.LBE389:
 3997              	.LBE388:
 3998              	.LBB391:
 3999              	.LBB392:
 4000              	.LBB393:
 4001              	.LBB394:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4002              		.loc 2 800 29 view .LVU1160
 4003 1324 6FF00040 		mvn	r0, #-2147483648
 4004 1328 2018     		adds	r0, r4, r0
 4005 132a 4FF00003 		mov	r3, #0
 4006 132e 45EB0303 		adc	r3, r5, r3
 4007 1332 42E1     		b	.L158
 4008              	.LVL447:
 4009              	.L421:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4010              		.loc 2 800 29 view .LVU1161
 4011              	.LBE394:
 4012              	.LBE393:
 4013              	.LBB396:
 4014              	.LBB397:
 4015 1334 6FF00040 		mvn	r0, #-2147483648
 4016 1338 3018     		adds	r0, r6, r0
 4017 133a 4FF00001 		mov	r1, #0
 4018 133e 47EB010E 		adc	lr, r7, r1
 4019 1342 55E1     		b	.L159
 4020              	.LVL448:
 4021              	.L422:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4022              		.loc 2 804 16 view .LVU1162
 4023 1344 6FF00041 		mvn	r1, #-2147483648
 4024              	.LVL449:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4025              		.loc 2 804 16 view .LVU1163
 4026 1348 59E1     		b	.L160
 4027              	.LVL450:
 4028              	.L298:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4029              		.loc 2 804 16 view .LVU1164
 4030              	.LBE397:
 4031              	.LBE396:
 4032              	.LBB399:
 4033              	.LBB400:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4034              		.loc 2 863 18 view .LVU1165
 4035 134a 0220     		movs	r0, #2
ARM GAS  /tmp/ccLiBJQj.s 			page 115


 4036 134c 5DE1     		b	.L161
 4037              	.LVL451:
 4038              	.L423:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4039              		.loc 2 863 18 view .LVU1166
 4040              	.LBE400:
 4041              	.LBE399:
 4042              	.LBB402:
 4043              	.LBB403:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4044              		.loc 2 789 13 view .LVU1167
 4045 134e 4FF08040 		mov	r0, #1073741824
 4046 1352 4FF0000E 		mov	lr, #0
 4047 1356 64E1     		b	.L163
 4048              	.LVL452:
 4049              	.L424:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4050              		.loc 2 800 29 view .LVU1168
 4051 1358 6FF00040 		mvn	r0, #-2147483648
 4052 135c 2818     		adds	r0, r5, r0
 4053 135e 4FF00004 		mov	r4, #0
 4054 1362 46EB0404 		adc	r4, r6, r4
 4055 1366 72E1     		b	.L164
 4056              	.LVL453:
 4057              	.L425:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4058              		.loc 2 802 20 view .LVU1169
 4059 1368 B3F1004F 		cmp	r3, #-2147483648
 4060 136c 40F07581 		bne	.L165
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4061              		.loc 2 804 16 view .LVU1170
 4062 1370 6FF00040 		mvn	r0, #-2147483648
 4063              	.LVL454:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4064              		.loc 2 804 16 view .LVU1171
 4065 1374 71E1     		b	.L165
 4066              	.LVL455:
 4067              	.L426:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4068              		.loc 2 804 16 view .LVU1172
 4069              	.LBE403:
 4070              	.LBE402:
 4071              	.LBB405:
 4072              	.LBB406:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4073              		.loc 2 789 13 view .LVU1173
 4074 1376 4FF08045 		mov	r5, #1073741824
 4075 137a 0024     		movs	r4, #0
 4076 137c 73E1     		b	.L166
 4077              	.LVL456:
 4078              	.L427:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4079              		.loc 2 800 29 view .LVU1174
 4080 137e 6FF00041 		mvn	r1, #-2147483648
 4081 1382 6118     		adds	r1, r4, r1
 4082 1384 4FF00000 		mov	r0, #0
 4083 1388 45EB0000 		adc	r0, r5, r0
ARM GAS  /tmp/ccLiBJQj.s 			page 116


 4084 138c 85E1     		b	.L167
 4085              	.LVL457:
 4086              	.L428:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4087              		.loc 2 802 20 view .LVU1175
 4088 138e B6F1004F 		cmp	r6, #-2147483648
 4089 1392 40F08981 		bne	.L168
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4090              		.loc 2 804 16 view .LVU1176
 4091 1396 6FF00041 		mvn	r1, #-2147483648
 4092              	.LVL458:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4093              		.loc 2 804 16 view .LVU1177
 4094 139a 85E1     		b	.L168
 4095              	.LVL459:
 4096              	.L303:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4097              		.loc 2 804 16 view .LVU1178
 4098              	.LBE406:
 4099              	.LBE405:
 4100              	.LBB408:
 4101              	.LBB409:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4102              		.loc 2 863 18 view .LVU1179
 4103 139c 0121     		movs	r1, #1
 4104              	.LVL460:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4105              		.loc 2 863 18 view .LVU1180
 4106 139e 8AE1     		b	.L169
 4107              	.LVL461:
 4108              	.L429:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4109              		.loc 2 863 18 view .LVU1181
 4110              	.LBE409:
 4111              	.LBE408:
 4112              	.LBB411:
 4113              	.LBB412:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4114              		.loc 2 789 13 view .LVU1182
 4115 13a0 4FF08046 		mov	r6, #1073741824
 4116 13a4 0027     		movs	r7, #0
 4117 13a6 90E1     		b	.L171
 4118              	.LVL462:
 4119              	.L430:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4120              		.loc 2 800 29 view .LVU1183
 4121 13a8 6FF00041 		mvn	r1, #-2147483648
 4122 13ac 6118     		adds	r1, r4, r1
 4123 13ae 4FF00003 		mov	r3, #0
 4124 13b2 45EB0303 		adc	r3, r5, r3
 4125 13b6 9DE1     		b	.L172
 4126              	.LVL463:
 4127              	.L431:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4128              		.loc 2 800 29 view .LVU1184
 4129              	.LBE412:
 4130              	.LBE411:
ARM GAS  /tmp/ccLiBJQj.s 			page 117


 4131              	.LBB414:
 4132              	.LBB415:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4133              		.loc 2 789 13 view .LVU1185
 4134 13b8 4FF08047 		mov	r7, #1073741824
 4135 13bc 4FF0000E 		mov	lr, #0
 4136 13c0 A8E1     		b	.L174
 4137              	.LVL464:
 4138              	.L432:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4139              		.loc 2 800 29 view .LVU1186
 4140 13c2 6FF00047 		mvn	r7, #-2147483648
 4141 13c6 E719     		adds	r7, r4, r7
 4142 13c8 4FF00001 		mov	r1, #0
 4143 13cc 45EB0101 		adc	r1, r5, r1
 4144 13d0 B4E1     		b	.L175
 4145              	.LVL465:
 4146              	.L433:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4147              		.loc 2 800 29 view .LVU1187
 4148              	.LBE415:
 4149              	.LBE414:
 4150              	.LBB417:
 4151              	.LBB418:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4152              		.loc 2 789 13 view .LVU1188
 4153 13d2 4FF08046 		mov	r6, #1073741824
 4154 13d6 4FF0000E 		mov	lr, #0
 4155 13da C2E1     		b	.L177
 4156              	.LVL466:
 4157              	.L434:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4158              		.loc 2 800 29 view .LVU1189
 4159 13dc 6FF00043 		mvn	r3, #-2147483648
 4160 13e0 E318     		adds	r3, r4, r3
 4161 13e2 4FF00001 		mov	r1, #0
 4162 13e6 45EB0101 		adc	r1, r5, r1
 4163 13ea CEE1     		b	.L178
 4164              	.LVL467:
 4165              	.L435:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4166              		.loc 2 802 20 view .LVU1190
 4167 13ec B7F1004F 		cmp	r7, #-2147483648
 4168 13f0 40F0D281 		bne	.L179
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4169              		.loc 2 804 16 view .LVU1191
 4170 13f4 6FF00043 		mvn	r3, #-2147483648
 4171              	.LVL468:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4172              		.loc 2 804 16 view .LVU1192
 4173 13f8 CEE1     		b	.L179
 4174              	.LVL469:
 4175              	.L436:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4176              		.loc 2 804 16 view .LVU1193
 4177              	.LBE418:
 4178              	.LBE417:
ARM GAS  /tmp/ccLiBJQj.s 			page 118


 4179              	.LBB420:
 4180              	.LBB421:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4181              		.loc 2 789 13 view .LVU1194
 4182 13fa 4FF08047 		mov	r7, #1073741824
 4183 13fe 4FF0000E 		mov	lr, #0
 4184 1402 D9E1     		b	.L181
 4185              	.LVL470:
 4186              	.L437:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4187              		.loc 2 800 29 view .LVU1195
 4188 1404 6FF00043 		mvn	r3, #-2147483648
 4189 1408 E318     		adds	r3, r4, r3
 4190 140a 4FF00001 		mov	r1, #0
 4191 140e 45EB0101 		adc	r1, r5, r1
 4192 1412 E5E1     		b	.L182
 4193              	.LVL471:
 4194              	.L438:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4195              		.loc 2 802 20 view .LVU1196
 4196 1414 B6F1004F 		cmp	r6, #-2147483648
 4197 1418 40F0E981 		bne	.L183
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4198              		.loc 2 804 16 view .LVU1197
 4199 141c 6FF00043 		mvn	r3, #-2147483648
 4200              	.LVL472:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4201              		.loc 2 804 16 view .LVU1198
 4202 1420 E5E1     		b	.L183
 4203              	.LVL473:
 4204              	.L439:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4205              		.loc 2 804 16 view .LVU1199
 4206              	.LBE421:
 4207              	.LBE420:
 4208              	.LBB423:
 4209              	.LBB424:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4210              		.loc 2 789 13 view .LVU1200
 4211 1422 4FF08047 		mov	r7, #1073741824
 4212 1426 4FF0000E 		mov	lr, #0
 4213 142a F0E1     		b	.L185
 4214              	.LVL474:
 4215              	.L440:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4216              		.loc 2 800 29 view .LVU1201
 4217 142c 6FF00041 		mvn	r1, #-2147483648
 4218 1430 6118     		adds	r1, r4, r1
 4219 1432 4FF00000 		mov	r0, #0
 4220 1436 45EB0000 		adc	r0, r5, r0
 4221 143a FCE1     		b	.L186
 4222              	.LVL475:
 4223              	.L441:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4224              		.loc 2 802 20 view .LVU1202
 4225 143c B3F1004F 		cmp	r3, #-2147483648
 4226 1440 40F00082 		bne	.L187
ARM GAS  /tmp/ccLiBJQj.s 			page 119


 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4227              		.loc 2 804 16 view .LVU1203
 4228 1444 6FF00041 		mvn	r1, #-2147483648
 4229              	.LVL476:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4230              		.loc 2 804 16 view .LVU1204
 4231 1448 FCE1     		b	.L187
 4232              	.LVL477:
 4233              	.L442:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4234              		.loc 2 804 16 view .LVU1205
 4235              	.LBE424:
 4236              	.LBE423:
 4237              	.LBB426:
 4238              	.LBB427:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4239              		.loc 2 789 13 view .LVU1206
 4240 144a 4FF08046 		mov	r6, #1073741824
 4241 144e 4FF0000E 		mov	lr, #0
 4242 1452 07E2     		b	.L189
 4243              	.LVL478:
 4244              	.L443:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4245              		.loc 2 800 29 view .LVU1207
 4246 1454 6FF00043 		mvn	r3, #-2147483648
 4247 1458 E318     		adds	r3, r4, r3
 4248 145a 4FF00001 		mov	r1, #0
 4249 145e 45EB0101 		adc	r1, r5, r1
 4250 1462 13E2     		b	.L190
 4251              	.LVL479:
 4252              	.L444:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4253              		.loc 2 802 20 view .LVU1208
 4254 1464 B7F1004F 		cmp	r7, #-2147483648
 4255 1468 40F02882 		bne	.L191
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4256              		.loc 2 804 16 view .LVU1209
 4257 146c 6FF00043 		mvn	r3, #-2147483648
 4258              	.LVL480:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4259              		.loc 2 804 16 view .LVU1210
 4260 1470 24E2     		b	.L191
 4261              	.LVL481:
 4262              	.L445:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4263              		.loc 2 804 16 view .LVU1211
 4264              	.LBE427:
 4265              	.LBE426:
 4266              	.LBB429:
 4267              	.LBB430:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4268              		.loc 2 789 13 view .LVU1212
 4269 1472 4FF0804C 		mov	ip, #1073741824
 4270 1476 4FF0000E 		mov	lr, #0
 4271 147a 30E2     		b	.L193
 4272              	.L468:
 4273              		.align	2
ARM GAS  /tmp/ccLiBJQj.s 			page 120


 4274              	.L467:
 4275 147c B72A5802 		.word	39332535
 4276 1480 11FE0A00 		.word	720401
 4277 1484 010000C0 		.word	-1073741823
 4278              	.LVL482:
 4279              	.L446:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4280              		.loc 2 800 29 view .LVU1213
 4281 1488 6FF00043 		mvn	r3, #-2147483648
 4282 148c E318     		adds	r3, r4, r3
 4283 148e 4FF00001 		mov	r1, #0
 4284 1492 45EB0101 		adc	r1, r5, r1
 4285 1496 37E2     		b	.L194
 4286              	.LVL483:
 4287              	.L447:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4288              		.loc 2 802 20 view .LVU1214
 4289 1498 B6F1004F 		cmp	r6, #-2147483648
 4290 149c 40F03B82 		bne	.L195
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4291              		.loc 2 804 16 view .LVU1215
 4292 14a0 6FF00043 		mvn	r3, #-2147483648
 4293              	.LVL484:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4294              		.loc 2 804 16 view .LVU1216
 4295 14a4 37E2     		b	.L195
 4296              	.LVL485:
 4297              	.L448:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4298              		.loc 2 804 16 view .LVU1217
 4299              	.LBE430:
 4300              	.LBE429:
 4301              	.LBB432:
 4302              	.LBB433:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4303              		.loc 2 789 13 view .LVU1218
 4304 14a6 4FF08047 		mov	r7, #1073741824
 4305 14aa 4FF0000E 		mov	lr, #0
 4306 14ae 41E2     		b	.L197
 4307              	.LVL486:
 4308              	.L449:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4309              		.loc 2 800 29 view .LVU1219
 4310 14b0 6FF00041 		mvn	r1, #-2147483648
 4311 14b4 6118     		adds	r1, r4, r1
 4312 14b6 4FF00000 		mov	r0, #0
 4313 14ba 45EB0000 		adc	r0, r5, r0
 4314 14be 5BE2     		b	.L198
 4315              	.LVL487:
 4316              	.L450:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4317              		.loc 2 802 20 view .LVU1220
 4318 14c0 B3F1004F 		cmp	r3, #-2147483648
 4319 14c4 40F05E82 		bne	.L199
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4320              		.loc 2 804 16 view .LVU1221
 4321 14c8 6FF00041 		mvn	r1, #-2147483648
ARM GAS  /tmp/ccLiBJQj.s 			page 121


 4322              	.LVL488:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4323              		.loc 2 804 16 view .LVU1222
 4324 14cc 5AE2     		b	.L199
 4325              	.LVL489:
 4326              	.L318:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4327              		.loc 2 804 16 view .LVU1223
 4328              	.LBE433:
 4329              	.LBE432:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 4330              		.loc 2 1082 12 view .LVU1224
 4331 14ce 0022     		movs	r2, #0
 4332 14d0 63E2     		b	.L200
 4333              	.LVL490:
 4334              	.L451:
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 4335              		.loc 2 1082 12 view .LVU1225
 4336              	.LBE392:
 4337              	.LBE391:
 4338              	.LBB450:
 4339              	.LBB451:
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4340              		.loc 2 789 13 view .LVU1226
 4341 14d2 4FF08040 		mov	r0, #1073741824
 4342 14d6 0024     		movs	r4, #0
 4343 14d8 6CE2     		b	.L201
 4344              	.LVL491:
 4345              	.L452:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4346              		.loc 2 800 29 view .LVU1227
 4347 14da 6FF00042 		mvn	r2, #-2147483648
 4348 14de A218     		adds	r2, r4, r2
 4349 14e0 4FF00003 		mov	r3, #0
 4350 14e4 45EB0300 		adc	r0, r5, r3
 4351 14e8 7BE2     		b	.L202
 4352              	.LVL492:
 4353              	.L453:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4354              		.loc 2 802 20 view .LVU1228
 4355 14ea B8F1004F 		cmp	r8, #-2147483648
 4356 14ee 40F07E82 		bne	.L203
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4357              		.loc 2 804 16 view .LVU1229
 4358 14f2 6FF00043 		mvn	r3, #-2147483648
 4359              	.LVL493:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4360              		.loc 2 804 16 view .LVU1230
 4361 14f6 7AE2     		b	.L203
 4362              	.LVL494:
 4363              	.L454:
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4364              		.loc 2 804 16 view .LVU1231
 4365              	.LBE451:
 4366              	.LBE450:
 4367              	.LBB453:
 4368              	.LBB454:
ARM GAS  /tmp/ccLiBJQj.s 			page 122


 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4369              		.loc 2 863 9 is_stmt 1 view .LVU1232
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4370              		.loc 2 863 18 is_stmt 0 view .LVU1233
 4371 14f8 0132     		adds	r2, r2, #1
 4372              	.LVL495:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4373              		.loc 2 863 18 view .LVU1234
 4374 14fa 82E2     		b	.L204
 4375              	.LVL496:
 4376              	.L321:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4377              		.loc 2 863 18 view .LVU1235
 4378              	.LBE454:
 4379              	.LBE453:
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 diff = input[col] - max;
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 if (diff >= diff_min)
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     const int32_t res =
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         NN_Q7_MIN;
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     output_s8[col] = (int8_t)CLAMP(res, (int32_t)NN_Q7_MAX, (int32_t)NN_Q7_MIN);
 4380              		.loc 1 133 38 view .LVU1236
 4381 14fc 6FF07F03 		mvn	r3, #127
 4382              	.LVL497:
 4383              	.L206:
 4384              		.loc 1 133 36 discriminator 8 view .LVU1237
 4385 1500 599A     		ldr	r2, [sp, #356]
 4386 1502 5899     		ldr	r1, [sp, #352]
 4387 1504 5354     		strb	r3, [r2, r1]
 4388              	.LVL498:
 4389              	.L207:
 4390              		.loc 1 133 36 discriminator 8 view .LVU1238
 4391              	.LBE387:
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 4392              		.loc 1 125 43 is_stmt 1 discriminator 2 view .LVU1239
 4393 1506 0AF1010A 		add	r10, r10, #1
 4394              	.LVL499:
 4395              	.L153:
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 4396              		.loc 1 125 27 discriminator 1 view .LVU1240
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             {
 4397              		.loc 1 125 13 is_stmt 0 discriminator 1 view .LVU1241
 4398 150a 019B     		ldr	r3, [sp, #4]
 4399 150c 9A45     		cmp	r10, r3
 4400 150e 80F28B82 		bge	.L152
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 if (diff >= diff_min)
 4401              		.loc 1 127 17 is_stmt 1 view .LVU1242
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 if (diff >= diff_min)
 4402              		.loc 1 127 29 is_stmt 0 view .LVU1243
 4403 1512 CDF860A1 		str	r10, [sp, #352]
 4404 1516 029B     		ldr	r3, [sp, #8]
 4405 1518 13F90A10 		ldrsb	r1, [r3, r10]
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 if (diff >= diff_min)
 4406              		.loc 1 127 22 view .LVU1244
 4407 151c 039B     		ldr	r3, [sp, #12]
ARM GAS  /tmp/ccLiBJQj.s 			page 123


 4408 151e C91A     		subs	r1, r1, r3
 4409              	.LVL500:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 4410              		.loc 1 128 17 is_stmt 1 view .LVU1245
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 4411              		.loc 1 128 20 is_stmt 0 view .LVU1246
 4412 1520 799B     		ldr	r3, [sp, #484]
 4413 1522 9942     		cmp	r1, r3
 4414 1524 C0F27B82 		blt	.L154
 4415              	.LBB460:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 4416              		.loc 1 130 21 is_stmt 1 view .LVU1247
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         NN_Q7_MIN;
 4417              		.loc 1 131 25 is_stmt 0 view .LVU1248
 4418 1528 789B     		ldr	r3, [sp, #480]
 4419 152a 9940     		lsls	r1, r1, r3
 4420              	.LVL501:
 4421              	.LBB456:
 4422              	.LBI388:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4423              		.loc 2 785 30 is_stmt 1 view .LVU1249
 4424              	.LBB390:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4425              		.loc 2 787 5 view .LVU1250
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4426              		.loc 2 789 5 view .LVU1251
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4427              		.loc 2 791 5 view .LVU1252
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4428              		.loc 2 791 9 is_stmt 0 view .LVU1253
 4429 152c 4FEADB73 		lsr	r3, fp, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4430              		.loc 2 791 8 view .LVU1254
 4431 1530 B3EBD17F 		cmp	r3, r1, lsr #31
 4432 1534 3FF4E3AE 		beq	.L417
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4433              		.loc 2 793 14 view .LVU1255
 4434 1538 D848     		ldr	r0, .L469
 4435 153a 4FF0FF34 		mov	r4, #-1
 4436              	.L155:
 4437              	.LVL502:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4438              		.loc 2 796 5 is_stmt 1 view .LVU1256
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4439              		.loc 2 796 31 is_stmt 0 view .LVU1257
 4440 153e CB17     		asrs	r3, r1, #31
 4441 1540 0BFB03F5 		mul	r5, fp, r3
 4442 1544 5A46     		mov	r2, fp
 4443 1546 D317     		asrs	r3, r2, #31
 4444 1548 01FB0355 		mla	r5, r1, r3, r5
 4445 154c ABFB0123 		umull	r2, r3, fp, r1
 4446 1550 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4447              		.loc 2 796 10 view .LVU1258
 4448 1552 1018     		adds	r0, r2, r0
 4449              	.LVL503:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 124


 4450              		.loc 2 796 10 view .LVU1259
 4451 1554 5690     		str	r0, [sp, #344]
 4452 1556 6341     		adcs	r3, r3, r4
 4453 1558 5793     		str	r3, [sp, #348]
 4454              	.LVL504:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4455              		.loc 2 800 5 is_stmt 1 view .LVU1260
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4456              		.loc 2 800 29 is_stmt 0 view .LVU1261
 4457 155a DDE95645 		ldrd	r4, [sp, #344]
 4458 155e 2346     		mov	r3, r4
 4459 1560 2A46     		mov	r2, r5
 4460 1562 002C     		cmp	r4, #0
 4461 1564 75F10000 		sbcs	r0, r5, #0
 4462 1568 FFF6CDAE 		blt	.L418
 4463              	.L156:
 4464 156c DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4465              		.loc 2 800 12 view .LVU1262
 4466 156e 43EA4209 		orr	r9, r3, r2, lsl #1
 4467              	.LVL505:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4468              		.loc 2 802 5 is_stmt 1 view .LVU1263
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4469              		.loc 2 802 8 is_stmt 0 view .LVU1264
 4470 1572 5945     		cmp	r1, fp
 4471 1574 3FF4CFAE 		beq	.L419
 4472              	.LVL506:
 4473              	.L157:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4474              		.loc 2 806 5 is_stmt 1 view .LVU1265
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4475              		.loc 2 806 5 is_stmt 0 view .LVU1266
 4476              	.LBE390:
 4477              	.LBE456:
 4478              	.LBB457:
 4479              	.LBI391:
1053:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4480              		.loc 2 1053 30 is_stmt 1 view .LVU1267
 4481              	.LBB449:
1055:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t shift = 24;
 4482              		.loc 2 1055 5 view .LVU1268
1056:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4483              		.loc 2 1056 5 view .LVU1269
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 4484              		.loc 2 1058 5 view .LVU1270
1058:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder = val_mod_minus_quarter - val;
 4485              		.loc 2 1058 19 is_stmt 0 view .LVU1271
 4486 1578 49F07F4C 		orr	ip, r9, #-16777216
 4487              	.LVL507:
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 4488              		.loc 2 1059 5 is_stmt 1 view .LVU1272
1059:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x = (val_mod_minus_quarter << 5) + (1 << 28);
 4489              		.loc 2 1059 19 is_stmt 0 view .LVU1273
 4490 157c ACEB0902 		sub	r2, ip, r9
 4491              	.LVL508:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
ARM GAS  /tmp/ccLiBJQj.s 			page 125


 4492              		.loc 2 1060 5 is_stmt 1 view .LVU1274
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 4493              		.loc 2 1060 46 is_stmt 0 view .LVU1275
 4494 1580 4FEA4C1C 		lsl	ip, ip, #5
 4495              	.LVL509:
1060:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t x2 = MUL_SAT(x, x);
 4496              		.loc 2 1060 19 view .LVU1276
 4497 1584 0CF1805C 		add	ip, ip, #268435456
 4498              	.LVL510:
1061:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4499              		.loc 2 1061 5 is_stmt 1 view .LVU1277
 4500              	.LBB435:
 4501              	.LBI393:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4502              		.loc 2 785 30 view .LVU1278
 4503              	.LBB395:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4504              		.loc 2 787 5 view .LVU1279
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4505              		.loc 2 789 5 view .LVU1280
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4506              		.loc 2 791 5 view .LVU1281
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4507              		.loc 2 796 5 view .LVU1282
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4508              		.loc 2 796 19 is_stmt 0 view .LVU1283
 4509 1588 6346     		mov	r3, ip
 4510 158a DC17     		asrs	r4, r3, #31
 4511 158c CDE90434 		strd	r3, [sp, #16]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4512              		.loc 2 796 31 view .LVU1284
 4513 1590 0CFB04F3 		mul	r3, ip, r4
 4514 1594 ACFB0C01 		umull	r0, r1, ip, ip
 4515 1598 01EB4301 		add	r1, r1, r3, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4516              		.loc 2 796 10 view .LVU1285
 4517 159c 10F18043 		adds	r3, r0, #1073741824
 4518 15a0 3E93     		str	r3, [sp, #248]
 4519 15a2 41F10003 		adc	r3, r1, #0
 4520 15a6 3F93     		str	r3, [sp, #252]
 4521              	.LVL511:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4522              		.loc 2 800 5 is_stmt 1 view .LVU1286
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4523              		.loc 2 800 29 is_stmt 0 view .LVU1287
 4524 15a8 DDE93E45 		ldrd	r4, [sp, #248]
 4525 15ac 2046     		mov	r0, r4
 4526 15ae 2B46     		mov	r3, r5
 4527 15b0 002C     		cmp	r4, #0
 4528 15b2 75F10001 		sbcs	r1, r5, #0
 4529 15b6 FFF6B5AE 		blt	.L420
 4530              	.L158:
 4531 15ba C00F     		lsrs	r0, r0, #31
 4532 15bc 40EA4300 		orr	r0, r0, r3, lsl #1
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4533              		.loc 2 800 12 view .LVU1288
 4534 15c0 0346     		mov	r3, r0
ARM GAS  /tmp/ccLiBJQj.s 			page 126


 4535              	.LVL512:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4536              		.loc 2 802 5 is_stmt 1 view .LVU1289
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4537              		.loc 2 806 5 view .LVU1290
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4538              		.loc 2 806 5 is_stmt 0 view .LVU1291
 4539              	.LBE395:
 4540              	.LBE435:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 4541              		.loc 2 1063 5 is_stmt 1 view .LVU1292
 4542              	.LBB436:
 4543              	.LBI396:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4544              		.loc 2 785 30 view .LVU1293
 4545              	.LBB398:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4546              		.loc 2 787 5 view .LVU1294
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4547              		.loc 2 789 5 view .LVU1295
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4548              		.loc 2 791 5 view .LVU1296
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4549              		.loc 2 796 5 view .LVU1297
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4550              		.loc 2 796 19 is_stmt 0 view .LVU1298
 4551 15c2 0446     		mov	r4, r0
 4552 15c4 C517     		asrs	r5, r0, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4553              		.loc 2 796 31 view .LVU1299
 4554 15c6 00FB05FE 		mul	lr, r0, r5
 4555 15ca A0FB0001 		umull	r0, r1, r0, r0
 4556              	.LVL513:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4557              		.loc 2 796 31 view .LVU1300
 4558 15ce 01EB4E01 		add	r1, r1, lr, lsl #1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4559              		.loc 2 796 10 view .LVU1301
 4560 15d2 10F18046 		adds	r6, r0, #1073741824
 4561 15d6 4096     		str	r6, [sp, #256]
 4562 15d8 41F10001 		adc	r1, r1, #0
 4563 15dc 4191     		str	r1, [sp, #260]
 4564              	.LVL514:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4565              		.loc 2 800 5 is_stmt 1 view .LVU1302
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4566              		.loc 2 800 29 is_stmt 0 view .LVU1303
 4567 15de DDE94067 		ldrd	r6, [sp, #256]
 4568 15e2 3046     		mov	r0, r6
 4569 15e4 BE46     		mov	lr, r7
 4570 15e6 002E     		cmp	r6, #0
 4571 15e8 77F10001 		sbcs	r1, r7, #0
 4572 15ec FFF6A2AE 		blt	.L421
 4573              	.L159:
 4574 15f0 C10F     		lsrs	r1, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4575              		.loc 2 800 12 view .LVU1304
ARM GAS  /tmp/ccLiBJQj.s 			page 127


 4576 15f2 41EA4E01 		orr	r1, r1, lr, lsl #1
 4577              	.LVL515:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4578              		.loc 2 802 5 is_stmt 1 view .LVU1305
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4579              		.loc 2 802 20 is_stmt 0 view .LVU1306
 4580 15f6 B3F1004F 		cmp	r3, #-2147483648
 4581 15fa 3FF4A3AE 		beq	.L422
 4582              	.LVL516:
 4583              	.L160:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4584              		.loc 2 806 5 is_stmt 1 view .LVU1307
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4585              		.loc 2 806 5 is_stmt 0 view .LVU1308
 4586              	.LBE398:
 4587              	.LBE436:
 4588              	.LBB437:
 4589              	.LBI399:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4590              		.loc 2 850 30 is_stmt 1 view .LVU1309
 4591              	.LBB401:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 4592              		.loc 2 852 5 view .LVU1310
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 4593              		.loc 2 853 5 view .LVU1311
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4594              		.loc 2 854 5 view .LVU1312
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4595              		.loc 2 854 13 is_stmt 0 view .LVU1313
 4596 15fe 01F0030E 		and	lr, r1, #3
 4597              	.LVL517:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4598              		.loc 2 857 5 is_stmt 1 view .LVU1314
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4599              		.loc 2 860 5 view .LVU1315
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4600              		.loc 2 861 5 view .LVU1316
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4601              		.loc 2 861 8 is_stmt 0 view .LVU1317
 4602 1602 8910     		asrs	r1, r1, #2
 4603              	.LVL518:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4604              		.loc 2 861 8 view .LVU1318
 4605 1604 3FF5A1AE 		bmi	.L298
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4606              		.loc 2 860 13 view .LVU1319
 4607 1608 0120     		movs	r0, #1
 4608              	.L161:
 4609              	.LVL519:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4610              		.loc 2 865 5 is_stmt 1 view .LVU1320
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4611              		.loc 2 865 8 is_stmt 0 view .LVU1321
 4612 160a 8645     		cmp	lr, r0
 4613 160c 00DD     		ble	.L162
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4614              		.loc 2 867 9 is_stmt 1 view .LVU1322
ARM GAS  /tmp/ccLiBJQj.s 			page 128


 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4615              		.loc 2 867 15 is_stmt 0 view .LVU1323
 4616 160e 0131     		adds	r1, r1, #1
 4617              	.LVL520:
 4618              	.L162:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4619              		.loc 2 870 5 is_stmt 1 view .LVU1324
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4620              		.loc 2 870 5 is_stmt 0 view .LVU1325
 4621              	.LBE401:
 4622              	.LBE437:
 4623              	.LBB438:
 4624              	.LBI402:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4625              		.loc 2 785 30 is_stmt 1 view .LVU1326
 4626              	.LBB404:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4627              		.loc 2 787 5 view .LVU1327
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4628              		.loc 2 789 5 view .LVU1328
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4629              		.loc 2 791 5 view .LVU1329
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4630              		.loc 2 791 9 is_stmt 0 view .LVU1330
 4631 1610 4FEADC70 		lsr	r0, ip, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4632              		.loc 2 791 8 view .LVU1331
 4633 1614 B0EBD37F 		cmp	r0, r3, lsr #31
 4634 1618 3FF499AE 		beq	.L423
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4635              		.loc 2 793 14 view .LVU1332
 4636 161c 9F48     		ldr	r0, .L469
 4637 161e 4FF0FF3E 		mov	lr, #-1
 4638              	.L163:
 4639              	.LVL521:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4640              		.loc 2 796 5 is_stmt 1 view .LVU1333
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4641              		.loc 2 796 31 is_stmt 0 view .LVU1334
 4642 1622 0CFB05F6 		mul	r6, ip, r5
 4643 1626 059F     		ldr	r7, [sp, #20]
 4644 1628 04FB0766 		mla	r6, r4, r7, r6
 4645 162c ACFB0445 		umull	r4, r5, ip, r4
 4646 1630 3544     		add	r5, r5, r6
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4647              		.loc 2 796 10 view .LVU1335
 4648 1632 2018     		adds	r0, r4, r0
 4649              	.LVL522:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4650              		.loc 2 796 10 view .LVU1336
 4651 1634 4290     		str	r0, [sp, #264]
 4652 1636 45EB0E00 		adc	r0, r5, lr
 4653 163a 4390     		str	r0, [sp, #268]
 4654              	.LVL523:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4655              		.loc 2 800 5 is_stmt 1 view .LVU1337
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccLiBJQj.s 			page 129


 4656              		.loc 2 800 29 is_stmt 0 view .LVU1338
 4657 163c DDE94256 		ldrd	r5, [sp, #264]
 4658 1640 2846     		mov	r0, r5
 4659 1642 3446     		mov	r4, r6
 4660 1644 002D     		cmp	r5, #0
 4661 1646 76F10007 		sbcs	r7, r6, #0
 4662 164a FFF685AE 		blt	.L424
 4663              	.L164:
 4664 164e C00F     		lsrs	r0, r0, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4665              		.loc 2 800 12 view .LVU1339
 4666 1650 40EA4400 		orr	r0, r0, r4, lsl #1
 4667              	.LVL524:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4668              		.loc 2 802 5 is_stmt 1 view .LVU1340
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4669              		.loc 2 802 8 is_stmt 0 view .LVU1341
 4670 1654 9C45     		cmp	ip, r3
 4671 1656 3FF487AE 		beq	.L425
 4672              	.LVL525:
 4673              	.L165:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4674              		.loc 2 806 5 is_stmt 1 view .LVU1342
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4675              		.loc 2 806 5 is_stmt 0 view .LVU1343
 4676              	.LBE404:
 4677              	.LBE438:
 4678              	.LBB439:
 4679              	.LBI405:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4680              		.loc 2 785 30 is_stmt 1 view .LVU1344
 4681              	.LBB407:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4682              		.loc 2 787 5 view .LVU1345
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4683              		.loc 2 789 5 view .LVU1346
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4684              		.loc 2 791 5 view .LVU1347
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4685              		.loc 2 791 8 is_stmt 0 view .LVU1348
 4686 165a 4618     		adds	r6, r0, r1
 4687              	.LVL526:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4688              		.loc 2 791 8 view .LVU1349
 4689 165c 7FF58BAE 		bpl	.L426
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4690              		.loc 2 793 14 view .LVU1350
 4691 1660 8E4D     		ldr	r5, .L469
 4692 1662 4FF0FF34 		mov	r4, #-1
 4693              	.L166:
 4694              	.LVL527:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4695              		.loc 2 796 5 is_stmt 1 view .LVU1351
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4696              		.loc 2 796 31 is_stmt 0 view .LVU1352
 4697 1666 8E4F     		ldr	r7, .L469+4
 4698 1668 A6FB0701 		umull	r0, r1, r6, r7
ARM GAS  /tmp/ccLiBJQj.s 			page 130


 4699 166c CDE90401 		strd	r0, [sp, #16]
 4700 1670 F117     		asrs	r1, r6, #31
 4701 1672 0598     		ldr	r0, [sp, #20]
 4702 1674 07FB0101 		mla	r1, r7, r1, r0
 4703 1678 0591     		str	r1, [sp, #20]
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4704              		.loc 2 796 10 view .LVU1353
 4705 167a 0499     		ldr	r1, [sp, #16]
 4706 167c 4919     		adds	r1, r1, r5
 4707 167e 4491     		str	r1, [sp, #272]
 4708 1680 0599     		ldr	r1, [sp, #20]
 4709 1682 44EB0101 		adc	r1, r4, r1
 4710 1686 4591     		str	r1, [sp, #276]
 4711              	.LVL528:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4712              		.loc 2 800 5 is_stmt 1 view .LVU1354
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4713              		.loc 2 800 29 is_stmt 0 view .LVU1355
 4714 1688 DDE94445 		ldrd	r4, [sp, #272]
 4715 168c 2146     		mov	r1, r4
 4716 168e 2846     		mov	r0, r5
 4717 1690 002C     		cmp	r4, #0
 4718 1692 75F10007 		sbcs	r7, r5, #0
 4719 1696 FFF672AE 		blt	.L427
 4720              	.L167:
 4721 169a C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4722              		.loc 2 800 12 view .LVU1356
 4723 169c 41EA4001 		orr	r1, r1, r0, lsl #1
 4724              	.LVL529:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4725              		.loc 2 802 5 is_stmt 1 view .LVU1357
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4726              		.loc 2 802 8 is_stmt 0 view .LVU1358
 4727 16a0 7F48     		ldr	r0, .L469+4
 4728 16a2 8642     		cmp	r6, r0
 4729 16a4 3FF473AE 		beq	.L428
 4730              	.LVL530:
 4731              	.L168:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4732              		.loc 2 806 5 is_stmt 1 view .LVU1359
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4733              		.loc 2 806 5 is_stmt 0 view .LVU1360
 4734              	.LBE407:
 4735              	.LBE439:
1064:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4736              		.loc 2 1064 9 view .LVU1361
 4737 16a8 1944     		add	r1, r1, r3
 4738              	.LVL531:
 4739              	.LBB440:
 4740              	.LBI408:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4741              		.loc 2 850 30 is_stmt 1 view .LVU1362
 4742              	.LBB410:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 4743              		.loc 2 852 5 view .LVU1363
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/ccLiBJQj.s 			page 131


 4744              		.loc 2 853 5 view .LVU1364
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4745              		.loc 2 854 5 view .LVU1365
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4746              		.loc 2 854 13 is_stmt 0 view .LVU1366
 4747 16aa 01F00103 		and	r3, r1, #1
 4748              	.LVL532:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4749              		.loc 2 857 5 is_stmt 1 view .LVU1367
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4750              		.loc 2 860 5 view .LVU1368
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4751              		.loc 2 861 5 view .LVU1369
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4752              		.loc 2 861 8 is_stmt 0 view .LVU1370
 4753 16ae 4810     		asrs	r0, r1, #1
 4754              	.LVL533:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4755              		.loc 2 861 8 view .LVU1371
 4756 16b0 3FF574AE 		bmi	.L303
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 4757              		.loc 2 860 13 view .LVU1372
 4758 16b4 0021     		movs	r1, #0
 4759              	.LVL534:
 4760              	.L169:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4761              		.loc 2 865 5 is_stmt 1 view .LVU1373
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4762              		.loc 2 865 8 is_stmt 0 view .LVU1374
 4763 16b6 8B42     		cmp	r3, r1
 4764 16b8 00DD     		ble	.L170
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4765              		.loc 2 867 9 is_stmt 1 view .LVU1375
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4766              		.loc 2 867 15 is_stmt 0 view .LVU1376
 4767 16ba 0130     		adds	r0, r0, #1
 4768              	.LVL535:
 4769              	.L170:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4770              		.loc 2 870 5 is_stmt 1 view .LVU1377
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4771              		.loc 2 870 5 is_stmt 0 view .LVU1378
 4772              	.LBE410:
 4773              	.LBE440:
 4774              	.LBB441:
 4775              	.LBI411:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4776              		.loc 2 785 30 is_stmt 1 view .LVU1379
 4777              	.LBB413:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4778              		.loc 2 787 5 view .LVU1380
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4779              		.loc 2 789 5 view .LVU1381
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4780              		.loc 2 791 5 view .LVU1382
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4781              		.loc 2 791 8 is_stmt 0 view .LVU1383
ARM GAS  /tmp/ccLiBJQj.s 			page 132


 4782 16bc 1CEB000C 		adds	ip, ip, r0
 4783              	.LVL536:
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4784              		.loc 2 791 8 view .LVU1384
 4785 16c0 7FF56EAE 		bpl	.L429
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4786              		.loc 2 793 14 view .LVU1385
 4787 16c4 754E     		ldr	r6, .L469
 4788 16c6 4FF0FF37 		mov	r7, #-1
 4789              	.L171:
 4790              	.LVL537:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4791              		.loc 2 796 5 is_stmt 1 view .LVU1386
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4792              		.loc 2 796 31 is_stmt 0 view .LVU1387
 4793 16ca 6446     		mov	r4, ip
 4794 16cc E517     		asrs	r5, r4, #31
 4795 16ce 754B     		ldr	r3, .L469+8
 4796 16d0 ACFB0301 		umull	r0, r1, ip, r3
 4797 16d4 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4798              		.loc 2 796 10 view .LVU1388
 4799 16d8 8319     		adds	r3, r0, r6
 4800 16da 4693     		str	r3, [sp, #280]
 4801 16dc 41EB0703 		adc	r3, r1, r7
 4802 16e0 4793     		str	r3, [sp, #284]
 4803              	.LVL538:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4804              		.loc 2 800 5 is_stmt 1 view .LVU1389
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4805              		.loc 2 800 29 is_stmt 0 view .LVU1390
 4806 16e2 DDE94645 		ldrd	r4, [sp, #280]
 4807 16e6 2146     		mov	r1, r4
 4808 16e8 2B46     		mov	r3, r5
 4809 16ea 002C     		cmp	r4, #0
 4810 16ec 75F10000 		sbcs	r0, r5, #0
 4811 16f0 FFF65AAE 		blt	.L430
 4812              	.L172:
 4813 16f4 C90F     		lsrs	r1, r1, #31
 4814 16f6 41EA4301 		orr	r1, r1, r3, lsl #1
 4815              	.LVL539:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4816              		.loc 2 802 5 is_stmt 1 view .LVU1391
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4817              		.loc 2 806 5 view .LVU1392
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4818              		.loc 2 806 5 is_stmt 0 view .LVU1393
 4819              	.LBE413:
 4820              	.LBE441:
1063:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         MUL_SAT(1895147668, x + DIV_POW2(MUL_SAT(DIV_POW2(MUL_SAT(x2, x2), 2) + MUL_SAT(x2, x), 715
 4821              		.loc 2 1063 13 view .LVU1394
 4822 16fa 6A4B     		ldr	r3, .L469+8
 4823 16fc 0B44     		add	r3, r3, r1
 4824              	.LVL540:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 4825              		.loc 2 1072 5 is_stmt 1 view .LVU1395
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
ARM GAS  /tmp/ccLiBJQj.s 			page 133


 4826              		.loc 2 1072 5 is_stmt 0 view .LVU1396
 4827 16fe 12F0807C 		ands	ip, r2, #16777216
 4828 1702 01D0     		beq	.L173
 4829 1704 4FF0FF3C 		mov	ip, #-1
 4830              	.L173:
 4831              	.LVL541:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 4832              		.loc 2 1072 5 is_stmt 1 view .LVU1397
 4833              	.LBB442:
 4834              	.LBI414:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4835              		.loc 2 785 30 view .LVU1398
 4836              	.LBB416:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4837              		.loc 2 787 5 view .LVU1399
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4838              		.loc 2 789 5 view .LVU1400
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4839              		.loc 2 791 5 view .LVU1401
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4840              		.loc 2 791 8 is_stmt 0 view .LVU1402
 4841 1708 002B     		cmp	r3, #0
 4842 170a BFF655AE 		bge	.L431
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4843              		.loc 2 793 14 view .LVU1403
 4844 170e 634F     		ldr	r7, .L469
 4845 1710 4FF0FF3E 		mov	lr, #-1
 4846              	.L174:
 4847              	.LVL542:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4848              		.loc 2 796 5 is_stmt 1 view .LVU1404
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4849              		.loc 2 796 31 is_stmt 0 view .LVU1405
 4850 1714 644E     		ldr	r6, .L469+12
 4851 1716 A3FB0601 		umull	r0, r1, r3, r6
 4852 171a DD17     		asrs	r5, r3, #31
 4853 171c 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4854              		.loc 2 796 10 view .LVU1406
 4855 1720 C419     		adds	r4, r0, r7
 4856 1722 4894     		str	r4, [sp, #288]
 4857 1724 41EB0E01 		adc	r1, r1, lr
 4858 1728 4991     		str	r1, [sp, #292]
 4859              	.LVL543:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4860              		.loc 2 800 5 is_stmt 1 view .LVU1407
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4861              		.loc 2 800 29 is_stmt 0 view .LVU1408
 4862 172a DDE94845 		ldrd	r4, [sp, #288]
 4863 172e 2746     		mov	r7, r4
 4864 1730 2946     		mov	r1, r5
 4865 1732 002C     		cmp	r4, #0
 4866 1734 75F10000 		sbcs	r0, r5, #0
 4867 1738 FFF643AE 		blt	.L432
 4868              	.L175:
 4869 173c FF0F     		lsrs	r7, r7, #31
 4870 173e 47EA4107 		orr	r7, r7, r1, lsl #1
ARM GAS  /tmp/ccLiBJQj.s 			page 134


 4871              	.LVL544:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4872              		.loc 2 802 5 is_stmt 1 view .LVU1409
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4873              		.loc 2 806 5 view .LVU1410
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4874              		.loc 2 806 5 is_stmt 0 view .LVU1411
 4875              	.LBE416:
 4876              	.LBE442:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 4877              		.loc 2 1072 5 view .LVU1412
 4878 1742 07EA0C07 		and	r7, r7, ip
 4879 1746 23EA0C03 		bic	r3, r3, ip
 4880              	.LVL545:
1072:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(1302514674)
 4881              		.loc 2 1072 5 view .LVU1413
 4882 174a 5F40     		eors	r7, r7, r3
 4883              	.LVL546:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 4884              		.loc 2 1073 5 is_stmt 1 view .LVU1414
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 4885              		.loc 2 1073 5 is_stmt 0 view .LVU1415
 4886 174c 12F0007C 		ands	ip, r2, #33554432
 4887              	.LVL547:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 4888              		.loc 2 1073 5 view .LVU1416
 4889 1750 01D0     		beq	.L176
 4890 1752 4FF0FF3C 		mov	ip, #-1
 4891              	.L176:
 4892              	.LVL548:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 4893              		.loc 2 1073 5 is_stmt 1 view .LVU1417
 4894              	.LBB443:
 4895              	.LBI417:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4896              		.loc 2 785 30 view .LVU1418
 4897              	.LBB419:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4898              		.loc 2 787 5 view .LVU1419
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4899              		.loc 2 789 5 view .LVU1420
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4900              		.loc 2 791 5 view .LVU1421
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4901              		.loc 2 791 8 is_stmt 0 view .LVU1422
 4902 1756 002F     		cmp	r7, #0
 4903 1758 BFF63BAE 		bge	.L433
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4904              		.loc 2 793 14 view .LVU1423
 4905 175c 4F4E     		ldr	r6, .L469
 4906 175e 4FF0FF3E 		mov	lr, #-1
 4907              	.L177:
 4908              	.LVL549:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4909              		.loc 2 796 5 is_stmt 1 view .LVU1424
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4910              		.loc 2 796 31 is_stmt 0 view .LVU1425
ARM GAS  /tmp/ccLiBJQj.s 			page 135


 4911 1762 524B     		ldr	r3, .L469+16
 4912 1764 A7FB0301 		umull	r0, r1, r7, r3
 4913 1768 FD17     		asrs	r5, r7, #31
 4914 176a 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4915              		.loc 2 796 10 view .LVU1426
 4916 176e 8319     		adds	r3, r0, r6
 4917 1770 4A93     		str	r3, [sp, #296]
 4918 1772 41EB0E03 		adc	r3, r1, lr
 4919 1776 4B93     		str	r3, [sp, #300]
 4920              	.LVL550:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4921              		.loc 2 800 5 is_stmt 1 view .LVU1427
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4922              		.loc 2 800 29 is_stmt 0 view .LVU1428
 4923 1778 DDE94A45 		ldrd	r4, [sp, #296]
 4924 177c 2346     		mov	r3, r4
 4925 177e 2946     		mov	r1, r5
 4926 1780 002C     		cmp	r4, #0
 4927 1782 75F10000 		sbcs	r0, r5, #0
 4928 1786 FFF629AE 		blt	.L434
 4929              	.L178:
 4930 178a DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4931              		.loc 2 800 12 view .LVU1429
 4932 178c 43EA4103 		orr	r3, r3, r1, lsl #1
 4933              	.LVL551:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4934              		.loc 2 802 5 is_stmt 1 view .LVU1430
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4935              		.loc 2 802 8 is_stmt 0 view .LVU1431
 4936 1790 4649     		ldr	r1, .L469+16
 4937 1792 8F42     		cmp	r7, r1
 4938 1794 3FF42AAE 		beq	.L435
 4939              	.LVL552:
 4940              	.L179:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4941              		.loc 2 806 5 is_stmt 1 view .LVU1432
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 4942              		.loc 2 806 5 is_stmt 0 view .LVU1433
 4943              	.LBE419:
 4944              	.LBE443:
1073:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(790015084)
 4945              		.loc 2 1073 5 view .LVU1434
 4946 1798 0CEA0303 		and	r3, ip, r3
 4947 179c 27EA0C06 		bic	r6, r7, ip
 4948 17a0 5E40     		eors	r6, r6, r3
 4949              	.LVL553:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 4950              		.loc 2 1074 5 is_stmt 1 view .LVU1435
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 4951              		.loc 2 1074 5 is_stmt 0 view .LVU1436
 4952 17a2 12F0806C 		ands	ip, r2, #67108864
 4953              	.LVL554:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 4954              		.loc 2 1074 5 view .LVU1437
 4955 17a6 01D0     		beq	.L180
ARM GAS  /tmp/ccLiBJQj.s 			page 136


 4956 17a8 4FF0FF3C 		mov	ip, #-1
 4957              	.L180:
 4958              	.LVL555:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 4959              		.loc 2 1074 5 is_stmt 1 view .LVU1438
 4960              	.LBB444:
 4961              	.LBI420:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 4962              		.loc 2 785 30 view .LVU1439
 4963              	.LBB422:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 4964              		.loc 2 787 5 view .LVU1440
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4965              		.loc 2 789 5 view .LVU1441
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4966              		.loc 2 791 5 view .LVU1442
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 4967              		.loc 2 791 8 is_stmt 0 view .LVU1443
 4968 17ac 002E     		cmp	r6, #0
 4969 17ae BFF624AE 		bge	.L436
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 4970              		.loc 2 793 14 view .LVU1444
 4971 17b2 3A4F     		ldr	r7, .L469
 4972 17b4 4FF0FF3E 		mov	lr, #-1
 4973              	.L181:
 4974              	.LVL556:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4975              		.loc 2 796 5 is_stmt 1 view .LVU1445
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4976              		.loc 2 796 31 is_stmt 0 view .LVU1446
 4977 17b8 3D4B     		ldr	r3, .L469+20
 4978 17ba A6FB0301 		umull	r0, r1, r6, r3
 4979 17be F517     		asrs	r5, r6, #31
 4980 17c0 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4981              		.loc 2 796 10 view .LVU1447
 4982 17c4 C319     		adds	r3, r0, r7
 4983 17c6 4C93     		str	r3, [sp, #304]
 4984 17c8 41EB0E03 		adc	r3, r1, lr
 4985 17cc 4D93     		str	r3, [sp, #308]
 4986              	.LVL557:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4987              		.loc 2 800 5 is_stmt 1 view .LVU1448
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4988              		.loc 2 800 29 is_stmt 0 view .LVU1449
 4989 17ce DDE94C45 		ldrd	r4, [sp, #304]
 4990 17d2 2346     		mov	r3, r4
 4991 17d4 2946     		mov	r1, r5
 4992 17d6 002C     		cmp	r4, #0
 4993 17d8 75F10000 		sbcs	r0, r5, #0
 4994 17dc FFF612AE 		blt	.L437
 4995              	.L182:
 4996 17e0 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 4997              		.loc 2 800 12 view .LVU1450
 4998 17e2 43EA4103 		orr	r3, r3, r1, lsl #1
 4999              	.LVL558:
ARM GAS  /tmp/ccLiBJQj.s 			page 137


 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5000              		.loc 2 802 5 is_stmt 1 view .LVU1451
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5001              		.loc 2 802 8 is_stmt 0 view .LVU1452
 5002 17e6 3249     		ldr	r1, .L469+20
 5003 17e8 8E42     		cmp	r6, r1
 5004 17ea 3FF413AE 		beq	.L438
 5005              	.LVL559:
 5006              	.L183:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5007              		.loc 2 806 5 is_stmt 1 view .LVU1453
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5008              		.loc 2 806 5 is_stmt 0 view .LVU1454
 5009              	.LBE422:
 5010              	.LBE444:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 5011              		.loc 2 1074 5 view .LVU1455
 5012 17ee 0CEA0303 		and	r3, ip, r3
 5013 17f2 26EA0C06 		bic	r6, r6, ip
 5014              	.LVL560:
1074:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(290630308)
 5015              		.loc 2 1074 5 view .LVU1456
 5016 17f6 7340     		eors	r3, r3, r6
 5017              	.LVL561:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 5018              		.loc 2 1075 5 is_stmt 1 view .LVU1457
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 5019              		.loc 2 1075 5 is_stmt 0 view .LVU1458
 5020 17f8 12F0006C 		ands	ip, r2, #134217728
 5021              	.LVL562:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 5022              		.loc 2 1075 5 view .LVU1459
 5023 17fc 01D0     		beq	.L184
 5024 17fe 4FF0FF3C 		mov	ip, #-1
 5025              	.L184:
 5026              	.LVL563:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 5027              		.loc 2 1075 5 is_stmt 1 view .LVU1460
 5028              	.LBB445:
 5029              	.LBI423:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5030              		.loc 2 785 30 view .LVU1461
 5031              	.LBB425:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 5032              		.loc 2 787 5 view .LVU1462
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5033              		.loc 2 789 5 view .LVU1463
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5034              		.loc 2 791 5 view .LVU1464
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5035              		.loc 2 791 8 is_stmt 0 view .LVU1465
 5036 1802 002B     		cmp	r3, #0
 5037 1804 BFF60DAE 		bge	.L439
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5038              		.loc 2 793 14 view .LVU1466
 5039 1808 244F     		ldr	r7, .L469
 5040 180a 4FF0FF3E 		mov	lr, #-1
ARM GAS  /tmp/ccLiBJQj.s 			page 138


 5041              	.L185:
 5042              	.LVL564:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5043              		.loc 2 796 5 is_stmt 1 view .LVU1467
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5044              		.loc 2 796 31 is_stmt 0 view .LVU1468
 5045 180e 294E     		ldr	r6, .L469+24
 5046 1810 A3FB0601 		umull	r0, r1, r3, r6
 5047 1814 DD17     		asrs	r5, r3, #31
 5048 1816 06FB0511 		mla	r1, r6, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5049              		.loc 2 796 10 view .LVU1469
 5050 181a C419     		adds	r4, r0, r7
 5051 181c 4E94     		str	r4, [sp, #312]
 5052 181e 41EB0E01 		adc	r1, r1, lr
 5053 1822 4F91     		str	r1, [sp, #316]
 5054              	.LVL565:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5055              		.loc 2 800 5 is_stmt 1 view .LVU1470
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5056              		.loc 2 800 29 is_stmt 0 view .LVU1471
 5057 1824 DDE94E45 		ldrd	r4, [sp, #312]
 5058 1828 2146     		mov	r1, r4
 5059 182a 2846     		mov	r0, r5
 5060 182c 002C     		cmp	r4, #0
 5061 182e 75F10006 		sbcs	r6, r5, #0
 5062 1832 FFF6FBAD 		blt	.L440
 5063              	.L186:
 5064 1836 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5065              		.loc 2 800 12 view .LVU1472
 5066 1838 41EA4001 		orr	r1, r1, r0, lsl #1
 5067              	.LVL566:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5068              		.loc 2 802 5 is_stmt 1 view .LVU1473
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5069              		.loc 2 802 8 is_stmt 0 view .LVU1474
 5070 183c 1D48     		ldr	r0, .L469+24
 5071 183e 8342     		cmp	r3, r0
 5072 1840 3FF4FCAD 		beq	.L441
 5073              	.LVL567:
 5074              	.L187:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5075              		.loc 2 806 5 is_stmt 1 view .LVU1475
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5076              		.loc 2 806 5 is_stmt 0 view .LVU1476
 5077              	.LBE425:
 5078              	.LBE445:
1075:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(39332535)
 5079              		.loc 2 1075 5 view .LVU1477
 5080 1844 0CEA0101 		and	r1, ip, r1
 5081 1848 23EA0C07 		bic	r7, r3, ip
 5082 184c 4F40     		eors	r7, r7, r1
 5083              	.LVL568:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 5084              		.loc 2 1076 5 is_stmt 1 view .LVU1478
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
ARM GAS  /tmp/ccLiBJQj.s 			page 139


 5085              		.loc 2 1076 5 is_stmt 0 view .LVU1479
 5086 184e 12F0805C 		ands	ip, r2, #268435456
 5087              	.LVL569:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 5088              		.loc 2 1076 5 view .LVU1480
 5089 1852 01D0     		beq	.L188
 5090 1854 4FF0FF3C 		mov	ip, #-1
 5091              	.L188:
 5092              	.LVL570:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 5093              		.loc 2 1076 5 is_stmt 1 view .LVU1481
 5094              	.LBB446:
 5095              	.LBI426:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5096              		.loc 2 785 30 view .LVU1482
 5097              	.LBB428:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 5098              		.loc 2 787 5 view .LVU1483
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5099              		.loc 2 789 5 view .LVU1484
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5100              		.loc 2 791 5 view .LVU1485
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5101              		.loc 2 791 8 is_stmt 0 view .LVU1486
 5102 1858 002F     		cmp	r7, #0
 5103 185a BFF6F6AD 		bge	.L442
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5104              		.loc 2 793 14 view .LVU1487
 5105 185e 0F4E     		ldr	r6, .L469
 5106 1860 4FF0FF3E 		mov	lr, #-1
 5107              	.L189:
 5108              	.LVL571:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5109              		.loc 2 796 5 is_stmt 1 view .LVU1488
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5110              		.loc 2 796 31 is_stmt 0 view .LVU1489
 5111 1864 144B     		ldr	r3, .L469+28
 5112 1866 A7FB0301 		umull	r0, r1, r7, r3
 5113 186a FD17     		asrs	r5, r7, #31
 5114 186c 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5115              		.loc 2 796 10 view .LVU1490
 5116 1870 8319     		adds	r3, r0, r6
 5117 1872 5093     		str	r3, [sp, #320]
 5118 1874 41EB0E03 		adc	r3, r1, lr
 5119 1878 5193     		str	r3, [sp, #324]
 5120              	.LVL572:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5121              		.loc 2 800 5 is_stmt 1 view .LVU1491
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5122              		.loc 2 800 29 is_stmt 0 view .LVU1492
 5123 187a DDE95045 		ldrd	r4, [sp, #320]
 5124 187e 2346     		mov	r3, r4
 5125 1880 2946     		mov	r1, r5
 5126 1882 002C     		cmp	r4, #0
 5127 1884 75F10000 		sbcs	r0, r5, #0
 5128 1888 FFF6E4AD 		blt	.L443
ARM GAS  /tmp/ccLiBJQj.s 			page 140


 5129              	.L190:
 5130 188c DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5131              		.loc 2 800 12 view .LVU1493
 5132 188e 43EA4103 		orr	r3, r3, r1, lsl #1
 5133              	.LVL573:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5134              		.loc 2 802 5 is_stmt 1 view .LVU1494
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5135              		.loc 2 802 8 is_stmt 0 view .LVU1495
 5136 1892 0949     		ldr	r1, .L469+28
 5137 1894 8F42     		cmp	r7, r1
 5138 1896 3FF4E5AD 		beq	.L444
 5139 189a 0FE0     		b	.L470
 5140              	.L471:
 5141              		.align	2
 5142              	.L469:
 5143 189c 010000C0 		.word	-1073741823
 5144 18a0 ABAAAA2A 		.word	715827883
 5145 18a4 94A8F570 		.word	1895147668
 5146 18a8 7BBEAF63 		.word	1672461947
 5147 18ac F2CBA24D 		.word	1302514674
 5148 18b0 6CAC162F 		.word	790015084
 5149 18b4 A4AA5211 		.word	290630308
 5150 18b8 B72A5802 		.word	39332535
 5151              	.L470:
 5152              	.LVL574:
 5153              	.L191:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5154              		.loc 2 806 5 is_stmt 1 view .LVU1496
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5155              		.loc 2 806 5 is_stmt 0 view .LVU1497
 5156              	.LBE428:
 5157              	.LBE446:
1076:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(720401)
 5158              		.loc 2 1076 5 view .LVU1498
 5159 18bc 0CEA0303 		and	r3, ip, r3
 5160 18c0 27EA0C06 		bic	r6, r7, ip
 5161 18c4 5E40     		eors	r6, r6, r3
 5162              	.LVL575:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 5163              		.loc 2 1077 5 is_stmt 1 view .LVU1499
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 5164              		.loc 2 1077 5 is_stmt 0 view .LVU1500
 5165 18c6 12F00057 		ands	r7, r2, #536870912
 5166 18ca 01D0     		beq	.L192
 5167 18cc 4FF0FF37 		mov	r7, #-1
 5168              	.L192:
 5169              	.LVL576:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 5170              		.loc 2 1077 5 is_stmt 1 view .LVU1501
 5171              	.LBB447:
 5172              	.LBI429:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5173              		.loc 2 785 30 view .LVU1502
 5174              	.LBB431:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
ARM GAS  /tmp/ccLiBJQj.s 			page 141


 5175              		.loc 2 787 5 view .LVU1503
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5176              		.loc 2 789 5 view .LVU1504
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5177              		.loc 2 791 5 view .LVU1505
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5178              		.loc 2 791 8 is_stmt 0 view .LVU1506
 5179 18d0 002E     		cmp	r6, #0
 5180 18d2 BFF6CEAD 		bge	.L445
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5181              		.loc 2 793 14 view .LVU1507
 5182 18d6 DFF88CC1 		ldr	ip, .L472+4
 5183 18da 4FF0FF3E 		mov	lr, #-1
 5184              	.L193:
 5185              	.LVL577:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5186              		.loc 2 796 5 is_stmt 1 view .LVU1508
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5187              		.loc 2 796 31 is_stmt 0 view .LVU1509
 5188 18de 604B     		ldr	r3, .L472
 5189 18e0 A6FB0301 		umull	r0, r1, r6, r3
 5190 18e4 F517     		asrs	r5, r6, #31
 5191 18e6 03FB0511 		mla	r1, r3, r5, r1
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5192              		.loc 2 796 10 view .LVU1510
 5193 18ea 10EB0C03 		adds	r3, r0, ip
 5194 18ee 5293     		str	r3, [sp, #328]
 5195 18f0 41EB0E03 		adc	r3, r1, lr
 5196 18f4 5393     		str	r3, [sp, #332]
 5197              	.LVL578:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5198              		.loc 2 800 5 is_stmt 1 view .LVU1511
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5199              		.loc 2 800 29 is_stmt 0 view .LVU1512
 5200 18f6 DDE95245 		ldrd	r4, [sp, #328]
 5201 18fa 2346     		mov	r3, r4
 5202 18fc 2946     		mov	r1, r5
 5203 18fe 002C     		cmp	r4, #0
 5204 1900 75F10000 		sbcs	r0, r5, #0
 5205 1904 FFF6C0AD 		blt	.L446
 5206              	.L194:
 5207 1908 DB0F     		lsrs	r3, r3, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5208              		.loc 2 800 12 view .LVU1513
 5209 190a 43EA4103 		orr	r3, r3, r1, lsl #1
 5210              	.LVL579:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5211              		.loc 2 802 5 is_stmt 1 view .LVU1514
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5212              		.loc 2 802 8 is_stmt 0 view .LVU1515
 5213 190e 5449     		ldr	r1, .L472
 5214 1910 8E42     		cmp	r6, r1
 5215 1912 3FF4C1AD 		beq	.L447
 5216              	.LVL580:
 5217              	.L195:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5218              		.loc 2 806 5 is_stmt 1 view .LVU1516
ARM GAS  /tmp/ccLiBJQj.s 			page 142


 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5219              		.loc 2 806 5 is_stmt 0 view .LVU1517
 5220              	.LBE431:
 5221              	.LBE447:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 5222              		.loc 2 1077 5 view .LVU1518
 5223 1916 3B40     		ands	r3, r3, r7
 5224 1918 26EA0706 		bic	r6, r6, r7
 5225              	.LVL581:
1077:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     SELECT_IF_NON_ZERO(242)
 5226              		.loc 2 1077 5 view .LVU1519
 5227 191c 7340     		eors	r3, r3, r6
 5228              	.LVL582:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5229              		.loc 2 1078 5 is_stmt 1 view .LVU1520
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5230              		.loc 2 1078 5 is_stmt 0 view .LVU1521
 5231 191e 12F08042 		ands	r2, r2, #1073741824
 5232              	.LVL583:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5233              		.loc 2 1078 5 view .LVU1522
 5234 1922 01D0     		beq	.L196
 5235 1924 4FF0FF32 		mov	r2, #-1
 5236              	.L196:
 5237              	.LVL584:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5238              		.loc 2 1078 5 is_stmt 1 view .LVU1523
 5239              	.LBB448:
 5240              	.LBI432:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5241              		.loc 2 785 30 view .LVU1524
 5242              	.LBB434:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 5243              		.loc 2 787 5 view .LVU1525
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5244              		.loc 2 789 5 view .LVU1526
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5245              		.loc 2 791 5 view .LVU1527
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5246              		.loc 2 791 8 is_stmt 0 view .LVU1528
 5247 1928 002B     		cmp	r3, #0
 5248 192a BFF6BCAD 		bge	.L448
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5249              		.loc 2 793 14 view .LVU1529
 5250 192e 4D4F     		ldr	r7, .L472+4
 5251 1930 4FF0FF3E 		mov	lr, #-1
 5252              	.L197:
 5253              	.LVL585:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5254              		.loc 2 796 5 is_stmt 1 view .LVU1530
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5255              		.loc 2 796 19 is_stmt 0 view .LVU1531
 5256 1934 D917     		asrs	r1, r3, #31
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5257              		.loc 2 796 31 view .LVU1532
 5258 1936 0E01     		lsls	r6, r1, #4
 5259 1938 1C01     		lsls	r4, r3, #4
ARM GAS  /tmp/ccLiBJQj.s 			page 143


 5260 193a 46EA1375 		orr	r5, r6, r3, lsr #28
 5261 193e E41A     		subs	r4, r4, r3
 5262 1940 65EB0105 		sbc	r5, r5, r1
 5263 1944 EE00     		lsls	r6, r5, #3
 5264 1946 46EA5476 		orr	r6, r6, r4, lsr #29
 5265 194a 4FEAC40C 		lsl	ip, r4, #3
 5266 194e 3546     		mov	r5, r6
 5267 1950 1CEB0304 		adds	r4, ip, r3
 5268 1954 41EB0505 		adc	r5, r1, r5
 5269 1958 2419     		adds	r4, r4, r4
 5270 195a 6D41     		adcs	r5, r5, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5271              		.loc 2 796 10 view .LVU1533
 5272 195c E119     		adds	r1, r4, r7
 5273 195e 5491     		str	r1, [sp, #336]
 5274 1960 45EB0E01 		adc	r1, r5, lr
 5275 1964 5591     		str	r1, [sp, #340]
 5276              	.LVL586:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5277              		.loc 2 800 5 is_stmt 1 view .LVU1534
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5278              		.loc 2 800 29 is_stmt 0 view .LVU1535
 5279 1966 DDE95445 		ldrd	r4, [sp, #336]
 5280 196a 2146     		mov	r1, r4
 5281 196c 2846     		mov	r0, r5
 5282 196e 002C     		cmp	r4, #0
 5283 1970 75F10006 		sbcs	r6, r5, #0
 5284 1974 FFF69CAD 		blt	.L449
 5285              	.L198:
 5286 1978 C90F     		lsrs	r1, r1, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5287              		.loc 2 800 12 view .LVU1536
 5288 197a 41EA4001 		orr	r1, r1, r0, lsl #1
 5289              	.LVL587:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5290              		.loc 2 802 5 is_stmt 1 view .LVU1537
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5291              		.loc 2 802 8 is_stmt 0 view .LVU1538
 5292 197e F22B     		cmp	r3, #242
 5293 1980 3FF49EAD 		beq	.L450
 5294              	.LVL588:
 5295              	.L199:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5296              		.loc 2 806 5 is_stmt 1 view .LVU1539
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5297              		.loc 2 806 5 is_stmt 0 view .LVU1540
 5298              	.LBE434:
 5299              	.LBE448:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5300              		.loc 2 1078 5 view .LVU1541
 5301 1984 1140     		ands	r1, r1, r2
 5302 1986 23EA0202 		bic	r2, r3, r2
 5303              	.LVL589:
1078:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5304              		.loc 2 1078 5 view .LVU1542
 5305 198a 81EA0203 		eor	r3, r1, r2
 5306              	.LVL590:
ARM GAS  /tmp/ccLiBJQj.s 			page 144


1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 5307              		.loc 2 1082 5 is_stmt 1 view .LVU1543
1082:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return SELECT_USING_MASK(mask, NN_Q31_MAX, result);
 5308              		.loc 2 1082 12 is_stmt 0 view .LVU1544
 5309 198e B9F1000F 		cmp	r9, #0
 5310 1992 7FF49CAD 		bne	.L318
 5311 1996 4FF0FF32 		mov	r2, #-1
 5312              	.L200:
 5313              	.LVL591:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5314              		.loc 2 1083 5 is_stmt 1 view .LVU1545
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5315              		.loc 2 1083 12 is_stmt 0 view .LVU1546
 5316 199a 22F00041 		bic	r1, r2, #-2147483648
 5317 199e D243     		mvns	r2, r2
 5318              	.LVL592:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5319              		.loc 2 1083 12 view .LVU1547
 5320 19a0 1A40     		ands	r2, r2, r3
 5321              	.LVL593:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5322              		.loc 2 1083 12 view .LVU1548
 5323 19a2 5140     		eors	r1, r1, r2
 5324              	.LVL594:
1083:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5325              		.loc 2 1083 12 view .LVU1549
 5326              	.LBE449:
 5327              	.LBE457:
 5328              	.LBB458:
 5329              	.LBI450:
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5330              		.loc 2 785 30 is_stmt 1 view .LVU1550
 5331              	.LBB452:
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 5332              		.loc 2 787 5 view .LVU1551
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5333              		.loc 2 789 5 view .LVU1552
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5334              		.loc 2 791 5 view .LVU1553
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5335              		.loc 2 791 9 is_stmt 0 view .LVU1554
 5336 19a4 CB0F     		lsrs	r3, r1, #31
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5337              		.loc 2 791 8 view .LVU1555
 5338 19a6 B3EBD87F 		cmp	r3, r8, lsr #31
 5339 19aa 3FF492AD 		beq	.L451
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5340              		.loc 2 793 14 view .LVU1556
 5341 19ae 2D48     		ldr	r0, .L472+4
 5342 19b0 4FF0FF34 		mov	r4, #-1
 5343              	.L201:
 5344              	.LVL595:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5345              		.loc 2 796 5 is_stmt 1 view .LVU1557
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5346              		.loc 2 796 31 is_stmt 0 view .LVU1558
 5347 19b4 4246     		mov	r2, r8
ARM GAS  /tmp/ccLiBJQj.s 			page 145


 5348 19b6 D317     		asrs	r3, r2, #31
 5349 19b8 01FB03F5 		mul	r5, r1, r3
 5350 19bc CB17     		asrs	r3, r1, #31
 5351 19be 08FB0355 		mla	r5, r8, r3, r5
 5352 19c2 A1FB0823 		umull	r2, r3, r1, r8
 5353 19c6 2B44     		add	r3, r3, r5
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5354              		.loc 2 796 10 view .LVU1559
 5355 19c8 1018     		adds	r0, r2, r0
 5356              	.LVL596:
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5357              		.loc 2 796 10 view .LVU1560
 5358 19ca 3C90     		str	r0, [sp, #240]
 5359 19cc 6341     		adcs	r3, r3, r4
 5360 19ce 3D93     		str	r3, [sp, #244]
 5361              	.LVL597:
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5362              		.loc 2 800 5 is_stmt 1 view .LVU1561
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5363              		.loc 2 800 29 is_stmt 0 view .LVU1562
 5364 19d0 DDE93C45 		ldrd	r4, [sp, #240]
 5365 19d4 2246     		mov	r2, r4
 5366 19d6 2846     		mov	r0, r5
 5367 19d8 002C     		cmp	r4, #0
 5368 19da 75F10003 		sbcs	r3, r5, #0
 5369 19de FFF67CAD 		blt	.L452
 5370              	.L202:
 5371 19e2 D30F     		lsrs	r3, r2, #31
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5372              		.loc 2 800 12 view .LVU1563
 5373 19e4 43EA4003 		orr	r3, r3, r0, lsl #1
 5374              	.LVL598:
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5375              		.loc 2 802 5 is_stmt 1 view .LVU1564
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5376              		.loc 2 802 8 is_stmt 0 view .LVU1565
 5377 19e8 8845     		cmp	r8, r1
 5378 19ea 3FF47EAD 		beq	.L453
 5379              	.LVL599:
 5380              	.L203:
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5381              		.loc 2 806 5 is_stmt 1 view .LVU1566
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5382              		.loc 2 806 5 is_stmt 0 view .LVU1567
 5383              	.LBE452:
 5384              	.LBE458:
 5385              	.LBB459:
 5386              	.LBI453:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 5387              		.loc 2 850 30 is_stmt 1 view .LVU1568
 5388              	.LBB455:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 5389              		.loc 2 852 5 view .LVU1569
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 5390              		.loc 2 853 5 view .LVU1570
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 5391              		.loc 2 853 39 is_stmt 0 view .LVU1571
ARM GAS  /tmp/ccLiBJQj.s 			page 146


 5392 19ee 0122     		movs	r2, #1
 5393 19f0 6B98     		ldr	r0, [sp, #428]
 5394 19f2 8240     		lsls	r2, r2, r0
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 5395              		.loc 2 853 19 view .LVU1572
 5396 19f4 013A     		subs	r2, r2, #1
 5397              	.LVL600:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5398              		.loc 2 854 5 is_stmt 1 view .LVU1573
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5399              		.loc 2 854 13 is_stmt 0 view .LVU1574
 5400 19f6 02EA0301 		and	r1, r2, r3
 5401              	.LVL601:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 5402              		.loc 2 857 5 is_stmt 1 view .LVU1575
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 5403              		.loc 2 860 5 view .LVU1576
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 5404              		.loc 2 860 13 is_stmt 0 view .LVU1577
 5405 19fa 5210     		asrs	r2, r2, #1
 5406              	.LVL602:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5407              		.loc 2 861 5 is_stmt 1 view .LVU1578
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5408              		.loc 2 861 8 is_stmt 0 view .LVU1579
 5409 19fc 0341     		asrs	r3, r3, r0
 5410              	.LVL603:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5411              		.loc 2 861 8 view .LVU1580
 5412 19fe 3FF57BAD 		bmi	.L454
 5413              	.L204:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5414              		.loc 2 865 5 is_stmt 1 view .LVU1581
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 5415              		.loc 2 865 8 is_stmt 0 view .LVU1582
 5416 1a02 9142     		cmp	r1, r2
 5417 1a04 00DD     		ble	.L205
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5418              		.loc 2 867 9 is_stmt 1 view .LVU1583
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 5419              		.loc 2 867 15 is_stmt 0 view .LVU1584
 5420 1a06 0133     		adds	r3, r3, #1
 5421              	.LVL604:
 5422              	.L205:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5423              		.loc 2 870 5 is_stmt 1 view .LVU1585
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 5424              		.loc 2 870 5 is_stmt 0 view .LVU1586
 5425              	.LBE455:
 5426              	.LBE459:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                         DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bi
 5427              		.loc 1 130 35 view .LVU1587
 5428 1a08 803B     		subs	r3, r3, #128
 5429              	.LVL605:
 5430              		.loc 1 133 21 is_stmt 1 view .LVU1588
 5431              		.loc 1 133 38 is_stmt 0 view .LVU1589
 5432 1a0a 13F17F0F 		cmn	r3, #127
ARM GAS  /tmp/ccLiBJQj.s 			page 147


 5433 1a0e FFF675AD 		blt	.L321
 5434              		.loc 1 133 38 discriminator 1 view .LVU1590
 5435 1a12 7E2B     		cmp	r3, #126
 5436 1a14 01DC     		bgt	.L322
 5437              		.loc 1 133 38 discriminator 3 view .LVU1591
 5438 1a16 5BB2     		sxtb	r3, r3
 5439              	.LVL606:
 5440              		.loc 1 133 38 discriminator 3 view .LVU1592
 5441 1a18 72E5     		b	.L206
 5442              	.LVL607:
 5443              	.L322:
 5444              		.loc 1 133 38 view .LVU1593
 5445 1a1a 7F23     		movs	r3, #127
 5446              	.LVL608:
 5447              		.loc 1 133 38 view .LVU1594
 5448 1a1c 70E5     		b	.L206
 5449              	.LVL609:
 5450              	.L154:
 5451              		.loc 1 133 38 view .LVU1595
 5452              	.LBE460:
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 }
 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 else
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 {
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                     output_s8[col] = NN_Q7_MIN;
 5453              		.loc 1 137 21 is_stmt 1 view .LVU1596
 5454              		.loc 1 137 36 is_stmt 0 view .LVU1597
 5455 1a1e 8023     		movs	r3, #128
 5456 1a20 599A     		ldr	r2, [sp, #356]
 5457 1a22 02F80A30 		strb	r3, [r2, r10]
 5458 1a26 6EE5     		b	.L207
 5459              	.LVL610:
 5460              	.L152:
 5461              		.loc 1 137 36 view .LVU1598
 5462              	.LBE386:
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****                 }
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****             }
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         input += row_size;
 5463              		.loc 1 142 9 is_stmt 1 discriminator 2 view .LVU1599
 5464              		.loc 1 142 15 is_stmt 0 discriminator 2 view .LVU1600
 5465 1a28 029B     		ldr	r3, [sp, #8]
 5466 1a2a 019A     		ldr	r2, [sp, #4]
 5467 1a2c 1344     		add	r3, r3, r2
 5468 1a2e 0293     		str	r3, [sp, #8]
 5469              	.LVL611:
 5470              		.loc 1 142 15 discriminator 2 view .LVU1601
 5471              	.LBE189:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     {
 5472              		.loc 1 70 43 is_stmt 1 discriminator 2 view .LVU1602
 5473 1a30 6A9B     		ldr	r3, [sp, #424]
 5474              	.LVL612:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     {
 5475              		.loc 1 70 43 is_stmt 0 discriminator 2 view .LVU1603
 5476 1a32 0133     		adds	r3, r3, #1
 5477 1a34 6A93     		str	r3, [sp, #424]
 5478              	.LVL613:
ARM GAS  /tmp/ccLiBJQj.s 			page 148


 5479              	.L2:
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     {
 5480              		.loc 1 70 23 is_stmt 1 discriminator 1 view .LVU1604
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     {
 5481              		.loc 1 70 5 is_stmt 0 discriminator 1 view .LVU1605
 5482 1a36 6A9B     		ldr	r3, [sp, #424]
 5483 1a38 6C9A     		ldr	r2, [sp, #432]
 5484 1a3a 9342     		cmp	r3, r2
 5485 1a3c 0DDA     		bge	.L455
 5486              	.LBB461:
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 5487              		.loc 1 73 9 is_stmt 1 view .LVU1606
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** 
 5488              		.loc 1 73 16 is_stmt 0 view .LVU1607
 5489 1a3e 029C     		ldr	r4, [sp, #8]
 5490 1a40 94F90020 		ldrsb	r2, [r4]
 5491              	.LVL614:
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5492              		.loc 1 75 9 is_stmt 1 view .LVU1608
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5493              		.loc 1 75 18 is_stmt 0 view .LVU1609
 5494 1a44 0123     		movs	r3, #1
 5495 1a46 0198     		ldr	r0, [sp, #4]
 5496              	.LVL615:
 5497              	.L3:
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5498              		.loc 1 75 23 is_stmt 1 discriminator 1 view .LVU1610
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5499              		.loc 1 75 9 is_stmt 0 discriminator 1 view .LVU1611
 5500 1a48 8342     		cmp	r3, r0
 5501 1a4a BEF6E8AA 		bge	.L456
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
 5502              		.loc 1 77 13 is_stmt 1 discriminator 3 view .LVU1612
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
 5503              		.loc 1 77 19 is_stmt 0 discriminator 3 view .LVU1613
 5504 1a4e E156     		ldrsb	r1, [r4, r3]
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         }
 5505              		.loc 1 77 17 discriminator 3 view .LVU1614
 5506 1a50 8A42     		cmp	r2, r1
 5507 1a52 B8BF     		it	lt
 5508 1a54 0A46     		movlt	r2, r1
 5509              	.LVL616:
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5510              		.loc 1 75 39 is_stmt 1 discriminator 3 view .LVU1615
 5511 1a56 0133     		adds	r3, r3, #1
 5512              	.LVL617:
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5513              		.loc 1 75 39 is_stmt 0 discriminator 3 view .LVU1616
 5514 1a58 F6E7     		b	.L3
 5515              	.LVL618:
 5516              	.L455:
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****         {
 5517              		.loc 1 75 39 discriminator 3 view .LVU1617
 5518              	.LBE461:
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c ****     }
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/SoftmaxFunctions/arm_nn_softmax_common_s8.c **** }
 5519              		.loc 1 144 1 view .LVU1618
ARM GAS  /tmp/ccLiBJQj.s 			page 149


 5520 1a5a 6FB0     		add	sp, sp, #444
 5521              	.LCFI2:
 5522              		.cfi_def_cfa_offset 36
 5523              		@ sp needed
 5524 1a5c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5525              	.LVL619:
 5526              	.L473:
 5527              		.loc 1 144 1 view .LVU1619
 5528              		.align	2
 5529              	.L472:
 5530 1a60 11FE0A00 		.word	720401
 5531 1a64 010000C0 		.word	-1073741823
 5532              		.cfi_endproc
 5533              	.LFE47:
 5535              		.text
 5536              	.Letext0:
 5537              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 5538              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 5539              		.file 6 "/usr/include/newlib/sys/_types.h"
 5540              		.file 7 "/usr/include/newlib/sys/reent.h"
 5541              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccLiBJQj.s 			page 150


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_nn_softmax_common_s8.c
     /tmp/ccLiBJQj.s:18     .text.arm_nn_softmax_common_s8:0000000000000000 $t
     /tmp/ccLiBJQj.s:26     .text.arm_nn_softmax_common_s8:0000000000000000 arm_nn_softmax_common_s8
     /tmp/ccLiBJQj.s:1208   .text.arm_nn_softmax_common_s8:0000000000000598 $d
     /tmp/ccLiBJQj.s:1224   .text.arm_nn_softmax_common_s8:00000000000005b8 $t
     /tmp/ccLiBJQj.s:1429   .text.arm_nn_softmax_common_s8:00000000000006b8 $d
     /tmp/ccLiBJQj.s:1434   .text.arm_nn_softmax_common_s8:00000000000006c0 $t
     /tmp/ccLiBJQj.s:2228   .text.arm_nn_softmax_common_s8:0000000000000ab8 $d
     /tmp/ccLiBJQj.s:2232   .text.arm_nn_softmax_common_s8:0000000000000ac0 $t
     /tmp/ccLiBJQj.s:3591   .text.arm_nn_softmax_common_s8:0000000000001118 $d
     /tmp/ccLiBJQj.s:3604   .text.arm_nn_softmax_common_s8:0000000000001138 $t
     /tmp/ccLiBJQj.s:4275   .text.arm_nn_softmax_common_s8:000000000000147c $d
     /tmp/ccLiBJQj.s:4281   .text.arm_nn_softmax_common_s8:0000000000001488 $t
     /tmp/ccLiBJQj.s:5143   .text.arm_nn_softmax_common_s8:000000000000189c $d
     /tmp/ccLiBJQj.s:5159   .text.arm_nn_softmax_common_s8:00000000000018bc $t
     /tmp/ccLiBJQj.s:5530   .text.arm_nn_softmax_common_s8:0000000000001a60 $d

NO UNDEFINED SYMBOLS
