A!NET_NAME!REFDES!PIN_NUMBER!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!PIN_NET_SHORT!PIN_NO_SWAP_PIN!PIN_NO_PIN_ESCAPE!PIN_CDS_PINID!PIN_XNET_PINS!PIN_PIN_ESCAPE!PIN_PIN_SIGNAL_MODEL!PIN_NO_DRC!PIN_NO_SHAPE_CONNECT!
J!C:/USERS/LAVI/DESKTOP/PROJECT_WIL/AUTOWILL/ORCAD/board/wilkinson.brd!Wed Sep 28 16:14:49 2022!0.00!0.00!21000.00!17000.00!0.01!mils!WILKINSON!10.400000 mil!2!UP TO DATE!
S!N00574!R1!1!@wilkinson.schematic1(sch_1):ins96@analog.\r.normal\(chips)!R_WIL_R_100!!!F1!!!!!!!!!!
S!N00578!R1!2!@wilkinson.schematic1(sch_1):ins96@analog.\r.normal\(chips)!R_WIL_R_100!!!F1!!!!!!!!!!
S!INPUT!U1!1!@wilkinson.schematic1(sch_1):ins352@library1.\wilkinson.normal\(chips)!WILKINSON_WIL_SYM_WILKINSON!!!F0!INPUT:OUTPUT_1:OUTPUT_2!!!!!!!!!
S!OUTPUT_1!U1!2!@wilkinson.schematic1(sch_1):ins352@library1.\wilkinson.normal\(chips)!WILKINSON_WIL_SYM_WILKINSON!!!F0!INPUT:OUTPUT_1:OUTPUT_2!!!!!!!!!
S!OUTPUT_2!U1!3!@wilkinson.schematic1(sch_1):ins352@library1.\wilkinson.normal\(chips)!WILKINSON_WIL_SYM_WILKINSON!!!F0!INPUT:OUTPUT_1:OUTPUT_2!!!!!!!!!
S!N00578!U1!4!@wilkinson.schematic1(sch_1):ins352@library1.\wilkinson.normal\(chips)!WILKINSON_WIL_SYM_WILKINSON!!!F0!INPUT::OUTPUT_1::OUTPUT_2!!!!!!!!!
S!N00574!U1!5!@wilkinson.schematic1(sch_1):ins352@library1.\wilkinson.normal\(chips)!WILKINSON_WIL_SYM_WILKINSON!!!F0!!!!!!!!!!
