

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_load_in_VITIS_LOOP_88_1'
================================================================
* Date:           Tue Feb 17 02:21:39 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65538|    65538|  0.655 ms|  0.655 ms|  65537|  65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- load_in_VITIS_LOOP_88_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:88]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:87]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 0, i9 %i" [top.cpp:87]   --->   Operation 10 'store' 'store_ln87' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 0, i9 %j" [top.cpp:88]   --->   Operation 11 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [top.cpp:87]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.02ns)   --->   "%icmp_ln87 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [top.cpp:87]   --->   Operation 14 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.02ns)   --->   "%add_ln87_1 = add i17 %indvar_flatten_load, i17 1" [top.cpp:87]   --->   Operation 15 'add' 'add_ln87_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.inc11, void %row_loop.preheader.exitStub" [top.cpp:87]   --->   Operation 16 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [top.cpp:88]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:87]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.92ns)   --->   "%add_ln87 = add i9 %i_load, i9 1" [top.cpp:87]   --->   Operation 19 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.92ns)   --->   "%icmp_ln88 = icmp_eq  i9 %j_load, i9 256" [top.cpp:88]   --->   Operation 20 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln87 = select i1 %icmp_ln88, i9 0, i9 %j_load" [top.cpp:87]   --->   Operation 21 'select' 'select_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln87_1 = select i1 %icmp_ln88, i9 %add_ln87, i9 %i_load" [top.cpp:87]   --->   Operation 22 'select' 'select_ln87_1' <Predicate = (!icmp_ln87)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i9 %select_ln87_1" [top.cpp:90]   --->   Operation 23 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln90, i8 0" [top.cpp:90]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i9 %select_ln87" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.01ns)   --->   "%add_ln90 = add i16 %tmp, i16 %zext_ln90" [top.cpp:90]   --->   Operation 26 'add' 'add_ln90' <Predicate = (!icmp_ln87)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i16 %add_ln90" [top.cpp:90]   --->   Operation 27 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%A_in_addr = getelementptr i24 %A_in, i64 0, i64 %zext_ln90_1" [top.cpp:90]   --->   Operation 28 'getelementptr' 'A_in_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.35ns)   --->   "%A_in_load = load i16 %A_in_addr" [top.cpp:90]   --->   Operation 29 'load' 'A_in_load' <Predicate = (!icmp_ln87)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_2 : Operation 30 [1/1] (0.92ns)   --->   "%add_ln88 = add i9 %select_ln87, i9 1" [top.cpp:88]   --->   Operation 30 'add' 'add_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln87 = store i17 %add_ln87_1, i17 %indvar_flatten" [top.cpp:87]   --->   Operation 31 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln87 = store i9 %select_ln87_1, i9 %i" [top.cpp:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln88 = store i9 %add_ln88, i9 %j" [top.cpp:88]   --->   Operation 33 'store' 'store_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.48>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @load_in_VITIS_LOOP_88_1_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%mem_A_addr = getelementptr i24 %mem_A, i64 0, i64 %zext_ln90_1" [top.cpp:90]   --->   Operation 36 'getelementptr' 'mem_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:89]   --->   Operation 37 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] ( I:1.35ns O:1.35ns )   --->   "%A_in_load = load i16 %A_in_addr" [top.cpp:90]   --->   Operation 38 'load' 'A_in_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 39 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln90 = store i24 %A_in_load, i16 %mem_A_addr" [top.cpp:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 65536> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [top.cpp:88]   --->   Operation 40 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 17 bit ('indvar_flatten') [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [7]  (0.489 ns)

 <State 2>: 3.746ns
The critical path consists of the following:
	'load' operation 9 bit ('j_load', top.cpp:88) on local variable 'j', top.cpp:88 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln88', top.cpp:88) [22]  (0.921 ns)
	'select' operation 9 bit ('select_ln87_1', top.cpp:87) [24]  (0.458 ns)
	'add' operation 16 bit ('add_ln90', top.cpp:90) [28]  (1.016 ns)
	'getelementptr' operation 16 bit ('A_in_addr', top.cpp:90) [31]  (0.000 ns)
	'load' operation 24 bit ('A_in_load', top.cpp:90) on array 'A_in' [33]  (1.352 ns)

 <State 3>: 2.704ns
The critical path consists of the following:
	'load' operation 24 bit ('A_in_load', top.cpp:90) on array 'A_in' [33]  (1.352 ns)
	'store' operation 0 bit ('store_ln90', top.cpp:90) of variable 'A_in_load', top.cpp:90 on array 'mem_A' [34]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
