

================================================================
== Vivado HLS Report for 'aes_mix_columns84142_1'
================================================================
* Date:           Sun Dec 12 23:30:48 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  497|  497|  497|  497|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  496|  496|       124|          -|          -|     4|    no    |
        | + Loop 1.1  |  120|  120|        30|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%multiplication_V_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %multiplication_V_offset)"   --->   Operation 35 'read' 'multiplication_V_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%constant_matrix_V_of = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %constant_matrix_V_offset)"   --->   Operation 36 'read' 'constant_matrix_V_of' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%constant_matrix_V_of_1 = zext i31 %constant_matrix_V_of to i32"   --->   Operation 37 'zext' 'constant_matrix_V_of_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %constant_matrix_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %multiplication_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str6, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i31 %multiplication_V_off to i64" [AES-XTS/main.cpp:105]   --->   Operation 40 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES-XTS/main.cpp:96]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.28>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%column_index_0 = phi i3 [ 0, %0 ], [ %column_index, %.loopexit.loopexit ]"   --->   Operation 42 'phi' 'column_index_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.13ns)   --->   "%icmp_ln96 = icmp eq i3 %column_index_0, -4" [AES-XTS/main.cpp:96]   --->   Operation 43 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.65ns)   --->   "%column_index = add i3 %column_index_0, 1" [AES-XTS/main.cpp:96]   --->   Operation 45 'add' 'column_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %3, label %arrayctor.loop.preheader" [AES-XTS/main.cpp:96]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %column_index_0 to i64" [AES-XTS/main.cpp:99]   --->   Operation 47 'zext' 'zext_ln99' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%state_matrix_V_addr = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln99" [AES-XTS/main.cpp:99]   --->   Operation 48 'getelementptr' 'state_matrix_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%xor_ln180 = xor i3 %column_index_0, -4" [AES-XTS/main.cpp:100]   --->   Operation 49 'xor' 'xor_ln180' <Predicate = (!icmp_ln96)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180_24 = zext i3 %xor_ln180 to i64" [AES-XTS/main.cpp:100]   --->   Operation 50 'zext' 'zext_ln180_24' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_5 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_24" [AES-XTS/main.cpp:100]   --->   Operation 51 'getelementptr' 'state_matrix_V_addr_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:99]   --->   Operation 52 'load' 'state_matrix_V_load' <Predicate = (!icmp_ln96)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 53 [2/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:100]   --->   Operation 53 'load' 'state_matrix_V_load_1' <Predicate = (!icmp_ln96)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:113]   --->   Operation 54 'ret' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %column_index_0)" [AES-XTS/main.cpp:101]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_6 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %tmp" [AES-XTS/main.cpp:101]   --->   Operation 56 'getelementptr' 'state_matrix_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i3 %xor_ln180 to i4" [AES-XTS/main.cpp:102]   --->   Operation 57 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln180_25 = zext i4 %sext_ln180 to i64" [AES-XTS/main.cpp:102]   --->   Operation 58 'zext' 'zext_ln180_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_7 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_25" [AES-XTS/main.cpp:102]   --->   Operation 59 'getelementptr' 'state_matrix_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%state_matrix_V_load = load i16* %state_matrix_V_addr, align 2" [AES-XTS/main.cpp:99]   --->   Operation 60 'load' 'state_matrix_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%state_matrix_V_load_1 = load i16* %state_matrix_V_addr_5, align 2" [AES-XTS/main.cpp:100]   --->   Operation 61 'load' 'state_matrix_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:101]   --->   Operation 62 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 63 [2/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2" [AES-XTS/main.cpp:102]   --->   Operation 63 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %column_index_0 to i6" [AES-XTS/main.cpp:99]   --->   Operation 64 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (2.32ns)   --->   "%state_matrix_V_load_2 = load i16* %state_matrix_V_addr_6, align 2" [AES-XTS/main.cpp:101]   --->   Operation 65 'load' 'state_matrix_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%state_matrix_V_load_3 = load i16* %state_matrix_V_addr_7, align 2" [AES-XTS/main.cpp:102]   --->   Operation 66 'load' 'state_matrix_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i16 %state_matrix_V_load to i18" [AES-XTS/main.cpp:106]   --->   Operation 67 'sext' 'sext_ln544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln544_5 = sext i16 %state_matrix_V_load_1 to i18" [AES-XTS/main.cpp:107]   --->   Operation 68 'sext' 'sext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln544_6 = sext i16 %state_matrix_V_load_2 to i18" [AES-XTS/main.cpp:108]   --->   Operation 69 'sext' 'sext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i16 %state_matrix_V_load_3 to i18" [AES-XTS/main.cpp:103]   --->   Operation 70 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:103]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%row_index_0 = phi i3 [ 0, %arrayctor.loop.preheader ], [ %row_index, %2 ]"   --->   Operation 72 'phi' 'row_index_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln103 = icmp eq i3 %row_index_0, -4" [AES-XTS/main.cpp:103]   --->   Operation 73 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 74 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%row_index = add i3 %row_index_0, 1" [AES-XTS/main.cpp:103]   --->   Operation 75 'add' 'row_index' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %.loopexit.loopexit, label %2" [AES-XTS/main.cpp:103]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %row_index_0, i2 0)" [AES-XTS/main.cpp:105]   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_26 = zext i5 %tmp_s to i6" [AES-XTS/main.cpp:105]   --->   Operation 78 'zext' 'zext_ln180_26' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.78ns)   --->   "%add_ln180 = add i6 %zext_ln180_26, %zext_ln180" [AES-XTS/main.cpp:105]   --->   Operation 79 'add' 'add_ln180' <Predicate = (!icmp_ln103)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.96ns)   --->   "%xor_ln544 = xor i3 %row_index_0, -4" [AES-XTS/main.cpp:105]   --->   Operation 80 'xor' 'xor_ln544' <Predicate = (!icmp_ln103)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %xor_ln544, i1 false)" [AES-XTS/main.cpp:105]   --->   Operation 81 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %tmp_16 to i32" [AES-XTS/main.cpp:105]   --->   Operation 82 'zext' 'zext_ln544' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (2.52ns)   --->   "%add_ln544 = add i32 %constant_matrix_V_of_1, %zext_ln544" [AES-XTS/main.cpp:105]   --->   Operation 83 'add' 'add_ln544' <Predicate = (!icmp_ln103)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i32 %add_ln544 to i64" [AES-XTS/main.cpp:105]   --->   Operation 84 'zext' 'zext_ln544_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad = getelementptr i16* %constant_matrix_V, i64 %zext_ln544_5" [AES-XTS/main.cpp:105]   --->   Operation 85 'getelementptr' 'constant_matrix_V_ad' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 86 'br' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 87 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 87 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 88 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 88 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 89 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 89 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 90 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 90 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 91 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 91 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 92 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 92 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 93 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 93 'readreq' 'constant_matrix_V_lo' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %xor_ln544, i2 0)" [AES-XTS/main.cpp:105]   --->   Operation 94 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_4)   --->   "%or_ln544 = or i5 %tmp_18, 1" [AES-XTS/main.cpp:106]   --->   Operation 95 'or' 'or_ln544' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_4)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %or_ln544, i32 1, i32 4)" [AES-XTS/main.cpp:106]   --->   Operation 96 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_4)   --->   "%zext_ln544_6 = zext i4 %tmp_19 to i32" [AES-XTS/main.cpp:106]   --->   Operation 97 'zext' 'zext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (2.52ns) (out node of the LUT)   --->   "%add_ln544_4 = add i32 %constant_matrix_V_of_1, %zext_ln544_6" [AES-XTS/main.cpp:106]   --->   Operation 98 'add' 'add_ln544_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i32 %add_ln544_4 to i64" [AES-XTS/main.cpp:106]   --->   Operation 99 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_8 = getelementptr i16* %constant_matrix_V, i64 %zext_ln544_7" [AES-XTS/main.cpp:106]   --->   Operation 100 'getelementptr' 'constant_matrix_V_ad_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_5)   --->   "%or_ln544_3 = or i5 %tmp_18, 2" [AES-XTS/main.cpp:107]   --->   Operation 101 'or' 'or_ln544_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_5)   --->   "%tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %or_ln544_3, i32 1, i32 4)" [AES-XTS/main.cpp:107]   --->   Operation 102 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_5)   --->   "%zext_ln544_8 = zext i4 %tmp_20 to i32" [AES-XTS/main.cpp:107]   --->   Operation 103 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (2.52ns) (out node of the LUT)   --->   "%add_ln544_5 = add i32 %constant_matrix_V_of_1, %zext_ln544_8" [AES-XTS/main.cpp:107]   --->   Operation 104 'add' 'add_ln544_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i32 %add_ln544_5 to i64" [AES-XTS/main.cpp:107]   --->   Operation 105 'zext' 'zext_ln544_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_9 = getelementptr i16* %constant_matrix_V, i64 %zext_ln544_9" [AES-XTS/main.cpp:107]   --->   Operation 106 'getelementptr' 'constant_matrix_V_ad_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_6)   --->   "%or_ln544_4 = or i5 %tmp_18, 3" [AES-XTS/main.cpp:108]   --->   Operation 107 'or' 'or_ln544_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_6)   --->   "%tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %or_ln544_4, i32 1, i32 4)" [AES-XTS/main.cpp:108]   --->   Operation 108 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln544_6)   --->   "%zext_ln544_10 = zext i4 %tmp_21 to i32" [AES-XTS/main.cpp:108]   --->   Operation 109 'zext' 'zext_ln544_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (2.52ns) (out node of the LUT)   --->   "%add_ln544_6 = add i32 %constant_matrix_V_of_1, %zext_ln544_10" [AES-XTS/main.cpp:108]   --->   Operation 110 'add' 'add_ln544_6' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i32 %add_ln544_6 to i64" [AES-XTS/main.cpp:108]   --->   Operation 111 'zext' 'zext_ln544_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%constant_matrix_V_ad_10 = getelementptr i16* %constant_matrix_V, i64 %zext_ln544_11" [AES-XTS/main.cpp:108]   --->   Operation 112 'getelementptr' 'constant_matrix_V_ad_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_11 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad)" [AES-XTS/main.cpp:105]   --->   Operation 113 'read' 'constant_matrix_V_ad_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln78 = shl i16 %constant_matrix_V_ad_11, 8" [AES-XTS/main.cpp:105]   --->   Operation 114 'shl' 'shl_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i16 %shl_ln78 to i18" [AES-XTS/main.cpp:105]   --->   Operation 115 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (2.07ns)   --->   "%add_ln78 = add i18 %zext_ln78_3, %sext_ln544" [AES-XTS/main.cpp:105]   --->   Operation 116 'add' 'add_ln78' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_22 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln78, i32 1, i32 17)" [AES-XTS/main.cpp:105]   --->   Operation 117 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i17 %tmp_22 to i63" [AES-XTS/main.cpp:105]   --->   Operation 118 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i63 %sext_ln78 to i64" [AES-XTS/main.cpp:105]   --->   Operation 119 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (3.49ns)   --->   "%add_ln78_4 = add i64 %zext_ln78, %zext_ln78_4" [AES-XTS/main.cpp:105]   --->   Operation 120 'add' 'add_ln78_4' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%multiplication_V_add = getelementptr i16* %multiplication_V, i64 %add_ln78_4" [AES-XTS/main.cpp:105]   --->   Operation 121 'getelementptr' 'multiplication_V_add' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 122 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 123 [7/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 123 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 124 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 124 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 125 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 125 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 126 [6/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 126 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 127 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 127 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 128 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 128 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 129 [5/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 129 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 130 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 130 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 131 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 131 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 132 [7/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 132 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 133 [4/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 133 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 134 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 134 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 135 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 135 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 136 [6/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 136 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 137 [3/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 137 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 138 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 138 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 139 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 139 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 140 [5/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 140 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 141 [2/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 141 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 142 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_8, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 142 'readreq' 'constant_matrix_V_lo_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 143 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 143 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 144 [4/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 144 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 145 [1/7] (8.75ns)   --->   "%multiplication_V_loa = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add, i32 1)" [AES-XTS/main.cpp:105]   --->   Operation 145 'readreq' 'multiplication_V_loa' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 146 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_9, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 146 'readreq' 'constant_matrix_V_lo_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 147 [3/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 147 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 148 [1/1] (8.75ns)   --->   "%multiplication_V_add_8 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add)" [AES-XTS/main.cpp:105]   --->   Operation 148 'read' 'multiplication_V_add_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 149 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_8)" [AES-XTS/main.cpp:106]   --->   Operation 149 'read' 'constant_matrix_V_ad_12' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_12, i32 8, i32 15)" [AES-XTS/main.cpp:106]   --->   Operation 150 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [2/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 151 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_17, i8 0)" [AES-XTS/main.cpp:106]   --->   Operation 152 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln719_7 = zext i16 %tmp_24 to i18" [AES-XTS/main.cpp:106]   --->   Operation 153 'zext' 'zext_ln719_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.07ns)   --->   "%add_ln719 = add i18 %zext_ln719_7, %sext_ln544_5" [AES-XTS/main.cpp:106]   --->   Operation 154 'add' 'add_ln719' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_25 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719, i32 1, i32 17)" [AES-XTS/main.cpp:106]   --->   Operation 155 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln719 = sext i17 %tmp_25 to i63" [AES-XTS/main.cpp:106]   --->   Operation 156 'sext' 'sext_ln719' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln719_8 = zext i63 %sext_ln719 to i64" [AES-XTS/main.cpp:106]   --->   Operation 157 'zext' 'zext_ln719_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (3.49ns)   --->   "%add_ln719_10 = add i64 %zext_ln78, %zext_ln719_8" [AES-XTS/main.cpp:106]   --->   Operation 158 'add' 'add_ln719_10' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%multiplication_V_add_9 = getelementptr i16* %multiplication_V, i64 %add_ln719_10" [AES-XTS/main.cpp:106]   --->   Operation 159 'getelementptr' 'multiplication_V_add_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_13 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_9)" [AES-XTS/main.cpp:107]   --->   Operation 160 'read' 'constant_matrix_V_ad_13' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 161 [1/7] (8.75ns)   --->   "%constant_matrix_V_lo_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %constant_matrix_V_ad_10, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 161 'readreq' 'constant_matrix_V_lo_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 162 [7/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 162 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln719 = shl i16 %constant_matrix_V_ad_13, 8" [AES-XTS/main.cpp:107]   --->   Operation 163 'shl' 'shl_ln719' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln719_9 = zext i16 %shl_ln719 to i18" [AES-XTS/main.cpp:107]   --->   Operation 164 'zext' 'zext_ln719_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (2.07ns)   --->   "%add_ln719_12 = add i18 %zext_ln719_9, %sext_ln544_6" [AES-XTS/main.cpp:107]   --->   Operation 165 'add' 'add_ln719_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_27 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_12, i32 1, i32 17)" [AES-XTS/main.cpp:107]   --->   Operation 166 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln719_3 = sext i17 %tmp_27 to i63" [AES-XTS/main.cpp:107]   --->   Operation 167 'sext' 'sext_ln719_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln719_10 = zext i63 %sext_ln719_3 to i64" [AES-XTS/main.cpp:107]   --->   Operation 168 'zext' 'zext_ln719_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 169 [1/1] (3.49ns)   --->   "%add_ln719_13 = add i64 %zext_ln78, %zext_ln719_10" [AES-XTS/main.cpp:107]   --->   Operation 169 'add' 'add_ln719_13' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%multiplication_V_add_11 = getelementptr i16* %multiplication_V, i64 %add_ln719_13" [AES-XTS/main.cpp:107]   --->   Operation 170 'getelementptr' 'multiplication_V_add_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (8.75ns)   --->   "%constant_matrix_V_ad_14 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %constant_matrix_V_ad_10)" [AES-XTS/main.cpp:108]   --->   Operation 171 'read' 'constant_matrix_V_ad_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %constant_matrix_V_ad_14, i32 8, i32 15)" [AES-XTS/main.cpp:108]   --->   Operation 172 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 173 [6/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 173 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 174 [7/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 174 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_30 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp_29, i8 0)" [AES-XTS/main.cpp:108]   --->   Operation 175 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln719_11 = zext i16 %tmp_30 to i18" [AES-XTS/main.cpp:108]   --->   Operation 176 'zext' 'zext_ln719_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (2.07ns)   --->   "%add_ln719_14 = add i18 %zext_ln719_11, %sext_ln103" [AES-XTS/main.cpp:108]   --->   Operation 177 'add' 'add_ln719_14' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_31 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %add_ln719_14, i32 1, i32 17)" [AES-XTS/main.cpp:108]   --->   Operation 178 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln719_4 = sext i17 %tmp_31 to i63" [AES-XTS/main.cpp:108]   --->   Operation 179 'sext' 'sext_ln719_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln719_12 = zext i63 %sext_ln719_4 to i64" [AES-XTS/main.cpp:108]   --->   Operation 180 'zext' 'zext_ln719_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (3.49ns)   --->   "%add_ln719_15 = add i64 %zext_ln78, %zext_ln719_12" [AES-XTS/main.cpp:108]   --->   Operation 181 'add' 'add_ln719_15' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%multiplication_V_add_13 = getelementptr i16* %multiplication_V, i64 %add_ln719_15" [AES-XTS/main.cpp:108]   --->   Operation 182 'getelementptr' 'multiplication_V_add_13' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 183 [5/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 183 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 184 [6/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 184 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 185 [7/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 185 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 186 [4/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 186 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 187 [5/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 187 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 188 [6/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 188 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 189 [3/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 189 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 190 [4/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 190 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 191 [5/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 191 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 192 [2/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 192 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 193 [3/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 193 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 194 [4/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 194 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 195 [1/7] (8.75ns)   --->   "%multiplication_V_loa_4 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_9, i32 1)" [AES-XTS/main.cpp:106]   --->   Operation 195 'readreq' 'multiplication_V_loa_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 196 [2/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 196 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 197 [3/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 197 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 198 [1/1] (8.75ns)   --->   "%multiplication_V_add_10 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_9)" [AES-XTS/main.cpp:106]   --->   Operation 198 'read' 'multiplication_V_add_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 199 [1/7] (8.75ns)   --->   "%multiplication_V_loa_5 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_11, i32 1)" [AES-XTS/main.cpp:107]   --->   Operation 199 'readreq' 'multiplication_V_loa_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 200 [2/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 200 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 201 [1/1] (2.07ns)   --->   "%add_ln78_5 = add i16 %state_matrix_V_load, %shl_ln78" [AES-XTS/main.cpp:105]   --->   Operation 201 'add' 'add_ln78_5' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%empty_43 = trunc i16 %add_ln78_5 to i1" [AES-XTS/main.cpp:105]   --->   Operation 202 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_43, i3 0)" [AES-XTS/main.cpp:105]   --->   Operation 203 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_83 = zext i4 %tmp_23 to i16" [AES-XTS/main.cpp:105]   --->   Operation 204 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln78 = lshr i16 %multiplication_V_add_8, %tmp_83" [AES-XTS/main.cpp:105]   --->   Operation 205 'lshr' 'lshr_ln78' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln78 = trunc i16 %lshr_ln78 to i8" [AES-XTS/main.cpp:105]   --->   Operation 206 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (2.07ns)   --->   "%add_ln719_9 = add i16 %state_matrix_V_load_1, %tmp_24" [AES-XTS/main.cpp:106]   --->   Operation 207 'add' 'add_ln719_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%empty_44 = trunc i16 %add_ln719_9 to i1" [AES-XTS/main.cpp:106]   --->   Operation 208 'trunc' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_26 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_44, i3 0)" [AES-XTS/main.cpp:106]   --->   Operation 209 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%tmp_88 = zext i4 %tmp_26 to i16" [AES-XTS/main.cpp:106]   --->   Operation 210 'zext' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln719 = lshr i16 %multiplication_V_add_10, %tmp_88" [AES-XTS/main.cpp:106]   --->   Operation 211 'lshr' 'lshr_ln719' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln719 = trunc i16 %lshr_ln719 to i8" [AES-XTS/main.cpp:106]   --->   Operation 212 'trunc' 'trunc_ln719' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (8.75ns)   --->   "%multiplication_V_add_12 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_11)" [AES-XTS/main.cpp:107]   --->   Operation 213 'read' 'multiplication_V_add_12' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 214 [1/7] (8.75ns)   --->   "%multiplication_V_loa_6 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %multiplication_V_add_13, i32 1)" [AES-XTS/main.cpp:108]   --->   Operation 214 'readreq' 'multiplication_V_loa_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 215 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln719 = xor i8 %trunc_ln719, %trunc_ln78" [AES-XTS/main.cpp:108]   --->   Operation 215 'xor' 'xor_ln719' <Predicate = true> <Delay = 3.98> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 216 [1/1] (8.75ns)   --->   "%multiplication_V_add_14 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %multiplication_V_add_13)" [AES-XTS/main.cpp:108]   --->   Operation 216 'read' 'multiplication_V_add_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.38>
ST_34 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln180_27 = zext i6 %add_ln180 to i64" [AES-XTS/main.cpp:105]   --->   Operation 217 'zext' 'zext_ln180_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 218 [1/1] (0.00ns)   --->   "%state_matrix_V_addr_8 = getelementptr [16 x i16]* %state_matrix_V, i64 0, i64 %zext_ln180_27" [AES-XTS/main.cpp:105]   --->   Operation 218 'getelementptr' 'state_matrix_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 219 [1/1] (2.07ns)   --->   "%add_ln719_11 = add i16 %state_matrix_V_load_2, %shl_ln719" [AES-XTS/main.cpp:107]   --->   Operation 219 'add' 'add_ln719_11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%empty_45 = trunc i16 %add_ln719_11 to i1" [AES-XTS/main.cpp:107]   --->   Operation 220 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_28 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_45, i3 0)" [AES-XTS/main.cpp:107]   --->   Operation 221 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_93 = zext i4 %tmp_28 to i16" [AES-XTS/main.cpp:107]   --->   Operation 222 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%lshr_ln719_3 = lshr i16 %multiplication_V_add_12, %tmp_93" [AES-XTS/main.cpp:107]   --->   Operation 223 'lshr' 'lshr_ln719_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%trunc_ln719_3 = trunc i16 %lshr_ln719_3 to i8" [AES-XTS/main.cpp:107]   --->   Operation 224 'trunc' 'trunc_ln719_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 225 [1/1] (2.07ns)   --->   "%add_ln719_16 = add i16 %state_matrix_V_load_3, %tmp_30" [AES-XTS/main.cpp:108]   --->   Operation 225 'add' 'add_ln719_16' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%empty_46 = trunc i16 %add_ln719_16 to i1" [AES-XTS/main.cpp:108]   --->   Operation 226 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %empty_46, i3 0)" [AES-XTS/main.cpp:108]   --->   Operation 227 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%tmp_98 = zext i4 %tmp_32 to i16" [AES-XTS/main.cpp:108]   --->   Operation 228 'zext' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%lshr_ln719_4 = lshr i16 %multiplication_V_add_14, %tmp_98" [AES-XTS/main.cpp:108]   --->   Operation 229 'lshr' 'lshr_ln719_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%trunc_ln719_4 = trunc i16 %lshr_ln719_4 to i8" [AES-XTS/main.cpp:108]   --->   Operation 230 'trunc' 'trunc_ln719_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719_2)   --->   "%xor_ln719_1 = xor i8 %trunc_ln719_3, %trunc_ln719_4" [AES-XTS/main.cpp:108]   --->   Operation 231 'xor' 'xor_ln719_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 232 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln719_2 = xor i8 %xor_ln719_1, %xor_ln719" [AES-XTS/main.cpp:108]   --->   Operation 232 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 3.98> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i8 %xor_ln719_2 to i16" [AES-XTS/main.cpp:108]   --->   Operation 233 'zext' 'zext_ln719' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (2.32ns)   --->   "store i16 %zext_ln719, i16* %state_matrix_V_addr_8, align 2" [AES-XTS/main.cpp:108]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:103]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:96) [14]  (1.77 ns)

 <State 2>: 3.29ns
The critical path consists of the following:
	'phi' operation ('column_index') with incoming values : ('column_index', AES-XTS/main.cpp:96) [14]  (0 ns)
	'xor' operation ('xor_ln180', AES-XTS/main.cpp:100) [23]  (0.965 ns)
	'getelementptr' operation ('state_matrix_V_addr_5', AES-XTS/main.cpp:100) [25]  (0 ns)
	'load' operation ('state_matrix_V_load_1', AES-XTS/main.cpp:100) on array 'state_matrix_V' [32]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('state_matrix_V_addr_6', AES-XTS/main.cpp:101) [27]  (0 ns)
	'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:101) on array 'state_matrix_V' [33]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('state_matrix_V_load_2', AES-XTS/main.cpp:101) on array 'state_matrix_V' [33]  (2.32 ns)

 <State 5>: 3.49ns
The critical path consists of the following:
	'phi' operation ('row_index') with incoming values : ('row_index', AES-XTS/main.cpp:103) [41]  (0 ns)
	'xor' operation ('xor_ln544', AES-XTS/main.cpp:105) [52]  (0.965 ns)
	'add' operation ('add_ln544', AES-XTS/main.cpp:105) [56]  (2.52 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [77]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'constant_matrix_V' (AES-XTS/main.cpp:105) [78]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'constant_matrix_V' (AES-XTS/main.cpp:106) [95]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:105) [91]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:105) [92]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'constant_matrix_V' (AES-XTS/main.cpp:107) [115]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'multiplication_V' (AES-XTS/main.cpp:106) [110]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:106) [111]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:107) [129]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus read on port 'multiplication_V' (AES-XTS/main.cpp:108) [148]  (8.75 ns)

 <State 34>: 8.39ns
The critical path consists of the following:
	'add' operation ('add_ln719_11', AES-XTS/main.cpp:107) [118]  (2.08 ns)
	'lshr' operation ('lshr_ln719_3', AES-XTS/main.cpp:107) [130]  (0 ns)
	'xor' operation ('xor_ln719_1', AES-XTS/main.cpp:108) [152]  (0 ns)
	'xor' operation ('xor_ln719_2', AES-XTS/main.cpp:108) [153]  (3.99 ns)
	'store' operation ('store_ln108', AES-XTS/main.cpp:108) of variable 'zext_ln719', AES-XTS/main.cpp:108 on array 'state_matrix_V' [155]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
