// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module NTT_ntt_stage_clone (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_buf_0_address0,
        in_buf_0_ce0,
        in_buf_0_q0,
        in_buf_0_address1,
        in_buf_0_ce1,
        in_buf_0_q1,
        in_buf_1_address0,
        in_buf_1_ce0,
        in_buf_1_q0,
        in_buf_1_address1,
        in_buf_1_ce1,
        in_buf_1_q1,
        in_buf_2_address0,
        in_buf_2_ce0,
        in_buf_2_q0,
        in_buf_2_address1,
        in_buf_2_ce1,
        in_buf_2_q1,
        in_buf_3_address0,
        in_buf_3_ce0,
        in_buf_3_q0,
        in_buf_3_address1,
        in_buf_3_ce1,
        in_buf_3_q1,
        out_buf_0_address0,
        out_buf_0_ce0,
        out_buf_0_we0,
        out_buf_0_d0,
        out_buf_0_address1,
        out_buf_0_ce1,
        out_buf_0_we1,
        out_buf_0_d1,
        out_buf_1_address0,
        out_buf_1_ce0,
        out_buf_1_we0,
        out_buf_1_d0,
        out_buf_1_address1,
        out_buf_1_ce1,
        out_buf_1_we1,
        out_buf_1_d1,
        out_buf_2_address0,
        out_buf_2_ce0,
        out_buf_2_we0,
        out_buf_2_d0,
        out_buf_2_address1,
        out_buf_2_ce1,
        out_buf_2_we1,
        out_buf_2_d1,
        out_buf_3_address0,
        out_buf_3_ce0,
        out_buf_3_we0,
        out_buf_3_d0,
        out_buf_3_address1,
        out_buf_3_ce1,
        out_buf_3_we1,
        out_buf_3_d1,
        t,
        m
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] in_buf_0_address0;
output   in_buf_0_ce0;
input  [15:0] in_buf_0_q0;
output  [7:0] in_buf_0_address1;
output   in_buf_0_ce1;
input  [15:0] in_buf_0_q1;
output  [7:0] in_buf_1_address0;
output   in_buf_1_ce0;
input  [15:0] in_buf_1_q0;
output  [7:0] in_buf_1_address1;
output   in_buf_1_ce1;
input  [15:0] in_buf_1_q1;
output  [7:0] in_buf_2_address0;
output   in_buf_2_ce0;
input  [15:0] in_buf_2_q0;
output  [7:0] in_buf_2_address1;
output   in_buf_2_ce1;
input  [15:0] in_buf_2_q1;
output  [7:0] in_buf_3_address0;
output   in_buf_3_ce0;
input  [15:0] in_buf_3_q0;
output  [7:0] in_buf_3_address1;
output   in_buf_3_ce1;
input  [15:0] in_buf_3_q1;
output  [7:0] out_buf_0_address0;
output   out_buf_0_ce0;
output   out_buf_0_we0;
output  [15:0] out_buf_0_d0;
output  [7:0] out_buf_0_address1;
output   out_buf_0_ce1;
output   out_buf_0_we1;
output  [15:0] out_buf_0_d1;
output  [7:0] out_buf_1_address0;
output   out_buf_1_ce0;
output   out_buf_1_we0;
output  [15:0] out_buf_1_d0;
output  [7:0] out_buf_1_address1;
output   out_buf_1_ce1;
output   out_buf_1_we1;
output  [15:0] out_buf_1_d1;
output  [7:0] out_buf_2_address0;
output   out_buf_2_ce0;
output   out_buf_2_we0;
output  [15:0] out_buf_2_d0;
output  [7:0] out_buf_2_address1;
output   out_buf_2_ce1;
output   out_buf_2_we1;
output  [15:0] out_buf_2_d1;
output  [7:0] out_buf_3_address0;
output   out_buf_3_ce0;
output   out_buf_3_we0;
output  [15:0] out_buf_3_d0;
output  [7:0] out_buf_3_address1;
output   out_buf_3_ce1;
output   out_buf_3_we1;
output  [15:0] out_buf_3_d1;
input  [9:0] t;
input  [8:0] m;

reg ap_idle;
reg[7:0] in_buf_0_address0;
reg in_buf_0_ce0;
reg[7:0] in_buf_0_address1;
reg in_buf_0_ce1;
reg[7:0] in_buf_1_address0;
reg in_buf_1_ce0;
reg[7:0] in_buf_1_address1;
reg in_buf_1_ce1;
reg[7:0] in_buf_2_address0;
reg in_buf_2_ce0;
reg[7:0] in_buf_2_address1;
reg in_buf_2_ce1;
reg[7:0] in_buf_3_address0;
reg in_buf_3_ce0;
reg[7:0] in_buf_3_address1;
reg in_buf_3_ce1;
reg[7:0] out_buf_0_address0;
reg out_buf_0_ce0;
reg out_buf_0_we0;
reg[15:0] out_buf_0_d0;
reg[7:0] out_buf_0_address1;
reg out_buf_0_ce1;
reg out_buf_0_we1;
reg[15:0] out_buf_0_d1;
reg[7:0] out_buf_1_address0;
reg out_buf_1_ce0;
reg out_buf_1_we0;
reg[15:0] out_buf_1_d0;
reg[7:0] out_buf_1_address1;
reg out_buf_1_ce1;
reg out_buf_1_we1;
reg[15:0] out_buf_1_d1;
reg[7:0] out_buf_2_address0;
reg out_buf_2_ce0;
reg out_buf_2_we0;
reg[15:0] out_buf_2_d0;
reg[7:0] out_buf_2_address1;
reg out_buf_2_ce1;
reg out_buf_2_we1;
reg[15:0] out_buf_2_d1;
reg[7:0] out_buf_3_address0;
reg out_buf_3_ce0;
reg out_buf_3_we0;
reg[15:0] out_buf_3_d0;
reg[7:0] out_buf_3_address1;
reg out_buf_3_ce1;
reg out_buf_3_we1;
reg[15:0] out_buf_3_d1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] tmp_reg_1946;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [9:0] GMb_address0;
reg    GMb_ce0;
wire   [13:0] GMb_q0;
reg   [13:0] reg_709;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_pp0_stage1_11001;
wire   [8:0] ht_fu_713_p4;
reg   [8:0] ht_reg_1903;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] zext_ln39_fu_723_p1;
reg   [9:0] zext_ln39_reg_1910;
wire   [9:0] zext_ln43_fu_727_p1;
reg   [9:0] zext_ln43_reg_1923;
reg   [1:0] trunc_ln_reg_1931;
reg   [9:0] n_5_reg_1939;
reg   [9:0] n_5_reg_1939_pp0_iter1_reg;
reg   [9:0] n_5_reg_1939_pp0_iter2_reg;
reg   [9:0] n_5_reg_1939_pp0_iter3_reg;
wire   [0:0] tmp_fu_749_p3;
reg   [0:0] tmp_reg_1946_pp0_iter1_reg;
reg   [0:0] tmp_reg_1946_pp0_iter2_reg;
reg   [0:0] tmp_reg_1946_pp0_iter3_reg;
reg   [0:0] tmp_reg_1946_pp0_iter4_reg;
reg   [0:0] tmp_reg_1946_pp0_iter5_reg;
reg   [0:0] tmp_reg_1946_pp0_iter6_reg;
reg   [0:0] tmp_reg_1946_pp0_iter7_reg;
wire   [8:0] trunc_ln43_fu_774_p1;
reg   [8:0] trunc_ln43_reg_1950;
wire   [8:0] n_fu_777_p2;
reg   [8:0] n_reg_1956;
reg   [8:0] n_reg_1956_pp0_iter1_reg;
reg   [8:0] n_reg_1956_pp0_iter2_reg;
reg   [8:0] n_reg_1956_pp0_iter3_reg;
wire   [8:0] n_6_fu_788_p2;
reg   [8:0] n_6_reg_1962;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_pp0_stage2_11001;
reg   [8:0] n_6_reg_1962_pp0_iter1_reg;
reg   [8:0] n_6_reg_1962_pp0_iter2_reg;
reg   [8:0] n_6_reg_1962_pp0_iter3_reg;
wire   [8:0] n_7_fu_798_p2;
reg   [8:0] n_7_reg_1968;
reg   [8:0] n_7_reg_1968_pp0_iter1_reg;
reg   [8:0] n_7_reg_1968_pp0_iter2_reg;
reg   [8:0] n_7_reg_1968_pp0_iter3_reg;
wire  signed [9:0] grp_fu_757_p2;
wire   [9:0] zext_ln46_fu_818_p1;
reg   [9:0] zext_ln46_reg_1984;
reg   [13:0] gm_reg_1990;
wire   [9:0] zext_ln46_1_fu_831_p1;
reg   [9:0] zext_ln46_1_reg_2000;
wire   [9:0] zext_ln46_2_fu_847_p1;
wire   [9:0] add_ln48_3_fu_851_p2;
reg   [9:0] add_ln48_3_reg_2021;
wire   [1:0] trunc_ln46_fu_856_p1;
reg   [1:0] trunc_ln46_reg_2026;
reg   [1:0] trunc_ln46_reg_2026_pp0_iter5_reg;
reg   [1:0] trunc_ln46_reg_2026_pp0_iter6_reg;
reg   [7:0] lshr_ln_reg_2032;
reg   [7:0] lshr_ln_reg_2032_pp0_iter5_reg;
reg   [7:0] lshr_ln_reg_2032_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_1_reg_2057;
reg   [7:0] out_buf_0_addr_1_reg_2057_pp0_iter5_reg;
reg   [7:0] out_buf_0_addr_1_reg_2057_pp0_iter6_reg;
reg   [7:0] out_buf_1_addr_1_reg_2062;
reg   [7:0] out_buf_1_addr_1_reg_2062_pp0_iter5_reg;
reg   [7:0] out_buf_1_addr_1_reg_2062_pp0_iter6_reg;
reg   [7:0] out_buf_2_addr_1_reg_2067;
reg   [7:0] out_buf_2_addr_1_reg_2067_pp0_iter5_reg;
reg   [7:0] out_buf_2_addr_1_reg_2067_pp0_iter6_reg;
reg   [7:0] out_buf_3_addr_1_reg_2072;
reg   [7:0] out_buf_3_addr_1_reg_2072_pp0_iter5_reg;
reg   [7:0] out_buf_3_addr_1_reg_2072_pp0_iter6_reg;
wire   [1:0] trunc_ln46_1_fu_894_p1;
reg   [1:0] trunc_ln46_1_reg_2077;
reg   [1:0] trunc_ln46_1_reg_2077_pp0_iter5_reg;
reg   [1:0] trunc_ln46_1_reg_2077_pp0_iter6_reg;
reg   [1:0] trunc_ln46_1_reg_2077_pp0_iter7_reg;
reg   [7:0] lshr_ln50_3_reg_2083;
reg   [7:0] lshr_ln50_3_reg_2083_pp0_iter5_reg;
reg   [7:0] lshr_ln50_3_reg_2083_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_3_reg_2108;
reg   [7:0] out_buf_0_addr_3_reg_2108_pp0_iter5_reg;
reg   [7:0] out_buf_0_addr_3_reg_2108_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_3_reg_2108_pp0_iter7_reg;
reg   [7:0] out_buf_1_addr_3_reg_2113;
reg   [7:0] out_buf_1_addr_3_reg_2113_pp0_iter5_reg;
reg   [7:0] out_buf_1_addr_3_reg_2113_pp0_iter6_reg;
reg   [7:0] out_buf_1_addr_3_reg_2113_pp0_iter7_reg;
reg   [7:0] out_buf_2_addr_3_reg_2118;
reg   [7:0] out_buf_2_addr_3_reg_2118_pp0_iter5_reg;
reg   [7:0] out_buf_2_addr_3_reg_2118_pp0_iter6_reg;
reg   [7:0] out_buf_2_addr_3_reg_2118_pp0_iter7_reg;
reg   [7:0] out_buf_3_addr_3_reg_2123;
reg   [7:0] out_buf_3_addr_3_reg_2123_pp0_iter5_reg;
reg   [7:0] out_buf_3_addr_3_reg_2123_pp0_iter6_reg;
reg   [7:0] out_buf_3_addr_3_reg_2123_pp0_iter7_reg;
reg   [13:0] gm_5_reg_2133;
wire   [1:0] add_ln52_4_fu_942_p2;
reg   [1:0] add_ln52_4_reg_2148;
reg   [1:0] add_ln52_4_reg_2148_pp0_iter5_reg;
reg   [1:0] add_ln52_4_reg_2148_pp0_iter6_reg;
wire   [1:0] add_ln52_5_fu_968_p2;
reg   [1:0] add_ln52_5_reg_2162;
reg   [1:0] add_ln52_5_reg_2162_pp0_iter5_reg;
reg   [1:0] add_ln52_5_reg_2162_pp0_iter6_reg;
reg   [1:0] add_ln52_5_reg_2162_pp0_iter7_reg;
wire   [1:0] trunc_ln46_2_fu_990_p1;
reg   [1:0] trunc_ln46_2_reg_2171;
reg   [1:0] trunc_ln46_2_reg_2171_pp0_iter5_reg;
reg   [1:0] trunc_ln46_2_reg_2171_pp0_iter6_reg;
reg   [1:0] trunc_ln46_2_reg_2171_pp0_iter7_reg;
reg   [7:0] lshr_ln50_4_reg_2177;
reg   [7:0] lshr_ln50_4_reg_2177_pp0_iter5_reg;
reg   [7:0] lshr_ln50_4_reg_2177_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_5_reg_2202;
reg   [7:0] out_buf_0_addr_5_reg_2202_pp0_iter5_reg;
reg   [7:0] out_buf_0_addr_5_reg_2202_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_5_reg_2202_pp0_iter7_reg;
reg   [7:0] out_buf_1_addr_5_reg_2207;
reg   [7:0] out_buf_1_addr_5_reg_2207_pp0_iter5_reg;
reg   [7:0] out_buf_1_addr_5_reg_2207_pp0_iter6_reg;
reg   [7:0] out_buf_1_addr_5_reg_2207_pp0_iter7_reg;
reg   [7:0] out_buf_2_addr_5_reg_2212;
reg   [7:0] out_buf_2_addr_5_reg_2212_pp0_iter5_reg;
reg   [7:0] out_buf_2_addr_5_reg_2212_pp0_iter6_reg;
reg   [7:0] out_buf_2_addr_5_reg_2212_pp0_iter7_reg;
reg   [7:0] out_buf_3_addr_5_reg_2217;
reg   [7:0] out_buf_3_addr_5_reg_2217_pp0_iter5_reg;
reg   [7:0] out_buf_3_addr_5_reg_2217_pp0_iter6_reg;
reg   [7:0] out_buf_3_addr_5_reg_2217_pp0_iter7_reg;
wire   [1:0] add_ln52_6_fu_1034_p2;
reg   [1:0] add_ln52_6_reg_2232;
reg   [1:0] add_ln52_6_reg_2232_pp0_iter5_reg;
reg   [1:0] add_ln52_6_reg_2232_pp0_iter6_reg;
reg   [1:0] add_ln52_6_reg_2232_pp0_iter7_reg;
wire   [1:0] trunc_ln46_3_fu_1056_p1;
reg   [1:0] trunc_ln46_3_reg_2241;
reg   [1:0] trunc_ln46_3_reg_2241_pp0_iter5_reg;
reg   [1:0] trunc_ln46_3_reg_2241_pp0_iter6_reg;
reg   [1:0] trunc_ln46_3_reg_2241_pp0_iter7_reg;
reg   [7:0] lshr_ln50_5_reg_2247;
reg   [7:0] lshr_ln50_5_reg_2247_pp0_iter5_reg;
reg   [7:0] lshr_ln50_5_reg_2247_pp0_iter6_reg;
reg   [7:0] lshr_ln50_5_reg_2247_pp0_iter7_reg;
reg   [7:0] out_buf_0_addr_7_reg_2272;
reg   [7:0] out_buf_0_addr_7_reg_2272_pp0_iter5_reg;
reg   [7:0] out_buf_0_addr_7_reg_2272_pp0_iter6_reg;
reg   [7:0] out_buf_0_addr_7_reg_2272_pp0_iter7_reg;
reg   [7:0] out_buf_1_addr_7_reg_2277;
reg   [7:0] out_buf_1_addr_7_reg_2277_pp0_iter5_reg;
reg   [7:0] out_buf_1_addr_7_reg_2277_pp0_iter6_reg;
reg   [7:0] out_buf_1_addr_7_reg_2277_pp0_iter7_reg;
reg   [7:0] out_buf_2_addr_7_reg_2282;
reg   [7:0] out_buf_2_addr_7_reg_2282_pp0_iter5_reg;
reg   [7:0] out_buf_2_addr_7_reg_2282_pp0_iter6_reg;
reg   [7:0] out_buf_2_addr_7_reg_2282_pp0_iter7_reg;
reg   [7:0] out_buf_3_addr_7_reg_2287;
reg   [7:0] out_buf_3_addr_7_reg_2287_pp0_iter5_reg;
reg   [7:0] out_buf_3_addr_7_reg_2287_pp0_iter6_reg;
reg   [7:0] out_buf_3_addr_7_reg_2287_pp0_iter7_reg;
wire   [1:0] add_ln52_7_fu_1098_p2;
reg   [1:0] add_ln52_7_reg_2297;
reg   [1:0] add_ln52_7_reg_2297_pp0_iter5_reg;
reg   [1:0] add_ln52_7_reg_2297_pp0_iter6_reg;
reg   [1:0] add_ln52_7_reg_2297_pp0_iter7_reg;
wire   [29:0] grp_fu_1808_p2;
reg   [29:0] tmp2_reg_2306;
reg   [29:0] tmp2_reg_2306_pp0_iter6_reg;
wire   [29:0] grp_fu_1815_p2;
reg   [29:0] tmp2_18_reg_2316;
reg   [29:0] tmp2_18_reg_2316_pp0_iter6_reg;
wire   [29:0] grp_fu_1822_p2;
reg   [29:0] tmp2_21_reg_2326;
reg   [29:0] tmp2_21_reg_2326_pp0_iter6_reg;
wire   [29:0] grp_fu_1829_p2;
reg   [29:0] tmp2_24_reg_2336;
reg   [29:0] tmp2_24_reg_2336_pp0_iter6_reg;
wire   [15:0] grp_fu_1836_p2;
reg  signed [15:0] mul_ln53_reg_2346;
wire   [15:0] grp_fu_1842_p2;
reg  signed [15:0] mul_ln53_9_reg_2351;
wire   [15:0] grp_fu_1848_p2;
reg  signed [15:0] mul_ln53_11_reg_2366;
reg   [7:0] out_buf_0_addr_reg_2391;
reg   [7:0] out_buf_1_addr_reg_2396;
reg   [7:0] out_buf_2_addr_reg_2401;
reg   [7:0] out_buf_3_addr_reg_2406;
wire   [15:0] grp_fu_1854_p2;
reg  signed [15:0] mul_ln53_13_reg_2416;
wire   [15:0] u_fu_1152_p6;
reg   [15:0] u_reg_2421;
reg   [7:0] out_buf_0_addr_2_reg_2458;
reg   [7:0] out_buf_1_addr_2_reg_2463;
reg   [7:0] out_buf_2_addr_2_reg_2468;
reg   [7:0] out_buf_3_addr_2_reg_2473;
wire   [15:0] add_ln67_fu_1309_p2;
reg   [15:0] add_ln67_reg_2483;
wire   [15:0] u_4_fu_1315_p6;
reg   [15:0] u_4_reg_2491;
reg   [14:0] trunc_ln42_4_reg_2498;
reg   [7:0] out_buf_0_addr_4_reg_2528;
reg   [7:0] out_buf_1_addr_4_reg_2533;
reg   [7:0] out_buf_2_addr_4_reg_2538;
reg   [7:0] out_buf_3_addr_4_reg_2543;
wire   [15:0] u_5_fu_1351_p6;
reg   [15:0] u_5_reg_2548;
reg   [14:0] trunc_ln42_5_reg_2555;
wire   [15:0] add_ln67_4_fu_1490_p2;
reg   [15:0] add_ln67_4_reg_2565;
reg   [14:0] trunc_ln42_6_reg_2573;
wire   [15:0] add_ln67_5_fu_1619_p2;
reg   [15:0] add_ln67_5_reg_2578;
reg   [7:0] out_buf_0_addr_6_reg_2606;
reg   [7:0] out_buf_1_addr_6_reg_2611;
reg   [7:0] out_buf_2_addr_6_reg_2616;
reg   [7:0] out_buf_3_addr_6_reg_2621;
wire   [15:0] u_6_fu_1636_p6;
reg   [15:0] u_6_reg_2626;
wire   [15:0] add_ln67_6_fu_1763_p2;
reg   [15:0] add_ln67_6_reg_2633;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln48_fu_813_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln48_4_fu_826_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln48_5_fu_842_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln52_fu_882_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln52_9_fu_920_p1;
wire   [63:0] zext_ln48_6_fu_935_p1;
wire   [63:0] zext_ln52_11_fu_1016_p1;
wire   [63:0] zext_ln52_13_fu_1082_p1;
wire   [63:0] zext_ln50_fu_1138_p1;
wire   [63:0] zext_ln50_7_fu_1168_p1;
wire   [63:0] zext_ln50_8_fu_1337_p1;
wire   [63:0] zext_ln50_9_fu_1625_p1;
reg   [9:0] n_01_fu_104;
wire   [9:0] n_8_fu_763_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_n_5;
wire   [15:0] add_ln62_fu_1273_p2;
wire   [15:0] add_ln62_4_fu_1454_p2;
wire   [15:0] add_ln62_5_fu_1583_p2;
wire   [15:0] add_ln62_6_fu_1727_p2;
wire   [8:0] grp_fu_757_p1;
wire   [8:0] grp_fu_783_p0;
wire   [8:0] grp_fu_793_p0;
wire   [8:0] grp_fu_803_p0;
wire   [9:0] add_ln48_fu_808_p2;
wire   [8:0] grp_fu_783_p2;
wire   [9:0] add_ln48_1_fu_822_p2;
wire   [8:0] grp_fu_793_p2;
wire   [9:0] add_ln48_2_fu_838_p2;
wire   [8:0] grp_fu_803_p2;
wire  signed [9:0] trunc_ln46_fu_856_p0;
wire   [9:0] grp_fu_1769_p3;
wire  signed [9:0] lshr_ln_fu_859_p1;
wire  signed [9:0] add_ln52_fu_868_p0;
(* use_dsp48 = "no" *) wire   [9:0] add_ln52_fu_868_p2;
wire   [7:0] lshr_ln1_fu_872_p4;
wire   [9:0] grp_fu_1778_p3;
(* use_dsp48 = "no" *) wire   [9:0] add_ln52_1_fu_906_p2;
wire   [7:0] lshr_ln52_4_fu_910_p4;
wire   [1:0] tmp_8_fu_946_p5;
wire   [15:0] tmp_8_fu_946_p6;
wire   [1:0] tmp_s_fu_972_p5;
wire   [15:0] tmp_s_fu_972_p6;
wire   [9:0] grp_fu_1788_p3;
(* use_dsp48 = "no" *) wire   [9:0] add_ln52_2_fu_1002_p2;
wire   [7:0] lshr_ln52_5_fu_1006_p4;
wire   [1:0] tmp_2_fu_1038_p5;
wire   [15:0] tmp_2_fu_1038_p6;
wire   [9:0] grp_fu_1798_p3;
(* use_dsp48 = "no" *) wire   [9:0] add_ln52_3_fu_1068_p2;
wire   [7:0] lshr_ln52_6_fu_1072_p4;
wire   [1:0] tmp_4_fu_1102_p5;
wire   [15:0] tmp_4_fu_1102_p6;
wire   [30:0] grp_fu_1860_p3;
wire   [14:0] trunc_ln8_fu_1191_p4;
wire  signed [14:0] tmp2_16_fu_1200_p2;
wire   [0:0] tmp_13_fu_1210_p3;
wire   [15:0] select_ln56_fu_1218_p3;
wire  signed [15:0] sext_ln42_fu_1206_p1;
wire  signed [15:0] tmp2_27_fu_1226_p2;
wire   [16:0] zext_ln41_8_fu_1188_p1;
wire   [16:0] add_ln60_fu_1236_p2;
wire  signed [17:0] sext_ln60_fu_1242_p1;
wire  signed [17:0] sext_ln42_8_fu_1232_p1;
wire   [17:0] tmp1_12_fu_1246_p2;
wire   [0:0] tmp_14_fu_1252_p3;
wire   [15:0] select_ln62_fu_1265_p3;
wire   [15:0] add_ln62_8_fu_1260_p2;
wire   [17:0] zext_ln41_fu_1185_p1;
wire   [17:0] tmp1_13_fu_1283_p2;
wire   [0:0] tmp_15_fu_1289_p3;
wire   [15:0] select_ln67_fu_1301_p3;
wire   [15:0] trunc_ln66_fu_1297_p1;
wire   [30:0] grp_fu_1869_p3;
wire   [30:0] grp_fu_1878_p3;
wire  signed [14:0] tmp2_19_fu_1382_p2;
wire   [0:0] tmp_16_fu_1391_p3;
wire   [15:0] select_ln56_4_fu_1399_p3;
wire  signed [15:0] sext_ln42_9_fu_1387_p1;
wire  signed [15:0] tmp2_28_fu_1407_p2;
wire   [16:0] zext_ln41_10_fu_1379_p1;
wire   [16:0] add_ln60_9_fu_1417_p2;
wire  signed [17:0] sext_ln60_4_fu_1423_p1;
wire  signed [17:0] sext_ln42_10_fu_1413_p1;
wire   [17:0] tmp1_15_fu_1427_p2;
wire   [0:0] tmp_17_fu_1433_p3;
wire   [15:0] select_ln62_4_fu_1446_p3;
wire   [15:0] add_ln62_9_fu_1441_p2;
wire   [17:0] zext_ln41_9_fu_1376_p1;
wire   [17:0] tmp1_16_fu_1464_p2;
wire   [0:0] tmp_18_fu_1470_p3;
wire   [15:0] select_ln67_4_fu_1482_p3;
wire   [15:0] trunc_ln66_4_fu_1478_p1;
wire   [30:0] grp_fu_1887_p3;
wire  signed [14:0] tmp2_22_fu_1511_p2;
wire   [0:0] tmp_19_fu_1520_p3;
wire   [15:0] select_ln56_5_fu_1528_p3;
wire  signed [15:0] sext_ln42_11_fu_1516_p1;
wire  signed [15:0] tmp2_29_fu_1536_p2;
wire   [16:0] zext_ln41_12_fu_1508_p1;
wire   [16:0] add_ln60_11_fu_1546_p2;
wire  signed [17:0] sext_ln60_5_fu_1552_p1;
wire  signed [17:0] sext_ln42_12_fu_1542_p1;
wire   [17:0] tmp1_18_fu_1556_p2;
wire   [0:0] tmp_20_fu_1562_p3;
wire   [15:0] select_ln62_5_fu_1575_p3;
wire   [15:0] add_ln62_10_fu_1570_p2;
wire   [17:0] zext_ln41_11_fu_1505_p1;
wire   [17:0] tmp1_19_fu_1593_p2;
wire   [0:0] tmp_21_fu_1599_p3;
wire   [15:0] select_ln67_5_fu_1611_p3;
wire   [15:0] trunc_ln66_5_fu_1607_p1;
wire  signed [14:0] tmp2_25_fu_1655_p2;
wire   [0:0] tmp_22_fu_1664_p3;
wire   [15:0] select_ln56_6_fu_1672_p3;
wire  signed [15:0] sext_ln42_13_fu_1660_p1;
wire  signed [15:0] tmp2_30_fu_1680_p2;
wire   [16:0] zext_ln41_14_fu_1652_p1;
wire   [16:0] add_ln60_13_fu_1690_p2;
wire  signed [17:0] sext_ln60_6_fu_1696_p1;
wire  signed [17:0] sext_ln42_14_fu_1686_p1;
wire   [17:0] tmp1_21_fu_1700_p2;
wire   [0:0] tmp_23_fu_1706_p3;
wire   [15:0] select_ln62_6_fu_1719_p3;
wire   [15:0] add_ln62_11_fu_1714_p2;
wire   [17:0] zext_ln41_13_fu_1649_p1;
wire   [17:0] tmp1_22_fu_1737_p2;
wire   [0:0] tmp_24_fu_1743_p3;
wire   [15:0] select_ln67_6_fu_1755_p3;
wire   [15:0] trunc_ln66_6_fu_1751_p1;
wire   [8:0] grp_fu_1769_p1;
wire   [8:0] grp_fu_1778_p0;
wire   [8:0] grp_fu_1778_p1;
wire   [8:0] grp_fu_1778_p2;
wire   [8:0] grp_fu_1788_p0;
wire   [8:0] grp_fu_1788_p1;
wire   [8:0] grp_fu_1788_p2;
wire   [8:0] grp_fu_1798_p0;
wire   [8:0] grp_fu_1798_p1;
wire   [8:0] grp_fu_1798_p2;
wire   [15:0] grp_fu_1808_p0;
wire   [13:0] grp_fu_1808_p1;
wire   [15:0] grp_fu_1815_p0;
wire   [13:0] grp_fu_1815_p1;
wire   [15:0] grp_fu_1822_p0;
wire   [13:0] grp_fu_1822_p1;
wire   [15:0] grp_fu_1829_p0;
wire   [13:0] grp_fu_1829_p1;
wire  signed [15:0] grp_fu_1836_p0;
wire   [13:0] grp_fu_1836_p1;
wire  signed [15:0] grp_fu_1842_p0;
wire   [13:0] grp_fu_1842_p1;
wire  signed [15:0] grp_fu_1848_p0;
wire   [13:0] grp_fu_1848_p1;
wire  signed [15:0] grp_fu_1854_p0;
wire   [13:0] grp_fu_1854_p1;
wire   [15:0] grp_fu_1860_p0;
wire   [13:0] grp_fu_1860_p1;
wire   [29:0] grp_fu_1860_p2;
wire   [15:0] grp_fu_1869_p0;
wire   [13:0] grp_fu_1869_p1;
wire   [29:0] grp_fu_1869_p2;
wire   [15:0] grp_fu_1878_p0;
wire   [13:0] grp_fu_1878_p1;
wire   [29:0] grp_fu_1878_p2;
wire   [15:0] grp_fu_1887_p0;
wire   [13:0] grp_fu_1887_p1;
wire   [29:0] grp_fu_1887_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage2;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0;
reg    ap_enable_operation_370;
reg    ap_enable_state28_pp0_iter6_stage3;
reg    ap_enable_operation_408;
reg    ap_enable_state29_pp0_iter7_stage0;
reg    ap_enable_operation_442;
reg    ap_enable_state30_pp0_iter7_stage1;
reg    ap_enable_operation_457;
reg    ap_enable_state31_pp0_iter7_stage2;
reg    ap_enable_operation_480;
reg    ap_enable_state32_pp0_iter7_stage3;
reg    ap_enable_operation_506;
reg    ap_enable_state33_pp0_iter8_stage0;
reg    ap_enable_operation_534;
reg    ap_enable_state34_pp0_iter8_stage1;
reg    ap_enable_operation_547;
reg    ap_enable_state35_pp0_iter8_stage2;
reg    ap_enable_operation_372;
reg    ap_enable_operation_410;
reg    ap_enable_operation_444;
reg    ap_enable_operation_459;
reg    ap_enable_operation_482;
reg    ap_enable_operation_508;
reg    ap_enable_operation_536;
reg    ap_enable_operation_549;
reg    ap_enable_operation_374;
reg    ap_enable_operation_412;
reg    ap_enable_operation_446;
reg    ap_enable_operation_461;
reg    ap_enable_operation_484;
reg    ap_enable_operation_510;
reg    ap_enable_operation_538;
reg    ap_enable_operation_551;
reg    ap_enable_operation_376;
reg    ap_enable_operation_414;
reg    ap_enable_operation_448;
reg    ap_enable_operation_463;
reg    ap_enable_operation_486;
reg    ap_enable_operation_512;
reg    ap_enable_operation_540;
reg    ap_enable_operation_553;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [9:0] grp_fu_1778_p10;
wire   [9:0] grp_fu_1778_p20;
wire   [9:0] grp_fu_1788_p10;
wire   [9:0] grp_fu_1788_p20;
wire   [9:0] grp_fu_1798_p20;
wire   [29:0] grp_fu_1808_p00;
wire   [29:0] grp_fu_1808_p10;
wire   [29:0] grp_fu_1815_p00;
wire   [29:0] grp_fu_1815_p10;
wire   [29:0] grp_fu_1822_p00;
wire   [29:0] grp_fu_1822_p10;
wire   [29:0] grp_fu_1829_p00;
wire   [29:0] grp_fu_1829_p10;
wire   [29:0] grp_fu_1860_p00;
wire   [30:0] grp_fu_1860_p20;
wire   [29:0] grp_fu_1869_p00;
wire   [30:0] grp_fu_1869_p20;
wire   [29:0] grp_fu_1878_p00;
wire   [30:0] grp_fu_1878_p20;
wire   [29:0] grp_fu_1887_p00;
wire   [30:0] grp_fu_1887_p20;
wire   [9:0] grp_fu_757_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

NTT_ntt_stage_clone_GMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
GMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GMb_address0),
    .ce0(GMb_ce0),
    .q0(GMb_q0)
);

NTT_udiv_10ns_9ns_10_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
udiv_10ns_9ns_10_14_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_5),
    .din1(grp_fu_757_p1),
    .ce(1'b1),
    .dout(grp_fu_757_p2)
);

NTT_udiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
udiv_9ns_9ns_9_13_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_783_p0),
    .din1(ht_reg_1903),
    .ce(1'b1),
    .dout(grp_fu_783_p2)
);

NTT_udiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
udiv_9ns_9ns_9_13_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_793_p0),
    .din1(ht_reg_1903),
    .ce(1'b1),
    .dout(grp_fu_793_p2)
);

NTT_udiv_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
udiv_9ns_9ns_9_13_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_803_p0),
    .din1(ht_reg_1903),
    .ce(1'b1),
    .dout(grp_fu_803_p2)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U28(
    .din0(in_buf_0_q1),
    .din1(in_buf_1_q1),
    .din2(in_buf_2_q1),
    .din3(in_buf_3_q1),
    .din4(tmp_8_fu_946_p5),
    .dout(tmp_8_fu_946_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U29(
    .din0(in_buf_0_q0),
    .din1(in_buf_1_q0),
    .din2(in_buf_2_q0),
    .din3(in_buf_3_q0),
    .din4(tmp_s_fu_972_p5),
    .dout(tmp_s_fu_972_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U30(
    .din0(in_buf_0_q1),
    .din1(in_buf_1_q1),
    .din2(in_buf_2_q1),
    .din3(in_buf_3_q1),
    .din4(tmp_2_fu_1038_p5),
    .dout(tmp_2_fu_1038_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U31(
    .din0(in_buf_0_q1),
    .din1(in_buf_1_q1),
    .din2(in_buf_2_q1),
    .din3(in_buf_3_q1),
    .din4(tmp_4_fu_1102_p5),
    .dout(tmp_4_fu_1102_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U32(
    .din0(in_buf_0_q0),
    .din1(in_buf_1_q0),
    .din2(in_buf_2_q0),
    .din3(in_buf_3_q0),
    .din4(trunc_ln46_reg_2026_pp0_iter6_reg),
    .dout(u_fu_1152_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U33(
    .din0(in_buf_0_q0),
    .din1(in_buf_1_q0),
    .din2(in_buf_2_q0),
    .din3(in_buf_3_q0),
    .din4(trunc_ln46_1_reg_2077_pp0_iter6_reg),
    .dout(u_4_fu_1315_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U34(
    .din0(in_buf_0_q1),
    .din1(in_buf_1_q1),
    .din2(in_buf_2_q1),
    .din3(in_buf_3_q1),
    .din4(trunc_ln46_2_reg_2171_pp0_iter6_reg),
    .dout(u_5_fu_1351_p6)
);

NTT_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U35(
    .din0(in_buf_0_q0),
    .din1(in_buf_1_q0),
    .din2(in_buf_2_q0),
    .din3(in_buf_3_q0),
    .din4(trunc_ln46_3_reg_2241_pp0_iter7_reg),
    .dout(u_6_fu_1636_p6)
);

NTT_mac_muladd_10s_9ns_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_9ns_10ns_10_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_757_p2),
    .din1(grp_fu_1769_p1),
    .din2(n_5_reg_1939_pp0_iter3_reg),
    .ce(1'b1),
    .dout(grp_fu_1769_p3)
);

NTT_mac_muladd_9ns_9ns_9ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_9ns_9ns_9ns_10_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1778_p0),
    .din1(grp_fu_1778_p1),
    .din2(grp_fu_1778_p2),
    .ce(1'b1),
    .dout(grp_fu_1778_p3)
);

NTT_mac_muladd_9ns_9ns_9ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_9ns_9ns_9ns_10_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1788_p0),
    .din1(grp_fu_1788_p1),
    .din2(grp_fu_1788_p2),
    .ce(1'b1),
    .dout(grp_fu_1788_p3)
);

NTT_mac_muladd_9ns_9ns_9ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
mac_muladd_9ns_9ns_9ns_10_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1798_p0),
    .din1(grp_fu_1798_p1),
    .din2(grp_fu_1798_p2),
    .ce(1'b1),
    .dout(grp_fu_1798_p3)
);

NTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1808_p0),
    .din1(grp_fu_1808_p1),
    .ce(1'b1),
    .dout(grp_fu_1808_p2)
);

NTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1815_p0),
    .din1(grp_fu_1815_p1),
    .ce(1'b1),
    .dout(grp_fu_1815_p2)
);

NTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1822_p0),
    .din1(grp_fu_1822_p1),
    .ce(1'b1),
    .dout(grp_fu_1822_p2)
);

NTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1829_p0),
    .din1(grp_fu_1829_p1),
    .ce(1'b1),
    .dout(grp_fu_1829_p2)
);

NTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1836_p0),
    .din1(grp_fu_1836_p1),
    .ce(1'b1),
    .dout(grp_fu_1836_p2)
);

NTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1842_p0),
    .din1(grp_fu_1842_p1),
    .ce(1'b1),
    .dout(grp_fu_1842_p2)
);

NTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1848_p0),
    .din1(grp_fu_1848_p1),
    .ce(1'b1),
    .dout(grp_fu_1848_p2)
);

NTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1854_p0),
    .din1(grp_fu_1854_p1),
    .ce(1'b1),
    .dout(grp_fu_1854_p2)
);

NTT_mac_muladd_16ns_14ns_30ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
mac_muladd_16ns_14ns_30ns_31_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1860_p0),
    .din1(grp_fu_1860_p1),
    .din2(grp_fu_1860_p2),
    .ce(1'b1),
    .dout(grp_fu_1860_p3)
);

NTT_mac_muladd_16ns_14ns_30ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
mac_muladd_16ns_14ns_30ns_31_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1869_p0),
    .din1(grp_fu_1869_p1),
    .din2(grp_fu_1869_p2),
    .ce(1'b1),
    .dout(grp_fu_1869_p3)
);

NTT_mac_muladd_16ns_14ns_30ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
mac_muladd_16ns_14ns_30ns_31_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1878_p0),
    .din1(grp_fu_1878_p1),
    .din2(grp_fu_1878_p2),
    .ce(1'b1),
    .dout(grp_fu_1878_p3)
);

NTT_mac_muladd_16ns_14ns_30ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
mac_muladd_16ns_14ns_30ns_31_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1887_p0),
    .din1(grp_fu_1887_p1),
    .din2(grp_fu_1887_p2),
    .ce(1'b1),
    .dout(grp_fu_1887_p3)
);

NTT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_749_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_01_fu_104 <= n_8_fu_763_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_01_fu_104 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln48_3_reg_2021 <= add_ln48_3_fu_851_p2;
        add_ln52_7_reg_2297 <= add_ln52_7_fu_1098_p2;
        add_ln52_7_reg_2297_pp0_iter5_reg <= add_ln52_7_reg_2297;
        add_ln52_7_reg_2297_pp0_iter6_reg <= add_ln52_7_reg_2297_pp0_iter5_reg;
        add_ln52_7_reg_2297_pp0_iter7_reg <= add_ln52_7_reg_2297_pp0_iter6_reg;
        add_ln67_5_reg_2578 <= add_ln67_5_fu_1619_p2;
        add_ln67_reg_2483 <= add_ln67_fu_1309_p2;
        mul_ln53_9_reg_2351 <= grp_fu_1842_p2;
        mul_ln53_reg_2346 <= grp_fu_1836_p2;
        n_7_reg_1968_pp0_iter1_reg[8 : 2] <= n_7_reg_1968[8 : 2];
        n_7_reg_1968_pp0_iter2_reg[8 : 2] <= n_7_reg_1968_pp0_iter1_reg[8 : 2];
        n_7_reg_1968_pp0_iter3_reg[8 : 2] <= n_7_reg_1968_pp0_iter2_reg[8 : 2];
        out_buf_0_addr_4_reg_2528 <= zext_ln50_8_fu_1337_p1;
        out_buf_0_addr_6_reg_2606 <= zext_ln50_9_fu_1625_p1;
        out_buf_1_addr_4_reg_2533 <= zext_ln50_8_fu_1337_p1;
        out_buf_1_addr_6_reg_2611 <= zext_ln50_9_fu_1625_p1;
        out_buf_2_addr_4_reg_2538 <= zext_ln50_8_fu_1337_p1;
        out_buf_2_addr_6_reg_2616 <= zext_ln50_9_fu_1625_p1;
        out_buf_3_addr_4_reg_2543 <= zext_ln50_8_fu_1337_p1;
        out_buf_3_addr_6_reg_2621 <= zext_ln50_9_fu_1625_p1;
        trunc_ln42_4_reg_2498 <= {{grp_fu_1869_p3[30:16]}};
        u_4_reg_2491 <= u_4_fu_1315_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln52_4_reg_2148 <= add_ln52_4_fu_942_p2;
        add_ln52_4_reg_2148_pp0_iter5_reg <= add_ln52_4_reg_2148;
        add_ln52_4_reg_2148_pp0_iter6_reg <= add_ln52_4_reg_2148_pp0_iter5_reg;
        add_ln52_5_reg_2162 <= add_ln52_5_fu_968_p2;
        add_ln52_5_reg_2162_pp0_iter5_reg <= add_ln52_5_reg_2162;
        add_ln52_5_reg_2162_pp0_iter6_reg <= add_ln52_5_reg_2162_pp0_iter5_reg;
        add_ln52_5_reg_2162_pp0_iter7_reg <= add_ln52_5_reg_2162_pp0_iter6_reg;
        add_ln67_4_reg_2565 <= add_ln67_4_fu_1490_p2;
        add_ln67_6_reg_2633 <= add_ln67_6_fu_1763_p2;
        lshr_ln50_4_reg_2177 <= {{grp_fu_1788_p3[9:2]}};
        lshr_ln50_4_reg_2177_pp0_iter5_reg <= lshr_ln50_4_reg_2177;
        lshr_ln50_4_reg_2177_pp0_iter6_reg <= lshr_ln50_4_reg_2177_pp0_iter5_reg;
        mul_ln53_13_reg_2416 <= grp_fu_1854_p2;
        n_reg_1956_pp0_iter1_reg[8 : 1] <= n_reg_1956[8 : 1];
        n_reg_1956_pp0_iter2_reg[8 : 1] <= n_reg_1956_pp0_iter1_reg[8 : 1];
        n_reg_1956_pp0_iter3_reg[8 : 1] <= n_reg_1956_pp0_iter2_reg[8 : 1];
        out_buf_0_addr_5_reg_2202 <= zext_ln52_11_fu_1016_p1;
        out_buf_0_addr_5_reg_2202_pp0_iter5_reg <= out_buf_0_addr_5_reg_2202;
        out_buf_0_addr_5_reg_2202_pp0_iter6_reg <= out_buf_0_addr_5_reg_2202_pp0_iter5_reg;
        out_buf_0_addr_5_reg_2202_pp0_iter7_reg <= out_buf_0_addr_5_reg_2202_pp0_iter6_reg;
        out_buf_0_addr_reg_2391 <= zext_ln50_fu_1138_p1;
        out_buf_1_addr_5_reg_2207 <= zext_ln52_11_fu_1016_p1;
        out_buf_1_addr_5_reg_2207_pp0_iter5_reg <= out_buf_1_addr_5_reg_2207;
        out_buf_1_addr_5_reg_2207_pp0_iter6_reg <= out_buf_1_addr_5_reg_2207_pp0_iter5_reg;
        out_buf_1_addr_5_reg_2207_pp0_iter7_reg <= out_buf_1_addr_5_reg_2207_pp0_iter6_reg;
        out_buf_1_addr_reg_2396 <= zext_ln50_fu_1138_p1;
        out_buf_2_addr_5_reg_2212 <= zext_ln52_11_fu_1016_p1;
        out_buf_2_addr_5_reg_2212_pp0_iter5_reg <= out_buf_2_addr_5_reg_2212;
        out_buf_2_addr_5_reg_2212_pp0_iter6_reg <= out_buf_2_addr_5_reg_2212_pp0_iter5_reg;
        out_buf_2_addr_5_reg_2212_pp0_iter7_reg <= out_buf_2_addr_5_reg_2212_pp0_iter6_reg;
        out_buf_2_addr_reg_2401 <= zext_ln50_fu_1138_p1;
        out_buf_3_addr_5_reg_2217 <= zext_ln52_11_fu_1016_p1;
        out_buf_3_addr_5_reg_2217_pp0_iter5_reg <= out_buf_3_addr_5_reg_2217;
        out_buf_3_addr_5_reg_2217_pp0_iter6_reg <= out_buf_3_addr_5_reg_2217_pp0_iter5_reg;
        out_buf_3_addr_5_reg_2217_pp0_iter7_reg <= out_buf_3_addr_5_reg_2217_pp0_iter6_reg;
        out_buf_3_addr_reg_2406 <= zext_ln50_fu_1138_p1;
        tmp2_21_reg_2326 <= grp_fu_1822_p2;
        tmp2_21_reg_2326_pp0_iter6_reg <= tmp2_21_reg_2326;
        trunc_ln42_6_reg_2573 <= {{grp_fu_1887_p3[30:16]}};
        trunc_ln46_2_reg_2171 <= trunc_ln46_2_fu_990_p1;
        trunc_ln46_2_reg_2171_pp0_iter5_reg <= trunc_ln46_2_reg_2171;
        trunc_ln46_2_reg_2171_pp0_iter6_reg <= trunc_ln46_2_reg_2171_pp0_iter5_reg;
        trunc_ln46_2_reg_2171_pp0_iter7_reg <= trunc_ln46_2_reg_2171_pp0_iter6_reg;
        zext_ln46_reg_1984[8 : 0] <= zext_ln46_fu_818_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln52_6_reg_2232 <= add_ln52_6_fu_1034_p2;
        add_ln52_6_reg_2232_pp0_iter5_reg <= add_ln52_6_reg_2232;
        add_ln52_6_reg_2232_pp0_iter6_reg <= add_ln52_6_reg_2232_pp0_iter5_reg;
        add_ln52_6_reg_2232_pp0_iter7_reg <= add_ln52_6_reg_2232_pp0_iter6_reg;
        lshr_ln50_5_reg_2247 <= {{grp_fu_1798_p3[9:2]}};
        lshr_ln50_5_reg_2247_pp0_iter5_reg <= lshr_ln50_5_reg_2247;
        lshr_ln50_5_reg_2247_pp0_iter6_reg <= lshr_ln50_5_reg_2247_pp0_iter5_reg;
        lshr_ln50_5_reg_2247_pp0_iter7_reg <= lshr_ln50_5_reg_2247_pp0_iter6_reg;
        n_6_reg_1962_pp0_iter1_reg[0] <= n_6_reg_1962[0];
n_6_reg_1962_pp0_iter1_reg[8 : 2] <= n_6_reg_1962[8 : 2];
        n_6_reg_1962_pp0_iter2_reg[0] <= n_6_reg_1962_pp0_iter1_reg[0];
n_6_reg_1962_pp0_iter2_reg[8 : 2] <= n_6_reg_1962_pp0_iter1_reg[8 : 2];
        n_6_reg_1962_pp0_iter3_reg[0] <= n_6_reg_1962_pp0_iter2_reg[0];
n_6_reg_1962_pp0_iter3_reg[8 : 2] <= n_6_reg_1962_pp0_iter2_reg[8 : 2];
        out_buf_0_addr_2_reg_2458 <= zext_ln50_7_fu_1168_p1;
        out_buf_0_addr_7_reg_2272 <= zext_ln52_13_fu_1082_p1;
        out_buf_0_addr_7_reg_2272_pp0_iter5_reg <= out_buf_0_addr_7_reg_2272;
        out_buf_0_addr_7_reg_2272_pp0_iter6_reg <= out_buf_0_addr_7_reg_2272_pp0_iter5_reg;
        out_buf_0_addr_7_reg_2272_pp0_iter7_reg <= out_buf_0_addr_7_reg_2272_pp0_iter6_reg;
        out_buf_1_addr_2_reg_2463 <= zext_ln50_7_fu_1168_p1;
        out_buf_1_addr_7_reg_2277 <= zext_ln52_13_fu_1082_p1;
        out_buf_1_addr_7_reg_2277_pp0_iter5_reg <= out_buf_1_addr_7_reg_2277;
        out_buf_1_addr_7_reg_2277_pp0_iter6_reg <= out_buf_1_addr_7_reg_2277_pp0_iter5_reg;
        out_buf_1_addr_7_reg_2277_pp0_iter7_reg <= out_buf_1_addr_7_reg_2277_pp0_iter6_reg;
        out_buf_2_addr_2_reg_2468 <= zext_ln50_7_fu_1168_p1;
        out_buf_2_addr_7_reg_2282 <= zext_ln52_13_fu_1082_p1;
        out_buf_2_addr_7_reg_2282_pp0_iter5_reg <= out_buf_2_addr_7_reg_2282;
        out_buf_2_addr_7_reg_2282_pp0_iter6_reg <= out_buf_2_addr_7_reg_2282_pp0_iter5_reg;
        out_buf_2_addr_7_reg_2282_pp0_iter7_reg <= out_buf_2_addr_7_reg_2282_pp0_iter6_reg;
        out_buf_3_addr_2_reg_2473 <= zext_ln50_7_fu_1168_p1;
        out_buf_3_addr_7_reg_2287 <= zext_ln52_13_fu_1082_p1;
        out_buf_3_addr_7_reg_2287_pp0_iter5_reg <= out_buf_3_addr_7_reg_2287;
        out_buf_3_addr_7_reg_2287_pp0_iter6_reg <= out_buf_3_addr_7_reg_2287_pp0_iter5_reg;
        out_buf_3_addr_7_reg_2287_pp0_iter7_reg <= out_buf_3_addr_7_reg_2287_pp0_iter6_reg;
        tmp2_24_reg_2336 <= grp_fu_1829_p2;
        tmp2_24_reg_2336_pp0_iter6_reg <= tmp2_24_reg_2336;
        trunc_ln46_3_reg_2241 <= trunc_ln46_3_fu_1056_p1;
        trunc_ln46_3_reg_2241_pp0_iter5_reg <= trunc_ln46_3_reg_2241;
        trunc_ln46_3_reg_2241_pp0_iter6_reg <= trunc_ln46_3_reg_2241_pp0_iter5_reg;
        trunc_ln46_3_reg_2241_pp0_iter7_reg <= trunc_ln46_3_reg_2241_pp0_iter6_reg;
        u_reg_2421 <= u_fu_1152_p6;
        zext_ln46_1_reg_2000[8 : 0] <= zext_ln46_1_fu_831_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_5_reg_2133 <= GMb_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gm_reg_1990 <= GMb_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ht_reg_1903 <= {{t[9:1]}};
        lshr_ln50_3_reg_2083 <= {{grp_fu_1778_p3[9:2]}};
        lshr_ln50_3_reg_2083_pp0_iter5_reg <= lshr_ln50_3_reg_2083;
        lshr_ln50_3_reg_2083_pp0_iter6_reg <= lshr_ln50_3_reg_2083_pp0_iter5_reg;
        lshr_ln_reg_2032 <= {{lshr_ln_fu_859_p1[9:2]}};
        lshr_ln_reg_2032_pp0_iter5_reg <= lshr_ln_reg_2032;
        lshr_ln_reg_2032_pp0_iter6_reg <= lshr_ln_reg_2032_pp0_iter5_reg;
        mul_ln53_11_reg_2366 <= grp_fu_1848_p2;
        n_5_reg_1939 <= ap_sig_allocacmp_n_5;
        n_5_reg_1939_pp0_iter1_reg <= n_5_reg_1939;
        n_5_reg_1939_pp0_iter2_reg <= n_5_reg_1939_pp0_iter1_reg;
        n_5_reg_1939_pp0_iter3_reg <= n_5_reg_1939_pp0_iter2_reg;
        out_buf_0_addr_1_reg_2057 <= zext_ln52_fu_882_p1;
        out_buf_0_addr_1_reg_2057_pp0_iter5_reg <= out_buf_0_addr_1_reg_2057;
        out_buf_0_addr_1_reg_2057_pp0_iter6_reg <= out_buf_0_addr_1_reg_2057_pp0_iter5_reg;
        out_buf_0_addr_3_reg_2108 <= zext_ln52_9_fu_920_p1;
        out_buf_0_addr_3_reg_2108_pp0_iter5_reg <= out_buf_0_addr_3_reg_2108;
        out_buf_0_addr_3_reg_2108_pp0_iter6_reg <= out_buf_0_addr_3_reg_2108_pp0_iter5_reg;
        out_buf_0_addr_3_reg_2108_pp0_iter7_reg <= out_buf_0_addr_3_reg_2108_pp0_iter6_reg;
        out_buf_1_addr_1_reg_2062 <= zext_ln52_fu_882_p1;
        out_buf_1_addr_1_reg_2062_pp0_iter5_reg <= out_buf_1_addr_1_reg_2062;
        out_buf_1_addr_1_reg_2062_pp0_iter6_reg <= out_buf_1_addr_1_reg_2062_pp0_iter5_reg;
        out_buf_1_addr_3_reg_2113 <= zext_ln52_9_fu_920_p1;
        out_buf_1_addr_3_reg_2113_pp0_iter5_reg <= out_buf_1_addr_3_reg_2113;
        out_buf_1_addr_3_reg_2113_pp0_iter6_reg <= out_buf_1_addr_3_reg_2113_pp0_iter5_reg;
        out_buf_1_addr_3_reg_2113_pp0_iter7_reg <= out_buf_1_addr_3_reg_2113_pp0_iter6_reg;
        out_buf_2_addr_1_reg_2067 <= zext_ln52_fu_882_p1;
        out_buf_2_addr_1_reg_2067_pp0_iter5_reg <= out_buf_2_addr_1_reg_2067;
        out_buf_2_addr_1_reg_2067_pp0_iter6_reg <= out_buf_2_addr_1_reg_2067_pp0_iter5_reg;
        out_buf_2_addr_3_reg_2118 <= zext_ln52_9_fu_920_p1;
        out_buf_2_addr_3_reg_2118_pp0_iter5_reg <= out_buf_2_addr_3_reg_2118;
        out_buf_2_addr_3_reg_2118_pp0_iter6_reg <= out_buf_2_addr_3_reg_2118_pp0_iter5_reg;
        out_buf_2_addr_3_reg_2118_pp0_iter7_reg <= out_buf_2_addr_3_reg_2118_pp0_iter6_reg;
        out_buf_3_addr_1_reg_2072 <= zext_ln52_fu_882_p1;
        out_buf_3_addr_1_reg_2072_pp0_iter5_reg <= out_buf_3_addr_1_reg_2072;
        out_buf_3_addr_1_reg_2072_pp0_iter6_reg <= out_buf_3_addr_1_reg_2072_pp0_iter5_reg;
        out_buf_3_addr_3_reg_2123 <= zext_ln52_9_fu_920_p1;
        out_buf_3_addr_3_reg_2123_pp0_iter5_reg <= out_buf_3_addr_3_reg_2123;
        out_buf_3_addr_3_reg_2123_pp0_iter6_reg <= out_buf_3_addr_3_reg_2123_pp0_iter5_reg;
        out_buf_3_addr_3_reg_2123_pp0_iter7_reg <= out_buf_3_addr_3_reg_2123_pp0_iter6_reg;
        tmp2_18_reg_2316 <= grp_fu_1815_p2;
        tmp2_18_reg_2316_pp0_iter6_reg <= tmp2_18_reg_2316;
        tmp2_reg_2306 <= grp_fu_1808_p2;
        tmp2_reg_2306_pp0_iter6_reg <= tmp2_reg_2306;
        tmp_reg_1946 <= ap_sig_allocacmp_n_5[32'd9];
        tmp_reg_1946_pp0_iter1_reg <= tmp_reg_1946;
        tmp_reg_1946_pp0_iter2_reg <= tmp_reg_1946_pp0_iter1_reg;
        tmp_reg_1946_pp0_iter3_reg <= tmp_reg_1946_pp0_iter2_reg;
        tmp_reg_1946_pp0_iter4_reg <= tmp_reg_1946_pp0_iter3_reg;
        tmp_reg_1946_pp0_iter5_reg <= tmp_reg_1946_pp0_iter4_reg;
        tmp_reg_1946_pp0_iter6_reg <= tmp_reg_1946_pp0_iter5_reg;
        tmp_reg_1946_pp0_iter7_reg <= tmp_reg_1946_pp0_iter6_reg;
        trunc_ln42_5_reg_2555 <= {{grp_fu_1878_p3[30:16]}};
        trunc_ln46_1_reg_2077 <= trunc_ln46_1_fu_894_p1;
        trunc_ln46_1_reg_2077_pp0_iter5_reg <= trunc_ln46_1_reg_2077;
        trunc_ln46_1_reg_2077_pp0_iter6_reg <= trunc_ln46_1_reg_2077_pp0_iter5_reg;
        trunc_ln46_1_reg_2077_pp0_iter7_reg <= trunc_ln46_1_reg_2077_pp0_iter6_reg;
        trunc_ln46_reg_2026 <= trunc_ln46_fu_856_p1;
        trunc_ln46_reg_2026_pp0_iter5_reg <= trunc_ln46_reg_2026;
        trunc_ln46_reg_2026_pp0_iter6_reg <= trunc_ln46_reg_2026_pp0_iter5_reg;
        trunc_ln_reg_1931 <= {{t[2:1]}};
        u_5_reg_2548 <= u_5_fu_1351_p6;
        u_6_reg_2626 <= u_6_fu_1636_p6;
        zext_ln39_reg_1910[8 : 0] <= zext_ln39_fu_723_p1[8 : 0];
        zext_ln43_reg_1923[8 : 0] <= zext_ln43_fu_727_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1946 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        n_6_reg_1962[0] <= n_6_fu_788_p2[0];
n_6_reg_1962[8 : 2] <= n_6_fu_788_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1946 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        n_7_reg_1968[8 : 2] <= n_7_fu_798_p2[8 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1946 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_reg_1956[8 : 1] <= n_fu_777_p2[8 : 1];
        trunc_ln43_reg_1950 <= trunc_ln43_fu_774_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_709 <= GMb_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        GMb_address0 = zext_ln48_6_fu_935_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        GMb_address0 = zext_ln48_5_fu_842_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        GMb_address0 = zext_ln48_4_fu_826_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        GMb_address0 = zext_ln48_fu_813_p1;
    end else begin
        GMb_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        GMb_ce0 = 1'b1;
    end else begin
        GMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_1946 == 1'd1) & (1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (tmp_reg_1946_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_5 = 10'd0;
    end else begin
        ap_sig_allocacmp_n_5 = n_01_fu_104;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_0_address0 = zext_ln50_9_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_0_address0 = zext_ln50_7_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_0_address0 = zext_ln50_fu_1138_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_0_address0 = zext_ln52_9_fu_920_p1;
    end else begin
        in_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_0_address1 = zext_ln50_8_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_0_address1 = zext_ln52_13_fu_1082_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_0_address1 = zext_ln52_11_fu_1016_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_0_address1 = zext_ln52_fu_882_p1;
    end else begin
        in_buf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_0_ce0 = 1'b1;
    end else begin
        in_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_0_ce1 = 1'b1;
    end else begin
        in_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_1_address0 = zext_ln50_9_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_1_address0 = zext_ln50_7_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_1_address0 = zext_ln50_fu_1138_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_1_address0 = zext_ln52_9_fu_920_p1;
    end else begin
        in_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_1_address1 = zext_ln50_8_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_1_address1 = zext_ln52_13_fu_1082_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_1_address1 = zext_ln52_11_fu_1016_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_1_address1 = zext_ln52_fu_882_p1;
    end else begin
        in_buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_1_ce0 = 1'b1;
    end else begin
        in_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_1_ce1 = 1'b1;
    end else begin
        in_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_2_address0 = zext_ln50_9_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_2_address0 = zext_ln50_7_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_2_address0 = zext_ln50_fu_1138_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_2_address0 = zext_ln52_9_fu_920_p1;
    end else begin
        in_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_2_address1 = zext_ln50_8_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_2_address1 = zext_ln52_13_fu_1082_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_2_address1 = zext_ln52_11_fu_1016_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_2_address1 = zext_ln52_fu_882_p1;
    end else begin
        in_buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_2_ce0 = 1'b1;
    end else begin
        in_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_2_ce1 = 1'b1;
    end else begin
        in_buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_3_address0 = zext_ln50_9_fu_1625_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_3_address0 = zext_ln50_7_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_3_address0 = zext_ln50_fu_1138_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_3_address0 = zext_ln52_9_fu_920_p1;
    end else begin
        in_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_buf_3_address1 = zext_ln50_8_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_buf_3_address1 = zext_ln52_13_fu_1082_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_buf_3_address1 = zext_ln52_11_fu_1016_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_buf_3_address1 = zext_ln52_fu_882_p1;
    end else begin
        in_buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_3_ce0 = 1'b1;
    end else begin
        in_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        in_buf_3_ce1 = 1'b1;
    end else begin
        in_buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_0_address0 = out_buf_0_addr_7_reg_2272_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_0_address0 = out_buf_0_addr_6_reg_2606;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_address0 = out_buf_0_addr_5_reg_2202_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_0_address0 = out_buf_0_addr_4_reg_2528;
    end else begin
        out_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_0_address1 = out_buf_0_addr_3_reg_2108_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_0_address1 = out_buf_0_addr_2_reg_2458;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_address1 = out_buf_0_addr_1_reg_2057_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_0_address1 = out_buf_0_addr_reg_2391;
    end else begin
        out_buf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_0_ce0 = 1'b1;
    end else begin
        out_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_0_ce1 = 1'b1;
    end else begin
        out_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_0_d0 = add_ln67_6_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_0_d0 = add_ln62_6_fu_1727_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_d0 = add_ln67_5_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_0_d0 = add_ln62_5_fu_1583_p2;
    end else begin
        out_buf_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_0_d1 = add_ln67_4_reg_2565;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_0_d1 = add_ln62_4_fu_1454_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_0_d1 = add_ln67_reg_2483;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_0_d1 = add_ln62_fu_1273_p2;
    end else begin
        out_buf_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln52_7_reg_2297_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln52_6_reg_2232_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_0_we0 = 1'b1;
    end else begin
        out_buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd0 == add_ln52_5_reg_2162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd0 == add_ln52_4_reg_2148_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_0_we1 = 1'b1;
    end else begin
        out_buf_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_1_address0 = out_buf_1_addr_7_reg_2277_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_1_address0 = out_buf_1_addr_6_reg_2611;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_1_address0 = out_buf_1_addr_5_reg_2207_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_1_address0 = out_buf_1_addr_4_reg_2533;
    end else begin
        out_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_1_address1 = out_buf_1_addr_3_reg_2113_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_1_address1 = out_buf_1_addr_2_reg_2463;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_1_address1 = out_buf_1_addr_1_reg_2062_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_1_address1 = out_buf_1_addr_reg_2396;
    end else begin
        out_buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_1_ce0 = 1'b1;
    end else begin
        out_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_1_ce1 = 1'b1;
    end else begin
        out_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_1_d0 = add_ln67_6_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_1_d0 = add_ln62_6_fu_1727_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_1_d0 = add_ln67_5_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_1_d0 = add_ln62_5_fu_1583_p2;
    end else begin
        out_buf_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_1_d1 = add_ln67_4_reg_2565;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_1_d1 = add_ln62_4_fu_1454_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_1_d1 = add_ln67_reg_2483;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_1_d1 = add_ln62_fu_1273_p2;
    end else begin
        out_buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln52_7_reg_2297_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln52_6_reg_2232_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_1_we0 = 1'b1;
    end else begin
        out_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd1 == add_ln52_5_reg_2162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd1 == add_ln52_4_reg_2148_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_1_we1 = 1'b1;
    end else begin
        out_buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_2_address0 = out_buf_2_addr_7_reg_2282_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_2_address0 = out_buf_2_addr_6_reg_2616;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_2_address0 = out_buf_2_addr_5_reg_2212_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_2_address0 = out_buf_2_addr_4_reg_2538;
    end else begin
        out_buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_2_address1 = out_buf_2_addr_3_reg_2118_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_2_address1 = out_buf_2_addr_2_reg_2468;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_2_address1 = out_buf_2_addr_1_reg_2067_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_2_address1 = out_buf_2_addr_reg_2401;
    end else begin
        out_buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_2_ce0 = 1'b1;
    end else begin
        out_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_2_ce1 = 1'b1;
    end else begin
        out_buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_2_d0 = add_ln67_6_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_2_d0 = add_ln62_6_fu_1727_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_2_d0 = add_ln67_5_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_2_d0 = add_ln62_5_fu_1583_p2;
    end else begin
        out_buf_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_2_d1 = add_ln67_4_reg_2565;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_2_d1 = add_ln62_4_fu_1454_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_2_d1 = add_ln67_reg_2483;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_2_d1 = add_ln62_fu_1273_p2;
    end else begin
        out_buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln52_7_reg_2297_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln52_6_reg_2232_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_2_we0 = 1'b1;
    end else begin
        out_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd2 == add_ln52_5_reg_2162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd2 == add_ln52_4_reg_2148_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_2_we1 = 1'b1;
    end else begin
        out_buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_3_address0 = out_buf_3_addr_7_reg_2287_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_3_address0 = out_buf_3_addr_6_reg_2621;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_3_address0 = out_buf_3_addr_5_reg_2217_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_3_address0 = out_buf_3_addr_4_reg_2543;
    end else begin
        out_buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_3_address1 = out_buf_3_addr_3_reg_2123_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_3_address1 = out_buf_3_addr_2_reg_2473;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_3_address1 = out_buf_3_addr_1_reg_2072_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_3_address1 = out_buf_3_addr_reg_2406;
    end else begin
        out_buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_3_ce0 = 1'b1;
    end else begin
        out_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_3_ce1 = 1'b1;
    end else begin
        out_buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_3_d0 = add_ln67_6_reg_2633;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_3_d0 = add_ln62_6_fu_1727_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_3_d0 = add_ln67_5_reg_2578;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_3_d0 = add_ln62_5_fu_1583_p2;
    end else begin
        out_buf_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_buf_3_d1 = add_ln67_4_reg_2565;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_buf_3_d1 = add_ln62_4_fu_1454_p2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_buf_3_d1 = add_ln67_reg_2483;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_buf_3_d1 = add_ln62_fu_1273_p2;
    end else begin
        out_buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln52_7_reg_2297_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln52_6_reg_2232_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_3_we0 = 1'b1;
    end else begin
        out_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((2'd3 == add_ln52_5_reg_2162_pp0_iter7_reg) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((2'd3 == add_ln52_4_reg_2148_pp0_iter6_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_buf_3_we1 = 1'b1;
    end else begin
        out_buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter7_stage2) & (ap_idle_pp0_0to6 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln48_1_fu_822_p2 = (zext_ln46_reg_1984 + zext_ln43_reg_1923);

assign add_ln48_2_fu_838_p2 = (zext_ln46_1_reg_2000 + zext_ln43_reg_1923);

assign add_ln48_3_fu_851_p2 = (zext_ln46_2_fu_847_p1 + zext_ln43_reg_1923);

assign add_ln48_fu_808_p2 = ($signed(grp_fu_757_p2) + $signed(zext_ln43_reg_1923));

assign add_ln52_1_fu_906_p2 = (grp_fu_1778_p3 + zext_ln39_reg_1910);

assign add_ln52_2_fu_1002_p2 = (grp_fu_1788_p3 + zext_ln39_reg_1910);

assign add_ln52_3_fu_1068_p2 = (grp_fu_1798_p3 + zext_ln39_reg_1910);

assign add_ln52_4_fu_942_p2 = (trunc_ln46_reg_2026 + trunc_ln_reg_1931);

assign add_ln52_5_fu_968_p2 = (trunc_ln46_1_reg_2077 + trunc_ln_reg_1931);

assign add_ln52_6_fu_1034_p2 = (trunc_ln46_2_reg_2171 + trunc_ln_reg_1931);

assign add_ln52_7_fu_1098_p2 = (trunc_ln46_3_reg_2241 + trunc_ln_reg_1931);

assign add_ln52_fu_868_p0 = grp_fu_1769_p3;

assign add_ln52_fu_868_p2 = ($signed(add_ln52_fu_868_p0) + $signed(zext_ln39_reg_1910));

assign add_ln60_11_fu_1546_p2 = ($signed(zext_ln41_12_fu_1508_p1) + $signed(17'd118783));

assign add_ln60_13_fu_1690_p2 = ($signed(zext_ln41_14_fu_1652_p1) + $signed(17'd118783));

assign add_ln60_9_fu_1417_p2 = ($signed(zext_ln41_10_fu_1379_p1) + $signed(17'd118783));

assign add_ln60_fu_1236_p2 = ($signed(zext_ln41_8_fu_1188_p1) + $signed(17'd118783));

assign add_ln62_10_fu_1570_p2 = ($signed(tmp2_29_fu_1536_p2) + $signed(u_5_reg_2548));

assign add_ln62_11_fu_1714_p2 = ($signed(tmp2_30_fu_1680_p2) + $signed(u_6_reg_2626));

assign add_ln62_4_fu_1454_p2 = (select_ln62_4_fu_1446_p3 + add_ln62_9_fu_1441_p2);

assign add_ln62_5_fu_1583_p2 = (select_ln62_5_fu_1575_p3 + add_ln62_10_fu_1570_p2);

assign add_ln62_6_fu_1727_p2 = (select_ln62_6_fu_1719_p3 + add_ln62_11_fu_1714_p2);

assign add_ln62_8_fu_1260_p2 = ($signed(tmp2_27_fu_1226_p2) + $signed(u_reg_2421));

assign add_ln62_9_fu_1441_p2 = ($signed(tmp2_28_fu_1407_p2) + $signed(u_4_reg_2491));

assign add_ln62_fu_1273_p2 = (select_ln62_fu_1265_p3 + add_ln62_8_fu_1260_p2);

assign add_ln67_4_fu_1490_p2 = (select_ln67_4_fu_1482_p3 + trunc_ln66_4_fu_1478_p1);

assign add_ln67_5_fu_1619_p2 = (select_ln67_5_fu_1611_p3 + trunc_ln66_5_fu_1607_p1);

assign add_ln67_6_fu_1763_p2 = (select_ln67_6_fu_1755_p3 + trunc_ln66_6_fu_1751_p1);

assign add_ln67_fu_1309_p2 = (select_ln67_fu_1301_p3 + trunc_ln66_fu_1297_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage3 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage3_subdone)) | ((ap_ST_fsm_pp0_stage2 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage2_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)) | ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_370 = (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_372 = (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_374 = (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_376 = (trunc_ln46_reg_2026_pp0_iter6_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_408 = (2'd2 == add_ln52_4_reg_2148_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_410 = (2'd1 == add_ln52_4_reg_2148_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_412 = (2'd0 == add_ln52_4_reg_2148_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_414 = (2'd3 == add_ln52_4_reg_2148_pp0_iter6_reg);
end

always @ (*) begin
    ap_enable_operation_442 = (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_444 = (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_446 = (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_448 = (trunc_ln46_1_reg_2077_pp0_iter7_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_457 = (2'd2 == add_ln52_5_reg_2162_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_459 = (2'd1 == add_ln52_5_reg_2162_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_461 = (2'd0 == add_ln52_5_reg_2162_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_463 = (2'd3 == add_ln52_5_reg_2162_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_480 = (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_482 = (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_484 = (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_486 = (trunc_ln46_2_reg_2171_pp0_iter7_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_506 = (2'd2 == add_ln52_6_reg_2232_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_508 = (2'd1 == add_ln52_6_reg_2232_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_510 = (2'd0 == add_ln52_6_reg_2232_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_512 = (2'd3 == add_ln52_6_reg_2232_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_534 = (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd2);
end

always @ (*) begin
    ap_enable_operation_536 = (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd1);
end

always @ (*) begin
    ap_enable_operation_538 = (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd0);
end

always @ (*) begin
    ap_enable_operation_540 = (trunc_ln46_3_reg_2241_pp0_iter7_reg == 2'd3);
end

always @ (*) begin
    ap_enable_operation_547 = (2'd2 == add_ln52_7_reg_2297_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_549 = (2'd1 == add_ln52_7_reg_2297_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_551 = (2'd0 == add_ln52_7_reg_2297_pp0_iter7_reg);
end

always @ (*) begin
    ap_enable_operation_553 = (2'd3 == add_ln52_7_reg_2297_pp0_iter7_reg);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state28_pp0_iter6_stage3 = ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state29_pp0_iter7_stage0 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state30_pp0_iter7_stage1 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state31_pp0_iter7_stage2 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_enable_state32_pp0_iter7_stage3 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_enable_state33_pp0_iter8_stage0 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state34_pp0_iter8_stage1 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state35_pp0_iter8_stage2 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign grp_fu_1769_p1 = zext_ln39_reg_1910;

assign grp_fu_1778_p0 = zext_ln39_reg_1910;

assign grp_fu_1778_p1 = grp_fu_1778_p10;

assign grp_fu_1778_p10 = grp_fu_783_p2;

assign grp_fu_1778_p2 = grp_fu_1778_p20;

assign grp_fu_1778_p20 = n_reg_1956_pp0_iter3_reg;

assign grp_fu_1788_p0 = zext_ln39_reg_1910;

assign grp_fu_1788_p1 = grp_fu_1788_p10;

assign grp_fu_1788_p10 = grp_fu_793_p2;

assign grp_fu_1788_p2 = grp_fu_1788_p20;

assign grp_fu_1788_p20 = n_6_reg_1962_pp0_iter3_reg;

assign grp_fu_1798_p0 = zext_ln39_reg_1910;

assign grp_fu_1798_p1 = zext_ln46_2_fu_847_p1;

assign grp_fu_1798_p2 = grp_fu_1798_p20;

assign grp_fu_1798_p20 = n_7_reg_1968_pp0_iter3_reg;

assign grp_fu_1808_p0 = grp_fu_1808_p00;

assign grp_fu_1808_p00 = tmp_8_fu_946_p6;

assign grp_fu_1808_p1 = grp_fu_1808_p10;

assign grp_fu_1808_p10 = gm_reg_1990;

assign grp_fu_1815_p0 = grp_fu_1815_p00;

assign grp_fu_1815_p00 = tmp_s_fu_972_p6;

assign grp_fu_1815_p1 = grp_fu_1815_p10;

assign grp_fu_1815_p10 = reg_709;

assign grp_fu_1822_p0 = grp_fu_1822_p00;

assign grp_fu_1822_p00 = tmp_2_fu_1038_p6;

assign grp_fu_1822_p1 = grp_fu_1822_p10;

assign grp_fu_1822_p10 = gm_5_reg_2133;

assign grp_fu_1829_p0 = grp_fu_1829_p00;

assign grp_fu_1829_p00 = tmp_4_fu_1102_p6;

assign grp_fu_1829_p1 = grp_fu_1829_p10;

assign grp_fu_1829_p10 = reg_709;

assign grp_fu_1836_p0 = grp_fu_1808_p2[15:0];

assign grp_fu_1836_p1 = 16'd12287;

assign grp_fu_1842_p0 = grp_fu_1815_p2[15:0];

assign grp_fu_1842_p1 = 16'd12287;

assign grp_fu_1848_p0 = grp_fu_1822_p2[15:0];

assign grp_fu_1848_p1 = 16'd12287;

assign grp_fu_1854_p0 = grp_fu_1829_p2[15:0];

assign grp_fu_1854_p1 = 16'd12287;

assign grp_fu_1860_p0 = grp_fu_1860_p00;

assign grp_fu_1860_p00 = $unsigned(mul_ln53_reg_2346);

assign grp_fu_1860_p1 = 30'd12289;

assign grp_fu_1860_p2 = grp_fu_1860_p20;

assign grp_fu_1860_p20 = tmp2_reg_2306_pp0_iter6_reg;

assign grp_fu_1869_p0 = grp_fu_1869_p00;

assign grp_fu_1869_p00 = $unsigned(mul_ln53_9_reg_2351);

assign grp_fu_1869_p1 = 30'd12289;

assign grp_fu_1869_p2 = grp_fu_1869_p20;

assign grp_fu_1869_p20 = tmp2_18_reg_2316_pp0_iter6_reg;

assign grp_fu_1878_p0 = grp_fu_1878_p00;

assign grp_fu_1878_p00 = $unsigned(mul_ln53_11_reg_2366);

assign grp_fu_1878_p1 = 30'd12289;

assign grp_fu_1878_p2 = grp_fu_1878_p20;

assign grp_fu_1878_p20 = tmp2_21_reg_2326_pp0_iter6_reg;

assign grp_fu_1887_p0 = grp_fu_1887_p00;

assign grp_fu_1887_p00 = $unsigned(mul_ln53_13_reg_2416);

assign grp_fu_1887_p1 = 30'd12289;

assign grp_fu_1887_p2 = grp_fu_1887_p20;

assign grp_fu_1887_p20 = tmp2_24_reg_2336_pp0_iter6_reg;

assign grp_fu_757_p1 = grp_fu_757_p10;

assign grp_fu_757_p10 = ht_fu_713_p4;

assign grp_fu_783_p0 = (trunc_ln43_fu_774_p1 | 9'd1);

assign grp_fu_793_p0 = (trunc_ln43_reg_1950 | 9'd2);

assign grp_fu_803_p0 = (trunc_ln43_reg_1950 | 9'd3);

assign ht_fu_713_p4 = {{t[9:1]}};

assign lshr_ln1_fu_872_p4 = {{add_ln52_fu_868_p2[9:2]}};

assign lshr_ln52_4_fu_910_p4 = {{add_ln52_1_fu_906_p2[9:2]}};

assign lshr_ln52_5_fu_1006_p4 = {{add_ln52_2_fu_1002_p2[9:2]}};

assign lshr_ln52_6_fu_1072_p4 = {{add_ln52_3_fu_1068_p2[9:2]}};

assign lshr_ln_fu_859_p1 = grp_fu_1769_p3;

assign n_6_fu_788_p2 = (trunc_ln43_reg_1950 | 9'd2);

assign n_7_fu_798_p2 = (trunc_ln43_reg_1950 | 9'd3);

assign n_8_fu_763_p2 = (ap_sig_allocacmp_n_5 + 10'd4);

assign n_fu_777_p2 = (trunc_ln43_fu_774_p1 | 9'd1);

assign select_ln56_4_fu_1399_p3 = ((tmp_16_fu_1391_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln56_5_fu_1528_p3 = ((tmp_19_fu_1520_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln56_6_fu_1672_p3 = ((tmp_22_fu_1664_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln56_fu_1218_p3 = ((tmp_13_fu_1210_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln62_4_fu_1446_p3 = ((tmp_17_fu_1433_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln62_5_fu_1575_p3 = ((tmp_20_fu_1562_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln62_6_fu_1719_p3 = ((tmp_23_fu_1706_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln62_fu_1265_p3 = ((tmp_14_fu_1252_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln67_4_fu_1482_p3 = ((tmp_18_fu_1470_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln67_5_fu_1611_p3 = ((tmp_21_fu_1599_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln67_6_fu_1755_p3 = ((tmp_24_fu_1743_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln67_fu_1301_p3 = ((tmp_15_fu_1289_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign sext_ln42_10_fu_1413_p1 = tmp2_28_fu_1407_p2;

assign sext_ln42_11_fu_1516_p1 = tmp2_22_fu_1511_p2;

assign sext_ln42_12_fu_1542_p1 = tmp2_29_fu_1536_p2;

assign sext_ln42_13_fu_1660_p1 = tmp2_25_fu_1655_p2;

assign sext_ln42_14_fu_1686_p1 = tmp2_30_fu_1680_p2;

assign sext_ln42_8_fu_1232_p1 = tmp2_27_fu_1226_p2;

assign sext_ln42_9_fu_1387_p1 = tmp2_19_fu_1382_p2;

assign sext_ln42_fu_1206_p1 = tmp2_16_fu_1200_p2;

assign sext_ln60_4_fu_1423_p1 = $signed(add_ln60_9_fu_1417_p2);

assign sext_ln60_5_fu_1552_p1 = $signed(add_ln60_11_fu_1546_p2);

assign sext_ln60_6_fu_1696_p1 = $signed(add_ln60_13_fu_1690_p2);

assign sext_ln60_fu_1242_p1 = $signed(add_ln60_fu_1236_p2);

assign tmp1_12_fu_1246_p2 = ($signed(sext_ln60_fu_1242_p1) + $signed(sext_ln42_8_fu_1232_p1));

assign tmp1_13_fu_1283_p2 = ($signed(zext_ln41_fu_1185_p1) - $signed(sext_ln42_8_fu_1232_p1));

assign tmp1_15_fu_1427_p2 = ($signed(sext_ln60_4_fu_1423_p1) + $signed(sext_ln42_10_fu_1413_p1));

assign tmp1_16_fu_1464_p2 = ($signed(zext_ln41_9_fu_1376_p1) - $signed(sext_ln42_10_fu_1413_p1));

assign tmp1_18_fu_1556_p2 = ($signed(sext_ln60_5_fu_1552_p1) + $signed(sext_ln42_12_fu_1542_p1));

assign tmp1_19_fu_1593_p2 = ($signed(zext_ln41_11_fu_1505_p1) - $signed(sext_ln42_12_fu_1542_p1));

assign tmp1_21_fu_1700_p2 = ($signed(sext_ln60_6_fu_1696_p1) + $signed(sext_ln42_14_fu_1686_p1));

assign tmp1_22_fu_1737_p2 = ($signed(zext_ln41_13_fu_1649_p1) - $signed(sext_ln42_14_fu_1686_p1));

assign tmp2_16_fu_1200_p2 = ($signed(trunc_ln8_fu_1191_p4) + $signed(15'd20479));

assign tmp2_19_fu_1382_p2 = ($signed(trunc_ln42_4_reg_2498) + $signed(15'd20479));

assign tmp2_22_fu_1511_p2 = ($signed(trunc_ln42_5_reg_2555) + $signed(15'd20479));

assign tmp2_25_fu_1655_p2 = ($signed(trunc_ln42_6_reg_2573) + $signed(15'd20479));

assign tmp2_27_fu_1226_p2 = ($signed(select_ln56_fu_1218_p3) + $signed(sext_ln42_fu_1206_p1));

assign tmp2_28_fu_1407_p2 = ($signed(select_ln56_4_fu_1399_p3) + $signed(sext_ln42_9_fu_1387_p1));

assign tmp2_29_fu_1536_p2 = ($signed(select_ln56_5_fu_1528_p3) + $signed(sext_ln42_11_fu_1516_p1));

assign tmp2_30_fu_1680_p2 = ($signed(select_ln56_6_fu_1672_p3) + $signed(sext_ln42_13_fu_1660_p1));

assign tmp_13_fu_1210_p3 = tmp2_16_fu_1200_p2[32'd14];

assign tmp_14_fu_1252_p3 = tmp1_12_fu_1246_p2[32'd17];

assign tmp_15_fu_1289_p3 = tmp1_13_fu_1283_p2[32'd17];

assign tmp_16_fu_1391_p3 = tmp2_19_fu_1382_p2[32'd14];

assign tmp_17_fu_1433_p3 = tmp1_15_fu_1427_p2[32'd17];

assign tmp_18_fu_1470_p3 = tmp1_16_fu_1464_p2[32'd17];

assign tmp_19_fu_1520_p3 = tmp2_22_fu_1511_p2[32'd14];

assign tmp_20_fu_1562_p3 = tmp1_18_fu_1556_p2[32'd17];

assign tmp_21_fu_1599_p3 = tmp1_19_fu_1593_p2[32'd17];

assign tmp_22_fu_1664_p3 = tmp2_25_fu_1655_p2[32'd14];

assign tmp_23_fu_1706_p3 = tmp1_21_fu_1700_p2[32'd17];

assign tmp_24_fu_1743_p3 = tmp1_22_fu_1737_p2[32'd17];

assign tmp_2_fu_1038_p5 = (trunc_ln46_2_reg_2171 + trunc_ln_reg_1931);

assign tmp_4_fu_1102_p5 = (trunc_ln46_3_reg_2241 + trunc_ln_reg_1931);

assign tmp_8_fu_946_p5 = (trunc_ln46_reg_2026 + trunc_ln_reg_1931);

assign tmp_fu_749_p3 = ap_sig_allocacmp_n_5[32'd9];

assign tmp_s_fu_972_p5 = (trunc_ln46_1_reg_2077 + trunc_ln_reg_1931);

assign trunc_ln43_fu_774_p1 = n_5_reg_1939[8:0];

assign trunc_ln46_1_fu_894_p1 = grp_fu_1778_p3[1:0];

assign trunc_ln46_2_fu_990_p1 = grp_fu_1788_p3[1:0];

assign trunc_ln46_3_fu_1056_p1 = grp_fu_1798_p3[1:0];

assign trunc_ln46_fu_856_p0 = grp_fu_1769_p3;

assign trunc_ln46_fu_856_p1 = trunc_ln46_fu_856_p0[1:0];

assign trunc_ln66_4_fu_1478_p1 = tmp1_16_fu_1464_p2[15:0];

assign trunc_ln66_5_fu_1607_p1 = tmp1_19_fu_1593_p2[15:0];

assign trunc_ln66_6_fu_1751_p1 = tmp1_22_fu_1737_p2[15:0];

assign trunc_ln66_fu_1297_p1 = tmp1_13_fu_1283_p2[15:0];

assign trunc_ln8_fu_1191_p4 = {{grp_fu_1860_p3[30:16]}};

assign zext_ln39_fu_723_p1 = ht_fu_713_p4;

assign zext_ln41_10_fu_1379_p1 = u_4_reg_2491;

assign zext_ln41_11_fu_1505_p1 = u_5_reg_2548;

assign zext_ln41_12_fu_1508_p1 = u_5_reg_2548;

assign zext_ln41_13_fu_1649_p1 = u_6_reg_2626;

assign zext_ln41_14_fu_1652_p1 = u_6_reg_2626;

assign zext_ln41_8_fu_1188_p1 = u_reg_2421;

assign zext_ln41_9_fu_1376_p1 = u_4_reg_2491;

assign zext_ln41_fu_1185_p1 = u_reg_2421;

assign zext_ln43_fu_727_p1 = m;

assign zext_ln46_1_fu_831_p1 = grp_fu_793_p2;

assign zext_ln46_2_fu_847_p1 = grp_fu_803_p2;

assign zext_ln46_fu_818_p1 = grp_fu_783_p2;

assign zext_ln48_4_fu_826_p1 = add_ln48_1_fu_822_p2;

assign zext_ln48_5_fu_842_p1 = add_ln48_2_fu_838_p2;

assign zext_ln48_6_fu_935_p1 = add_ln48_3_reg_2021;

assign zext_ln48_fu_813_p1 = add_ln48_fu_808_p2;

assign zext_ln50_7_fu_1168_p1 = lshr_ln50_3_reg_2083_pp0_iter6_reg;

assign zext_ln50_8_fu_1337_p1 = lshr_ln50_4_reg_2177_pp0_iter6_reg;

assign zext_ln50_9_fu_1625_p1 = lshr_ln50_5_reg_2247_pp0_iter7_reg;

assign zext_ln50_fu_1138_p1 = lshr_ln_reg_2032_pp0_iter6_reg;

assign zext_ln52_11_fu_1016_p1 = lshr_ln52_5_fu_1006_p4;

assign zext_ln52_13_fu_1082_p1 = lshr_ln52_6_fu_1072_p4;

assign zext_ln52_9_fu_920_p1 = lshr_ln52_4_fu_910_p4;

assign zext_ln52_fu_882_p1 = lshr_ln1_fu_872_p4;

always @ (posedge ap_clk) begin
    zext_ln39_reg_1910[9] <= 1'b0;
    zext_ln43_reg_1923[9] <= 1'b0;
    n_reg_1956[0] <= 1'b1;
    n_reg_1956_pp0_iter1_reg[0] <= 1'b1;
    n_reg_1956_pp0_iter2_reg[0] <= 1'b1;
    n_reg_1956_pp0_iter3_reg[0] <= 1'b1;
    n_6_reg_1962[1] <= 1'b1;
    n_6_reg_1962_pp0_iter1_reg[1] <= 1'b1;
    n_6_reg_1962_pp0_iter2_reg[1] <= 1'b1;
    n_6_reg_1962_pp0_iter3_reg[1] <= 1'b1;
    n_7_reg_1968[1:0] <= 2'b11;
    n_7_reg_1968_pp0_iter1_reg[1:0] <= 2'b11;
    n_7_reg_1968_pp0_iter2_reg[1:0] <= 2'b11;
    n_7_reg_1968_pp0_iter3_reg[1:0] <= 2'b11;
    zext_ln46_reg_1984[9] <= 1'b0;
    zext_ln46_1_reg_2000[9] <= 1'b0;
end

endmodule //NTT_ntt_stage_clone
