module dummy_assumption(output logic ok); assign ok=1; endmodule
