#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 21 20:51:47 2024
# Process ID: 16284
# Current directory: C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/top_module.vds
# Journal file: C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1\vivado.jou
# Running On: DESKTOP-DJHODC2, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 16, Host memory: 68626 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 484.578 ; gain = 181.500
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/utils_1/imports/synth_1/top_module.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1380.664 ; gain = 439.875
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:171]
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:157]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/.Xil/Vivado-16284-DESKTOP-DJHODC2/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/.Xil/Vivado-16284-DESKTOP-DJHODC2/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:157]
INFO: [Synth 8-6157] synthesizing module 'GATE_S' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:178]
INFO: [Synth 8-6155] done synthesizing module 'GATE_S' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:178]
INFO: [Synth 8-6157] synthesizing module 'GATE_A' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:227]
INFO: [Synth 8-6155] done synthesizing module 'GATE_A' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:227]
INFO: [Synth 8-6157] synthesizing module 'GATE_A_Stand' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:244]
INFO: [Synth 8-6155] done synthesizing module 'GATE_A_Stand' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:244]
INFO: [Synth 8-6157] synthesizing module 'GATE_A_Test' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:261]
INFO: [Synth 8-6155] done synthesizing module 'GATE_A_Test' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:261]
INFO: [Synth 8-6157] synthesizing module 'GATE_A_Fall_S' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:278]
INFO: [Synth 8-6155] done synthesizing module 'GATE_A_Fall_S' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:278]
INFO: [Synth 8-6157] synthesizing module 'GATE_A_Fall_T' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:293]
INFO: [Synth 8-6155] done synthesizing module 'GATE_A_Fall_T' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:293]
INFO: [Synth 8-6157] synthesizing module 'COUNT_CLK_STD' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:308]
INFO: [Synth 8-6155] done synthesizing module 'COUNT_CLK_STD' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:308]
INFO: [Synth 8-6157] synthesizing module 'COUNT_CLK_TEST' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:332]
INFO: [Synth 8-6155] done synthesizing module 'COUNT_CLK_TEST' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:332]
INFO: [Synth 8-6157] synthesizing module 'CALC_FLAG' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:356]
INFO: [Synth 8-6155] done synthesizing module 'CALC_FLAG' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:356]
INFO: [Synth 8-6157] synthesizing module 'CALC_FLAG_REG' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:381]
INFO: [Synth 8-6155] done synthesizing module 'CALC_FLAG_REG' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:381]
INFO: [Synth 8-6157] synthesizing module 'GET_FREQ' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:397]
INFO: [Synth 8-6155] done synthesizing module 'GET_FREQ' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:397]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:150]
INFO: [Synth 8-6157] synthesizing module 'PROBE' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:414]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:419]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/.Xil/Vivado-16284-DESKTOP-DJHODC2/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/.Xil/Vivado-16284-DESKTOP-DJHODC2/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PROBE' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:414]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:23]
WARNING: [Synth 8-7137] Register state_reg in module GATE_S has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:213]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_probe'. This will prevent further optimization [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:150]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/sources_1/new/Design_Source.v:419]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.402 ; gain = 550.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.402 ; gain = 550.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.402 ; gain = 550.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1491.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_gen/instance_name'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clock_gen/instance_name'
Parsing XDC File [c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_probe/your_instance_name'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_probe/your_instance_name'
Parsing XDC File [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'test_clk'. [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'std_clk'. [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc:9]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_module_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1569.496 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_probe/your_instance_name' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {c:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for u_clock_gen/instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_probe/your_instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	              29x32  Multipliers := 1     
+---Muxes : 
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP freq_reg1, operation Mode is: A*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (A:0x1a300)*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: Generating DSP freq_reg1, operation Mode is: (PCIN>>17)+(A:0x1a300)*B.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
DSP Report: operator freq_reg1 is absorbed into DSP freq_reg1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
 Sort Area is  freq_reg1_3 : 0 0 : 2283 4493 : Used 1 time 0
 Sort Area is  freq_reg1_3 : 0 1 : 2210 4493 : Used 1 time 0
 Sort Area is  freq_reg1_0 : 0 0 : 1360 2735 : Used 1 time 0
 Sort Area is  freq_reg1_0 : 0 1 : 1375 2735 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CALC_FLAG   | A*B                      | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | (PCIN>>17)+A*B           | 16     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | (A:0x1a300)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | (PCIN>>17)+(A:0x1a300)*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CALC_FLAG   | A*B          | 17     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | PCIN>>17+A*B | 15     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|CALC_FLAG   | PCIN>>17+A*B | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |ila     |     1|
|3     |CARRY4  |   585|
|4     |DSP48E1 |     4|
|5     |LUT1    |    31|
|6     |LUT2    |   180|
|7     |LUT3    |  1923|
|8     |LUT4    |     9|
|9     |LUT5    |     3|
|10    |LUT6    |    41|
|11    |FDCE    |   285|
|12    |IBUF    |     1|
|13    |OBUF    |    64|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1570.098 ; gain = 550.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1570.098 ; gain = 629.309
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1570.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'CALC_FLAG' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1570.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 99b7f82e
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1570.098 ; gain = 1052.211
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1570.098 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/Vivado Projects/LFC_IMPLEMENTATION/LFC_IMPLEMENTATION.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 20:52:37 2024...
