# HDLBits - Wire

## ğŸ” Problem Statement

Create a Verilog module with one input and one output that behaves like a simple wire â€” connecting the input to the output using a continuous assignment.

### ğŸ¯ Objective
- Use an `assign` statement to connect `in` to `out`.
- Understand how directional wires work in Verilog.

### ğŸ§  Concept
- Wires are **directional** in Verilog (input â¡ï¸ output).
- Use `assign out = in;` for a continuous connection.

### ğŸ–¼ï¸ Diagram
![Wire Diagram](https://hdlbits.01xz.net/mw/images/7/77/Wire.png)

---

âœ… This is a basic introductory problem that teaches you how to connect ports using wires in Verilog.
