$date
	Sat Oct 22 21:30:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#724522
b1 &
b1 %
1$
b1 !
1"
#724523
0"
#724526
1#
#724530
b0 &
b0 %
0#
0$
#1808900
b1100 !
1"
#1808902
b1100 &
b1100 %
1$
#1808903
0"
#1808906
b110 &
b110 %
#1808910
b11 &
b11 %
#1808914
b1010 &
b1010 %
#1808918
b101 &
b101 %
#1808922
b10000 &
b10000 %
#1808926
b1000 &
b1000 %
#1808930
b100 &
b100 %
#1808934
b10 &
b10 %
#1808938
b1 &
b1 %
1#
#1808942
b0 &
0#
b0 %
0$
#2766035
b100 !
1"
#2766038
b100 &
b100 %
1$
#2766039
0"
#2766042
b10 &
b10 %
#2766046
b1 &
1#
b1 %
#2766050
b0 &
b0 %
0#
0$
#4500012
