Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  6 15:36:19 2020
| Host         : MMK-PC-X360 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation
| Design       : karatsuba_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.183        0.000                      0                10014        0.049        0.000                      0                10014        1.646        0.000                       0                  9391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.183        0.000                      0                10014        0.049        0.000                      0                10014        1.646        0.000                       0                  9391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 4.244ns (88.874%)  route 0.531ns (11.126%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.835 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.100 r  sum_cm_ch_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.100    sum_cm_ch01_out[129]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[129]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[129]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 4.239ns (88.863%)  route 0.531ns (11.137%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.835 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.095 r  sum_cm_ch_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.095    sum_cm_ch01_out[131]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[131]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[131]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 4.350ns (92.118%)  route 0.372ns (7.882%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.403     4.321    clk_IBUF_BUFG
    SLICE_X48Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.348     4.669 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.364     5.034    sum_cm_ch[1]
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.242     5.276 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.276    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.733 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.733    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.831 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.929 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.929    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.027 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.027    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.125 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.125    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.223 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.223    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.321 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.419 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.517 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.517    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.615 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.615    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.713 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.909 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.909    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.007 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.105 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.203 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.301 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.399 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.497 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.595 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.693 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.791 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.791    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.889 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.889    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.987 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.995    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.093 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.093    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.191 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.289 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.387 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.387    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.485 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.583 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.681 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.681    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.779 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.779    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.044 r  sum_cm_ch_cl_reg[131]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.044    sum_cm_ch_cl00_out[129]
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[129]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[129]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 4.345ns (92.110%)  route 0.372ns (7.890%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.403     4.321    clk_IBUF_BUFG
    SLICE_X48Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.348     4.669 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.364     5.034    sum_cm_ch[1]
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.242     5.276 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.276    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.733 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.733    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.831 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.929 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.929    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.027 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.027    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.125 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.125    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.223 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.223    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.321 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.419 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.517 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.517    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.615 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.615    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.713 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.909 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.909    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.007 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.105 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.203 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.301 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.399 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.497 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.595 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.693 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.791 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.791    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.889 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.889    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.987 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.995    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.093 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.093    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.191 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.289 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.387 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.387    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.485 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.583 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.681 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.681    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.779 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.779    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.039 r  sum_cm_ch_cl_reg[131]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.039    sum_cm_ch_cl00_out[131]
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[131]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[131]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 4.179ns (88.721%)  route 0.531ns (11.279%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.835 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.035 r  sum_cm_ch_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.035    sum_cm_ch01_out[130]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[130]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[130]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.035    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 4.160ns (88.675%)  route 0.531ns (11.325%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.854ns = ( 8.854 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.835 r  sum_cm_ch_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    sum_cm_ch_reg[127]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.016 r  sum_cm_ch_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.016    sum_cm_ch01_out[128]
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.245     8.854    clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  sum_cm_ch_reg[128]/C
                         clock pessimism              0.406     9.259    
                         clock uncertainty           -0.035     9.224    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.059     9.283    sum_cm_ch_reg[128]
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 4.146ns (88.641%)  route 0.531ns (11.359%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.002 r  sum_cm_ch_reg[127]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.002    sum_cm_ch01_out[125]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_reg[125]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_reg[125]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 4.141ns (88.629%)  route 0.531ns (11.371%))
  Logic Levels:           33  (CARRY4=32 LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.406     4.324    u_kara_mult_66bit_cl/clk
    SLICE_X41Y1          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.379     4.703 r  u_kara_mult_66bit_cl/mult_out_reg[1]/Q
                         net (fo=2, routed)           0.523     5.227    mult_cl_out[1]
    SLICE_X43Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.332 r  sum_cm_ch[3]_i_4/O
                         net (fo=1, routed)           0.000     5.332    sum_cm_ch[3]_i_4_n_0
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.789 r  sum_cm_ch_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.789    sum_cm_ch_reg[3]_i_1_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.887 r  sum_cm_ch_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.887    sum_cm_ch_reg[7]_i_1_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.985 r  sum_cm_ch_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.985    sum_cm_ch_reg[11]_i_1_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.083 r  sum_cm_ch_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.083    sum_cm_ch_reg[15]_i_1_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.181 r  sum_cm_ch_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.181    sum_cm_ch_reg[19]_i_1_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.279 r  sum_cm_ch_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.279    sum_cm_ch_reg[23]_i_1_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.377 r  sum_cm_ch_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.377    sum_cm_ch_reg[27]_i_1_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.475 r  sum_cm_ch_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.475    sum_cm_ch_reg[31]_i_1_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.573 r  sum_cm_ch_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.573    sum_cm_ch_reg[35]_i_1_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.671 r  sum_cm_ch_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    sum_cm_ch_reg[39]_i_1_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.769 r  sum_cm_ch_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    sum_cm_ch_reg[43]_i_1_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.867 r  sum_cm_ch_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    sum_cm_ch_reg[47]_i_1_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.965 r  sum_cm_ch_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.965    sum_cm_ch_reg[51]_i_1_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.063 r  sum_cm_ch_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.063    sum_cm_ch_reg[55]_i_1_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.161 r  sum_cm_ch_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.161    sum_cm_ch_reg[59]_i_1_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.259 r  sum_cm_ch_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.259    sum_cm_ch_reg[63]_i_1_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.357 r  sum_cm_ch_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.357    sum_cm_ch_reg[67]_i_1_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.455 r  sum_cm_ch_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.455    sum_cm_ch_reg[71]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.553 r  sum_cm_ch_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.553    sum_cm_ch_reg[75]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.651 r  sum_cm_ch_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.651    sum_cm_ch_reg[79]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.749 r  sum_cm_ch_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    sum_cm_ch_reg[83]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.847 r  sum_cm_ch_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.847    sum_cm_ch_reg[87]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.945 r  sum_cm_ch_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.945    sum_cm_ch_reg[91]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.043 r  sum_cm_ch_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.051    sum_cm_ch_reg[95]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.149 r  sum_cm_ch_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    sum_cm_ch_reg[99]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.247 r  sum_cm_ch_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.247    sum_cm_ch_reg[103]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.345 r  sum_cm_ch_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.345    sum_cm_ch_reg[107]_i_1_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.443 r  sum_cm_ch_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.443    sum_cm_ch_reg[111]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.541 r  sum_cm_ch_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    sum_cm_ch_reg[115]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.639 r  sum_cm_ch_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.639    sum_cm_ch_reg[119]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.737 r  sum_cm_ch_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.737    sum_cm_ch_reg[123]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.997 r  sum_cm_ch_reg[127]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.997    sum_cm_ch01_out[127]
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  sum_cm_ch_reg[127]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_reg[127]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 4.285ns (92.008%)  route 0.372ns (7.992%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.403     4.321    clk_IBUF_BUFG
    SLICE_X48Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.348     4.669 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.364     5.034    sum_cm_ch[1]
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.242     5.276 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.276    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.733 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.733    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.831 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.929 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.929    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.027 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.027    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.125 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.125    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.223 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.223    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.321 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.419 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.517 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.517    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.615 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.615    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.713 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.909 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.909    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.007 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.105 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.203 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.301 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.399 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.497 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.595 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.693 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.791 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.791    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.889 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.889    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.987 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.995    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.093 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.093    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.191 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.289 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.387 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.387    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.485 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.583 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.681 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.681    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.779 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.779    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.979 r  sum_cm_ch_cl_reg[131]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.979    sum_cm_ch_cl00_out[130]
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[130]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[130]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 sum_cm_ch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 4.266ns (91.976%)  route 0.372ns (8.025%))
  Logic Levels:           34  (CARRY4=33 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.853ns = ( 8.853 - 5.000 ) 
    Source Clock Delay      (SCD):    4.321ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.403     4.321    clk_IBUF_BUFG
    SLICE_X48Y1          FDRE                                         r  sum_cm_ch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.348     4.669 r  sum_cm_ch_reg[1]/Q
                         net (fo=2, routed)           0.364     5.034    sum_cm_ch[1]
    SLICE_X48Y1          LUT2 (Prop_lut2_I0_O)        0.242     5.276 r  sum_cm_ch_cl[3]_i_4/O
                         net (fo=1, routed)           0.000     5.276    sum_cm_ch_cl[3]_i_4_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.733 r  sum_cm_ch_cl_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.733    sum_cm_ch_cl_reg[3]_i_1_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.831 r  sum_cm_ch_cl_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.831    sum_cm_ch_cl_reg[7]_i_1_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.929 r  sum_cm_ch_cl_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.929    sum_cm_ch_cl_reg[11]_i_1_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.027 r  sum_cm_ch_cl_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.027    sum_cm_ch_cl_reg[15]_i_1_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.125 r  sum_cm_ch_cl_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.125    sum_cm_ch_cl_reg[19]_i_1_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.223 r  sum_cm_ch_cl_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.223    sum_cm_ch_cl_reg[23]_i_1_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.321 r  sum_cm_ch_cl_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.321    sum_cm_ch_cl_reg[27]_i_1_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.419 r  sum_cm_ch_cl_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.419    sum_cm_ch_cl_reg[31]_i_1_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.517 r  sum_cm_ch_cl_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.517    sum_cm_ch_cl_reg[35]_i_1_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.615 r  sum_cm_ch_cl_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.615    sum_cm_ch_cl_reg[39]_i_1_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.713 r  sum_cm_ch_cl_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.713    sum_cm_ch_cl_reg[43]_i_1_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.811 r  sum_cm_ch_cl_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    sum_cm_ch_cl_reg[47]_i_1_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.909 r  sum_cm_ch_cl_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.909    sum_cm_ch_cl_reg[51]_i_1_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.007 r  sum_cm_ch_cl_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.007    sum_cm_ch_cl_reg[55]_i_1_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.105 r  sum_cm_ch_cl_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.105    sum_cm_ch_cl_reg[59]_i_1_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.203 r  sum_cm_ch_cl_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.203    sum_cm_ch_cl_reg[63]_i_1_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.301 r  sum_cm_ch_cl_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.301    sum_cm_ch_cl_reg[67]_i_1_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.399 r  sum_cm_ch_cl_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    sum_cm_ch_cl_reg[71]_i_1_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.497 r  sum_cm_ch_cl_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.497    sum_cm_ch_cl_reg[75]_i_1_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.595 r  sum_cm_ch_cl_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.595    sum_cm_ch_cl_reg[79]_i_1_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.693 r  sum_cm_ch_cl_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.693    sum_cm_ch_cl_reg[83]_i_1_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.791 r  sum_cm_ch_cl_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.791    sum_cm_ch_cl_reg[87]_i_1_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.889 r  sum_cm_ch_cl_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.889    sum_cm_ch_cl_reg[91]_i_1_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.987 r  sum_cm_ch_cl_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.008     7.995    sum_cm_ch_cl_reg[95]_i_1_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.093 r  sum_cm_ch_cl_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.093    sum_cm_ch_cl_reg[99]_i_1_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.191 r  sum_cm_ch_cl_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    sum_cm_ch_cl_reg[103]_i_1_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.289 r  sum_cm_ch_cl_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.289    sum_cm_ch_cl_reg[107]_i_1_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.387 r  sum_cm_ch_cl_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.387    sum_cm_ch_cl_reg[111]_i_1_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.485 r  sum_cm_ch_cl_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.485    sum_cm_ch_cl_reg[115]_i_1_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.583 r  sum_cm_ch_cl_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.583    sum_cm_ch_cl_reg[119]_i_1_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.681 r  sum_cm_ch_cl_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.681    sum_cm_ch_cl_reg[123]_i_1_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.779 r  sum_cm_ch_cl_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.779    sum_cm_ch_cl_reg[127]_i_1_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.960 r  sum_cm_ch_cl_reg[131]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.960    sum_cm_ch_cl00_out[128]
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    U7                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.859     5.859 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.673     7.532    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        1.244     8.853    clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  sum_cm_ch_cl_reg[128]/C
                         clock pessimism              0.406     9.258    
                         clock uncertainty           -0.035     9.223    
    SLICE_X48Y33         FDRE (Setup_fdre_C_D)        0.059     9.282    sum_cm_ch_cl_reg[128]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  0.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mult_ch_out_3r_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cmh_chl_carry_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.291ns (65.836%)  route 0.151ns (34.164%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.549     1.524    clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  mult_ch_out_3r_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y28         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  mult_ch_out_3r_reg[59]/Q
                         net (fo=1, routed)           0.151     1.803    mult_ch_out_3r[59]
    SLICE_X50Y30         LUT2 (Prop_lut2_I1_O)        0.099     1.902 r  sum_cmh_chl_carry[59]_i_2/O
                         net (fo=1, routed)           0.000     1.902    sum_cmh_chl_carry[59]_i_2_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.966 r  sum_cmh_chl_carry_reg[59]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.966    sum_cmh_chl_carry_reg[59]_i_1_n_4
    SLICE_X50Y30         FDRE                                         r  sum_cmh_chl_carry_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.813     2.037    clk_IBUF_BUFG
    SLICE_X50Y30         FDRE                                         r  sum_cmh_chl_carry_reg[59]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.134     1.917    sum_cmh_chl_carry_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.935%)  route 0.201ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.550     1.525    u_kara_mult_66bit_ch/clk
    SLICE_X49Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[17]/Q
                         net (fo=1, routed)           0.201     1.854    u_kara_mult_66bit_ch/mult_ch_out_1r[17]
    SLICE_X52Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.812     2.036    u_kara_mult_66bit_ch/clk
    SLICE_X52Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[17]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.019     1.801    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.078%)  route 0.200ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.551     1.526    u_kara_mult_66bit_ch/clk
    SLICE_X49Y19         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     1.654 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[19]/Q
                         net (fo=1, routed)           0.200     1.854    u_kara_mult_66bit_ch/mult_ch_out_1r[19]
    SLICE_X52Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.812     2.036    u_kara_mult_66bit_ch/clk
    SLICE_X52Y20         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[19]/C
                         clock pessimism             -0.254     1.782    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.018     1.800    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_3r_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.584     1.559    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/clk
    SLICE_X29Y13         FDRE                                         r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/mult_out_reg[54]/Q
                         net (fo=2, routed)           0.111     1.811    u_kara_mult_66bit_cl/mult_ch_out[54]
    SLICE_X30Y13         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_3r_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.851     2.075    u_kara_mult_66bit_cl/clk
    SLICE_X30Y13         SRL16E                                       r  u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_3r_reg_r_19/CLK
                         clock pessimism             -0.501     1.574    
    SLICE_X30Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.757    u_kara_mult_66bit_cl/mult_ch_out_2r_reg[54]_srl2___mult_cl_out_3r_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[9]_srl3___mult_cl_out_3r_reg_r_34/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.561     1.536    u_kara_mult_66bit_cl/clk
    SLICE_X40Y2          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  u_kara_mult_66bit_cl/mult_out_reg[9]/Q
                         net (fo=2, routed)           0.113     1.790    mult_cl_out[9]
    SLICE_X42Y1          SRL16E                                       r  mult_cl_out_3r_reg[9]_srl3___mult_cl_out_3r_reg_r_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.828     2.052    clk_IBUF_BUFG
    SLICE_X42Y1          SRL16E                                       r  mult_cl_out_3r_reg[9]_srl3___mult_cl_out_3r_reg_r_34/CLK
                         clock pessimism             -0.500     1.552    
    SLICE_X42Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.735    mult_cl_out_3r_reg[9]_srl3___mult_cl_out_3r_reg_r_34
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_cl/mult_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mult_cl_out_3r_reg[48]_srl3___mult_cl_out_3r_reg_r_34/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.672%)  route 0.117ns (45.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.560     1.535    u_kara_mult_66bit_cl/clk
    SLICE_X40Y6          FDRE                                         r  u_kara_mult_66bit_cl/mult_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  u_kara_mult_66bit_cl/mult_out_reg[48]/Q
                         net (fo=2, routed)           0.117     1.793    mult_cl_out[48]
    SLICE_X42Y6          SRL16E                                       r  mult_cl_out_3r_reg[48]_srl3___mult_cl_out_3r_reg_r_34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.827     2.051    clk_IBUF_BUFG
    SLICE_X42Y6          SRL16E                                       r  mult_cl_out_3r_reg[48]_srl3___mult_cl_out_3r_reg_r_34/CLK
                         clock pessimism             -0.500     1.551    
    SLICE_X42Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.734    mult_cl_out_3r_reg[48]_srl3___mult_cl_out_3r_reg_r_34
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_cl_out_1r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_cl_out_3r_reg[23]_srl2___mult_cl_out_3r_reg_r_7/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.580%)  route 0.122ns (46.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.580     1.555    u_kara_mult_66bit_ch/clk
    SLICE_X55Y6          FDRE                                         r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.696 r  u_kara_mult_66bit_ch/mult_cl_out_1r_reg[23]/Q
                         net (fo=2, routed)           0.122     1.818    u_kara_mult_66bit_ch/mult_cl_out_1r[23]
    SLICE_X54Y5          SRL16E                                       r  u_kara_mult_66bit_ch/mult_cl_out_3r_reg[23]_srl2___mult_cl_out_3r_reg_r_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.848     2.072    u_kara_mult_66bit_ch/clk
    SLICE_X54Y5          SRL16E                                       r  u_kara_mult_66bit_ch/mult_cl_out_3r_reg[23]_srl2___mult_cl_out_3r_reg_r_7/CLK
                         clock pessimism             -0.501     1.571    
    SLICE_X54Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.754    u_kara_mult_66bit_ch/mult_cl_out_3r_reg[23]_srl2___mult_cl_out_3r_reg_r_7
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sum_clh_cml_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cmh_chl_carry_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.256ns (56.178%)  route 0.200ns (43.822%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.554     1.529    clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  sum_clh_cml_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sum_clh_cml_reg[64]/Q
                         net (fo=1, routed)           0.200     1.870    p_0_in
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.915 r  sum_cmh_chl_carry[3]_i_5/O
                         net (fo=1, routed)           0.000     1.915    sum_cmh_chl_carry[3]_i_5_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.985 r  sum_cmh_chl_carry_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.985    sum_cmh_chl_carry_reg[3]_i_1_n_7
    SLICE_X50Y16         FDRE                                         r  sum_cmh_chl_carry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.816     2.040    clk_IBUF_BUFG
    SLICE_X50Y16         FDRE                                         r  sum_cmh_chl_carry_reg[0]/C
                         clock pessimism             -0.254     1.786    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.134     1.920    sum_cmh_chl_carry_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mult_ch_out_1r_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sum_cm_ch_cl_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.272ns (61.655%)  route 0.169ns (38.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.552     1.527    clk_IBUF_BUFG
    SLICE_X50Y13         FDRE                                         r  mult_ch_out_1r_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  mult_ch_out_1r_reg[47]/Q
                         net (fo=2, routed)           0.169     1.860    mult_ch_out_1r[47]
    SLICE_X48Y12         LUT2 (Prop_lut2_I1_O)        0.045     1.905 r  sum_cm_ch_cl[47]_i_2/O
                         net (fo=1, routed)           0.000     1.905    sum_cm_ch_cl[47]_i_2_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.968 r  sum_cm_ch_cl_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    sum_cm_ch_cl00_out[47]
    SLICE_X48Y12         FDRE                                         r  sum_cm_ch_cl_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.823     2.047    clk_IBUF_BUFG
    SLICE_X48Y12         FDRE                                         r  sum_cm_ch_cl_reg[47]/C
                         clock pessimism             -0.254     1.793    
    SLICE_X48Y12         FDRE (Hold_fdre_C_D)         0.105     1.898    sum_cm_ch_cl_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_kara_mult_66bit_ch/mult_ch_out_1r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_kara_mult_66bit_ch/mult_ch_out_2r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.853%)  route 0.210ns (62.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.553     1.528    u_kara_mult_66bit_ch/clk
    SLICE_X49Y17         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  u_kara_mult_66bit_ch/mult_ch_out_1r_reg[6]/Q
                         net (fo=1, routed)           0.210     1.866    u_kara_mult_66bit_ch/mult_ch_out_1r[6]
    SLICE_X50Y18         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=9390, routed)        0.814     2.038    u_kara_mult_66bit_ch/clk
    SLICE_X50Y18         FDRE                                         r  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[6]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.011     1.795    u_kara_mult_66bit_ch/mult_ch_out_2r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y8    u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y1    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y4    u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_ch/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y0    u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y3    u_kara_mult_66bit_cl/u_kara_mult_34bit_cm/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y10   u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X0Y7    u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/u_kara_mult_18bit_cl/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X1Y8    u_kara_mult_66bit_cm/u_kara_mult_34bit_cm/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         5.000       3.184      DSP48_X2Y0    u_kara_mult_66bit_ch/u_kara_mult_34bit_cl/u_kara_mult_18bit_cm/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[12]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[14]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y17  u_kara_mult_66bit_cm/u_kara_mult_34bit_cl/mult_cl_out_3r_reg[16]_srl2___mult_cl_out_3r_reg_r_25/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/mult_ch_out_2r_reg[17]_srl2___mult_cl_out_3r_reg_r_22/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/mult_ch_out_2r_reg[19]_srl2___mult_cl_out_3r_reg_r_22/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/mult_ch_out_2r_reg[26]_srl2___mult_cl_out_3r_reg_r_22/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X16Y32  u_kara_mult_66bit_cm/u_kara_mult_34bit_ch/mult_ch_out_2r_reg[31]_srl2___mult_cl_out_3r_reg_r_22/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X46Y28  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_7/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X46Y28  u_kara_mult_66bit_ch/mult_ch_out_2r_reg[49]_srl2___mult_cl_out_3r_reg_r_7/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y18  u_kara_mult_66bit_ch/u_kara_mult_34bit_cm/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_3r_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y2   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[18]_srl2___mult_cl_out_3r_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y2   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[20]_srl2___mult_cl_out_3r_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[21]_srl2___mult_cl_out_3r_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X26Y4   u_kara_mult_66bit_cl/u_kara_mult_34bit_cl/mult_ch_out_2r_reg[23]_srl2___mult_cl_out_3r_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[40]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[41]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X30Y27  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[43]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y30  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[44]_srl2___mult_cl_out_3r_reg_r_31/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         2.500       1.646      SLICE_X34Y30  u_kara_mult_66bit_cm/mult_ch_out_2r_reg[45]_srl2___mult_cl_out_3r_reg_r_31/CLK



