// Seed: 3355309686
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    output wand  id_2,
    output uwire id_3,
    output tri0  id_4,
    output wor   module_0,
    output tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    output tri1  id_9,
    output tri   id_10
);
  assign module_1.id_3 = 0;
  assign id_2 = 1;
  logic id_12, id_13;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  wire id_3
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1
  );
endmodule
