Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/XProjects/vhdl_cpu/uart.vhd" in Library work.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 66. Choice .to. is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 67. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 68. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 69. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 70. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 71. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 72. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 73. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 74. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 75. Choice / is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 93. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 94. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 95. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 96. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 97. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 98. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 99. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 100. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 101. Choice * is not a locally static expression.
WARNING:HDLParsers:817 - "D:/XProjects/vhdl_cpu/uart.vhd" Line 102. Choice * is not a locally static expression.
Architecture behavioral of Entity uart is up to date.
Compiling vhdl file "D:/XProjects/vhdl_cpu/clk_dcm.vhf" in Library work.
Architecture behavioral of Entity clk_dcm is up to date.
Compiling vhdl file "D:/XProjects/vhdl_cpu/cpu.vhd" in Library work.
Entity <cpu> compiled.
Entity <cpu> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/XProjects/vhdl_cpu/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_dcm> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <cpu> in library <work> (architecture <Behavioral>) with generics.
	AddrWidth = 32
	CodeMemoryWidth = 11
	CodeSize = 2048
	DataMemoryWidth = 9
	DataSize = 512
	DataWidth = 32
	StackSize = 16
	StackWidth = 4

Analyzing hierarchy for entity <uart> in library <work> (architecture <Behavioral>) with generics.
	Baudrate = 115200
	ClkFreq = 50000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/XProjects/vhdl_cpu/top.vhd" line 55: Unconnected output port 'clk2x' of component 'clk_dcm'.
WARNING:Xst:753 - "D:/XProjects/vhdl_cpu/top.vhd" line 55: Unconnected output port 'locked' of component 'clk_dcm'.
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <clk_dcm> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CLKDV_DIVIDE =  2.0" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLKIN_PERIOD =  10.0" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <XLXI_1> in unit <clk_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <XLXI_1> in unit <clk_dcm>.
Entity <clk_dcm> analyzed. Unit <clk_dcm> generated.

Analyzing generic Entity <cpu> in library <work> (Architecture <Behavioral>).
	AddrWidth = 32
	CodeMemoryWidth = 11
	CodeSize = 2048
	DataMemoryWidth = 9
	DataSize = 512
	DataWidth = 32
	StackSize = 16
	StackWidth = 4
WARNING:Xst:753 - "D:/XProjects/vhdl_cpu/cpu.vhd" line 229: Unconnected output port 'receivedCount' of component 'uart'.
WARNING:Xst:753 - "D:/XProjects/vhdl_cpu/cpu.vhd" line 229: Unconnected output port 'transmitCount' of component 'uart'.
INFO:Xst:2679 - Register <RSAddrB> in unit <cpu> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <DataAddrB> in unit <cpu> has a constant value of 000000000 during circuit operation. The register is replaced by logic.
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing generic Entity <uart> in library <work> (Architecture <Behavioral>).
	Baudrate = 115200
	ClkFreq = 50000000
Entity <uart> analyzed. Unit <uart> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart>.
    Related source file is "D:/XProjects/vhdl_cpu/uart.vhd".
WARNING:Xst:1305 - Output <receivedCount> is never assigned. Tied to value 00000000.
WARNING:Xst:1305 - Output <transmitCount> is never assigned. Tied to value 00000000.
    Found 1-bit register for signal <txd>.
    Found 8-bit register for signal <dout>.
    Found 1-bit register for signal <received>.
    Found 8-bit register for signal <din_buf>.
    Found 8-bit register for signal <dout_buf>.
    Found 13-bit register for signal <rxstate>.
    Found 13-bit comparator lessequal for signal <rxstate$cmp_le0000>.
    Found 13-bit adder for signal <rxstate$share0000> created at line 65.
    Found 13-bit register for signal <txstate>.
    Found 13-bit adder for signal <txstate$addsub0000> created at line 103.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <uart> synthesized.


Synthesizing Unit <clk_dcm>.
    Related source file is "D:/XProjects/vhdl_cpu/clk_dcm.vhf".
WARNING:Xst:653 - Signal <XLXI_1_PSINCDEC_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_PSEN_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_PSCLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_DSSEN_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <clk_dcm> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "D:/XProjects/vhdl_cpu/cpu.vhd".
WARNING:Xst:653 - Signal <transmitByte> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <transmit> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <RSDoutB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MulResult<63:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataDoutB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CodeDoutA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CmdIsLit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x9-bit dual-port RAM <Mram_CodeMemory> for signal <CodeMemory>.
    Found 512x32-bit single-port RAM <Mram_DataMemory> for signal <DataMemory>.
    Found 16x32-bit single-port RAM <Mram_RetStack> for signal <RetStack>.
    Found 16x32-bit dual-port RAM <Mram_DataStack> for signal <DataStack>.
    Found 32-bit register for signal <addr>.
    Found 1-bit register for signal <iowr>.
    Found 32-bit register for signal <dout>.
    Found 11-bit register for signal <CodeAddrA>.
    Found 11-bit adder for signal <CodeAddrA$addsub0000> created at line 252.
    Found 9-bit register for signal <CodeDinA>.
    Found 9-bit register for signal <CodeDoutB>.
    Found 1-bit register for signal <CodeWeA>.
    Found 9-bit register for signal <DataAddrA>.
    Found 32-bit register for signal <DataDinA>.
    Found 32-bit register for signal <DataDoutA>.
    Found 1-bit register for signal <DataWeA>.
    Found 4-bit register for signal <DSAddrA>.
    Found 4-bit addsub for signal <DSAddrA$share0000> created at line 301.
    Found 4-bit subtractor for signal <DSAddrB$sub0000> created at line 270.
    Found 32-bit register for signal <DSDinA>.
    Found 32-bit addsub for signal <DSDinA$addsub0000>.
    Found 32-bit comparator equal for signal <DSDinA$cmp_eq0019> created at line 376.
    Found 9-bit comparator greatequal for signal <DSDinA$cmp_ge0000>.
    Found 32-bit comparator greater for signal <DSDinA$cmp_gt0000> created at line 382.
    Found 32-bit comparator less for signal <DSDinA$cmp_lt0000> created at line 388.
    Found 32-bit xor2 for signal <DSDinA$xor0000> created at line 374.
    Found 32-bit register for signal <DSDoutA>.
    Found 32-bit register for signal <DSDoutB>.
    Found 1-bit register for signal <DSWeA>.
    Found 1-bit register for signal <fetching>.
    Found 1-bit register for signal <int_reset>.
    Found 32-bit register for signal <IP>.
    Found 32x32-bit multiplier for signal <MulResult>.
    Found 1-bit register for signal <PrevCmdIsLIT>.
    Found 4-bit register for signal <RSAddrA>.
    Found 4-bit addsub for signal <RSAddrA$addsub0000>.
    Found 32-bit register for signal <RSDinA>.
    Found 32-bit adder for signal <RSDinA$add0000> created at line 413.
    Found 32-bit register for signal <RSDoutA>.
    Found 1-bit register for signal <RSWeA>.
    Found 32-bit register for signal <TempReg>.
    Summary:
	inferred   4 RAM(s).
	inferred 406 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <cpu> synthesized.


Synthesizing Unit <top>.
    Related source file is "D:/XProjects/vhdl_cpu/top.vhd".
WARNING:Xst:647 - Input <CpuReset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <BusDout<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BusDin> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x32-bit dual-port RAM                               : 1
 16x32-bit single-port RAM                             : 1
 2048x9-bit dual-port RAM                              : 1
 512x32-bit single-port RAM                            : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 13-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
# Registers                                            : 48
 1-bit register                                        : 28
 11-bit register                                       : 1
 13-bit register                                       : 2
 32-bit register                                       : 11
 4-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 5
 13-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 9-bit comparator greatequal                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <din_buf_0> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_1> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_2> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_3> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_4> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_5> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_6> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <din_buf_7> (without init value) has a constant value of 0 in block <uart_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dout_1> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_3> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_4> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_5> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_6> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_7> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_8> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_9> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_10> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_11> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_12> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_13> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_14> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_15> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_16> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_17> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_18> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_19> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_20> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_21> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_22> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_23> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_24> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_25> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_26> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_27> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_28> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_29> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_30> of sequential type is unconnected in block <unit_cpu>.
WARNING:Xst:2677 - Node <dout_31> of sequential type is unconnected in block <unit_cpu>.

Synthesizing (advanced) Unit <cpu>.
	Found pipelined multiplier on signal <MulResult>:
		- 1 pipeline level(s) found in a register on signal <DSDoutA>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <DSDoutB>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3226 - The RAM <Mram_DataMemory> will be implemented as a BLOCK RAM, absorbing the following register(s): <DataDoutA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <DataWeA>       | high     |
    |     addrA          | connected to signal <DataAddrA>     |          |
    |     diA            | connected to signal <DataDinA>      |          |
    |     doA            | connected to signal <DataDoutA>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RetStack> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <RSWeA>         | high     |
    |     addrA          | connected to signal <RSAddrA>       |          |
    |     diA            | connected to signal <RSDinA>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_DataStack> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <DSWeA>         | high     |
    |     addrA          | connected to signal <DSAddrA>       |          |
    |     diA            | connected to signal <DSDinA>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <DSAddrB>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_CodeMemory> will be implemented as a BLOCK RAM, absorbing the following register(s): <CodeDoutB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <CodeWeA>       | high     |
    |     addrA          | connected to signal <CodeAddrA>     |          |
    |     diA            | connected to signal <CodeDinA>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <IP>            |          |
    |     doB            | connected to signal <CodeDoutB>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_MulResult by adding 3 register level(s).
Unit <cpu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x32-bit dual-port distributed RAM                   : 1
 16x32-bit single-port distributed RAM                 : 1
 2048x9-bit dual-port block RAM                        : 1
 512x32-bit single-port block RAM                      : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 1
 13-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit addsub                                          : 2
 4-bit subtractor                                      : 1
# Registers                                            : 418
 Flip-Flops                                            : 418
# Comparators                                          : 5
 13-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 9-bit comparator greatequal                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <din_buf_0> in Unit <uart> is equivalent to the following 7 FFs/Latches, which will be removed : <din_buf_1> <din_buf_2> <din_buf_3> <din_buf_4> <din_buf_5> <din_buf_6> <din_buf_7> 
WARNING:Xst:1710 - FF/Latch <din_buf_0> (without init value) has a constant value of 0 in block <uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RSDoutA_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDoutA_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <IP_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_11> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <RSDinA_31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack12> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack13> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack16> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack14> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack15> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack17> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack18> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack21> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack19> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack20> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack22> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack23> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack26> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack24> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack25> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack27> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack28> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack31> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack29> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack30> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mram_RetStack32> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <Mmult_MulResult_submult_11> of sequential type is unconnected in block <cpu>.
INFO:Xst:1901 - Instance unit_dcm/XLXI_1 in unit top of type DCM has been replaced by DCM_SP

Optimizing unit <top> ...

Optimizing unit <uart> ...

Optimizing unit <cpu> ...
WARNING:Xst:2677 - Node <unit_cpu/dout_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <unit_cpu/dout_1> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 316
 Flip-Flops                                            : 316

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 1158
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 45
#      LUT2                        : 121
#      LUT2_D                      : 3
#      LUT2_L                      : 5
#      LUT3                        : 183
#      LUT3_D                      : 2
#      LUT3_L                      : 46
#      LUT4                        : 301
#      LUT4_D                      : 21
#      LUT4_L                      : 92
#      MUXCY                       : 206
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 316
#      FD                          : 101
#      FDE                         : 182
#      FDR                         : 1
#      FDRE                        : 30
#      FDS                         : 2
# RAMS                             : 45
#      RAM16X1D                    : 32
#      RAM16X1S                    : 11
#      RAMB16_S36                  : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 4
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 2
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      501  out of   4656    10%  
 Number of Slice Flip Flops:            316  out of   9312     3%  
 Number of 4 input LUTs:                903  out of   9312     9%  
    Number used as logic:               828
    Number used as RAMs:                 75
 Number of IOs:                           6
 Number of bonded IOBs:                   4  out of    232     1%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of MULT18X18SIOs:                 3  out of     20    15%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | unit_dcm/XLXI_1:CLK0   | 364   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.209ns (Maximum Frequency: 70.376MHz)
   Minimum input arrival time before clock: 5.009ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 14.209ns (frequency: 70.376MHz)
  Total number of paths / destination ports: 43664 / 1090
-------------------------------------------------------------------------
Delay:               14.209ns (Levels of Logic = 8)
  Source:            unit_cpu/Mram_CodeMemory (RAM)
  Destination:       unit_cpu/DSDinA_30 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: unit_cpu/Mram_CodeMemory to unit_cpu/DSDinA_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOPB0   24   2.800   1.256  unit_cpu/Mram_CodeMemory (unit_cpu/CodeDoutB<8>)
     LUT4_D:I3->O          9   0.704   0.855  unit_cpu/DSDinA_or000011 (unit_cpu/N7)
     LUT3_D:I2->O          4   0.704   0.591  unit_cpu/DSDinA_or000111 (unit_cpu/N13)
     LUT4_D:I3->O         36   0.704   1.298  unit_cpu/DSDinA_cmp_eq00171 (unit_cpu/DSDinA_cmp_eq0017)
     LUT3:I2->O            1   0.704   0.455  unit_cpu/DSDinA_mux0001<26>27 (unit_cpu/DSDinA_mux0001<26>27)
     LUT4:I2->O            1   0.704   0.455  unit_cpu/DSDinA_mux0001<26>41 (unit_cpu/DSDinA_mux0001<26>41)
     LUT4_L:I2->LO         1   0.704   0.135  unit_cpu/DSDinA_mux0001<26>81 (unit_cpu/DSDinA_mux0001<26>81)
     LUT3:I2->O            1   0.704   0.424  unit_cpu/DSDinA_mux0001<26>105_SW0 (N98)
     LUT4:I3->O            1   0.704   0.000  unit_cpu/DSDinA_mux0001<26>117 (unit_cpu/DSDinA_mux0001<26>)
     FDE:D                     0.308          unit_cpu/DSDinA_26
    ----------------------------------------
    Total                     14.209ns (8.740ns logic, 5.469ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 34 / 21
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 3)
  Source:            rx (PAD)
  Destination:       unit_cpu/uart_unit/rxstate_0 (FF)
  Destination Clock: clk_in rising

  Data Path: rx to unit_cpu/uart_unit/rxstate_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.917  rx_IBUF (rx_IBUF)
     LUT3:I2->O           13   0.704   1.158  unit_cpu/uart_unit/rxstate_mux0000<0>11 (unit_cpu/uart_unit/N11)
     LUT4:I0->O            1   0.704   0.000  unit_cpu/uart_unit/rxstate_mux0000<9>1 (unit_cpu/uart_unit/rxstate_mux0000<9>)
     FD:D                      0.308          unit_cpu/uart_unit/rxstate_9
    ----------------------------------------
    Total                      5.009ns (2.934ns logic, 2.075ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            unit_cpu/uart_unit/txd (FF)
  Destination:       tx (PAD)
  Source Clock:      clk_in rising

  Data Path: unit_cpu/uart_unit/txd to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  unit_cpu/uart_unit/txd (unit_cpu/uart_unit/txd)
     OBUF:I->O                 3.272          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 35.47 secs
 
--> 

Total memory usage is 169776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  197 (   0 filtered)
Number of infos    :   10 (   0 filtered)

