{"vcs1":{"timestamp_begin":1759238214.702996799, "rt":0.78, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1759238215.556593538, "rt":0.56, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1759238216.163852430, "rt":0.21, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759238214.391782466}
{"VCS_COMP_START_TIME": 1759238214.391782466}
{"VCS_COMP_END_TIME": 1759238217.240061354}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 367972}}
{"vcselab": {"peak_mem": 229968}}
