Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Mar  2 21:42:21 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : bitonic_sorter_16_top
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.699        0.000                      0                 1152        2.552        0.000                       0                  2027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.699        0.000                      0                 1152        2.552        0.000                       0                  1393  
clk_wrapper                                                                             498.562        0.000                       0                   634  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.699ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/qdelay_4__0_.idx_5_/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.818ns (23.828%)  route 2.615ns (76.172%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.085 - 6.250 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.244ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        2.249     3.409    dut_inst/clk_c
    SLICE_X99Y487        FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.502 r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/Q
                         net (fo=29, routed)          0.662     4.164    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_5
    SLICE_X95Y477        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.205     4.369 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[7]/O
                         net (fo=2, routed)           0.263     4.632    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/N_393
    SLICE_X95Y477        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.750 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.550     5.300    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/N_431
    SLICE_X98Y486        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.364 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/s0.idx_i_m4_i_m4_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.422     5.786    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/N_574
    SLICE_X93Y488        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.925 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s0.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.229     6.154    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_4_d0
    SLICE_X93Y488        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.236 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.421     6.657    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_5_d0
    SLICE_X97Y490        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     6.774 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[5]/O
                         net (fo=1, routed)           0.068     6.842    dut_inst/N_913
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AW33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     6.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.779    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.075    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.099 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        1.986     9.085    dut_inst/clk_c
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/C
                         clock pessimism              0.465     9.550    
                         clock uncertainty           -0.035     9.514    
    SLICE_X97Y490        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.541    dut_inst/qdelay_4__0_.idx_5_
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/qdelay_4__0_.idx_5_/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.818ns (23.828%)  route 2.615ns (76.172%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.085 - 6.250 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.244ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        2.249     3.409    dut_inst/clk_c
    SLICE_X99Y487        FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.502 f  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/Q
                         net (fo=29, routed)          0.662     4.164    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_5
    SLICE_X95Y477        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.205     4.369 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[7]/O
                         net (fo=2, routed)           0.263     4.632    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/N_393
    SLICE_X95Y477        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.750 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.550     5.300    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/N_431
    SLICE_X98Y486        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.364 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/s0.idx_i_m4_i_m4_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.422     5.786    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/N_574
    SLICE_X93Y488        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.925 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s0.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.229     6.154    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_4_d0
    SLICE_X93Y488        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.236 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.421     6.657    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_5_d0
    SLICE_X97Y490        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     6.774 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[5]/O
                         net (fo=1, routed)           0.068     6.842    dut_inst/N_913
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AW33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     6.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.779    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.075    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.099 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        1.986     9.085    dut_inst/clk_c
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/C
                         clock pessimism              0.465     9.550    
                         clock uncertainty           -0.035     9.514    
    SLICE_X97Y490        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.541    dut_inst/qdelay_4__0_.idx_5_
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/qdelay_4__0_.idx_5_/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.818ns (23.828%)  route 2.615ns (76.172%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.085 - 6.250 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.244ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        2.249     3.409    dut_inst/clk_c
    SLICE_X99Y487        FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.502 r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/Q
                         net (fo=29, routed)          0.662     4.164    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_5
    SLICE_X95Y477        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.205     4.369 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[7]/O
                         net (fo=2, routed)           0.263     4.632    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/N_393
    SLICE_X95Y477        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.750 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.550     5.300    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/N_431
    SLICE_X98Y486        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.364 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/s0.idx_i_m4_i_m4_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.422     5.786    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/N_574
    SLICE_X93Y488        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.925 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s0.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.229     6.154    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_4_d0
    SLICE_X93Y488        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.236 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.421     6.657    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_5_d0
    SLICE_X97Y490        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     6.774 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[5]/O
                         net (fo=1, routed)           0.068     6.842    dut_inst/N_913
    SLICE_X97Y490        FDRE                                         f  dut_inst/qdelay_4__0_.idx_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AW33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     6.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.779    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.075    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.099 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        1.986     9.085    dut_inst/clk_c
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/C
                         clock pessimism              0.465     9.550    
                         clock uncertainty           -0.035     9.514    
    SLICE_X97Y490        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.541    dut_inst/qdelay_4__0_.idx_5_
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/qdelay_4__0_.idx_5_/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.818ns (23.828%)  route 2.615ns (76.172%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.085 - 6.250 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.244ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        2.249     3.409    dut_inst/clk_c
    SLICE_X99Y487        FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.502 f  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/Q
                         net (fo=29, routed)          0.662     4.164    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_5
    SLICE_X95Y477        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.205     4.369 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[7]/O
                         net (fo=2, routed)           0.263     4.632    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/N_393
    SLICE_X95Y477        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.750 f  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.550     5.300    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/N_431
    SLICE_X98Y486        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.364 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/s0.idx_i_m4_i_m4_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.422     5.786    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/N_574
    SLICE_X93Y488        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.925 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s0.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.229     6.154    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_4_d0
    SLICE_X93Y488        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.236 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.421     6.657    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_5_d0
    SLICE_X97Y490        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     6.774 f  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s0.idx[5]/O
                         net (fo=1, routed)           0.068     6.842    dut_inst/N_913
    SLICE_X97Y490        FDRE                                         f  dut_inst/qdelay_4__0_.idx_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AW33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     6.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.779    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.075    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.099 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        1.986     9.085    dut_inst/clk_c
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__0_.idx_5_/C
                         clock pessimism              0.465     9.550    
                         clock uncertainty           -0.035     9.514    
    SLICE_X97Y490        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     9.541    dut_inst/qdelay_4__0_.idx_5_
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/qdelay_4__1_.idx_5_/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.817ns (23.819%)  route 2.613ns (76.181%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 9.085 - 6.250 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.249ns (routing 1.244ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.133ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AW33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.798 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.132    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        2.249     3.409    dut_inst/clk_c
    SLICE_X99Y487        FDRE                                         r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y487        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.502 r  dut_inst/qdelay_1__15_.idx_0__ret_50_0_DOUT[0]/Q
                         net (fo=29, routed)          0.662     4.164    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/un1_b_o_o_o_5
    SLICE_X95Y477        LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.205     4.369 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[7]/O
                         net (fo=2, routed)           0.263     4.632    dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/N_393
    SLICE_X95Y477        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.118     4.750 r  dut_inst/sorter_inst/genblk1.bitonic_sort_high/genblk1.bitonic_merge_i/genblk1.bitonic_merge_high/genblk1.bitonic_merge_high/genblk1.cmp_g[0].compare_i/s1.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.550     5.300    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/N_431
    SLICE_X98Y486        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.364 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[6].compare_i/s0.idx_i_m4_i_m4_lut6_2_o6[5]/O
                         net (fo=3, routed)           0.422     5.786    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/N_574
    SLICE_X93Y488        LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     5.925 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.cmp_g[2].compare_i/s0.idx_i_m4_i_m4_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.229     6.154    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_4_d0
    SLICE_X93Y488        LUT5 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.082     6.236 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx_lut6_2_o5[5]/O
                         net (fo=2, routed)           0.418     6.654    dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/un1_compare_i_5_d0
    SLICE_X97Y490        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     6.770 r  dut_inst/sorter_inst/genblk1.bitonic_merge_i/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.bitonic_merge_low/genblk1.cmp_g[0].compare_i/s1.idx[5]/O
                         net (fo=1, routed)           0.069     6.839    dut_inst/N_855
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__1_.idx_5_/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AW33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AW33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     6.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.779    clk_ibuf_iso/OUT
    AW33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.075    clk_ibuf_iso
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.099 r  clk_ibuf/O
    X3Y7 (CLOCK_ROOT)    net (fo=1392, routed)        1.986     9.085    dut_inst/clk_c
    SLICE_X97Y490        FDRE                                         r  dut_inst/qdelay_4__1_.idx_5_/C
                         clock pessimism              0.465     9.550    
                         clock uncertainty           -0.035     9.514    
    SLICE_X97Y490        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.541    dut_inst/qdelay_4__1_.idx_5_
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  2.702    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y218  clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X95Y482  unsorted_muons[14].idx_unsorted_muons[7].pt_ret_2_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X99Y483  unsorted_muons[14].pt_ret_0_0_unsorted_muons[7].pt_ret_2_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X95Y482  unsorted_muons[15].idx_unsorted_muons[7].pt_ret_2_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X99Y483  unsorted_muons[15].pt_ret_2_0_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X97Y503  unsorted_muons[4].idx_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X97Y503  unsorted_muons[5].idx_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X97Y503  unsorted_muons[6].idx_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X97Y503  unsorted_muons[7].idx_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y483  unsorted_muons[14].pt_ret_0_0_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y482  unsorted_muons[14].idx_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y482  unsorted_muons[14].idx_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y483  unsorted_muons[14].pt_ret_0_0_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y483  unsorted_muons[14].pt_ret_0_0_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X95Y482  unsorted_muons[15].idx_unsorted_muons[7].pt_ret_2_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C      n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y518  dout/C
Min Period        n/a     FDRE/C      n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Min Period        n/a     BUFGCE/I    n/a            1.499         1000.000    998.501    BUFGCE_X1Y224          clk_wrapper_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         1000.000    998.854    SLICE_X97Y500          input_lfsr/shiftreg_vector_0_unsorted_muons[7].pt_ret_2_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         1000.000    998.854    SLICE_X97Y478          input_lfsr/shiftreg_vector_10_unsorted_muons[7].pt_ret_2_1/CLK
Low Pulse Width   Fast    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Slow    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Fast    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
Low Pulse Width   Slow    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         500.000     499.427    SLICE_X97Y482          input_lfsr/shiftreg_vector_11_unsorted_muons[7].pt_ret_2_1/CLK
High Pulse Width  Fast    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Slow    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y518  dout/C
High Pulse Width  Slow    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Fast    FDRE/C      n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y517  lfsr_din/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         500.000     499.427    SLICE_X97Y500          input_lfsr/shiftreg_vector_0_unsorted_muons[7].pt_ret_2_1/CLK



