<stg><name>compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %tmp_36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_36_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:5 %zext_ln145_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln145_2

]]></Node>
<StgValue><ssdm name="zext_ln145_2_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:6 %shl_ln_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %shl_ln

]]></Node>
<StgValue><ssdm name="shl_ln_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %zext_ln130_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln130

]]></Node>
<StgValue><ssdm name="zext_ln130_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
newFuncRoot:8 %zext_ln130_cast = zext i6 %zext_ln130_read

]]></Node>
<StgValue><ssdm name="zext_ln130_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i64 %zext_ln130_cast, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i7 0, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc26:0 %k_1 = load i64 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc26:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc26:2 %trunc_ln140_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %k_1, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln140_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc26:3 %add_ln140 = add i11 %trunc_ln140_1, i11 %shl_ln_read

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.inc26:4 %zext_ln140 = zext i11 %add_ln140

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
for.inc26:5 %trunc_ln140 = trunc i64 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:6 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:7 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc26:8 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc26:11 %icmp_ln138 = icmp_eq  i13 %indvar_flatten_load, i13 %zext_ln145_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc26:12 %add_ln138 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc26:13 %br_ln138 = br i1 %icmp_ln138, void %for.inc29, void %for.inc32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc29:0 %j_4_load = load i7 %j_4

]]></Node>
<StgValue><ssdm name="j_4_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc29:3 %icmp_ln141 = icmp_eq  i7 %j_4_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc29:4 %select_ln138 = select i1 %icmp_ln141, i7 0, i7 %j_4_load

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc29:5 %add_ln138_1 = add i64 %k_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29:6 %trunc_ln140_1_mid1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %add_ln138_1, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln140_1_mid1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc29:7 %add_ln140_1 = add i11 %trunc_ln140_1_mid1, i11 %shl_ln_read

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="11">
<![CDATA[
for.inc29:8 %zext_ln140_1 = zext i11 %add_ln140_1

]]></Node>
<StgValue><ssdm name="zext_ln140_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64">
<![CDATA[
for.inc29:9 %trunc_ln140_2 = trunc i64 %add_ln138_1

]]></Node>
<StgValue><ssdm name="trunc_ln140_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:10 %reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:11 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:12 %reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140_1

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:13 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:17 %select_ln138_2 = select i1 %icmp_ln141, i64 %add_ln138_1, i64 %k_1

]]></Node>
<StgValue><ssdm name="select_ln138_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc29:20 %lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln138, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="64">
<![CDATA[
for.inc29:21 %trunc_ln145 = trunc i64 %select_ln138_2

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="7">
<![CDATA[
for.inc29:26 %trunc_ln145_1 = trunc i7 %select_ln138

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29:39 %br_ln145 = br i1 %trunc_ln145_1, void %arrayidx2546.case.0, void %arrayidx2546.case.1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx2546.exit:0 %add_ln141 = add i7 %select_ln138, i7 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2546.exit:1 %store_ln141 = store i13 %add_ln138, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2546.exit:2 %store_ln141 = store i64 %select_ln138_2, i64 %k

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2546.exit:3 %store_ln141 = store i7 %add_ln141, i7 %j_4

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2546.exit:4 %br_ln141 = br void %for.inc26

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:7 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="11">
<![CDATA[
for.inc26:9 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc26:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln140

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:11 %reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:13 %reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load_4"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:14 %tmp_mid1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln140_2

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc29:15 %select_ln138_1 = select i1 %icmp_ln141, i16 %tmp_mid1, i16 %tmp

]]></Node>
<StgValue><ssdm name="select_ln138_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:16 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln138_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:16 %tmp_1_mid2 = hmul i16 %reg_file_0_0_load_read, i16 %select_ln138_1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc29:22 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln145, i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="11">
<![CDATA[
for.inc29:23 %zext_ln145 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:24 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:25 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:27 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:28 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:27 %reg_file_3_0_load = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_0_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:28 %reg_file_3_1_load = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_3_1_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:29 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln145_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:30 %mul = hmul i16 %tmp_1_mid2, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc29:31 %add_ln145_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_36_read, i5 %lshr_ln5

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="11">
<![CDATA[
for.inc29:32 %zext_ln145_1 = zext i11 %add_ln145_1

]]></Node>
<StgValue><ssdm name="zext_ln145_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:33 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29:34 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:35 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:36 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:30 %mul = hmul i16 %tmp_1_mid2, i16 %tmp_s

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:35 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="11">
<![CDATA[
for.inc29:36 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc29:37 %tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln145_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:38 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
for.inc32.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_3_VITIS_LOOP_141_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 4096, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29:18 %specpipeline_ln142 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln142"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29:19 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc29:38 %add = hadd i16 %tmp_35, i16 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2546.case.0:0 %store_ln145 = store i16 %add, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2546.case.0:1 %br_ln145 = br void %arrayidx2546.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx2546.case.1:0 %store_ln145 = store i16 %add, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln145_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2546.case.1:1 %br_ln145 = br void %arrayidx2546.exit

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="125" name="zext_ln130" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln130"/></StgValue>
</port>
<port id="126" name="shl_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shl_ln"/></StgValue>
</port>
<port id="127" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="128" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="zext_ln145_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln145_2"/></StgValue>
</port>
<port id="130" name="reg_file_0_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</port>
<port id="131" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="tmp_36" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_36"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="137" from="StgValue_136" to="j_4" fromId="136" toId="10">
</dataflow>
<dataflow id="138" from="StgValue_136" to="k" fromId="136" toId="11">
</dataflow>
<dataflow id="139" from="StgValue_136" to="indvar_flatten" fromId="136" toId="12">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i6" to="tmp_36_read" fromId="140" toId="13">
</dataflow>
<dataflow id="142" from="tmp_36" to="tmp_36_read" fromId="135" toId="13">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.half" to="reg_file_0_0_load_read" fromId="143" toId="14">
</dataflow>
<dataflow id="145" from="reg_file_0_0_load" to="reg_file_0_0_load_read" fromId="130" toId="14">
</dataflow>
<dataflow id="147" from="_ssdm_op_Read.ap_auto.i13" to="zext_ln145_2_read" fromId="146" toId="15">
</dataflow>
<dataflow id="148" from="zext_ln145_2" to="zext_ln145_2_read" fromId="129" toId="15">
</dataflow>
<dataflow id="150" from="_ssdm_op_Read.ap_auto.i11" to="shl_ln_read" fromId="149" toId="16">
</dataflow>
<dataflow id="151" from="shl_ln" to="shl_ln_read" fromId="126" toId="16">
</dataflow>
<dataflow id="152" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln130_read" fromId="140" toId="17">
</dataflow>
<dataflow id="153" from="zext_ln130" to="zext_ln130_read" fromId="125" toId="17">
</dataflow>
<dataflow id="154" from="zext_ln130_read" to="zext_ln130_cast" fromId="17" toId="18">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="19">
</dataflow>
<dataflow id="157" from="reg_file_4_1" to="specmemcore_ln0" fromId="131" toId="19">
</dataflow>
<dataflow id="159" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="19">
</dataflow>
<dataflow id="161" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="19">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="19">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="20">
</dataflow>
<dataflow id="165" from="reg_file_4_0" to="specmemcore_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="166" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="20">
</dataflow>
<dataflow id="167" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="20">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="21">
</dataflow>
<dataflow id="170" from="reg_file_3_1" to="specmemcore_ln0" fromId="133" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="21">
</dataflow>
<dataflow id="173" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="22">
</dataflow>
<dataflow id="175" from="reg_file_3_0" to="specmemcore_ln0" fromId="134" toId="22">
</dataflow>
<dataflow id="176" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="22">
</dataflow>
<dataflow id="178" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="22">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="23">
</dataflow>
<dataflow id="180" from="reg_file_2_1" to="specmemcore_ln0" fromId="128" toId="23">
</dataflow>
<dataflow id="181" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="23">
</dataflow>
<dataflow id="182" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="23">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="155" toId="24">
</dataflow>
<dataflow id="185" from="reg_file_2_0" to="specmemcore_ln0" fromId="127" toId="24">
</dataflow>
<dataflow id="186" from="StgValue_158" to="specmemcore_ln0" fromId="158" toId="24">
</dataflow>
<dataflow id="187" from="StgValue_160" to="specmemcore_ln0" fromId="160" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_162" to="specmemcore_ln0" fromId="162" toId="24">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln0" fromId="189" toId="25">
</dataflow>
<dataflow id="191" from="indvar_flatten" to="store_ln0" fromId="12" toId="25">
</dataflow>
<dataflow id="192" from="zext_ln130_cast" to="store_ln0" fromId="18" toId="26">
</dataflow>
<dataflow id="193" from="k" to="store_ln0" fromId="11" toId="26">
</dataflow>
<dataflow id="195" from="StgValue_194" to="store_ln0" fromId="194" toId="27">
</dataflow>
<dataflow id="196" from="j_4" to="store_ln0" fromId="10" toId="27">
</dataflow>
<dataflow id="197" from="k" to="k_1" fromId="11" toId="29">
</dataflow>
<dataflow id="198" from="indvar_flatten" to="indvar_flatten_load" fromId="12" toId="30">
</dataflow>
<dataflow id="200" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="trunc_ln140_1" fromId="199" toId="31">
</dataflow>
<dataflow id="201" from="k_1" to="trunc_ln140_1" fromId="29" toId="31">
</dataflow>
<dataflow id="202" from="StgValue_136" to="trunc_ln140_1" fromId="136" toId="31">
</dataflow>
<dataflow id="204" from="StgValue_203" to="trunc_ln140_1" fromId="203" toId="31">
</dataflow>
<dataflow id="205" from="trunc_ln140_1" to="add_ln140" fromId="31" toId="32">
</dataflow>
<dataflow id="206" from="shl_ln_read" to="add_ln140" fromId="16" toId="32">
</dataflow>
<dataflow id="207" from="add_ln140" to="zext_ln140" fromId="32" toId="33">
</dataflow>
<dataflow id="208" from="k_1" to="trunc_ln140" fromId="29" toId="34">
</dataflow>
<dataflow id="209" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="127" toId="35">
</dataflow>
<dataflow id="211" from="StgValue_210" to="reg_file_2_0_addr" fromId="210" toId="35">
</dataflow>
<dataflow id="212" from="zext_ln140" to="reg_file_2_0_addr" fromId="33" toId="35">
</dataflow>
<dataflow id="213" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="35" toId="36">
</dataflow>
<dataflow id="214" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="128" toId="37">
</dataflow>
<dataflow id="215" from="StgValue_210" to="reg_file_2_1_addr" fromId="210" toId="37">
</dataflow>
<dataflow id="216" from="zext_ln140" to="reg_file_2_1_addr" fromId="33" toId="37">
</dataflow>
<dataflow id="217" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="37" toId="38">
</dataflow>
<dataflow id="218" from="indvar_flatten_load" to="icmp_ln138" fromId="30" toId="39">
</dataflow>
<dataflow id="219" from="zext_ln145_2_read" to="icmp_ln138" fromId="15" toId="39">
</dataflow>
<dataflow id="220" from="indvar_flatten_load" to="add_ln138" fromId="30" toId="40">
</dataflow>
<dataflow id="222" from="StgValue_221" to="add_ln138" fromId="221" toId="40">
</dataflow>
<dataflow id="223" from="icmp_ln138" to="br_ln138" fromId="39" toId="41">
</dataflow>
<dataflow id="224" from="j_4" to="j_4_load" fromId="10" toId="42">
</dataflow>
<dataflow id="225" from="j_4_load" to="icmp_ln141" fromId="42" toId="43">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln141" fromId="226" toId="43">
</dataflow>
<dataflow id="228" from="icmp_ln141" to="select_ln138" fromId="43" toId="44">
</dataflow>
<dataflow id="229" from="StgValue_194" to="select_ln138" fromId="194" toId="44">
</dataflow>
<dataflow id="230" from="j_4_load" to="select_ln138" fromId="42" toId="44">
</dataflow>
<dataflow id="231" from="k_1" to="add_ln138_1" fromId="29" toId="45">
</dataflow>
<dataflow id="233" from="StgValue_232" to="add_ln138_1" fromId="232" toId="45">
</dataflow>
<dataflow id="234" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="trunc_ln140_1_mid1" fromId="199" toId="46">
</dataflow>
<dataflow id="235" from="add_ln138_1" to="trunc_ln140_1_mid1" fromId="45" toId="46">
</dataflow>
<dataflow id="236" from="StgValue_136" to="trunc_ln140_1_mid1" fromId="136" toId="46">
</dataflow>
<dataflow id="237" from="StgValue_203" to="trunc_ln140_1_mid1" fromId="203" toId="46">
</dataflow>
<dataflow id="238" from="trunc_ln140_1_mid1" to="add_ln140_1" fromId="46" toId="47">
</dataflow>
<dataflow id="239" from="shl_ln_read" to="add_ln140_1" fromId="16" toId="47">
</dataflow>
<dataflow id="240" from="add_ln140_1" to="zext_ln140_1" fromId="47" toId="48">
</dataflow>
<dataflow id="241" from="add_ln138_1" to="trunc_ln140_2" fromId="45" toId="49">
</dataflow>
<dataflow id="242" from="reg_file_2_0" to="reg_file_2_0_addr_7" fromId="127" toId="50">
</dataflow>
<dataflow id="243" from="StgValue_210" to="reg_file_2_0_addr_7" fromId="210" toId="50">
</dataflow>
<dataflow id="244" from="zext_ln140_1" to="reg_file_2_0_addr_7" fromId="48" toId="50">
</dataflow>
<dataflow id="245" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="50" toId="51">
</dataflow>
<dataflow id="246" from="reg_file_2_1" to="reg_file_2_1_addr_7" fromId="128" toId="52">
</dataflow>
<dataflow id="247" from="StgValue_210" to="reg_file_2_1_addr_7" fromId="210" toId="52">
</dataflow>
<dataflow id="248" from="zext_ln140_1" to="reg_file_2_1_addr_7" fromId="48" toId="52">
</dataflow>
<dataflow id="249" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="52" toId="53">
</dataflow>
<dataflow id="250" from="icmp_ln141" to="select_ln138_2" fromId="43" toId="54">
</dataflow>
<dataflow id="251" from="add_ln138_1" to="select_ln138_2" fromId="45" toId="54">
</dataflow>
<dataflow id="252" from="k_1" to="select_ln138_2" fromId="29" toId="54">
</dataflow>
<dataflow id="254" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5" fromId="253" toId="55">
</dataflow>
<dataflow id="255" from="select_ln138" to="lshr_ln5" fromId="44" toId="55">
</dataflow>
<dataflow id="256" from="StgValue_136" to="lshr_ln5" fromId="136" toId="55">
</dataflow>
<dataflow id="258" from="StgValue_257" to="lshr_ln5" fromId="257" toId="55">
</dataflow>
<dataflow id="259" from="select_ln138_2" to="trunc_ln145" fromId="54" toId="56">
</dataflow>
<dataflow id="260" from="select_ln138" to="trunc_ln145_1" fromId="44" toId="57">
</dataflow>
<dataflow id="261" from="trunc_ln145_1" to="br_ln145" fromId="57" toId="58">
</dataflow>
<dataflow id="262" from="select_ln138" to="add_ln141" fromId="44" toId="59">
</dataflow>
<dataflow id="264" from="StgValue_263" to="add_ln141" fromId="263" toId="59">
</dataflow>
<dataflow id="265" from="add_ln138" to="store_ln141" fromId="40" toId="60">
</dataflow>
<dataflow id="266" from="indvar_flatten" to="store_ln141" fromId="12" toId="60">
</dataflow>
<dataflow id="267" from="select_ln138_2" to="store_ln141" fromId="54" toId="61">
</dataflow>
<dataflow id="268" from="k" to="store_ln141" fromId="11" toId="61">
</dataflow>
<dataflow id="269" from="add_ln141" to="store_ln141" fromId="59" toId="62">
</dataflow>
<dataflow id="270" from="j_4" to="store_ln141" fromId="10" toId="62">
</dataflow>
<dataflow id="271" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="35" toId="64">
</dataflow>
<dataflow id="272" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="37" toId="65">
</dataflow>
<dataflow id="274" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="273" toId="66">
</dataflow>
<dataflow id="275" from="reg_file_2_0_load" to="tmp" fromId="64" toId="66">
</dataflow>
<dataflow id="276" from="reg_file_2_1_load" to="tmp" fromId="65" toId="66">
</dataflow>
<dataflow id="277" from="trunc_ln140" to="tmp" fromId="34" toId="66">
</dataflow>
<dataflow id="278" from="reg_file_2_0_addr_7" to="reg_file_2_0_load_4" fromId="50" toId="67">
</dataflow>
<dataflow id="279" from="reg_file_2_1_addr_7" to="reg_file_2_1_load_4" fromId="52" toId="68">
</dataflow>
<dataflow id="280" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_mid1" fromId="273" toId="69">
</dataflow>
<dataflow id="281" from="reg_file_2_0_load_4" to="tmp_mid1" fromId="67" toId="69">
</dataflow>
<dataflow id="282" from="reg_file_2_1_load_4" to="tmp_mid1" fromId="68" toId="69">
</dataflow>
<dataflow id="283" from="trunc_ln140_2" to="tmp_mid1" fromId="49" toId="69">
</dataflow>
<dataflow id="284" from="icmp_ln141" to="select_ln138_1" fromId="43" toId="70">
</dataflow>
<dataflow id="285" from="tmp_mid1" to="select_ln138_1" fromId="69" toId="70">
</dataflow>
<dataflow id="286" from="tmp" to="select_ln138_1" fromId="66" toId="70">
</dataflow>
<dataflow id="287" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="14" toId="71">
</dataflow>
<dataflow id="288" from="select_ln138_1" to="tmp_1_mid2" fromId="70" toId="71">
</dataflow>
<dataflow id="289" from="reg_file_0_0_load_read" to="tmp_1_mid2" fromId="14" toId="72">
</dataflow>
<dataflow id="290" from="select_ln138_1" to="tmp_1_mid2" fromId="70" toId="72">
</dataflow>
<dataflow id="292" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="291" toId="73">
</dataflow>
<dataflow id="293" from="trunc_ln145" to="add_ln1" fromId="56" toId="73">
</dataflow>
<dataflow id="294" from="lshr_ln5" to="add_ln1" fromId="55" toId="73">
</dataflow>
<dataflow id="295" from="add_ln1" to="zext_ln145" fromId="73" toId="74">
</dataflow>
<dataflow id="296" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="134" toId="75">
</dataflow>
<dataflow id="297" from="StgValue_210" to="reg_file_3_0_addr" fromId="210" toId="75">
</dataflow>
<dataflow id="298" from="zext_ln145" to="reg_file_3_0_addr" fromId="74" toId="75">
</dataflow>
<dataflow id="299" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="133" toId="76">
</dataflow>
<dataflow id="300" from="StgValue_210" to="reg_file_3_1_addr" fromId="210" toId="76">
</dataflow>
<dataflow id="301" from="zext_ln145" to="reg_file_3_1_addr" fromId="74" toId="76">
</dataflow>
<dataflow id="302" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="75" toId="77">
</dataflow>
<dataflow id="303" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="76" toId="78">
</dataflow>
<dataflow id="304" from="reg_file_3_0_addr" to="reg_file_3_0_load" fromId="75" toId="79">
</dataflow>
<dataflow id="305" from="reg_file_3_1_addr" to="reg_file_3_1_load" fromId="76" toId="80">
</dataflow>
<dataflow id="306" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_s" fromId="273" toId="81">
</dataflow>
<dataflow id="307" from="reg_file_3_0_load" to="tmp_s" fromId="79" toId="81">
</dataflow>
<dataflow id="308" from="reg_file_3_1_load" to="tmp_s" fromId="80" toId="81">
</dataflow>
<dataflow id="309" from="trunc_ln145_1" to="tmp_s" fromId="57" toId="81">
</dataflow>
<dataflow id="310" from="tmp_1_mid2" to="mul" fromId="72" toId="82">
</dataflow>
<dataflow id="311" from="tmp_s" to="mul" fromId="81" toId="82">
</dataflow>
<dataflow id="312" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln145_1" fromId="291" toId="83">
</dataflow>
<dataflow id="313" from="tmp_36_read" to="add_ln145_1" fromId="13" toId="83">
</dataflow>
<dataflow id="314" from="lshr_ln5" to="add_ln145_1" fromId="55" toId="83">
</dataflow>
<dataflow id="315" from="add_ln145_1" to="zext_ln145_1" fromId="83" toId="84">
</dataflow>
<dataflow id="316" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="132" toId="85">
</dataflow>
<dataflow id="317" from="StgValue_210" to="reg_file_4_0_addr" fromId="210" toId="85">
</dataflow>
<dataflow id="318" from="zext_ln145_1" to="reg_file_4_0_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="319" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="131" toId="86">
</dataflow>
<dataflow id="320" from="StgValue_210" to="reg_file_4_1_addr" fromId="210" toId="86">
</dataflow>
<dataflow id="321" from="zext_ln145_1" to="reg_file_4_1_addr" fromId="84" toId="86">
</dataflow>
<dataflow id="322" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="85" toId="87">
</dataflow>
<dataflow id="323" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="86" toId="88">
</dataflow>
<dataflow id="324" from="tmp_1_mid2" to="mul" fromId="72" toId="89">
</dataflow>
<dataflow id="325" from="tmp_s" to="mul" fromId="81" toId="89">
</dataflow>
<dataflow id="326" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="85" toId="90">
</dataflow>
<dataflow id="327" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="86" toId="91">
</dataflow>
<dataflow id="328" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp_35" fromId="273" toId="92">
</dataflow>
<dataflow id="329" from="reg_file_4_0_load" to="tmp_35" fromId="90" toId="92">
</dataflow>
<dataflow id="330" from="reg_file_4_1_load" to="tmp_35" fromId="91" toId="92">
</dataflow>
<dataflow id="331" from="trunc_ln145_1" to="tmp_35" fromId="57" toId="92">
</dataflow>
<dataflow id="332" from="tmp_35" to="add" fromId="92" toId="93">
</dataflow>
<dataflow id="333" from="mul" to="add" fromId="89" toId="93">
</dataflow>
<dataflow id="335" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="334" toId="94">
</dataflow>
<dataflow id="337" from="VITIS_LOOP_138_3_VITIS_LOOP_141_4_str" to="specloopname_ln0" fromId="336" toId="94">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="338" toId="95">
</dataflow>
<dataflow id="341" from="StgValue_340" to="empty" fromId="340" toId="95">
</dataflow>
<dataflow id="343" from="StgValue_342" to="empty" fromId="342" toId="95">
</dataflow>
<dataflow id="344" from="StgValue_210" to="empty" fromId="210" toId="95">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecPipeline" to="specpipeline_ln142" fromId="345" toId="96">
</dataflow>
<dataflow id="347" from="StgValue_136" to="specpipeline_ln142" fromId="136" toId="96">
</dataflow>
<dataflow id="349" from="StgValue_348" to="specpipeline_ln142" fromId="348" toId="96">
</dataflow>
<dataflow id="350" from="StgValue_348" to="specpipeline_ln142" fromId="348" toId="96">
</dataflow>
<dataflow id="351" from="StgValue_348" to="specpipeline_ln142" fromId="348" toId="96">
</dataflow>
<dataflow id="353" from="empty_1" to="specpipeline_ln142" fromId="352" toId="96">
</dataflow>
<dataflow id="354" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="334" toId="97">
</dataflow>
<dataflow id="356" from="empty_13" to="specloopname_ln130" fromId="355" toId="97">
</dataflow>
<dataflow id="357" from="tmp_35" to="add" fromId="92" toId="98">
</dataflow>
<dataflow id="358" from="mul" to="add" fromId="89" toId="98">
</dataflow>
<dataflow id="359" from="add" to="store_ln145" fromId="98" toId="99">
</dataflow>
<dataflow id="360" from="reg_file_4_0_addr" to="store_ln145" fromId="85" toId="99">
</dataflow>
<dataflow id="361" from="add" to="store_ln145" fromId="98" toId="101">
</dataflow>
<dataflow id="362" from="reg_file_4_1_addr" to="store_ln145" fromId="86" toId="101">
</dataflow>
<dataflow id="363" from="icmp_ln138" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="364" from="icmp_ln141" to="StgValue_3" fromId="43" toId="3">
</dataflow>
<dataflow id="365" from="icmp_ln138" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="366" from="trunc_ln145_1" to="StgValue_8" fromId="57" toId="8">
</dataflow>
<dataflow id="367" from="icmp_ln138" to="StgValue_7" fromId="39" toId="7">
</dataflow>
</dataflows>


</stg>
