<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tfgg676-2L" LaunchTime="1564680889">
  <File Type="PA-TCL" Name="thinpad_top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="thinpad_top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="thinpad_top_reports.tcl"/>
  <File Type="RDS-RDS" Name="thinpad_top.vds"/>
  <File Type="RDS-UTIL" Name="thinpad_top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="thinpad_top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="thinpad_top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="thinpad_top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="thinpad_top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/defs.vh">
      <FileInfo>
        <Attr Name="IsGlobalInclude" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rob.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/renamebuffer.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cdb_selector.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reservation_station.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dispatcher.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/registers.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/instruction_fetch_components.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/decoder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/loadstoreunit.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/l1-cache.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/cpu_design/cpu_design.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/cpu_design/hdl/cpu_design_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/thinpad_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/async.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SEG7_LUT.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/simulated_ram.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ringedbuffer.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/reservestation.sv">
      <FileInfo SFType="Verilog">
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sv_stubs.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/l2_cached_sram.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/cpu_design/ip/qurisc_rom.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/csr_registers.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="thinpad_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/thinpad_top.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/thinpad_top.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="pll_example"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_simple_master_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_decoder_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_pc_counter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_simple_master_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_clk_wiz_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_bram_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_simple_master_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_loadstore_functionun_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_blk_mem_gen_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_if_controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_axi_intc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_if_tlb_fetcher_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_thinpad_sram_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_dispatcher_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_rob_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_renamebuffer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_if_memory_accessor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_jump_predictor_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_if_insn_queue_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_branch_predictor_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_loadstoreunit_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_registers_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_l1_cache_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_reservestation_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_thinpad_qusim_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="cpu_design_thinpad_serial_0_0"/>
</GenRun>
