<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.11.13.14:06:24"
 outputDirectory="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="FIR_filter_test:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1542135983,AUTO_UNIQUE_ID=(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_fir_compiler_ii:17.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=6,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=25,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=0,coeffNum=37,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=8,6,0,-7,-11,-8,0,10,16,12,0,-16,-26,-22,0,38,80,114,127,114,80,38,0,-22,-26,-16,0,12,16,10,0,-8,-11,-7,0,6,8,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=0.0176663,0.013227,0.0,-0.0149911,-0.0227152,-0.0172976,0.0,0.0204448,0.0318046,0.0249882,0.0,-0.0321283,-0.0530093,-0.04498,0.0,0.0749693,0.159034,0.224907,0.249809,0.224907,0.159034,0.0749693,0.0,-0.04498,-0.0530093,-0.0321283,0.0,0.0249882,0.0318046,0.0204448,0.0,-0.0172976,-0.0227152,-0.0149911,0.0,0.013227,0.0176663,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.015736,0.011802,0.0,-0.013769,-0.021637,-0.015736,0.0,0.01967,0.031472,0.023604,0.0,-0.031472,-0.051142,-0.043274,0.0,0.07474599999999999,0.15736,0.224238,0.249809,0.224238,0.15736,0.07474599999999999,0.0,-0.043274,-0.051142,-0.031472,0.0,0.023604,0.031472,0.01967,0.0,-0.015736,-0.021637,-0.013769,0.0,0.011802,0.015736,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=2,delayRAMBlockThreshold=20,deviceFamily=Cyclone V,dspCount=20,dualMemDistRAMThreshold=1280,errorList=0,filterType=decim,funcResult=-interp=1 -decim=2 -incycles=1 -len=37 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|22|0|15|6|noCode|LUTS: 139 DSPs: 20 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=8,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=25,inputType=int,interpFactor=1,karatsuba=false,latency=15,latency_realOnly=15,lutCount=139,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=22,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=trunc,outLsbBitRem=0,outMSBRound=trunc,outMsbBitRem=0,outType=int,outWidth=22,outWidth_realOnly=22,outputInterfaceNum=1,outputfifodepth=8,outputfifodepth_realOnly=6,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym)(clock:17.1:)(reset:17.1:)"
   instancePathKey="FIR_filter_test"
   kind="FIR_filter_test"
   version="1.0"
   name="FIR_filter_test">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1542135983" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/FIR_filter_test.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="FIR_filter_test">queue size: 0 starting:FIR_filter_test "FIR_filter_test"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="FIR_filter_test"><![CDATA["<b>FIR_filter_test</b>" reuses <b>altera_fir_compiler_ii</b> "<b>submodules/FIR_filter_test_fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="FIR_filter_test"><![CDATA["<b>FIR_filter_test</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="FIR_filter_test">queue size: 1 starting:altera_fir_compiler_ii "submodules/FIR_filter_test_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/17.1/quartus/dspba/backend/windows64/fir_ip_api_interface FIR_filter_test_fir_compiler_ii_0_rtl_core . CYCLONEV medium 0 25 1 25 37 1 2 1 nsym 1 8 0 8 0 0 false false -- 16 6 20 1280 1000000 -1 true false 1 -- <<< 8,6,0,-7,-11,-8,0,10,16,12,0,-16,-26,-22,0,38,80,114,127,114,80,38,0,-22,-26,-16,0,12,16,10,0,-8,-11,-7,0,6,8 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=2 -incycles=1 -len=37 -bankcount=1 -nsym -nband=1 -chans=1 -family="Cyclone V" 
|{}|1|1|1|1|22|0|15|6|true|LUTS: 139 DSPs: 20 RAM Bits: 0|FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, Latency 15, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>FIR_filter_test</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="FIR_filter_test">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>FIR_filter_test</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fir_compiler_ii:17.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=6,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=25,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=0,coeffNum=37,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=8,6,0,-7,-11,-8,0,10,16,12,0,-16,-26,-22,0,38,80,114,127,114,80,38,0,-22,-26,-16,0,12,16,10,0,-8,-11,-7,0,6,8,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=0.0176663,0.013227,0.0,-0.0149911,-0.0227152,-0.0172976,0.0,0.0204448,0.0318046,0.0249882,0.0,-0.0321283,-0.0530093,-0.04498,0.0,0.0749693,0.159034,0.224907,0.249809,0.224907,0.159034,0.0749693,0.0,-0.04498,-0.0530093,-0.0321283,0.0,0.0249882,0.0318046,0.0204448,0.0,-0.0172976,-0.0227152,-0.0149911,0.0,0.013227,0.0176663,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=0.015736,0.011802,0.0,-0.013769,-0.021637,-0.015736,0.0,0.01967,0.031472,0.023604,0.0,-0.031472,-0.051142,-0.043274,0.0,0.07474599999999999,0.15736,0.224238,0.249809,0.224238,0.15736,0.07474599999999999,0.0,-0.043274,-0.051142,-0.031472,0.0,0.023604,0.031472,0.01967,0.0,-0.015736,-0.021637,-0.013769,0.0,0.011802,0.015736,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=2,delayRAMBlockThreshold=20,deviceFamily=Cyclone V,dspCount=20,dualMemDistRAMThreshold=1280,errorList=0,filterType=decim,funcResult=-interp=1 -decim=2 -incycles=1 -len=37 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|22|0|15|6|noCode|LUTS: 139 DSPs: 20 RAM Bits: 0|,hardMultiplierThreshold=-1,inputBitWidth=8,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=25,inputType=int,interpFactor=1,karatsuba=false,latency=15,latency_realOnly=15,lutCount=139,mRAMThreshold=1000000,memBitCount=0,modeFormatted=--,num_modes=2,outBitWidth=22,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=trunc,outLsbBitRem=0,outMSBRound=trunc,outMsbBitRem=0,outType=int,outWidth=22,outWidth_realOnly=22,outputInterfaceNum=1,outputfifodepth=8,outputfifodepth_realOnly=6,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym"
   instancePathKey="FIR_filter_test:.:fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="17.1"
   name="FIR_filter_test_fir_compiler_ii_0">
  <parameter name="outBitWidth" value="22" />
  <parameter name="inputFracBitWidth" value="0" />
  <parameter
     name="coeffSetRealValueImag"
     value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
  <parameter name="inputInterfaceNum" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter
     name="funcResult"
     value="-interp=1 -decim=2 -incycles=1 -len=37 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|22|0|15|6|noCode|LUTS: 139 DSPs: 20 RAM Bits: 0|" />
  <parameter name="speedGrade" value="medium" />
  <parameter name="outFullFracBitWidth_realOnly" value="0" />
  <parameter name="coeffBitWidth" value="8" />
  <parameter name="coeffType" value="int" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outLSBRound" value="trunc" />
  <parameter name="coeffReload" value="false" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="inputType" value="int" />
  <parameter name="chanPerOutputInterface" value="1" />
  <parameter name="busAddressWidth" value="6" />
  <parameter name="coefficientWriteable" value="false" />
  <parameter name="coeffSetFixedValueImag" value="0,0,0,0,0,0,0,0" />
  <parameter name="num_modes" value="2" />
  <parameter name="karatsuba" value="false" />
  <parameter name="coeffBitWidth_derived" value="8" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter
     name="coeffSetRealValue"
     value="0.0176663,0.013227,0.0,-0.0149911,-0.0227152,-0.0172976,0.0,0.0204448,0.0318046,0.0249882,0.0,-0.0321283,-0.0530093,-0.04498,0.0,0.0749693,0.159034,0.224907,0.249809,0.224907,0.159034,0.0749693,0.0,-0.04498,-0.0530093,-0.0321283,0.0,0.0249882,0.0318046,0.0204448,0.0,-0.0172976,-0.0227152,-0.0149911,0.0,0.013227,0.0176663" />
  <parameter name="coeffSetScaleValueImag" value="0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="chanPerInputInterface" value="1" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="dspCount" value="20" />
  <parameter name="outType" value="int" />
  <parameter name="symmetryMode" value="nsym" />
  <parameter name="outLsbBitRem" value="0" />
  <parameter name="decimFactor" value="2" />
  <parameter name="ModeWidth" value="0" />
  <parameter name="memBitCount" value="0" />
  <parameter name="outputInterfaceNum" value="1" />
  <parameter name="filterType" value="decim" />
  <parameter name="backPressure" value="false" />
  <parameter name="inputBitWidth" value="8" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="outFullFracBitWidth" value="0" />
  <parameter name="coeffNum" value="37" />
  <parameter name="busDataWidth" value="16" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="outputfifodepth_realOnly" value="6" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter
     name="coeffSetScaleValue"
     value="0.015736,0.011802,0.0,-0.013769,-0.021637,-0.015736,0.0,0.01967,0.031472,0.023604,0.0,-0.031472,-0.051142,-0.043274,0.0,0.07474599999999999,0.15736,0.224238,0.249809,0.224238,0.15736,0.07474599999999999,0.0,-0.043274,-0.051142,-0.031472,0.0,0.023604,0.031472,0.01967,0.0,-0.015736,-0.021637,-0.013769,0.0,0.011802,0.015736" />
  <parameter name="latency" value="15" />
  <parameter name="lutCount" value="139" />
  <parameter name="outFracBitWidth" value="0" />
  <parameter name="outputfifodepth" value="8" />
  <parameter name="clockRate" value="25" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="outWidth" value="22" />
  <parameter name="coeffFracBitWidth" value="0" />
  <parameter
     name="coeffSetFixedValue"
     value="8,6,0,-7,-11,-8,0,10,16,12,0,-16,-26,-22,0,38,80,114,127,114,80,38,0,-22,-26,-16,0,12,16,10,0,-8,-11,-7,0,6,8" />
  <parameter name="modeFormatted" value="--" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="bankCount" value="1" />
  <parameter name="interpFactor" value="1" />
  <parameter name="outWidth_realOnly" value="22" />
  <parameter name="errorList" value="0" />
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="clockSlack" value="0" />
  <parameter name="outMsbBitRem" value="0" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="latency_realOnly" value="15" />
  <parameter name="inputRate" value="25" />
  <parameter name="coefficientReadback" value="false" />
  <parameter name="bankInWidth" value="0" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <generatedFiles>
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/FIR_filter_test_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="FIR_filter_test" as="fir_compiler_ii_0" />
  <messages>
   <message level="Debug" culprit="FIR_filter_test">queue size: 1 starting:altera_fir_compiler_ii "submodules/FIR_filter_test_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga/17.1/quartus/dspba/backend/windows64/fir_ip_api_interface FIR_filter_test_fir_compiler_ii_0_rtl_core . CYCLONEV medium 0 25 1 25 37 1 2 1 nsym 1 8 0 8 0 0 false false -- 16 6 20 1280 1000000 -1 true false 1 -- <<< 8,6,0,-7,-11,-8,0,10,16,12,0,-16,-26,-22,0,38,80,114,127,114,80,38,0,-22,-26,-16,0,12,16,10,0,-8,-11,-7,0,6,8 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=2 -incycles=1 -len=37 -bankcount=1 -nsym -nband=1 -chans=1 -family="Cyclone V" 
|{}|1|1|1|1|22|0|15|6|true|LUTS: 139 DSPs: 20 RAM Bits: 0|FIR_filter_test_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 22, Bankcount 1, Latency 15, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>FIR_filter_test</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="FIR_filter_test:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/NMR_Thesis_PCBv2_hdl_v1_2018/QUARTUS-NoSoC/QSYS/FIR_filter_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="FIR_filter_test" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="FIR_filter_test">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>FIR_filter_test</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
