Timing Analyzer report for fct_compas
Wed Sep 27 21:44:14 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 22. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 30. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fct_compas                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-6         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                         ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; Clock Name                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                            ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+
; clk_50MHz                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                      ;
; div_fre:inst1|one_second_pulse ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_fre:inst1|one_second_pulse } ;
+--------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 243.31 MHz ; 243.31 MHz      ; clk_50MHz  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-----------+--------+----------------+
; Clock     ; Slack  ; End Point TNS  ;
+-----------+--------+----------------+
; clk_50MHz ; -3.110 ; -40.728        ;
+-----------+--------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-----------+-------+----------------+
; Clock     ; Slack ; End Point TNS  ;
+-----------+-------+----------------+
; clk_50MHz ; 0.557 ; 0.000          ;
+-----------+-------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary       ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50MHz                      ; -3.000 ; -30.000       ;
; div_fre:inst1|one_second_pulse ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                  ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -3.110 ; div_fre:inst1|counter[2]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.042      ;
; -3.103 ; div_fre:inst1|counter[5]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 4.035      ;
; -3.064 ; div_fre:inst1|counter[1]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.996      ;
; -3.010 ; div_fre:inst1|counter[11] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.942      ;
; -3.005 ; div_fre:inst1|counter[4]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.937      ;
; -2.907 ; div_fre:inst1|counter[22] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.841      ;
; -2.892 ; div_fre:inst1|counter[6]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.824      ;
; -2.868 ; div_fre:inst1|counter[3]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.800      ;
; -2.859 ; div_fre:inst1|counter[7]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.792      ;
; -2.806 ; div_fre:inst1|counter[21] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.740      ;
; -2.783 ; div_fre:inst1|counter[20] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.717      ;
; -2.737 ; div_fre:inst1|counter[9]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.669      ;
; -2.725 ; div_fre:inst1|counter[0]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.657      ;
; -2.690 ; div_fre:inst1|counter[10] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.622      ;
; -2.679 ; div_fre:inst1|counter[23] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.612      ;
; -2.629 ; div_fre:inst1|counter[12] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.562      ;
; -2.624 ; div_fre:inst1|counter[13] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.557      ;
; -2.598 ; div_fre:inst1|counter[19] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.531      ;
; -2.596 ; div_fre:inst1|counter[17] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.529      ;
; -2.564 ; div_fre:inst1|counter[24] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.498      ;
; -2.562 ; div_fre:inst1|counter[15] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.495      ;
; -2.554 ; div_fre:inst1|counter[14] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.487      ;
; -2.545 ; div_fre:inst1|counter[8]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.477      ;
; -2.524 ; div_fre:inst1|counter[18] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.458      ;
; -2.425 ; div_fre:inst1|counter[16] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.061     ; 3.359      ;
; -2.383 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.316      ;
; -2.381 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.314      ;
; -2.325 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.257      ;
; -2.323 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.255      ;
; -2.321 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.253      ;
; -2.321 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.253      ;
; -2.198 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.130      ;
; -2.197 ; div_fre:inst1|counter[25] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.130      ;
; -2.196 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.128      ;
; -2.194 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.126      ;
; -2.194 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.126      ;
; -2.180 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.113      ;
; -2.136 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.069      ;
; -2.120 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.052      ;
; -2.120 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.052      ;
; -2.113 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 3.046      ;
; -2.086 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.018      ;
; -2.084 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.016      ;
; -2.082 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.014      ;
; -2.082 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.014      ;
; -2.076 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 3.008      ;
; -2.062 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.995      ;
; -2.054 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.987      ;
; -2.053 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.985      ;
; -2.050 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.983      ;
; -2.026 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.959      ;
; -2.002 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.934      ;
; -2.002 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.934      ;
; -1.995 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.927      ;
; -1.993 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.925      ;
; -1.993 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.925      ;
; -1.992 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.925      ;
; -1.982 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.914      ;
; -1.978 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.910      ;
; -1.972 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.904      ;
; -1.966 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.898      ;
; -1.949 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.881      ;
; -1.932 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.864      ;
; -1.932 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.864      ;
; -1.926 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.858      ;
; -1.921 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.854      ;
; -1.885 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.817      ;
; -1.881 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.813      ;
; -1.881 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.813      ;
; -1.875 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.807      ;
; -1.875 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.807      ;
; -1.874 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.806      ;
; -1.863 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.795      ;
; -1.861 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.793      ;
; -1.861 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.793      ;
; -1.859 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.791      ;
; -1.858 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.790      ;
; -1.852 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.784      ;
; -1.851 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.783      ;
; -1.850 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.782      ;
; -1.849 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.781      ;
; -1.849 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.782      ;
; -1.848 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.780      ;
; -1.845 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.777      ;
; -1.839 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.771      ;
; -1.837 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.769      ;
; -1.835 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[13]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.768      ;
; -1.814 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.746      ;
; -1.810 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.742      ;
; -1.807 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.739      ;
; -1.805 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.738      ;
; -1.805 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.737      ;
; -1.803 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.735      ;
; -1.793 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.062     ; 2.726      ;
; -1.781 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.713      ;
; -1.780 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.712      ;
; -1.779 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.711      ;
; -1.777 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.709      ;
; -1.775 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[13]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.707      ;
; -1.775 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[13]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.063     ; 2.707      ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.557 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.778      ;
; 0.562 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.781      ;
; 0.569 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; div_fre:inst1|counter[24]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.573 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.587 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[0]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 0.806      ;
; 0.696 ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; clk_50MHz   ; 0.000        ; 2.214      ; 3.286      ;
; 0.832 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.051      ;
; 0.832 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.052      ;
; 0.845 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.068      ;
; 0.851 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.070      ;
; 0.857 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.076      ;
; 0.857 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.076      ;
; 0.859 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.083      ;
; 0.942 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.161      ;
; 0.942 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.161      ;
; 0.944 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.164      ;
; 0.955 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.177      ;
; 0.959 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.177      ;
; 0.960 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.179      ;
; 0.963 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.182      ;
; 0.969 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[20]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.187      ;
; 0.969 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.188      ;
; 0.971 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.191      ;
; 0.974 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.192      ;
; 0.977 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[25]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.196      ;
; 0.980 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.198      ;
; 0.992 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.210      ;
; 1.009 ; div_fre:inst1|counter[17]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.227      ;
; 1.013 ; div_fre:inst1|counter[23]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.231      ;
; 1.055 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.274      ;
; 1.056 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.275      ;
; 1.057 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.276      ;
; 1.067 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.286      ;
; 1.069 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.288      ;
; 1.070 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.287      ;
; 1.072 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.291      ;
; 1.073 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.292      ;
; 1.075 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.294      ;
; 1.081 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.300      ;
; 1.083 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.303      ;
; 1.085 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.303      ;
; 1.085 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.302      ;
; 1.092 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.310      ;
; 1.100 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.318      ;
; 1.104 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.322      ;
; 1.135 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.354      ;
; 1.139 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.357      ;
; 1.153 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.371      ;
; 1.154 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.372      ;
; 1.156 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.375      ;
; 1.164 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[23]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.383      ;
; 1.165 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[19]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.384      ;
; 1.166 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.385      ;
; 1.167 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.386      ;
; 1.168 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.387      ;
; 1.170 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.387      ;
; 1.172 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[13]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.391      ;
; 1.175 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[17]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.394      ;
; 1.181 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.400      ;
; 1.182 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.399      ;
; 1.182 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.401      ;
; 1.184 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.403      ;
; 1.185 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.404      ;
; 1.185 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.402      ;
; 1.191 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.410      ;
; 1.192 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.411      ;
; 1.194 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[12]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.413      ;
; 1.195 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.414      ;
; 1.196 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.414      ;
; 1.197 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.060      ; 1.414      ;
; 1.199 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[7]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.062      ; 1.418      ;
; 1.200 ; div_fre:inst1|counter[19]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.418      ;
; 1.212 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.061      ; 1.430      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 272.78 MHz ; 250.0 MHz       ; clk_50MHz  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk_50MHz ; -2.666 ; -32.969       ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk_50MHz ; 0.500 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50MHz                      ; -3.000 ; -30.000       ;
; div_fre:inst1|one_second_pulse ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                   ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -2.666 ; div_fre:inst1|counter[2]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.604      ;
; -2.659 ; div_fre:inst1|counter[5]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.597      ;
; -2.623 ; div_fre:inst1|counter[1]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.561      ;
; -2.609 ; div_fre:inst1|counter[11] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.547      ;
; -2.577 ; div_fre:inst1|counter[4]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.515      ;
; -2.506 ; div_fre:inst1|counter[22] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.447      ;
; -2.468 ; div_fre:inst1|counter[6]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.406      ;
; -2.465 ; div_fre:inst1|counter[7]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.406      ;
; -2.452 ; div_fre:inst1|counter[3]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.390      ;
; -2.412 ; div_fre:inst1|counter[21] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.353      ;
; -2.400 ; div_fre:inst1|counter[20] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.341      ;
; -2.355 ; div_fre:inst1|counter[9]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.293      ;
; -2.319 ; div_fre:inst1|counter[0]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.257      ;
; -2.317 ; div_fre:inst1|counter[10] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.255      ;
; -2.303 ; div_fre:inst1|counter[23] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.244      ;
; -2.235 ; div_fre:inst1|counter[12] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.176      ;
; -2.230 ; div_fre:inst1|counter[13] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.171      ;
; -2.227 ; div_fre:inst1|counter[19] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.168      ;
; -2.225 ; div_fre:inst1|counter[17] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.166      ;
; -2.194 ; div_fre:inst1|counter[8]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.057     ; 3.132      ;
; -2.189 ; div_fre:inst1|counter[24] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.130      ;
; -2.176 ; div_fre:inst1|counter[15] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.117      ;
; -2.169 ; div_fre:inst1|counter[14] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.110      ;
; -2.149 ; div_fre:inst1|counter[18] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 3.090      ;
; -2.056 ; div_fre:inst1|counter[16] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.997      ;
; -1.969 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.909      ;
; -1.965 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.905      ;
; -1.942 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.879      ;
; -1.920 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.857      ;
; -1.908 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.845      ;
; -1.904 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.841      ;
; -1.871 ; div_fre:inst1|counter[25] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.812      ;
; -1.832 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.769      ;
; -1.810 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.747      ;
; -1.798 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.738      ;
; -1.797 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.734      ;
; -1.793 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.730      ;
; -1.765 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.705      ;
; -1.752 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.689      ;
; -1.749 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.689      ;
; -1.737 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.674      ;
; -1.735 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.672      ;
; -1.734 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.674      ;
; -1.713 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.650      ;
; -1.712 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.652      ;
; -1.707 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.647      ;
; -1.704 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.641      ;
; -1.701 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.638      ;
; -1.697 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.634      ;
; -1.695 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.635      ;
; -1.688 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.625      ;
; -1.651 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.588      ;
; -1.646 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.583      ;
; -1.646 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.583      ;
; -1.642 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.579      ;
; -1.638 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.575      ;
; -1.634 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.571      ;
; -1.628 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.568      ;
; -1.626 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.563      ;
; -1.624 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.561      ;
; -1.622 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.559      ;
; -1.593 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.530      ;
; -1.585 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.522      ;
; -1.580 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.517      ;
; -1.577 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.514      ;
; -1.573 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.510      ;
; -1.571 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.511      ;
; -1.567 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.504      ;
; -1.549 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.486      ;
; -1.549 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.486      ;
; -1.545 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.482      ;
; -1.544 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.484      ;
; -1.542 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.479      ;
; -1.542 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.479      ;
; -1.541 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.478      ;
; -1.535 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.472      ;
; -1.534 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.471      ;
; -1.530 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.467      ;
; -1.530 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.467      ;
; -1.528 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.465      ;
; -1.523 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.460      ;
; -1.515 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.452      ;
; -1.511 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.448      ;
; -1.510 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.447      ;
; -1.508 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.445      ;
; -1.508 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.445      ;
; -1.504 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.441      ;
; -1.500 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[13]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.440      ;
; -1.499 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.436      ;
; -1.497 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.434      ;
; -1.495 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.432      ;
; -1.492 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.432      ;
; -1.492 ; div_fre:inst1|counter[11] ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.429      ;
; -1.492 ; div_fre:inst1|counter[11] ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.429      ;
; -1.480 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.417      ;
; -1.479 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.416      ;
; -1.473 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.410      ;
; -1.472 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.409      ;
; -1.467 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.407      ;
; -1.460 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.058     ; 2.397      ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.500 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.701      ;
; 0.505 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.704      ;
; 0.511 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; div_fre:inst1|counter[24]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.712      ;
; 0.516 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.715      ;
; 0.526 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[0]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.725      ;
; 0.662 ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; clk_50MHz   ; 0.000        ; 2.003      ; 3.009      ;
; 0.744 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.746 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.946      ;
; 0.749 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.950      ;
; 0.754 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.756 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.955      ;
; 0.758 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.960      ;
; 0.767 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.967      ;
; 0.772 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.971      ;
; 0.779 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.978      ;
; 0.782 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 0.981      ;
; 0.833 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.032      ;
; 0.835 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.034      ;
; 0.840 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.039      ;
; 0.843 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.042      ;
; 0.845 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.046      ;
; 0.854 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.053      ;
; 0.854 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.053      ;
; 0.856 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.056      ;
; 0.861 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.062      ;
; 0.865 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.064      ;
; 0.868 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.067      ;
; 0.873 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[20]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.072      ;
; 0.879 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[25]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.078      ;
; 0.890 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.089      ;
; 0.894 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.093      ;
; 0.913 ; div_fre:inst1|counter[17]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.112      ;
; 0.917 ; div_fre:inst1|counter[23]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.116      ;
; 0.932 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.131      ;
; 0.936 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.135      ;
; 0.939 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.138      ;
; 0.943 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.142      ;
; 0.946 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.145      ;
; 0.950 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.149      ;
; 0.950 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.149      ;
; 0.952 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.148      ;
; 0.952 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.151      ;
; 0.953 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.152      ;
; 0.957 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.156      ;
; 0.959 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.158      ;
; 0.960 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.159      ;
; 0.962 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.158      ;
; 0.986 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.185      ;
; 0.990 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.189      ;
; 0.991 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.190      ;
; 1.025 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.224      ;
; 1.027 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.226      ;
; 1.027 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.226      ;
; 1.028 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.227      ;
; 1.032 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.231      ;
; 1.036 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.235      ;
; 1.037 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.236      ;
; 1.037 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.233      ;
; 1.039 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.238      ;
; 1.040 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[19]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.239      ;
; 1.040 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[23]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.239      ;
; 1.042 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[13]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.241      ;
; 1.042 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.241      ;
; 1.046 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[17]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.245      ;
; 1.046 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.245      ;
; 1.046 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.245      ;
; 1.047 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.243      ;
; 1.048 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.244      ;
; 1.051 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.250      ;
; 1.052 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.251      ;
; 1.055 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.254      ;
; 1.055 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.254      ;
; 1.058 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.052      ; 1.254      ;
; 1.059 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[12]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.258      ;
; 1.061 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.260      ;
; 1.064 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[7]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.263      ;
; 1.075 ; div_fre:inst1|counter[19]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.274      ;
; 1.087 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.055      ; 1.286      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; clk_50MHz ; -1.402 ; -12.729       ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; clk_50MHz ; 0.296 ; 0.000         ;
+-----------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary        ;
+--------------------------------+--------+---------------+
; Clock                          ; Slack  ; End Point TNS ;
+--------------------------------+--------+---------------+
; clk_50MHz                      ; -3.000 ; -31.528       ;
; div_fre:inst1|one_second_pulse ; -1.000 ; -1.000        ;
+--------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                   ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -1.402 ; div_fre:inst1|counter[2]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.351      ;
; -1.401 ; div_fre:inst1|counter[5]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.350      ;
; -1.372 ; div_fre:inst1|counter[1]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.321      ;
; -1.337 ; div_fre:inst1|counter[4]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.286      ;
; -1.287 ; div_fre:inst1|counter[11] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.236      ;
; -1.276 ; div_fre:inst1|counter[6]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.225      ;
; -1.265 ; div_fre:inst1|counter[3]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.214      ;
; -1.253 ; div_fre:inst1|counter[22] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.204      ;
; -1.226 ; div_fre:inst1|counter[7]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.177      ;
; -1.198 ; div_fre:inst1|counter[21] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.149      ;
; -1.194 ; div_fre:inst1|counter[20] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.145      ;
; -1.182 ; div_fre:inst1|counter[0]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.131      ;
; -1.156 ; div_fre:inst1|counter[9]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.105      ;
; -1.121 ; div_fre:inst1|counter[23] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.072      ;
; -1.117 ; div_fre:inst1|counter[10] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.066      ;
; -1.092 ; div_fre:inst1|counter[12] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.043      ;
; -1.091 ; div_fre:inst1|counter[13] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.042      ;
; -1.075 ; div_fre:inst1|counter[17] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.026      ;
; -1.074 ; div_fre:inst1|counter[19] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.025      ;
; -1.064 ; div_fre:inst1|counter[15] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.015      ;
; -1.062 ; div_fre:inst1|counter[14] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.013      ;
; -1.059 ; div_fre:inst1|counter[24] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 2.010      ;
; -1.058 ; div_fre:inst1|counter[8]  ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 2.007      ;
; -1.011 ; div_fre:inst1|counter[18] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.962      ;
; -0.960 ; div_fre:inst1|counter[16] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.911      ;
; -0.955 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.906      ;
; -0.947 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.898      ;
; -0.904 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.853      ;
; -0.896 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.845      ;
; -0.890 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.839      ;
; -0.882 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.831      ;
; -0.853 ; div_fre:inst1|counter[25] ; div_fre:inst1|one_second_pulse ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.804      ;
; -0.830 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.781      ;
; -0.825 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.774      ;
; -0.817 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.766      ;
; -0.816 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.765      ;
; -0.808 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.757      ;
; -0.794 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.745      ;
; -0.788 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.739      ;
; -0.779 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.728      ;
; -0.765 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.714      ;
; -0.763 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.712      ;
; -0.760 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.711      ;
; -0.755 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.704      ;
; -0.747 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.696      ;
; -0.743 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.692      ;
; -0.739 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.690      ;
; -0.739 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.688      ;
; -0.737 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.686      ;
; -0.724 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.675      ;
; -0.709 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.658      ;
; -0.705 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.656      ;
; -0.700 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.649      ;
; -0.697 ; div_fre:inst1|counter[12] ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.648      ;
; -0.695 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.644      ;
; -0.694 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.643      ;
; -0.691 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.640      ;
; -0.688 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.637      ;
; -0.688 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.637      ;
; -0.686 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.635      ;
; -0.685 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.636      ;
; -0.678 ; div_fre:inst1|counter[6]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.627      ;
; -0.673 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.622      ;
; -0.664 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.613      ;
; -0.659 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.608      ;
; -0.658 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.607      ;
; -0.648 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.597      ;
; -0.647 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.596      ;
; -0.647 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.596      ;
; -0.646 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.595      ;
; -0.641 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.590      ;
; -0.639 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.588      ;
; -0.638 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.587      ;
; -0.634 ; div_fre:inst1|counter[1]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.583      ;
; -0.630 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.579      ;
; -0.627 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[13]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.578      ;
; -0.627 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.576      ;
; -0.626 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.575      ;
; -0.622 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[19]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.571      ;
; -0.622 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.571      ;
; -0.621 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[17]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.570      ;
; -0.621 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.570      ;
; -0.620 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.569      ;
; -0.618 ; div_fre:inst1|counter[9]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.567      ;
; -0.617 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.566      ;
; -0.616 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.567      ;
; -0.616 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[7]       ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.565      ;
; -0.611 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[25]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.560      ;
; -0.609 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[12]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.558      ;
; -0.603 ; div_fre:inst1|counter[8]  ; div_fre:inst1|counter[23]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.552      ;
; -0.602 ; div_fre:inst1|counter[7]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.036     ; 1.553      ;
; -0.602 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[20]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.551      ;
; -0.597 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.546      ;
; -0.597 ; div_fre:inst1|counter[2]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.546      ;
; -0.596 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[14]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.545      ;
; -0.596 ; div_fre:inst1|counter[5]  ; div_fre:inst1|counter[15]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.545      ;
; -0.594 ; div_fre:inst1|counter[3]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.543      ;
; -0.585 ; div_fre:inst1|counter[0]  ; div_fre:inst1|counter[24]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.534      ;
; -0.583 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[22]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.532      ;
; -0.582 ; div_fre:inst1|counter[4]  ; div_fre:inst1|counter[21]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.038     ; 1.531      ;
+--------+---------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+
; 0.296 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.304 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; div_fre:inst1|counter[24]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.427      ;
; 0.313 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[0]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.434      ;
; 0.370 ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; clk_50MHz   ; 0.000        ; 1.256      ; 1.835      ;
; 0.445 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.454 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[1]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[2]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; div_fre:inst1|counter[16]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; div_fre:inst1|counter[22]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.503 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[25]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.623      ;
; 0.508 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.633      ;
; 0.517 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[20]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.647      ;
; 0.528 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[3]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[4]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.654      ;
; 0.533 ; div_fre:inst1|counter[17]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; div_fre:inst1|counter[23]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.655      ;
; 0.575 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.696      ;
; 0.577 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.699      ;
; 0.583 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.035      ; 0.706      ;
; 0.589 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.712      ;
; 0.592 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.713      ;
; 0.594 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.714      ;
; 0.594 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[5]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; div_fre:inst1|counter[6]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[6]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; div_fre:inst1|counter[14]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; div_fre:inst1|counter[18]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; div_fre:inst1|counter[10]      ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.035      ; 0.718      ;
; 0.601 ; div_fre:inst1|counter[15]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.721      ;
; 0.608 ; div_fre:inst1|counter[21]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.728      ;
; 0.617 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[21]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.737      ;
; 0.620 ; div_fre:inst1|counter[20]      ; div_fre:inst1|counter[22]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.740      ;
; 0.630 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[19]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.750      ;
; 0.631 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[23]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.751      ;
; 0.634 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[13]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.754      ;
; 0.639 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[17]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.759      ;
; 0.640 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.761      ;
; 0.641 ; div_fre:inst1|counter[5]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.762      ;
; 0.643 ; div_fre:inst1|counter[3]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.764      ;
; 0.645 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[12]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.765      ;
; 0.646 ; div_fre:inst1|counter[9]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.035      ; 0.765      ;
; 0.647 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[14]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.767      ;
; 0.647 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[15]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.767      ;
; 0.651 ; div_fre:inst1|counter[19]      ; div_fre:inst1|counter[24]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.771      ;
; 0.652 ; div_fre:inst1|counter[25]      ; div_fre:inst1|counter[7]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; div_fre:inst1|counter[1]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.773      ;
; 0.653 ; div_fre:inst1|counter[11]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.035      ; 0.772      ;
; 0.654 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[9]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.775      ;
; 0.655 ; div_fre:inst1|counter[4]       ; div_fre:inst1|counter[11]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; div_fre:inst1|counter[13]      ; div_fre:inst1|counter[18]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; div_fre:inst1|counter[2]       ; div_fre:inst1|counter[10]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.778      ;
; 0.658 ; div_fre:inst1|counter[8]       ; div_fre:inst1|counter[16]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.035      ; 0.777      ;
; 0.663 ; div_fre:inst1|counter[0]       ; div_fre:inst1|counter[8]       ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.037      ; 0.784      ;
; 0.664 ; div_fre:inst1|counter[19]      ; div_fre:inst1|counter[19]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; div_fre:inst1|counter[23]      ; div_fre:inst1|counter[23]      ; clk_50MHz                      ; clk_50MHz   ; 0.000        ; 0.036      ; 0.785      ;
+-------+--------------------------------+--------------------------------+--------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Clock                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                ; -3.110  ; 0.296 ; N/A      ; N/A     ; -3.000              ;
;  clk_50MHz                      ; -3.110  ; 0.296 ; N/A      ; N/A     ; -3.000              ;
;  div_fre:inst1|one_second_pulse ; N/A     ; N/A   ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                 ; -40.728 ; 0.0   ; 0.0      ; 0.0     ; -32.528             ;
;  clk_50MHz                      ; -40.728 ; 0.000 ; N/A      ; N/A     ; -31.528             ;
;  div_fre:inst1|one_second_pulse ; N/A     ; N/A   ; N/A      ; N/A     ; -1.000              ;
+---------------------------------+---------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_valid     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[8] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_compas[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; in_pwm                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RAZ_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; continue                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start_stop              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; data_compas[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; data_compas[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_valid     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[8] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; data_compas[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_compas[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------+
; Setup Transfers                                                                        ;
+--------------------------------+-----------+----------+----------+----------+----------+
; From Clock                     ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+-----------+----------+----------+----------+----------+
; clk_50MHz                      ; clk_50MHz ; 689      ; 0        ; 0        ; 0        ;
; div_fre:inst1|one_second_pulse ; clk_50MHz ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------+
; Hold Transfers                                                                         ;
+--------------------------------+-----------+----------+----------+----------+----------+
; From Clock                     ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------+-----------+----------+----------+----------+----------+
; clk_50MHz                      ; clk_50MHz ; 689      ; 0        ; 0        ; 0        ;
; div_fre:inst1|one_second_pulse ; clk_50MHz ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------+
; Clock Status Summary                                                                 ;
+--------------------------------+--------------------------------+------+-------------+
; Target                         ; Clock                          ; Type ; Status      ;
+--------------------------------+--------------------------------+------+-------------+
; clk_50MHz                      ; clk_50MHz                      ; Base ; Constrained ;
; div_fre:inst1|one_second_pulse ; div_fre:inst1|one_second_pulse ; Base ; Constrained ;
+--------------------------------+--------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; continue   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_stop ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; data_valid  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; continue   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start_stop ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; data_valid  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 27 21:44:13 2023
Info: Command: quartus_sta fct_compas -c fct_compas
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fct_compas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name div_fre:inst1|one_second_pulse div_fre:inst1|one_second_pulse
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.110             -40.728 clk_50MHz 
Info (332146): Worst-case hold slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clk_50MHz 
    Info (332119):    -1.000              -1.000 div_fre:inst1|one_second_pulse 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.666             -32.969 clk_50MHz 
Info (332146): Worst-case hold slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clk_50MHz 
    Info (332119):    -1.000              -1.000 div_fre:inst1|one_second_pulse 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.402             -12.729 clk_50MHz 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 clk_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.528 clk_50MHz 
    Info (332119):    -1.000              -1.000 div_fre:inst1|one_second_pulse 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Wed Sep 27 21:44:14 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


