{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693424301345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693424301345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 16:38:21 2023 " "Processing started: Wed Aug 30 16:38:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693424301345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424301345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424301345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693424301695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693424301695 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ula.v " "Can't analyze file -- file ../quartus/ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693424308533 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus/ram.v " "Can't analyze file -- file ../quartus/ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1693424308535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 3 3 " "Found 3 design units, including 3 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ulaCore " "Found entity 1: ulaCore" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308543 ""} { "Info" "ISGN_ENTITY_NAME" "2 ulaIn1Mux " "Found entity 2: ulaIn1Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308543 ""} { "Info" "ISGN_ENTITY_NAME" "3 ulaIn2Mux " "Found entity 3: ulaIn2Mux" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 0 0 " "Found 0 design units, including 0 entities, in source file ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_out_sign_extend " "Found entity 1: dual_out_sign_extend" {  } { { "dual_sign_extend.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/dual_sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693424308545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693424308612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "MIPS.v" "control" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424308645 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(11) " "Verilog HDL Case Statement warning at control.v(11): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693424308648 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in1Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693424308648 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2Mux control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"in2Mux\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693424308648 "|MIPS|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693424308648 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] control.v(11) " "Inferred latch for \"aluOp\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] control.v(11) " "Inferred latch for \"aluOp\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] control.v(11) " "Inferred latch for \"aluOp\[2\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] control.v(11) " "Inferred latch for \"aluOp\[3\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2Mux control.v(11) " "Inferred latch for \"in2Mux\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[0\] control.v(11) " "Inferred latch for \"in1Mux\[0\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1Mux\[1\] control.v(11) " "Inferred latch for \"in1Mux\[1\]\" at control.v(11)" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308649 "|MIPS|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_out_sign_extend dual_out_sign_extend:sign_extend " "Elaborating entity \"dual_out_sign_extend\" for hierarchy \"dual_out_sign_extend:sign_extend\"" {  } { { "MIPS.v" "sign_extend" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424308657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn1Mux ulaIn1Mux:ulaIn1 " "Elaborating entity \"ulaIn1Mux\" for hierarchy \"ulaIn1Mux:ulaIn1\"" {  } { { "MIPS.v" "ulaIn1" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424308662 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(46) " "Verilog HDL Case Statement warning at ula.v(46): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1693424308663 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ulaIn1MuxOut ula.v(46) " "Verilog HDL Always Construct warning at ula.v(46): inferring latch(es) for variable \"ulaIn1MuxOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693424308663 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[0\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[0\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308663 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[1\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[1\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308663 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[2\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[2\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308663 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[3\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[3\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[4\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[4\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[5\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[5\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[6\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[6\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[7\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[7\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[8\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[8\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[9\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[9\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[10\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[10\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[11\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[11\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[12\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[12\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[13\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[13\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[14\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[14\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[15\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[15\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[16\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[16\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[17\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[17\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[18\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[18\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308664 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[19\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[19\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[20\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[20\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[21\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[21\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[22\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[22\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[23\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[23\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[24\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[24\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[25\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[25\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[26\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[26\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[27\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[27\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[28\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[28\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[29\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[29\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[30\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[30\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ulaIn1MuxOut\[31\] ula.v(46) " "Inferred latch for \"ulaIn1MuxOut\[31\]\" at ula.v(46)" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424308665 "|MIPS|ulaIn1Mux:ulaIn1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaIn2Mux ulaIn2Mux:ulaIn2 " "Elaborating entity \"ulaIn2Mux\" for hierarchy \"ulaIn2Mux:ulaIn2\"" {  } { { "MIPS.v" "ulaIn2" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424308674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCore ulaCore:ula " "Elaborating entity \"ulaCore\" for hierarchy \"ulaCore:ula\"" {  } { { "MIPS.v" "ula" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424308681 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(18) " "Verilog HDL warning at ula.v(18): converting signed shift amount to unsigned" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 18 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1693424308682 "|MIPS|ulaCore:ula"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1693424309535 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[27\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[17\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[18\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[24\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[26\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[25\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[31\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[29\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[30\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[28\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[19\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[20\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[22\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[21\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\] ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Duplicate LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[23\]\" merged with LATCH primitive \"ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\]\"" {  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1693424309551 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1693424309551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in2Mux " "Latch control:control\|in2Mux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[26\] " "Ports D and ENA on the latch are fed by the same signal instruction\[26\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309552 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] " "Latch ulaIn1Mux:ulaIn1\|ulaIn1MuxOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA control:control\|in1Mux\[0\] " "Ports D and ENA on the latch are fed by the same signal control:control\|in1Mux\[0\]" {  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "ula.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/ula.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[0\] " "Latch control:control\|aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal instruction\[28\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309553 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309553 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[1\] " "Latch control:control\|aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal instruction\[28\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309554 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[2\] " "Latch control:control\|aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal instruction\[28\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309554 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|aluOp\[3\] " "Latch control:control\|aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[29\] " "Ports D and ENA on the latch are fed by the same signal instruction\[29\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309554 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[0\] " "Latch control:control\|in1Mux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[30\] " "Ports D and ENA on the latch are fed by the same signal instruction\[30\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309554 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control:control\|in1Mux\[1\] " "Latch control:control\|in1Mux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[28\] " "Ports D and ENA on the latch are fed by the same signal instruction\[28\]" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693424309554 ""}  } { { "control.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/control.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693424309554 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693424310017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693424310889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693424310889 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[20\] " "No output dependent on input pin \"instruction\[20\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[21\] " "No output dependent on input pin \"instruction\[21\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[22\] " "No output dependent on input pin \"instruction\[22\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[23\] " "No output dependent on input pin \"instruction\[23\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[24\] " "No output dependent on input pin \"instruction\[24\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[25\] " "No output dependent on input pin \"instruction\[25\]\"" {  } { { "MIPS.v" "" { Text "D:/GitHub/Arquitetura-projeto-2/MIPS.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693424311109 "|MIPS|instruction[25]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693424311109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693424311111 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693424311111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693424311111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693424311111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693424311130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 16:38:31 2023 " "Processing ended: Wed Aug 30 16:38:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693424311130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693424311130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693424311130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693424311130 ""}
