

================================================================
== Vitis HLS Report for 'Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Thu Oct  2 21:25:39 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.208 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|      514|  12.000 ns|  2.056 us|    2|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_69_1  |        1|      512|         1|          1|          1|  1 ~ 512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 4 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h"   --->   Operation 5 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%select_ln69_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %select_ln69"   --->   Operation 6 'read' 'select_ln69_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.39ns)   --->   "%store_ln69 = store i10 0, i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 7 'store' 'store_ln69' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_7 = load i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 9 'load' 't_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%add_ln69 = add i10 %t_7, i10 1" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 10 'add' 'add_ln69' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i10 %t_7" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 11 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln69 = icmp_eq  i33 %zext_ln69_1, i33 %select_ln69_read" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 12 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc33.split.i.i, void %for.inc36.i.i.loopexit.exitStub" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 13 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %t_7" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 14 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:70->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 15 'specpipeline' 'specpipeline_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 256" [kernel_MHSA.cpp:71->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_91" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 17 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%att_0_addr = getelementptr i32 %att_0, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 18 'getelementptr' 'att_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%att_1_addr = getelementptr i32 %att_1, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 19 'getelementptr' 'att_1_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%att_2_addr = getelementptr i32 %att_2, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 20 'getelementptr' 'att_2_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%att_3_addr = getelementptr i32 %att_3, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 21 'getelementptr' 'att_3_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%att_4_addr = getelementptr i32 %att_4, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 22 'getelementptr' 'att_4_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%att_5_addr = getelementptr i32 %att_5, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 23 'getelementptr' 'att_5_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%att_6_addr = getelementptr i32 %att_6, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 24 'getelementptr' 'att_6_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%att_7_addr = getelementptr i32 %att_7, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 25 'getelementptr' 'att_7_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%att_8_addr = getelementptr i32 %att_8, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 26 'getelementptr' 'att_8_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%att_9_addr = getelementptr i32 %att_9, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 27 'getelementptr' 'att_9_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%att_10_addr = getelementptr i32 %att_10, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 28 'getelementptr' 'att_10_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%att_11_addr = getelementptr i32 %att_11, i64 0, i64 %zext_ln69" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 29 'getelementptr' 'att_11_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.43ns)   --->   "%switch_ln72 = switch i4 %h_read, void %arrayidx324.case.11.i.i, i4 0, void %arrayidx324.case.0.i.i, i4 1, void %arrayidx324.case.1.i.i, i4 2, void %arrayidx324.case.2.i.i, i4 3, void %arrayidx324.case.3.i.i, i4 4, void %arrayidx324.case.4.i.i, i4 5, void %arrayidx324.case.5.i.i, i4 6, void %arrayidx324.case.6.i.i, i4 7, void %arrayidx324.case.7.i.i, i4 8, void %arrayidx324.case.8.i.i, i4 9, void %arrayidx324.case.9.i.i, i4 10, void %arrayidx324.case.10.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 30 'switch' 'switch_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.43>
ST_1 : Operation 31 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 31 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.43>
ST_1 : Operation 32 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_10_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.43>
ST_1 : Operation 33 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_10_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 33 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 34 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 10)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 35 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.43>
ST_1 : Operation 36 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_9_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.43>
ST_1 : Operation 37 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_9_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 37 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 38 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 39 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.43>
ST_1 : Operation 40 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_8_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.43>
ST_1 : Operation 41 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_8_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 41 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 42 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 8)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 43 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.43>
ST_1 : Operation 44 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_7_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.43>
ST_1 : Operation 45 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_7_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 45 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 46 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 7)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 47 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.43>
ST_1 : Operation 48 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_6_addr"   --->   Operation 48 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.43>
ST_1 : Operation 49 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_6_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 49 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 50 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 6)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 51 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.43>
ST_1 : Operation 52 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_5_addr"   --->   Operation 52 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.43>
ST_1 : Operation 53 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_5_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 53 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 54 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 5)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 55 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.43>
ST_1 : Operation 56 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_4_addr"   --->   Operation 56 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.43>
ST_1 : Operation 57 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_4_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 57 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 58 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 59 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.43>
ST_1 : Operation 60 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_3_addr"   --->   Operation 60 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.43>
ST_1 : Operation 61 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_3_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 61 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 62 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 3)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 63 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.43>
ST_1 : Operation 64 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_2_addr"   --->   Operation 64 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.43>
ST_1 : Operation 65 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_2_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 65 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 66 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 67 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.43>
ST_1 : Operation 68 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_1_addr"   --->   Operation 68 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.43>
ST_1 : Operation 69 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_1_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 69 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 70 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 71 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.43>
ST_1 : Operation 72 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_0_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.43>
ST_1 : Operation 73 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_0_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 73 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 74 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read == 0)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMData_to_store_ln72 = muxlogic i32 0"   --->   Operation 75 'muxlogic' 'muxLogicRAMData_to_store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.43>
ST_1 : Operation 76 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_store_ln72 = muxlogic i9 %att_11_addr"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.43>
ST_1 : Operation 77 [1/1] ( I:0.66ns O:0.66ns ) (share mux size 5)   --->   "%store_ln72 = store i32 0, i9 %att_11_addr" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 77 'store' 'store_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln72 = br void %arrayidx324.exit.i.i" [kernel_MHSA.cpp:72->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 78 'br' 'br_ln72' <Predicate = (!icmp_ln69 & h_read != 0 & h_read != 1 & h_read != 2 & h_read != 3 & h_read != 4 & h_read != 5 & h_read != 6 & h_read != 7 & h_read != 8 & h_read != 9 & h_read != 10)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.39ns)   --->   "%store_ln69 = store i10 %add_ln69, i10 %t" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 79 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.39>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc33.i.i" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76]   --->   Operation 80 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.208ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln69', kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76) of constant 0 on local variable 't', kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76 [18]  (0.393 ns)
	'load' operation 10 bit ('t', kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76) on local variable 't', kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln69', kernel_MHSA.cpp:69->kernel_MHSA.cpp:68->kernel_MHSA.cpp:76) [24]  (0.712 ns)
	'muxlogic' operation 0 bit ('muxLogicRAMAddr_to_store_ln72') [66]  (0.437 ns)
	blocking operation 0.667 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
