/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.6
Hash     : 43a1ceb
Date     : Dec  7 2023
Type     : Engineering
Log Time   : Fri Dec  8 06:55:58 2023 GMT

[ 11:55:58 ] Analysis has started
[ 11:55:58 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/analysis/tdp_256x10_analyzer.cmd
[ 11:55:58 ] Duration: 99 ms. Max utilization: 44 MB
[ 11:55:59 ] Synthesize has started
[ 11:55:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/yosys -s tdp_256x10.ys -l tdp_256x10_synth.log
[ 11:56:00 ] Duration: 1067 ms. Max utilization: 63 MB
[ 11:56:00 ] Packing has started
[ 11:56:00 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/synthesis/tdp_256x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_256x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_256x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_256x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_256x10_post_synth.route --pack
[ 11:56:14 ] Duration: 14045 ms. Max utilization: 940 MB
[ 11:56:14 ] Placement has started
[ 11:56:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/synthesis/tdp_256x10_post_synth.blif --output tdp_256x10_pin_loc.place --assign_unconstrained_pins in_define_order
[ 11:56:14 ] Duration: 259 ms. Max utilization: 74 MB
[ 11:56:14 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/synthesis/tdp_256x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_256x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_256x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_256x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_256x10_post_synth.route --place --fix_clusters tdp_256x10_pin_loc.place
[ 11:57:41 ] Duration: 86546 ms. Max utilization: 1260 MB
[ 11:57:41 ] Route has started
[ 11:57:41 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_07_2023_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/synthesis/tdp_256x10_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report tdp_256x10_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top tdp_256x10 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/packing/tdp_256x10_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/placement/tdp_256x10_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Memory_Designs/tdp_256x10/EDA-2326/tdp_256x10/run_1/synth_1_1/impl_1_1_1/routing/tdp_256x10_post_synth.route --route
[ 11:58:31 ] Duration: 50603 ms. Max utilization: 730 MB
