
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkill_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401540 <.init>:
  401540:	stp	x29, x30, [sp, #-16]!
  401544:	mov	x29, sp
  401548:	bl	401980 <ferror@plt+0x60>
  40154c:	ldp	x29, x30, [sp], #16
  401550:	ret

Disassembly of section .plt:

0000000000401560 <dev_to_tty@plt-0x20>:
  401560:	stp	x16, x30, [sp, #-16]!
  401564:	adrp	x16, 414000 <ferror@plt+0x126e0>
  401568:	ldr	x17, [x16, #4088]
  40156c:	add	x16, x16, #0xff8
  401570:	br	x17
  401574:	nop
  401578:	nop
  40157c:	nop

0000000000401580 <dev_to_tty@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401584:	ldr	x17, [x16]
  401588:	add	x16, x16, #0x0
  40158c:	br	x17

0000000000401590 <memmove@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401594:	ldr	x17, [x16, #8]
  401598:	add	x16, x16, #0x8
  40159c:	br	x17

00000000004015a0 <signal_name_to_number@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015a4:	ldr	x17, [x16, #16]
  4015a8:	add	x16, x16, #0x10
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015b4:	ldr	x17, [x16, #24]
  4015b8:	add	x16, x16, #0x18
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015c4:	ldr	x17, [x16, #32]
  4015c8:	add	x16, x16, #0x20
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015d4:	ldr	x17, [x16, #40]
  4015d8:	add	x16, x16, #0x28
  4015dc:	br	x17

00000000004015e0 <getsid@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015e4:	ldr	x17, [x16, #48]
  4015e8:	add	x16, x16, #0x30
  4015ec:	br	x17

00000000004015f0 <fputs@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4015f4:	ldr	x17, [x16, #56]
  4015f8:	add	x16, x16, #0x38
  4015fc:	br	x17

0000000000401600 <exit@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401604:	ldr	x17, [x16, #64]
  401608:	add	x16, x16, #0x40
  40160c:	br	x17

0000000000401610 <get_ns_id@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401614:	ldr	x17, [x16, #72]
  401618:	add	x16, x16, #0x48
  40161c:	br	x17

0000000000401620 <error@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401624:	ldr	x17, [x16, #80]
  401628:	add	x16, x16, #0x50
  40162c:	br	x17

0000000000401630 <getgrnam@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401634:	ldr	x17, [x16, #88]
  401638:	add	x16, x16, #0x58
  40163c:	br	x17

0000000000401640 <sprintf@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401644:	ldr	x17, [x16, #96]
  401648:	add	x16, x16, #0x60
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401654:	ldr	x17, [x16, #104]
  401658:	add	x16, x16, #0x68
  40165c:	br	x17

0000000000401660 <kill@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401664:	ldr	x17, [x16, #112]
  401668:	add	x16, x16, #0x70
  40166c:	br	x17

0000000000401670 <__fpending@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401674:	ldr	x17, [x16, #120]
  401678:	add	x16, x16, #0x78
  40167c:	br	x17

0000000000401680 <snprintf@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401684:	ldr	x17, [x16, #128]
  401688:	add	x16, x16, #0x80
  40168c:	br	x17

0000000000401690 <fclose@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401694:	ldr	x17, [x16, #136]
  401698:	add	x16, x16, #0x88
  40169c:	br	x17

00000000004016a0 <atoi@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016a4:	ldr	x17, [x16, #144]
  4016a8:	add	x16, x16, #0x90
  4016ac:	br	x17

00000000004016b0 <getpid@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016b4:	ldr	x17, [x16, #152]
  4016b8:	add	x16, x16, #0x98
  4016bc:	br	x17

00000000004016c0 <malloc@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016c4:	ldr	x17, [x16, #160]
  4016c8:	add	x16, x16, #0xa0
  4016cc:	br	x17

00000000004016d0 <open@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016d4:	ldr	x17, [x16, #168]
  4016d8:	add	x16, x16, #0xa8
  4016dc:	br	x17

00000000004016e0 <bindtextdomain@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016e4:	ldr	x17, [x16, #176]
  4016e8:	add	x16, x16, #0xb0
  4016ec:	br	x17

00000000004016f0 <__libc_start_main@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4016f4:	ldr	x17, [x16, #184]
  4016f8:	add	x16, x16, #0xb8
  4016fc:	br	x17

0000000000401700 <flock@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401704:	ldr	x17, [x16, #192]
  401708:	add	x16, x16, #0xc0
  40170c:	br	x17

0000000000401710 <memset@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401714:	ldr	x17, [x16, #200]
  401718:	add	x16, x16, #0xc8
  40171c:	br	x17

0000000000401720 <getpwnam@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401724:	ldr	x17, [x16, #208]
  401728:	add	x16, x16, #0xd0
  40172c:	br	x17

0000000000401730 <realloc@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401734:	ldr	x17, [x16, #216]
  401738:	add	x16, x16, #0xd8
  40173c:	br	x17

0000000000401740 <strdup@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401744:	ldr	x17, [x16, #224]
  401748:	add	x16, x16, #0xe0
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401754:	ldr	x17, [x16, #232]
  401758:	add	x16, x16, #0xe8
  40175c:	br	x17

0000000000401760 <__gmon_start__@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401764:	ldr	x17, [x16, #240]
  401768:	add	x16, x16, #0xf0
  40176c:	br	x17

0000000000401770 <abort@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401774:	ldr	x17, [x16, #248]
  401778:	add	x16, x16, #0xf8
  40177c:	br	x17

0000000000401780 <textdomain@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401784:	ldr	x17, [x16, #256]
  401788:	add	x16, x16, #0x100
  40178c:	br	x17

0000000000401790 <getopt_long@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401794:	ldr	x17, [x16, #264]
  401798:	add	x16, x16, #0x108
  40179c:	br	x17

00000000004017a0 <strcmp@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017a4:	ldr	x17, [x16, #272]
  4017a8:	add	x16, x16, #0x110
  4017ac:	br	x17

00000000004017b0 <__ctype_b_loc@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017b4:	ldr	x17, [x16, #280]
  4017b8:	add	x16, x16, #0x118
  4017bc:	br	x17

00000000004017c0 <get_ns_name@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017c4:	ldr	x17, [x16, #288]
  4017c8:	add	x16, x16, #0x120
  4017cc:	br	x17

00000000004017d0 <free@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017d4:	ldr	x17, [x16, #296]
  4017d8:	add	x16, x16, #0x128
  4017dc:	br	x17

00000000004017e0 <getpgrp@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017e4:	ldr	x17, [x16, #304]
  4017e8:	add	x16, x16, #0x130
  4017ec:	br	x17

00000000004017f0 <closeproc@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4017f4:	ldr	x17, [x16, #312]
  4017f8:	add	x16, x16, #0x138
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401804:	ldr	x17, [x16, #320]
  401808:	add	x16, x16, #0x140
  40180c:	br	x17

0000000000401810 <fcntl@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401814:	ldr	x17, [x16, #328]
  401818:	add	x16, x16, #0x148
  40181c:	br	x17

0000000000401820 <readproc@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401824:	ldr	x17, [x16, #336]
  401828:	add	x16, x16, #0x150
  40182c:	br	x17

0000000000401830 <openproc@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401834:	ldr	x17, [x16, #344]
  401838:	add	x16, x16, #0x158
  40183c:	br	x17

0000000000401840 <read@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401844:	ldr	x17, [x16, #352]
  401848:	add	x16, x16, #0x160
  40184c:	br	x17

0000000000401850 <__fxstat@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401854:	ldr	x17, [x16, #360]
  401858:	add	x16, x16, #0x168
  40185c:	br	x17

0000000000401860 <strstr@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401864:	ldr	x17, [x16, #368]
  401868:	add	x16, x16, #0x170
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401874:	ldr	x17, [x16, #376]
  401878:	add	x16, x16, #0x178
  40187c:	br	x17

0000000000401880 <regexec@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401884:	ldr	x17, [x16, #384]
  401888:	add	x16, x16, #0x180
  40188c:	br	x17

0000000000401890 <regcomp@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401894:	ldr	x17, [x16, #392]
  401898:	add	x16, x16, #0x188
  40189c:	br	x17

00000000004018a0 <strncpy@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018a4:	ldr	x17, [x16, #400]
  4018a8:	add	x16, x16, #0x190
  4018ac:	br	x17

00000000004018b0 <printf@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018b4:	ldr	x17, [x16, #408]
  4018b8:	add	x16, x16, #0x198
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018c4:	ldr	x17, [x16, #416]
  4018c8:	add	x16, x16, #0x1a0
  4018cc:	br	x17

00000000004018d0 <regerror@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018d4:	ldr	x17, [x16, #424]
  4018d8:	add	x16, x16, #0x1a8
  4018dc:	br	x17

00000000004018e0 <__xstat@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018e4:	ldr	x17, [x16, #432]
  4018e8:	add	x16, x16, #0x1b0
  4018ec:	br	x17

00000000004018f0 <fprintf@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x136e0>
  4018f4:	ldr	x17, [x16, #440]
  4018f8:	add	x16, x16, #0x1b8
  4018fc:	br	x17

0000000000401900 <readtask@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401904:	ldr	x17, [x16, #448]
  401908:	add	x16, x16, #0x1c0
  40190c:	br	x17

0000000000401910 <setlocale@plt>:
  401910:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401914:	ldr	x17, [x16, #456]
  401918:	add	x16, x16, #0x1c8
  40191c:	br	x17

0000000000401920 <ferror@plt>:
  401920:	adrp	x16, 415000 <ferror@plt+0x136e0>
  401924:	ldr	x17, [x16, #464]
  401928:	add	x16, x16, #0x1d0
  40192c:	br	x17

Disassembly of section .text:

0000000000401930 <.text>:
  401930:	mov	x29, #0x0                   	// #0
  401934:	mov	x30, #0x0                   	// #0
  401938:	mov	x5, x0
  40193c:	ldr	x1, [sp]
  401940:	add	x2, sp, #0x8
  401944:	mov	x6, sp
  401948:	movz	x0, #0x0, lsl #48
  40194c:	movk	x0, #0x0, lsl #32
  401950:	movk	x0, #0x40, lsl #16
  401954:	movk	x0, #0x1a80
  401958:	movz	x3, #0x0, lsl #48
  40195c:	movk	x3, #0x0, lsl #32
  401960:	movk	x3, #0x40, lsl #16
  401964:	movk	x3, #0x3a90
  401968:	movz	x4, #0x0, lsl #48
  40196c:	movk	x4, #0x0, lsl #32
  401970:	movk	x4, #0x40, lsl #16
  401974:	movk	x4, #0x3b10
  401978:	bl	4016f0 <__libc_start_main@plt>
  40197c:	bl	401770 <abort@plt>
  401980:	adrp	x0, 414000 <ferror@plt+0x126e0>
  401984:	ldr	x0, [x0, #4064]
  401988:	cbz	x0, 401990 <ferror@plt+0x70>
  40198c:	b	401760 <__gmon_start__@plt>
  401990:	ret
  401994:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401998:	add	x0, x0, #0x200
  40199c:	adrp	x1, 415000 <ferror@plt+0x136e0>
  4019a0:	add	x1, x1, #0x200
  4019a4:	cmp	x0, x1
  4019a8:	b.eq	4019dc <ferror@plt+0xbc>  // b.none
  4019ac:	stp	x29, x30, [sp, #-32]!
  4019b0:	mov	x29, sp
  4019b4:	adrp	x0, 403000 <ferror@plt+0x16e0>
  4019b8:	ldr	x0, [x0, #2912]
  4019bc:	str	x0, [sp, #24]
  4019c0:	mov	x1, x0
  4019c4:	cbz	x1, 4019d4 <ferror@plt+0xb4>
  4019c8:	adrp	x0, 415000 <ferror@plt+0x136e0>
  4019cc:	add	x0, x0, #0x200
  4019d0:	blr	x1
  4019d4:	ldp	x29, x30, [sp], #32
  4019d8:	ret
  4019dc:	ret
  4019e0:	adrp	x0, 415000 <ferror@plt+0x136e0>
  4019e4:	add	x0, x0, #0x200
  4019e8:	adrp	x1, 415000 <ferror@plt+0x136e0>
  4019ec:	add	x1, x1, #0x200
  4019f0:	sub	x0, x0, x1
  4019f4:	lsr	x1, x0, #63
  4019f8:	add	x0, x1, x0, asr #3
  4019fc:	cmp	xzr, x0, asr #1
  401a00:	b.eq	401a38 <ferror@plt+0x118>  // b.none
  401a04:	stp	x29, x30, [sp, #-32]!
  401a08:	mov	x29, sp
  401a0c:	asr	x1, x0, #1
  401a10:	adrp	x0, 403000 <ferror@plt+0x16e0>
  401a14:	ldr	x0, [x0, #2920]
  401a18:	str	x0, [sp, #24]
  401a1c:	mov	x2, x0
  401a20:	cbz	x2, 401a30 <ferror@plt+0x110>
  401a24:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401a28:	add	x0, x0, #0x200
  401a2c:	blr	x2
  401a30:	ldp	x29, x30, [sp], #32
  401a34:	ret
  401a38:	ret
  401a3c:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401a40:	ldrb	w0, [x0, #560]
  401a44:	cbnz	w0, 401a68 <ferror@plt+0x148>
  401a48:	stp	x29, x30, [sp, #-16]!
  401a4c:	mov	x29, sp
  401a50:	bl	401994 <ferror@plt+0x74>
  401a54:	adrp	x0, 415000 <ferror@plt+0x136e0>
  401a58:	mov	w1, #0x1                   	// #1
  401a5c:	strb	w1, [x0, #560]
  401a60:	ldp	x29, x30, [sp], #16
  401a64:	ret
  401a68:	ret
  401a6c:	stp	x29, x30, [sp, #-16]!
  401a70:	mov	x29, sp
  401a74:	bl	4019e0 <ferror@plt+0xc0>
  401a78:	ldp	x29, x30, [sp], #16
  401a7c:	ret
  401a80:	sub	sp, sp, #0x70
  401a84:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401a88:	ldr	x8, [x8, #552]
  401a8c:	stp	x20, x19, [sp, #96]
  401a90:	mov	x19, x1
  401a94:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401a98:	mov	w20, w0
  401a9c:	adrp	x9, 415000 <ferror@plt+0x136e0>
  401aa0:	add	x1, x1, #0x4e3
  401aa4:	mov	w0, #0x6                   	// #6
  401aa8:	stp	x29, x30, [sp, #16]
  401aac:	stp	x28, x27, [sp, #32]
  401ab0:	stp	x26, x25, [sp, #48]
  401ab4:	stp	x24, x23, [sp, #64]
  401ab8:	stp	x22, x21, [sp, #80]
  401abc:	add	x29, sp, #0x10
  401ac0:	str	x8, [x9, #512]
  401ac4:	bl	401910 <setlocale@plt>
  401ac8:	adrp	x21, 404000 <ferror@plt+0x26e0>
  401acc:	add	x21, x21, #0xd8
  401ad0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401ad4:	add	x1, x1, #0xe2
  401ad8:	mov	x0, x21
  401adc:	bl	4016e0 <bindtextdomain@plt>
  401ae0:	mov	x0, x21
  401ae4:	bl	401780 <textdomain@plt>
  401ae8:	adrp	x0, 403000 <ferror@plt+0x16e0>
  401aec:	add	x0, x0, #0x960
  401af0:	bl	403b18 <ferror@plt+0x21f8>
  401af4:	mov	w0, w20
  401af8:	mov	x1, x19
  401afc:	bl	401c94 <ferror@plt+0x374>
  401b00:	sub	x0, x29, #0x4
  401b04:	bl	4021f0 <ferror@plt+0x8d0>
  401b08:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401b0c:	ldrb	w8, [x8, #568]
  401b10:	mov	x19, x0
  401b14:	cmp	w8, #0x1
  401b18:	b.ne	401bdc <ferror@plt+0x2bc>  // b.any
  401b1c:	ldur	w20, [x29, #-4]
  401b20:	cmp	w20, #0x1
  401b24:	b.lt	401c30 <ferror@plt+0x310>  // b.tstop
  401b28:	ldur	w20, [x29, #-4]
  401b2c:	adrp	x21, 404000 <ferror@plt+0x26e0>
  401b30:	adrp	x22, 404000 <ferror@plt+0x26e0>
  401b34:	mov	x25, xzr
  401b38:	mov	w24, wzr
  401b3c:	adrp	x26, 415000 <ferror@plt+0x136e0>
  401b40:	add	x21, x21, #0x109
  401b44:	adrp	x27, 415000 <ferror@plt+0x136e0>
  401b48:	sxtw	x28, w20
  401b4c:	add	x22, x22, #0xf4
  401b50:	b	401b68 <ferror@plt+0x248>
  401b54:	add	w24, w24, #0x1
  401b58:	add	x25, x25, #0x1
  401b5c:	cmp	x25, x28
  401b60:	add	x19, x19, #0x10
  401b64:	b.ge	401c34 <ferror@plt+0x314>  // b.tcont
  401b68:	ldr	w0, [x19]
  401b6c:	ldr	w1, [x26, #488]
  401b70:	bl	401660 <kill@plt>
  401b74:	cmn	w0, #0x1
  401b78:	b.eq	401ba4 <ferror@plt+0x284>  // b.none
  401b7c:	ldrb	w8, [x27, #572]
  401b80:	cmp	w8, #0x1
  401b84:	b.ne	401b54 <ferror@plt+0x234>  // b.any
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	mov	x0, xzr
  401b90:	mov	x1, x22
  401b94:	bl	401870 <dcgettext@plt>
  401b98:	ldp	x2, x1, [x19]
  401b9c:	bl	4018b0 <printf@plt>
  401ba0:	b	401b54 <ferror@plt+0x234>
  401ba4:	bl	4018c0 <__errno_location@plt>
  401ba8:	ldr	w23, [x0]
  401bac:	cmp	w23, #0x3
  401bb0:	b.eq	401b58 <ferror@plt+0x238>  // b.none
  401bb4:	mov	w2, #0x5                   	// #5
  401bb8:	mov	x0, xzr
  401bbc:	mov	x1, x21
  401bc0:	bl	401870 <dcgettext@plt>
  401bc4:	ldr	x3, [x19]
  401bc8:	mov	x2, x0
  401bcc:	mov	w0, wzr
  401bd0:	mov	w1, w23
  401bd4:	bl	401620 <error@plt>
  401bd8:	b	401b58 <ferror@plt+0x238>
  401bdc:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401be0:	ldrb	w8, [x8, #576]
  401be4:	cmp	w8, #0x1
  401be8:	b.ne	401c08 <ferror@plt+0x2e8>  // b.any
  401bec:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401bf0:	ldr	x0, [x8, #544]
  401bf4:	ldur	w2, [x29, #-4]
  401bf8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401bfc:	add	x1, x1, #0x120
  401c00:	bl	4018f0 <fprintf@plt>
  401c04:	b	401c68 <ferror@plt+0x348>
  401c08:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401c0c:	ldrb	w8, [x8, #580]
  401c10:	ldur	w1, [x29, #-4]
  401c14:	tbnz	w8, #0, 401c60 <ferror@plt+0x340>
  401c18:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401c1c:	ldrb	w8, [x8, #584]
  401c20:	cbnz	w8, 401c60 <ferror@plt+0x340>
  401c24:	mov	x0, x19
  401c28:	bl	402990 <ferror@plt+0x1070>
  401c2c:	b	401c68 <ferror@plt+0x348>
  401c30:	mov	w24, wzr
  401c34:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401c38:	ldrb	w8, [x8, #576]
  401c3c:	cmp	w8, #0x1
  401c40:	b.ne	401c6c <ferror@plt+0x34c>  // b.any
  401c44:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401c48:	ldr	x0, [x8, #544]
  401c4c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401c50:	add	x1, x1, #0x120
  401c54:	mov	w2, w20
  401c58:	bl	4018f0 <fprintf@plt>
  401c5c:	b	401c6c <ferror@plt+0x34c>
  401c60:	mov	x0, x19
  401c64:	bl	402920 <ferror@plt+0x1000>
  401c68:	ldur	w24, [x29, #-4]
  401c6c:	cmp	w24, #0x0
  401c70:	ldp	x20, x19, [sp, #96]
  401c74:	ldp	x22, x21, [sp, #80]
  401c78:	ldp	x24, x23, [sp, #64]
  401c7c:	ldp	x26, x25, [sp, #48]
  401c80:	ldp	x28, x27, [sp, #32]
  401c84:	ldp	x29, x30, [sp, #16]
  401c88:	cset	w0, eq  // eq = none
  401c8c:	add	sp, sp, #0x70
  401c90:	ret
  401c94:	sub	sp, sp, #0xa0
  401c98:	stp	x29, x30, [sp, #80]
  401c9c:	stp	x22, x21, [sp, #128]
  401ca0:	add	x29, sp, #0x50
  401ca4:	adrp	x22, 415000 <ferror@plt+0x136e0>
  401ca8:	stur	w0, [x29, #-4]
  401cac:	ldr	x0, [x22, #552]
  401cb0:	stp	x20, x19, [sp, #144]
  401cb4:	mov	x19, x1
  401cb8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  401cbc:	movi	v0.2d, #0x0
  401cc0:	add	x1, x1, #0x1ce
  401cc4:	stp	x26, x25, [sp, #96]
  401cc8:	stp	x24, x23, [sp, #112]
  401ccc:	stp	q0, q0, [sp, #32]
  401cd0:	stp	q0, q0, [sp]
  401cd4:	bl	401860 <strstr@plt>
  401cd8:	adrp	x24, 415000 <ferror@plt+0x136e0>
  401cdc:	cbz	x0, 401d18 <ferror@plt+0x3f8>
  401ce0:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ce4:	mov	w9, #0x1                   	// #1
  401ce8:	sub	x0, x29, #0x4
  401cec:	mov	x1, x19
  401cf0:	strb	w9, [x8, #568]
  401cf4:	bl	4029fc <ferror@plt+0x10dc>
  401cf8:	tbnz	w0, #31, 401d00 <ferror@plt+0x3e0>
  401cfc:	str	w0, [x24, #488]
  401d00:	mov	x0, sp
  401d04:	mov	x20, sp
  401d08:	bl	4015d0 <strlen@plt>
  401d0c:	mov	w8, #0x65                  	// #101
  401d10:	strh	w8, [x20, x0]
  401d14:	b	401d40 <ferror@plt+0x420>
  401d18:	mov	x0, sp
  401d1c:	mov	x20, sp
  401d20:	bl	4015d0 <strlen@plt>
  401d24:	mov	w9, #0x616c                	// #24940
  401d28:	mov	w10, #0x763a                	// #30266
  401d2c:	add	x8, x20, x0
  401d30:	movk	w9, #0x3a64, lsl #16
  401d34:	movk	w10, #0x77, lsl #16
  401d38:	str	w9, [x8]
  401d3c:	stur	w10, [x8, #3]
  401d40:	mov	x0, sp
  401d44:	mov	x20, sp
  401d48:	bl	4015d0 <strlen@plt>
  401d4c:	adrp	x9, 404000 <ferror@plt+0x26e0>
  401d50:	add	x9, x9, #0x1db
  401d54:	add	x8, x20, x0
  401d58:	ldr	q0, [x9]
  401d5c:	ldur	q1, [x9, #11]
  401d60:	ldur	w20, [x29, #-4]
  401d64:	adrp	x21, 403000 <ferror@plt+0x16e0>
  401d68:	adrp	x25, 403000 <ferror@plt+0x16e0>
  401d6c:	mov	w23, wzr
  401d70:	add	x21, x21, #0xd78
  401d74:	add	x25, x25, #0xb70
  401d78:	adrp	x26, 415000 <ferror@plt+0x136e0>
  401d7c:	str	q0, [x8]
  401d80:	stur	q1, [x8, #11]
  401d84:	mov	x2, sp
  401d88:	mov	w0, w20
  401d8c:	mov	x1, x19
  401d90:	mov	x3, x21
  401d94:	mov	x4, xzr
  401d98:	bl	401790 <getopt_long@plt>
  401d9c:	add	w8, w0, #0x1
  401da0:	cmp	w8, #0x103
  401da4:	b.hi	401d84 <ferror@plt+0x464>  // b.pmore
  401da8:	adr	x9, 401d84 <ferror@plt+0x464>
  401dac:	ldrh	w10, [x25, x8, lsl #1]
  401db0:	add	x9, x9, x10, lsl #2
  401db4:	br	x9
  401db8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401dbc:	ldr	x0, [x8, #528]
  401dc0:	bl	402aa8 <ferror@plt+0x1188>
  401dc4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401dc8:	str	x0, [x8, #592]
  401dcc:	add	w23, w23, #0x1
  401dd0:	b	401d84 <ferror@plt+0x464>
  401dd4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401dd8:	mov	w9, #0x1                   	// #1
  401ddc:	strb	w9, [x8, #632]
  401de0:	b	401d84 <ferror@plt+0x464>
  401de4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401de8:	ldrb	w9, [x8, #652]
  401dec:	tbnz	w9, #0, 4021e8 <ferror@plt+0x8c8>
  401df0:	adrp	x9, 415000 <ferror@plt+0x136e0>
  401df4:	ldrb	w9, [x9, #656]
  401df8:	tbnz	w9, #0, 4021e8 <ferror@plt+0x8c8>
  401dfc:	adrp	x9, 415000 <ferror@plt+0x136e0>
  401e00:	ldrb	w9, [x9, #660]
  401e04:	cbnz	w9, 4021e8 <ferror@plt+0x8c8>
  401e08:	mov	w9, #0x1                   	// #1
  401e0c:	strb	w9, [x8, #652]
  401e10:	add	w23, w23, #0x1
  401e14:	b	401d84 <ferror@plt+0x464>
  401e18:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e1c:	ldr	x0, [x8, #528]
  401e20:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401e24:	add	x1, x1, #0x23c
  401e28:	bl	402af0 <ferror@plt+0x11d0>
  401e2c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e30:	str	x0, [x8, #704]
  401e34:	cbnz	x0, 401d84 <ferror@plt+0x464>
  401e38:	b	4021e8 <ferror@plt+0x8c8>
  401e3c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e40:	mov	w9, #0x1                   	// #1
  401e44:	strb	w9, [x8, #580]
  401e48:	b	401d84 <ferror@plt+0x464>
  401e4c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e50:	ldr	x0, [x8, #528]
  401e54:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401e58:	add	x1, x1, #0x68
  401e5c:	bl	402af0 <ferror@plt+0x11d0>
  401e60:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e64:	str	x0, [x8, #616]
  401e68:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401e6c:	add	w23, w23, #0x1
  401e70:	b	401d84 <ferror@plt+0x464>
  401e74:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e78:	ldr	x0, [x8, #528]
  401e7c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401e80:	add	x1, x1, #0xc0
  401e84:	bl	402af0 <ferror@plt+0x11d0>
  401e88:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401e8c:	str	x0, [x8, #624]
  401e90:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401e94:	add	w23, w23, #0x1
  401e98:	b	401d84 <ferror@plt+0x464>
  401e9c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ea0:	mov	w9, #0x1                   	// #1
  401ea4:	strb	w9, [x8, #584]
  401ea8:	b	401d84 <ferror@plt+0x464>
  401eac:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401eb0:	mov	w9, #0x1                   	// #1
  401eb4:	strb	w9, [x8, #576]
  401eb8:	b	401d84 <ferror@plt+0x464>
  401ebc:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ec0:	ldr	x0, [x8, #528]
  401ec4:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ec8:	add	x1, x1, #0x210
  401ecc:	bl	402af0 <ferror@plt+0x11d0>
  401ed0:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ed4:	str	x0, [x8, #672]
  401ed8:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401edc:	add	w23, w23, #0x1
  401ee0:	b	401d84 <ferror@plt+0x464>
  401ee4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ee8:	ldr	x0, [x8, #528]
  401eec:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401ef0:	add	x1, x1, #0xc0
  401ef4:	bl	402af0 <ferror@plt+0x11d0>
  401ef8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401efc:	str	x0, [x8, #680]
  401f00:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401f04:	add	w23, w23, #0x1
  401f08:	b	401d84 <ferror@plt+0x464>
  401f0c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f10:	mov	w9, #0x1                   	// #1
  401f14:	strb	w9, [x8, #688]
  401f18:	b	401d84 <ferror@plt+0x464>
  401f1c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f20:	mov	w9, #0x1                   	// #1
  401f24:	strb	w9, [x8, #692]
  401f28:	b	401d84 <ferror@plt+0x464>
  401f2c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f30:	ldr	x0, [x8, #528]
  401f34:	adrp	x1, 402000 <ferror@plt+0x6e0>
  401f38:	add	x1, x1, #0xc28
  401f3c:	bl	402af0 <ferror@plt+0x11d0>
  401f40:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f44:	str	x0, [x8, #600]
  401f48:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401f4c:	add	w23, w23, #0x1
  401f50:	b	401d84 <ferror@plt+0x464>
  401f54:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f58:	ldr	w9, [x8, #608]
  401f5c:	add	w9, w9, #0x1
  401f60:	str	w9, [x8, #608]
  401f64:	b	401d84 <ferror@plt+0x464>
  401f68:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f6c:	mov	w9, #0x1                   	// #1
  401f70:	strb	w9, [x8, #572]
  401f74:	b	401d84 <ferror@plt+0x464>
  401f78:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f7c:	ldr	x0, [x8, #528]
  401f80:	adrp	x1, 403000 <ferror@plt+0x16e0>
  401f84:	add	x1, x1, #0x12c
  401f88:	bl	402af0 <ferror@plt+0x11d0>
  401f8c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401f90:	str	x0, [x8, #640]
  401f94:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  401f98:	add	w23, w23, #0x1
  401f9c:	b	401d84 <ferror@plt+0x464>
  401fa0:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401fa4:	ldr	x0, [x8, #528]
  401fa8:	bl	402aa8 <ferror@plt+0x1188>
  401fac:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401fb0:	str	x0, [x8, #496]
  401fb4:	b	401d84 <ferror@plt+0x464>
  401fb8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401fbc:	ldrb	w8, [x8, #652]
  401fc0:	tbnz	w8, #0, 4021e8 <ferror@plt+0x8c8>
  401fc4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401fc8:	ldrb	w8, [x8, #656]
  401fcc:	tbnz	w8, #0, 4021e8 <ferror@plt+0x8c8>
  401fd0:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401fd4:	ldrb	w9, [x8, #660]
  401fd8:	cbnz	w9, 4021e8 <ferror@plt+0x8c8>
  401fdc:	mov	w9, #0x1                   	// #1
  401fe0:	strb	w9, [x8, #660]
  401fe4:	add	w23, w23, #0x1
  401fe8:	b	401d84 <ferror@plt+0x464>
  401fec:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ff0:	ldrb	w8, [x8, #652]
  401ff4:	tbnz	w8, #0, 4021e8 <ferror@plt+0x8c8>
  401ff8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  401ffc:	ldrb	w9, [x8, #656]
  402000:	tbnz	w9, #0, 4021e8 <ferror@plt+0x8c8>
  402004:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402008:	ldrb	w9, [x9, #660]
  40200c:	cbnz	w9, 4021e8 <ferror@plt+0x8c8>
  402010:	mov	w9, #0x1                   	// #1
  402014:	strb	w9, [x8, #656]
  402018:	b	401d84 <ferror@plt+0x464>
  40201c:	ldr	x0, [x26, #528]
  402020:	bl	4015a0 <signal_name_to_number@plt>
  402024:	cmn	w0, #0x1
  402028:	str	w0, [x24, #488]
  40202c:	b.ne	401d84 <ferror@plt+0x464>  // b.any
  402030:	bl	4017b0 <__ctype_b_loc@plt>
  402034:	mov	x8, x0
  402038:	ldr	x0, [x26, #528]
  40203c:	ldr	x8, [x8]
  402040:	ldrb	w9, [x0]
  402044:	ldrh	w8, [x8, x9, lsl #1]
  402048:	tbz	w8, #11, 401d84 <ferror@plt+0x464>
  40204c:	bl	4016a0 <atoi@plt>
  402050:	str	w0, [x24, #488]
  402054:	b	401d84 <ferror@plt+0x464>
  402058:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40205c:	ldrb	w9, [x8, #648]
  402060:	cmp	w9, #0x1
  402064:	b.eq	4021b8 <ferror@plt+0x898>  // b.none
  402068:	mov	w9, #0x1                   	// #1
  40206c:	strb	w9, [x8, #648]
  402070:	b	401d84 <ferror@plt+0x464>
  402074:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402078:	ldr	x0, [x8, #528]
  40207c:	adrp	x1, 403000 <ferror@plt+0x16e0>
  402080:	add	x1, x1, #0x19c
  402084:	bl	402af0 <ferror@plt+0x11d0>
  402088:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40208c:	str	x0, [x8, #664]
  402090:	cbz	x0, 4021e8 <ferror@plt+0x8c8>
  402094:	add	w23, w23, #0x1
  402098:	b	401d84 <ferror@plt+0x464>
  40209c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4020a0:	ldr	x0, [x8, #528]
  4020a4:	bl	4016a0 <atoi@plt>
  4020a8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4020ac:	str	w0, [x8, #696]
  4020b0:	cbz	w0, 4021e8 <ferror@plt+0x8c8>
  4020b4:	add	w23, w23, #0x1
  4020b8:	b	401d84 <ferror@plt+0x464>
  4020bc:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4020c0:	ldr	w8, [x8, #608]
  4020c4:	adrp	x21, 415000 <ferror@plt+0x136e0>
  4020c8:	cbz	w8, 4020fc <ferror@plt+0x7dc>
  4020cc:	ldr	x8, [x21, #592]
  4020d0:	cbnz	x8, 4020fc <ferror@plt+0x7dc>
  4020d4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4020d8:	add	x1, x1, #0x213
  4020dc:	mov	w2, #0x5                   	// #5
  4020e0:	mov	x0, xzr
  4020e4:	bl	401870 <dcgettext@plt>
  4020e8:	ldr	x3, [x22, #552]
  4020ec:	mov	x2, x0
  4020f0:	mov	w0, #0x2                   	// #2
  4020f4:	mov	w1, wzr
  4020f8:	bl	401620 <error@plt>
  4020fc:	ldr	x8, [x21, #592]
  402100:	cbz	x8, 402138 <ferror@plt+0x818>
  402104:	bl	403294 <ferror@plt+0x1974>
  402108:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40210c:	str	x0, [x8, #712]
  402110:	cbnz	x0, 402138 <ferror@plt+0x818>
  402114:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402118:	add	x1, x1, #0x256
  40211c:	mov	w2, #0x5                   	// #5
  402120:	bl	401870 <dcgettext@plt>
  402124:	ldr	x3, [x22, #552]
  402128:	mov	x2, x0
  40212c:	mov	w0, #0x1                   	// #1
  402130:	mov	w1, wzr
  402134:	bl	401620 <error@plt>
  402138:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40213c:	ldrsw	x8, [x8, #536]
  402140:	sub	w9, w20, w8
  402144:	cmp	w9, #0x1
  402148:	b.ne	40215c <ferror@plt+0x83c>  // b.any
  40214c:	ldr	x8, [x19, x8, lsl #3]
  402150:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402154:	str	x8, [x9, #720]
  402158:	b	40219c <ferror@plt+0x87c>
  40215c:	cmp	w9, #0x2
  402160:	b.lt	402170 <ferror@plt+0x850>  // b.tstop
  402164:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402168:	add	x1, x1, #0x28e
  40216c:	b	40217c <ferror@plt+0x85c>
  402170:	cbnz	w23, 40219c <ferror@plt+0x87c>
  402174:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402178:	add	x1, x1, #0x2d5
  40217c:	mov	w2, #0x5                   	// #5
  402180:	mov	x0, xzr
  402184:	bl	401870 <dcgettext@plt>
  402188:	ldr	x3, [x22, #552]
  40218c:	mov	x2, x0
  402190:	mov	w0, #0x2                   	// #2
  402194:	mov	w1, wzr
  402198:	bl	401620 <error@plt>
  40219c:	ldp	x20, x19, [sp, #144]
  4021a0:	ldp	x22, x21, [sp, #128]
  4021a4:	ldp	x24, x23, [sp, #112]
  4021a8:	ldp	x26, x25, [sp, #96]
  4021ac:	ldp	x29, x30, [sp, #80]
  4021b0:	add	sp, sp, #0xa0
  4021b4:	ret
  4021b8:	bl	402c94 <ferror@plt+0x1374>
  4021bc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4021c0:	add	x1, x1, #0x1f6
  4021c4:	mov	w2, #0x5                   	// #5
  4021c8:	mov	x0, xzr
  4021cc:	bl	401870 <dcgettext@plt>
  4021d0:	ldr	x1, [x22, #552]
  4021d4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4021d8:	add	x2, x2, #0x202
  4021dc:	bl	4018b0 <printf@plt>
  4021e0:	mov	w0, wzr
  4021e4:	bl	401600 <exit@plt>
  4021e8:	mov	w0, #0x3f                  	// #63
  4021ec:	bl	402c94 <ferror@plt+0x1374>
  4021f0:	stp	x29, x30, [sp, #-96]!
  4021f4:	stp	x28, x27, [sp, #16]
  4021f8:	stp	x26, x25, [sp, #32]
  4021fc:	stp	x24, x23, [sp, #48]
  402200:	stp	x22, x21, [sp, #64]
  402204:	stp	x20, x19, [sp, #80]
  402208:	mov	x29, sp
  40220c:	sub	sp, sp, #0x3, lsl #12
  402210:	sub	sp, sp, #0xd70
  402214:	mov	x20, x0
  402218:	bl	4016b0 <getpid@plt>
  40221c:	mov	w22, w0
  402220:	add	x0, sp, #0x2, lsl #12
  402224:	add	x0, x0, #0x548
  402228:	mov	w2, #0x1000                	// #4096
  40222c:	mov	w1, wzr
  402230:	bl	401710 <memset@plt>
  402234:	add	x0, sp, #0x1, lsl #12
  402238:	add	x0, x0, #0x548
  40223c:	mov	w2, #0x1000                	// #4096
  402240:	mov	w1, wzr
  402244:	bl	401710 <memset@plt>
  402248:	add	x0, sp, #0x548
  40224c:	mov	w2, #0x1000                	// #4096
  402250:	mov	w1, wzr
  402254:	bl	401710 <memset@plt>
  402258:	bl	40358c <ferror@plt+0x1c6c>
  40225c:	mov	x21, x0
  402260:	bl	4036e8 <ferror@plt+0x1dc8>
  402264:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402268:	ldrb	w8, [x8, #652]
  40226c:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402270:	adrp	x10, 415000 <ferror@plt+0x136e0>
  402274:	str	x0, [sp, #16]
  402278:	ldr	w0, [x10, #696]
  40227c:	ldrb	w19, [x9, #660]
  402280:	cmp	w8, #0x0
  402284:	mov	w8, #0x7fffffff            	// #2147483647
  402288:	csel	w23, w8, wzr, ne  // ne = any
  40228c:	cbz	w0, 40229c <ferror@plt+0x97c>
  402290:	add	x1, sp, #0x138
  402294:	bl	4039e0 <ferror@plt+0x20c0>
  402298:	cbnz	w0, 4028f8 <ferror@plt+0xfd8>
  40229c:	add	x0, sp, #0x3, lsl #12
  4022a0:	str	x20, [sp, #8]
  4022a4:	add	x0, x0, #0x958
  4022a8:	mov	w2, #0x410                 	// #1040
  4022ac:	add	x20, sp, #0x3, lsl #12
  4022b0:	mov	w1, wzr
  4022b4:	add	x20, x20, #0x958
  4022b8:	bl	401710 <memset@plt>
  4022bc:	add	x0, sp, #0x3, lsl #12
  4022c0:	add	x0, x0, #0x548
  4022c4:	mov	w2, #0x410                 	// #1040
  4022c8:	mov	w1, wzr
  4022cc:	bl	401710 <memset@plt>
  4022d0:	add	x1, sp, #0x3, lsl #12
  4022d4:	add	x1, x1, #0x958
  4022d8:	mov	x0, x21
  4022dc:	bl	401820 <readproc@plt>
  4022e0:	cbz	x0, 4028b8 <ferror@plt+0xf98>
  4022e4:	stp	w23, w22, [sp, #32]
  4022e8:	mvn	w8, w19
  4022ec:	adrp	x19, 404000 <ferror@plt+0x26e0>
  4022f0:	adrp	x23, 404000 <ferror@plt+0x26e0>
  4022f4:	adrp	x26, 404000 <ferror@plt+0x26e0>
  4022f8:	mov	w24, wzr
  4022fc:	add	x9, x20, #0x308
  402300:	add	x19, x19, #0xaa3
  402304:	add	x23, x23, #0x4e3
  402308:	add	x26, x26, #0xabf
  40230c:	sbfx	x25, x8, #0, #1
  402310:	str	xzr, [sp, #24]
  402314:	stp	xzr, x9, [sp, #40]
  402318:	b	40233c <ferror@plt+0xa1c>
  40231c:	mov	w24, w0
  402320:	mov	x25, x8
  402324:	str	w9, [sp, #32]
  402328:	add	x1, sp, #0x3, lsl #12
  40232c:	add	x1, x1, #0x958
  402330:	mov	x0, x21
  402334:	bl	401820 <readproc@plt>
  402338:	cbz	x0, 4028c0 <ferror@plt+0xfa0>
  40233c:	ldr	w27, [sp, #14680]
  402340:	cmp	w27, w22
  402344:	b.eq	402328 <ferror@plt+0xa08>  // b.none
  402348:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40234c:	ldrb	w8, [x8, #660]
  402350:	cmp	w8, #0x1
  402354:	b.ne	402364 <ferror@plt+0xa44>  // b.any
  402358:	ldr	x8, [sp, #14744]
  40235c:	cmp	x8, x25
  402360:	b.cc	402380 <ferror@plt+0xa60>  // b.lo, b.ul, b.last
  402364:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402368:	ldrb	w8, [x8, #652]
  40236c:	cmp	w8, #0x1
  402370:	b.ne	40250c <ferror@plt+0xbec>  // b.any
  402374:	ldr	x8, [sp, #14744]
  402378:	cmp	x8, x25
  40237c:	b.ls	40250c <ferror@plt+0xbec>  // b.plast
  402380:	mov	w27, wzr
  402384:	ldr	x8, [sp, #15152]
  402388:	cbz	x8, 4023a4 <ferror@plt+0xa84>
  40238c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402390:	ldrb	w8, [x8, #584]
  402394:	tbnz	w8, #0, 40248c <ferror@plt+0xb6c>
  402398:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40239c:	ldrb	w8, [x8, #632]
  4023a0:	cbnz	w8, 40248c <ferror@plt+0xb6c>
  4023a4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4023a8:	ldrb	w9, [x8, #580]
  4023ac:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4023b0:	ldrb	w8, [x8, #584]
  4023b4:	tbnz	w9, #0, 4023cc <ferror@plt+0xaac>
  4023b8:	tbnz	w8, #0, 4023cc <ferror@plt+0xaac>
  4023bc:	cbz	w27, 402408 <ferror@plt+0xae8>
  4023c0:	adrp	x9, 415000 <ferror@plt+0x136e0>
  4023c4:	ldr	x9, [x9, #720]
  4023c8:	cbz	x9, 402408 <ferror@plt+0xae8>
  4023cc:	ldr	x9, [sp, #15152]
  4023d0:	eor	w8, w8, #0x1
  4023d4:	add	x0, sp, #0x548
  4023d8:	mov	w2, #0xfff                 	// #4095
  4023dc:	cmp	x9, #0x0
  4023e0:	cset	w9, eq  // eq = none
  4023e4:	orr	w8, w9, w8
  4023e8:	cmp	w8, #0x0
  4023ec:	ldr	x8, [sp, #48]
  4023f0:	add	x9, sp, #0x2, lsl #12
  4023f4:	add	x9, x9, #0x548
  4023f8:	csel	x1, x8, x9, ne  // ne = any
  4023fc:	bl	4018a0 <strncpy@plt>
  402400:	add	x8, sp, #0x548
  402404:	strb	wzr, [x8, #4095]
  402408:	cbz	w27, 402614 <ferror@plt+0xcf4>
  40240c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402410:	ldr	x8, [x8, #720]
  402414:	ldr	w22, [sp, #36]
  402418:	cbz	x8, 402618 <ferror@plt+0xcf8>
  40241c:	ldr	x8, [sp, #15152]
  402420:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402424:	ldrb	w9, [x9, #632]
  402428:	add	x0, sp, #0x1, lsl #12
  40242c:	cmp	x8, #0x0
  402430:	cset	w8, eq  // eq = none
  402434:	orn	w8, w8, w9
  402438:	tst	w8, #0x1
  40243c:	ldr	x8, [sp, #48]
  402440:	add	x9, sp, #0x2, lsl #12
  402444:	add	x9, x9, #0x548
  402448:	add	x0, x0, #0x548
  40244c:	csel	x1, x8, x9, ne  // ne = any
  402450:	mov	w2, #0xfff                 	// #4095
  402454:	bl	4018a0 <strncpy@plt>
  402458:	ldr	x0, [sp, #16]
  40245c:	add	x8, sp, #0x1, lsl #12
  402460:	add	x1, sp, #0x1, lsl #12
  402464:	add	x8, x8, #0x548
  402468:	add	x1, x1, #0x548
  40246c:	mov	x2, xzr
  402470:	mov	x3, xzr
  402474:	mov	w4, wzr
  402478:	strb	wzr, [x8, #4095]
  40247c:	bl	401880 <regexec@plt>
  402480:	cmp	w0, #0x0
  402484:	csel	w27, w27, wzr, eq  // eq = none
  402488:	b	402618 <ferror@plt+0xcf8>
  40248c:	add	x28, sp, #0x2, lsl #12
  402490:	add	x8, sp, #0x1, lsl #12
  402494:	mov	w22, wzr
  402498:	add	x28, x28, #0x548
  40249c:	add	x8, x8, #0x549
  4024a0:	mov	w20, #0x1000                	// #4096
  4024a4:	strb	wzr, [x8, #4095]
  4024a8:	b	4024b8 <ferror@plt+0xb98>
  4024ac:	mov	w8, wzr
  4024b0:	strb	wzr, [x28]
  4024b4:	tbz	w8, #0, 4023a4 <ferror@plt+0xa84>
  4024b8:	cmp	w20, #0x2
  4024bc:	b.lt	4023a4 <ferror@plt+0xa84>  // b.tstop
  4024c0:	ldr	x8, [sp, #15152]
  4024c4:	ldr	x4, [x8, w22, sxtw #3]
  4024c8:	cbz	x4, 4023a4 <ferror@plt+0xa84>
  4024cc:	cmp	w22, #0x0
  4024d0:	sxtw	x1, w20
  4024d4:	csel	x3, x23, x19, eq  // eq = none
  4024d8:	mov	x0, x28
  4024dc:	mov	x2, x26
  4024e0:	bl	401680 <snprintf@plt>
  4024e4:	tbnz	w0, #31, 4024ac <ferror@plt+0xb8c>
  4024e8:	subs	w9, w20, w0
  4024ec:	b.le	402504 <ferror@plt+0xbe4>
  4024f0:	add	x28, x28, w0, sxtw
  4024f4:	add	w22, w22, #0x1
  4024f8:	mov	w8, #0x1                   	// #1
  4024fc:	mov	w20, w9
  402500:	b	4024b4 <ferror@plt+0xb94>
  402504:	mov	w8, wzr
  402508:	b	4024b4 <ferror@plt+0xb94>
  40250c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402510:	ldr	x1, [x8, #616]
  402514:	cbz	x1, 402524 <ferror@plt+0xc04>
  402518:	ldrsw	x0, [sp, #14684]
  40251c:	bl	4037dc <ferror@plt+0x1ebc>
  402520:	cbz	w0, 402380 <ferror@plt+0xa60>
  402524:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402528:	ldr	x1, [x8, #712]
  40252c:	cbz	x1, 40253c <ferror@plt+0xc1c>
  402530:	ldrsw	x0, [sp, #15548]
  402534:	bl	4037dc <ferror@plt+0x1ebc>
  402538:	cbz	w0, 402380 <ferror@plt+0xa60>
  40253c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402540:	ldr	x1, [x8, #640]
  402544:	cbz	x1, 402554 <ferror@plt+0xc34>
  402548:	ldrsw	x0, [sp, #15536]
  40254c:	bl	4037dc <ferror@plt+0x1ebc>
  402550:	cbz	w0, 402380 <ferror@plt+0xa60>
  402554:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402558:	ldr	x1, [x8, #680]
  40255c:	cbz	x1, 40256c <ferror@plt+0xc4c>
  402560:	ldrsw	x0, [sp, #15556]
  402564:	bl	4037dc <ferror@plt+0x1ebc>
  402568:	cbz	w0, 402380 <ferror@plt+0xa60>
  40256c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402570:	ldr	x1, [x8, #624]
  402574:	cbz	x1, 402584 <ferror@plt+0xc64>
  402578:	ldrsw	x0, [sp, #15564]
  40257c:	bl	4037dc <ferror@plt+0x1ebc>
  402580:	cbz	w0, 402380 <ferror@plt+0xa60>
  402584:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402588:	ldr	x1, [x8, #600]
  40258c:	cbz	x1, 40259c <ferror@plt+0xc7c>
  402590:	ldrsw	x0, [sp, #15568]
  402594:	bl	4037dc <ferror@plt+0x1ebc>
  402598:	cbz	w0, 402380 <ferror@plt+0xa60>
  40259c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4025a0:	ldr	x1, [x8, #664]
  4025a4:	cbz	x1, 4025b4 <ferror@plt+0xc94>
  4025a8:	ldrsw	x0, [sp, #15540]
  4025ac:	bl	4037dc <ferror@plt+0x1ebc>
  4025b0:	cbz	w0, 402380 <ferror@plt+0xa60>
  4025b4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4025b8:	ldr	w8, [x8, #696]
  4025bc:	cbz	w8, 4025d4 <ferror@plt+0xcb4>
  4025c0:	add	x0, sp, #0x3, lsl #12
  4025c4:	add	x0, x0, #0x958
  4025c8:	add	x1, sp, #0x138
  4025cc:	bl	403824 <ferror@plt+0x1f04>
  4025d0:	cbz	w0, 402380 <ferror@plt+0xa60>
  4025d4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4025d8:	ldr	x8, [x8, #672]
  4025dc:	cbz	x8, 4028b0 <ferror@plt+0xf90>
  4025e0:	ldrsw	x2, [sp, #15552]
  4025e4:	cbz	w2, 402380 <ferror@plt+0xa60>
  4025e8:	add	x0, sp, #0x38
  4025ec:	mov	w1, #0xff                  	// #255
  4025f0:	mov	w4, #0x1                   	// #1
  4025f4:	mov	w3, w27
  4025f8:	bl	401580 <dev_to_tty@plt>
  4025fc:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402600:	ldr	x1, [x8, #672]
  402604:	add	x0, sp, #0x38
  402608:	bl	403874 <ferror@plt+0x1f54>
  40260c:	mov	w27, w0
  402610:	b	402384 <ferror@plt+0xa64>
  402614:	ldr	w22, [sp, #36]
  402618:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40261c:	ldrb	w8, [x8, #656]
  402620:	cmp	w27, w8
  402624:	b.eq	402328 <ferror@plt+0xa08>  // b.none
  402628:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40262c:	ldrb	w8, [x8, #660]
  402630:	cmp	w8, #0x1
  402634:	b.ne	40265c <ferror@plt+0xd3c>  // b.any
  402638:	ldr	x8, [sp, #14744]
  40263c:	ldr	w9, [sp, #14680]
  402640:	mov	w0, wzr
  402644:	cmp	x25, x8
  402648:	b.ne	402668 <ferror@plt+0xd48>  // b.any
  40264c:	ldr	w10, [sp, #32]
  402650:	cmp	w10, w9
  402654:	b.gt	402328 <ferror@plt+0xa08>
  402658:	b	402668 <ferror@plt+0xd48>
  40265c:	ldr	w9, [sp, #32]
  402660:	mov	w0, w24
  402664:	mov	x8, x25
  402668:	adrp	x10, 415000 <ferror@plt+0x136e0>
  40266c:	ldrb	w10, [x10, #652]
  402670:	cmp	w10, #0x1
  402674:	b.ne	40269c <ferror@plt+0xd7c>  // b.any
  402678:	ldr	x25, [sp, #14744]
  40267c:	ldr	w10, [sp, #14680]
  402680:	mov	w24, wzr
  402684:	cmp	x8, x25
  402688:	str	w10, [sp, #32]
  40268c:	b.ne	4026a8 <ferror@plt+0xd88>  // b.any
  402690:	cmp	w9, w10
  402694:	b.lt	40231c <ferror@plt+0x9fc>  // b.tstop
  402698:	b	4026a8 <ferror@plt+0xd88>
  40269c:	mov	w24, w0
  4026a0:	mov	x25, x8
  4026a4:	str	w9, [sp, #32]
  4026a8:	ldr	x9, [sp, #24]
  4026ac:	cmp	w24, w9
  4026b0:	b.ne	40275c <ferror@plt+0xe3c>  // b.any
  4026b4:	mov	w8, #0x9998                	// #39320
  4026b8:	movk	w8, #0x199, lsl #16
  4026bc:	cmp	w9, w8
  4026c0:	b.ls	4026ec <ferror@plt+0xdcc>  // b.plast
  4026c4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	add	x1, x1, #0x332
  4026d4:	bl	401870 <dcgettext@plt>
  4026d8:	mov	x2, x0
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	mov	w1, wzr
  4026e4:	bl	401620 <error@plt>
  4026e8:	ldr	x9, [sp, #24]
  4026ec:	add	w8, w9, w9, lsl #2
  4026f0:	add	w9, w8, #0x3
  4026f4:	cmp	w8, #0x0
  4026f8:	csel	w8, w9, w8, lt  // lt = tstop
  4026fc:	ldr	x0, [sp, #40]
  402700:	asr	w8, w8, #2
  402704:	add	w8, w8, #0x4
  402708:	sbfiz	x1, x8, #4, #32
  40270c:	str	x8, [sp, #24]
  402710:	bl	4033c0 <ferror@plt+0x1aa0>
  402714:	str	x0, [sp, #40]
  402718:	cbz	x0, 402768 <ferror@plt+0xe48>
  40271c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402720:	ldrb	w9, [x8, #580]
  402724:	ldrsw	x8, [sp, #14680]
  402728:	tbnz	w9, #0, 40278c <ferror@plt+0xe6c>
  40272c:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402730:	ldrb	w9, [x9, #584]
  402734:	tbnz	w9, #0, 40278c <ferror@plt+0xe6c>
  402738:	adrp	x9, 415000 <ferror@plt+0x136e0>
  40273c:	ldrb	w9, [x9, #572]
  402740:	cbnz	w9, 40278c <ferror@plt+0xe6c>
  402744:	ldr	x11, [sp, #40]
  402748:	sbfiz	x9, x24, #4, #32
  40274c:	add	w10, w24, #0x1
  402750:	mov	w24, w10
  402754:	str	x8, [x11, x9]
  402758:	b	4027a8 <ferror@plt+0xe88>
  40275c:	ldr	x0, [sp, #40]
  402760:	str	x0, [sp, #40]
  402764:	cbnz	x0, 40271c <ferror@plt+0xdfc>
  402768:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40276c:	mov	w2, #0x5                   	// #5
  402770:	add	x1, x1, #0xaa5
  402774:	bl	401870 <dcgettext@plt>
  402778:	mov	x2, x0
  40277c:	mov	w0, #0x1                   	// #1
  402780:	mov	w1, wzr
  402784:	bl	401620 <error@plt>
  402788:	b	4027a8 <ferror@plt+0xe88>
  40278c:	ldr	x9, [sp, #40]
  402790:	add	x0, sp, #0x548
  402794:	add	x20, x9, w24, sxtw #4
  402798:	str	x8, [x20]
  40279c:	bl	402aa8 <ferror@plt+0x1188>
  4027a0:	add	w24, w24, #0x1
  4027a4:	str	x0, [x20, #8]
  4027a8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4027ac:	ldrb	w8, [x8, #568]
  4027b0:	tbnz	w8, #0, 402328 <ferror@plt+0xa08>
  4027b4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4027b8:	ldrb	w8, [x8, #688]
  4027bc:	cbz	w8, 402328 <ferror@plt+0xa08>
  4027c0:	sxtw	x24, w24
  4027c4:	add	x1, sp, #0x3, lsl #12
  4027c8:	add	x2, sp, #0x3, lsl #12
  4027cc:	add	x1, x1, #0x958
  4027d0:	add	x2, x2, #0x548
  4027d4:	mov	x0, x21
  4027d8:	bl	401900 <readtask@plt>
  4027dc:	cbz	x0, 402328 <ferror@plt+0xa08>
  4027e0:	ldr	w8, [sp, #14680]
  4027e4:	ldr	w9, [sp, #13640]
  4027e8:	cmp	w8, w9
  4027ec:	b.eq	4027c4 <ferror@plt+0xea4>  // b.none
  4027f0:	ldr	x9, [sp, #24]
  4027f4:	cmp	w9, w24
  4027f8:	b.ne	402860 <ferror@plt+0xf40>  // b.any
  4027fc:	mov	w8, #0x9998                	// #39320
  402800:	movk	w8, #0x199, lsl #16
  402804:	cmp	w9, w8
  402808:	b.ls	402834 <ferror@plt+0xf14>  // b.plast
  40280c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402810:	mov	w2, #0x5                   	// #5
  402814:	mov	x0, xzr
  402818:	add	x1, x1, #0x332
  40281c:	bl	401870 <dcgettext@plt>
  402820:	mov	x2, x0
  402824:	mov	w0, #0x1                   	// #1
  402828:	mov	w1, wzr
  40282c:	bl	401620 <error@plt>
  402830:	ldr	x9, [sp, #24]
  402834:	add	w8, w9, w9, lsl #2
  402838:	add	w9, w8, #0x3
  40283c:	cmp	w8, #0x0
  402840:	csel	w8, w9, w8, lt  // lt = tstop
  402844:	ldr	x0, [sp, #40]
  402848:	asr	w8, w8, #2
  40284c:	add	w8, w8, #0x4
  402850:	sbfiz	x1, x8, #4, #32
  402854:	str	x8, [sp, #24]
  402858:	bl	4033c0 <ferror@plt+0x1aa0>
  40285c:	str	x0, [sp, #40]
  402860:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402864:	ldrb	w8, [x8, #580]
  402868:	tbnz	w8, #0, 402884 <ferror@plt+0xf64>
  40286c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402870:	ldrb	w8, [x8, #584]
  402874:	cbnz	w8, 402884 <ferror@plt+0xf64>
  402878:	ldr	w8, [sp, #13640]
  40287c:	ldr	x10, [sp, #40]
  402880:	b	40289c <ferror@plt+0xf7c>
  402884:	add	x0, sp, #0x548
  402888:	bl	402aa8 <ferror@plt+0x1188>
  40288c:	ldr	x10, [sp, #40]
  402890:	add	x8, x10, x24, lsl #4
  402894:	str	x0, [x8, #8]
  402898:	ldr	w8, [sp, #13640]
  40289c:	sxtw	x8, w8
  4028a0:	lsl	x9, x24, #4
  4028a4:	str	x8, [x10, x9]
  4028a8:	add	x24, x24, #0x1
  4028ac:	b	4027c4 <ferror@plt+0xea4>
  4028b0:	mov	w27, #0x1                   	// #1
  4028b4:	b	402384 <ferror@plt+0xa64>
  4028b8:	mov	w24, wzr
  4028bc:	str	xzr, [sp, #40]
  4028c0:	mov	x0, x21
  4028c4:	bl	4017f0 <closeproc@plt>
  4028c8:	ldr	x8, [sp, #8]
  4028cc:	ldr	x0, [sp, #40]
  4028d0:	str	w24, [x8]
  4028d4:	add	sp, sp, #0x3, lsl #12
  4028d8:	add	sp, sp, #0xd70
  4028dc:	ldp	x20, x19, [sp, #80]
  4028e0:	ldp	x22, x21, [sp, #64]
  4028e4:	ldp	x24, x23, [sp, #48]
  4028e8:	ldp	x26, x25, [sp, #32]
  4028ec:	ldp	x28, x27, [sp, #16]
  4028f0:	ldp	x29, x30, [sp], #96
  4028f4:	ret
  4028f8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4028fc:	add	x1, x1, #0xa74
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401870 <dcgettext@plt>
  40290c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402910:	ldr	x1, [x8, #520]
  402914:	bl	4015f0 <fputs@plt>
  402918:	mov	w0, #0x3                   	// #3
  40291c:	bl	401600 <exit@plt>
  402920:	stp	x29, x30, [sp, #-64]!
  402924:	cmp	w1, #0x1
  402928:	str	x23, [sp, #16]
  40292c:	stp	x22, x21, [sp, #32]
  402930:	stp	x20, x19, [sp, #48]
  402934:	mov	x29, sp
  402938:	b.lt	40297c <ferror@plt+0x105c>  // b.tstop
  40293c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402940:	ldr	x19, [x8, #496]
  402944:	adrp	x23, 404000 <ferror@plt+0x26e0>
  402948:	adrp	x20, 404000 <ferror@plt+0x26e0>
  40294c:	mov	w21, w1
  402950:	add	x22, x0, #0x8
  402954:	add	x23, x23, #0x4e2
  402958:	add	x20, x20, #0xabb
  40295c:	ldp	x1, x2, [x22, #-8]
  402960:	subs	x21, x21, #0x1
  402964:	csel	x19, x23, x19, eq  // eq = none
  402968:	mov	x0, x20
  40296c:	mov	x3, x19
  402970:	bl	4018b0 <printf@plt>
  402974:	add	x22, x22, #0x10
  402978:	cbnz	x21, 40295c <ferror@plt+0x103c>
  40297c:	ldp	x20, x19, [sp, #48]
  402980:	ldp	x22, x21, [sp, #32]
  402984:	ldr	x23, [sp, #16]
  402988:	ldp	x29, x30, [sp], #64
  40298c:	ret
  402990:	stp	x29, x30, [sp, #-64]!
  402994:	cmp	w1, #0x1
  402998:	str	x23, [sp, #16]
  40299c:	stp	x22, x21, [sp, #32]
  4029a0:	stp	x20, x19, [sp, #48]
  4029a4:	mov	x29, sp
  4029a8:	b.lt	4029e8 <ferror@plt+0x10c8>  // b.tstop
  4029ac:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4029b0:	ldr	x20, [x8, #496]
  4029b4:	adrp	x23, 404000 <ferror@plt+0x26e0>
  4029b8:	adrp	x21, 404000 <ferror@plt+0x26e0>
  4029bc:	mov	x19, x0
  4029c0:	mov	w22, w1
  4029c4:	add	x23, x23, #0x4e2
  4029c8:	add	x21, x21, #0xac4
  4029cc:	ldr	x1, [x19], #16
  4029d0:	subs	x22, x22, #0x1
  4029d4:	csel	x20, x23, x20, eq  // eq = none
  4029d8:	mov	x0, x21
  4029dc:	mov	x2, x20
  4029e0:	bl	4018b0 <printf@plt>
  4029e4:	cbnz	x22, 4029cc <ferror@plt+0x10ac>
  4029e8:	ldp	x20, x19, [sp, #48]
  4029ec:	ldp	x22, x21, [sp, #32]
  4029f0:	ldr	x23, [sp, #16]
  4029f4:	ldp	x29, x30, [sp], #64
  4029f8:	ret
  4029fc:	stp	x29, x30, [sp, #-48]!
  402a00:	stp	x22, x21, [sp, #16]
  402a04:	stp	x20, x19, [sp, #32]
  402a08:	ldr	w8, [x0]
  402a0c:	mov	x29, sp
  402a10:	cmp	w8, #0x2
  402a14:	b.lt	402a90 <ferror@plt+0x1170>  // b.tstop
  402a18:	mov	x19, x0
  402a1c:	mov	x20, x1
  402a20:	mov	x22, xzr
  402a24:	b	402a3c <ferror@plt+0x111c>
  402a28:	ldrsw	x8, [x19]
  402a2c:	add	x9, x22, #0x2
  402a30:	add	x22, x22, #0x1
  402a34:	cmp	x9, x8
  402a38:	b.ge	402a90 <ferror@plt+0x1170>  // b.tcont
  402a3c:	add	x8, x20, x22, lsl #3
  402a40:	ldr	x8, [x8, #8]
  402a44:	ldrb	w9, [x8]
  402a48:	cmp	w9, #0x2d
  402a4c:	b.ne	402a28 <ferror@plt+0x1108>  // b.any
  402a50:	add	x0, x8, #0x1
  402a54:	bl	4015a0 <signal_name_to_number@plt>
  402a58:	tbnz	w0, #31, 402a28 <ferror@plt+0x1108>
  402a5c:	ldrsw	x8, [x19]
  402a60:	add	x9, x20, x22, lsl #3
  402a64:	mov	w21, w0
  402a68:	add	x0, x9, #0x8
  402a6c:	sub	x8, x8, x22
  402a70:	lsl	x8, x8, #3
  402a74:	add	x1, x9, #0x10
  402a78:	sub	x2, x8, #0x8
  402a7c:	bl	401590 <memmove@plt>
  402a80:	ldr	w8, [x19]
  402a84:	sub	w8, w8, #0x1
  402a88:	str	w8, [x19]
  402a8c:	b	402a94 <ferror@plt+0x1174>
  402a90:	mov	w21, #0xffffffff            	// #-1
  402a94:	mov	w0, w21
  402a98:	ldp	x20, x19, [sp, #32]
  402a9c:	ldp	x22, x21, [sp, #16]
  402aa0:	ldp	x29, x30, [sp], #48
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-32]!
  402aac:	str	x19, [sp, #16]
  402ab0:	mov	x29, sp
  402ab4:	cbz	x0, 402adc <ferror@plt+0x11bc>
  402ab8:	bl	401740 <strdup@plt>
  402abc:	mov	x19, x0
  402ac0:	cbnz	x0, 402ae0 <ferror@plt+0x11c0>
  402ac4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  402ac8:	add	x2, x2, #0x31a
  402acc:	mov	w0, #0x3                   	// #3
  402ad0:	mov	w1, wzr
  402ad4:	bl	401620 <error@plt>
  402ad8:	b	402ae0 <ferror@plt+0x11c0>
  402adc:	mov	x19, xzr
  402ae0:	mov	x0, x19
  402ae4:	ldr	x19, [sp, #16]
  402ae8:	ldp	x29, x30, [sp], #32
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-96]!
  402af4:	ldrb	w8, [x0]
  402af8:	str	x27, [sp, #16]
  402afc:	stp	x26, x25, [sp, #32]
  402b00:	stp	x24, x23, [sp, #48]
  402b04:	stp	x22, x21, [sp, #64]
  402b08:	stp	x20, x19, [sp, #80]
  402b0c:	mov	x29, sp
  402b10:	cbz	w8, 402c04 <ferror@plt+0x12e4>
  402b14:	mov	x20, x1
  402b18:	bl	402aa8 <ferror@plt+0x1188>
  402b1c:	mov	w27, #0x9999                	// #39321
  402b20:	adrp	x22, 404000 <ferror@plt+0x26e0>
  402b24:	mov	x21, x0
  402b28:	mov	w25, wzr
  402b2c:	mov	w26, wzr
  402b30:	mov	x19, xzr
  402b34:	movk	w27, #0x199, lsl #16
  402b38:	add	x22, x22, #0x332
  402b3c:	mov	x23, x0
  402b40:	b	402b50 <ferror@plt+0x1230>
  402b44:	cmp	x24, #0x0
  402b48:	csinc	x23, x23, x24, eq  // eq = none
  402b4c:	cbz	x24, 402be4 <ferror@plt+0x12c4>
  402b50:	cmp	w25, w26
  402b54:	b.ne	402bac <ferror@plt+0x128c>  // b.any
  402b58:	cmp	w26, w27
  402b5c:	b.cc	402b80 <ferror@plt+0x1260>  // b.lo, b.ul, b.last
  402b60:	mov	w2, #0x5                   	// #5
  402b64:	mov	x0, xzr
  402b68:	mov	x1, x22
  402b6c:	bl	401870 <dcgettext@plt>
  402b70:	mov	x2, x0
  402b74:	mov	w0, #0x1                   	// #1
  402b78:	mov	w1, wzr
  402b7c:	bl	401620 <error@plt>
  402b80:	add	w8, w26, w26, lsl #2
  402b84:	add	w9, w8, #0x3
  402b88:	cmp	w8, #0x0
  402b8c:	csel	w8, w9, w8, lt  // lt = tstop
  402b90:	asr	w8, w8, #2
  402b94:	add	w26, w8, #0x4
  402b98:	add	w8, w8, #0x5
  402b9c:	sbfiz	x1, x8, #4, #32
  402ba0:	mov	x0, x19
  402ba4:	bl	4033c0 <ferror@plt+0x1aa0>
  402ba8:	mov	x19, x0
  402bac:	mov	w1, #0x2c                  	// #44
  402bb0:	mov	x0, x23
  402bb4:	bl	401800 <strchr@plt>
  402bb8:	mov	x24, x0
  402bbc:	cbz	x0, 402bc4 <ferror@plt+0x12a4>
  402bc0:	strb	wzr, [x24]
  402bc4:	cbz	x19, 402b44 <ferror@plt+0x1224>
  402bc8:	add	w25, w25, #0x1
  402bcc:	add	x1, x19, w25, sxtw #4
  402bd0:	mov	x0, x23
  402bd4:	blr	x20
  402bd8:	cbnz	w0, 402b44 <ferror@plt+0x1224>
  402bdc:	mov	w0, #0x2                   	// #2
  402be0:	bl	401600 <exit@plt>
  402be4:	mov	x0, x21
  402be8:	bl	4017d0 <free@plt>
  402bec:	cbz	w25, 402bfc <ferror@plt+0x12dc>
  402bf0:	sxtw	x8, w25
  402bf4:	str	x8, [x19]
  402bf8:	b	402c08 <ferror@plt+0x12e8>
  402bfc:	mov	x0, x19
  402c00:	bl	4017d0 <free@plt>
  402c04:	mov	x19, xzr
  402c08:	mov	x0, x19
  402c0c:	ldp	x20, x19, [sp, #80]
  402c10:	ldp	x22, x21, [sp, #64]
  402c14:	ldp	x24, x23, [sp, #48]
  402c18:	ldp	x26, x25, [sp, #32]
  402c1c:	ldr	x27, [sp, #16]
  402c20:	ldp	x29, x30, [sp], #96
  402c24:	ret
  402c28:	stp	x29, x30, [sp, #-32]!
  402c2c:	stp	x20, x19, [sp, #16]
  402c30:	mov	x29, sp
  402c34:	mov	x20, x1
  402c38:	mov	x19, x0
  402c3c:	bl	403408 <ferror@plt+0x1ae8>
  402c40:	cbnz	w0, 402c58 <ferror@plt+0x1338>
  402c44:	mov	x0, x19
  402c48:	bl	401630 <getgrnam@plt>
  402c4c:	cbz	x0, 402c68 <ferror@plt+0x1348>
  402c50:	ldr	w8, [x0, #16]
  402c54:	str	x8, [x20]
  402c58:	mov	w0, #0x1                   	// #1
  402c5c:	ldp	x20, x19, [sp, #16]
  402c60:	ldp	x29, x30, [sp], #32
  402c64:	ret
  402c68:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402c6c:	add	x1, x1, #0x35d
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	bl	401870 <dcgettext@plt>
  402c78:	mov	x2, x0
  402c7c:	mov	w0, wzr
  402c80:	mov	w1, wzr
  402c84:	mov	x3, x19
  402c88:	bl	401620 <error@plt>
  402c8c:	mov	w0, wzr
  402c90:	b	402c5c <ferror@plt+0x133c>
  402c94:	stp	x29, x30, [sp, #-32]!
  402c98:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402c9c:	adrp	x9, 415000 <ferror@plt+0x136e0>
  402ca0:	add	x8, x8, #0x208
  402ca4:	add	x9, x9, #0x220
  402ca8:	cmp	w0, #0x3f
  402cac:	stp	x20, x19, [sp, #16]
  402cb0:	csel	x8, x8, x9, eq  // eq = none
  402cb4:	ldr	x19, [x8]
  402cb8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402cbc:	add	x1, x1, #0x374
  402cc0:	mov	w2, #0x5                   	// #5
  402cc4:	mov	x0, xzr
  402cc8:	mov	x29, sp
  402ccc:	bl	401870 <dcgettext@plt>
  402cd0:	mov	x1, x19
  402cd4:	bl	4015f0 <fputs@plt>
  402cd8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402cdc:	add	x1, x1, #0x37d
  402ce0:	mov	w2, #0x5                   	// #5
  402ce4:	mov	x0, xzr
  402ce8:	bl	401870 <dcgettext@plt>
  402cec:	adrp	x8, 415000 <ferror@plt+0x136e0>
  402cf0:	ldr	x2, [x8, #552]
  402cf4:	mov	x1, x0
  402cf8:	mov	x0, x19
  402cfc:	bl	4018f0 <fprintf@plt>
  402d00:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d04:	add	x1, x1, #0x396
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, xzr
  402d10:	bl	401870 <dcgettext@plt>
  402d14:	mov	x1, x19
  402d18:	bl	4015f0 <fputs@plt>
  402d1c:	adrp	x20, 415000 <ferror@plt+0x136e0>
  402d20:	ldrb	w8, [x20, #568]
  402d24:	tbnz	w8, #0, 402db4 <ferror@plt+0x1494>
  402d28:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d2c:	add	x1, x1, #0x3a1
  402d30:	mov	w2, #0x5                   	// #5
  402d34:	mov	x0, xzr
  402d38:	bl	401870 <dcgettext@plt>
  402d3c:	mov	x1, x19
  402d40:	bl	4015f0 <fputs@plt>
  402d44:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d48:	add	x1, x1, #0x3d6
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	mov	x0, xzr
  402d54:	bl	401870 <dcgettext@plt>
  402d58:	mov	x1, x19
  402d5c:	bl	4015f0 <fputs@plt>
  402d60:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d64:	add	x1, x1, #0x40c
  402d68:	mov	w2, #0x5                   	// #5
  402d6c:	mov	x0, xzr
  402d70:	bl	401870 <dcgettext@plt>
  402d74:	mov	x1, x19
  402d78:	bl	4015f0 <fputs@plt>
  402d7c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d80:	add	x1, x1, #0x447
  402d84:	mov	w2, #0x5                   	// #5
  402d88:	mov	x0, xzr
  402d8c:	bl	401870 <dcgettext@plt>
  402d90:	mov	x1, x19
  402d94:	bl	4015f0 <fputs@plt>
  402d98:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402d9c:	add	x1, x1, #0x478
  402da0:	mov	w2, #0x5                   	// #5
  402da4:	mov	x0, xzr
  402da8:	bl	401870 <dcgettext@plt>
  402dac:	mov	x1, x19
  402db0:	bl	4015f0 <fputs@plt>
  402db4:	ldrb	w8, [x20, #568]
  402db8:	cmp	w8, #0x1
  402dbc:	b.ne	402df8 <ferror@plt+0x14d8>  // b.any
  402dc0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402dc4:	add	x1, x1, #0x4a1
  402dc8:	mov	w2, #0x5                   	// #5
  402dcc:	mov	x0, xzr
  402dd0:	bl	401870 <dcgettext@plt>
  402dd4:	mov	x1, x19
  402dd8:	bl	4015f0 <fputs@plt>
  402ddc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402de0:	add	x1, x1, #0x4e4
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	mov	x0, xzr
  402dec:	bl	401870 <dcgettext@plt>
  402df0:	mov	x1, x19
  402df4:	bl	4015f0 <fputs@plt>
  402df8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402dfc:	add	x1, x1, #0x517
  402e00:	mov	w2, #0x5                   	// #5
  402e04:	mov	x0, xzr
  402e08:	bl	401870 <dcgettext@plt>
  402e0c:	mov	x1, x19
  402e10:	bl	4015f0 <fputs@plt>
  402e14:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e18:	add	x1, x1, #0x54f
  402e1c:	mov	w2, #0x5                   	// #5
  402e20:	mov	x0, xzr
  402e24:	bl	401870 <dcgettext@plt>
  402e28:	mov	x1, x19
  402e2c:	bl	4015f0 <fputs@plt>
  402e30:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e34:	add	x1, x1, #0x58a
  402e38:	mov	w2, #0x5                   	// #5
  402e3c:	mov	x0, xzr
  402e40:	bl	401870 <dcgettext@plt>
  402e44:	mov	x1, x19
  402e48:	bl	4015f0 <fputs@plt>
  402e4c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e50:	add	x1, x1, #0x5c5
  402e54:	mov	w2, #0x5                   	// #5
  402e58:	mov	x0, xzr
  402e5c:	bl	401870 <dcgettext@plt>
  402e60:	mov	x1, x19
  402e64:	bl	4015f0 <fputs@plt>
  402e68:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e6c:	add	x1, x1, #0x5f6
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	mov	x0, xzr
  402e78:	bl	401870 <dcgettext@plt>
  402e7c:	mov	x1, x19
  402e80:	bl	4015f0 <fputs@plt>
  402e84:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402e88:	add	x1, x1, #0x62b
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	mov	x0, xzr
  402e94:	bl	401870 <dcgettext@plt>
  402e98:	mov	x1, x19
  402e9c:	bl	4015f0 <fputs@plt>
  402ea0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402ea4:	add	x1, x1, #0x664
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	mov	x0, xzr
  402eb0:	bl	401870 <dcgettext@plt>
  402eb4:	mov	x1, x19
  402eb8:	bl	4015f0 <fputs@plt>
  402ebc:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402ec0:	add	x1, x1, #0x69e
  402ec4:	mov	w2, #0x5                   	// #5
  402ec8:	mov	x0, xzr
  402ecc:	bl	401870 <dcgettext@plt>
  402ed0:	mov	x1, x19
  402ed4:	bl	4015f0 <fputs@plt>
  402ed8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402edc:	add	x1, x1, #0x6e9
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	mov	x0, xzr
  402ee8:	bl	401870 <dcgettext@plt>
  402eec:	mov	x1, x19
  402ef0:	bl	4015f0 <fputs@plt>
  402ef4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402ef8:	add	x1, x1, #0x717
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	mov	x0, xzr
  402f04:	bl	401870 <dcgettext@plt>
  402f08:	mov	x1, x19
  402f0c:	bl	4015f0 <fputs@plt>
  402f10:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f14:	add	x1, x1, #0x751
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	bl	401870 <dcgettext@plt>
  402f24:	mov	x1, x19
  402f28:	bl	4015f0 <fputs@plt>
  402f2c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f30:	add	x1, x1, #0x784
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	mov	x0, xzr
  402f3c:	bl	401870 <dcgettext@plt>
  402f40:	mov	x1, x19
  402f44:	bl	4015f0 <fputs@plt>
  402f48:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f4c:	add	x1, x1, #0x7b2
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	mov	x0, xzr
  402f58:	bl	401870 <dcgettext@plt>
  402f5c:	mov	x1, x19
  402f60:	bl	4015f0 <fputs@plt>
  402f64:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f68:	add	x1, x1, #0x7f2
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	mov	x0, xzr
  402f74:	bl	401870 <dcgettext@plt>
  402f78:	mov	x1, x19
  402f7c:	bl	4015f0 <fputs@plt>
  402f80:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402f84:	add	x1, x1, #0x822
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	mov	x0, xzr
  402f90:	bl	401870 <dcgettext@plt>
  402f94:	mov	x1, x19
  402f98:	bl	4015f0 <fputs@plt>
  402f9c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402fa0:	add	x1, x1, #0x85d
  402fa4:	mov	w2, #0x5                   	// #5
  402fa8:	mov	x0, xzr
  402fac:	bl	401870 <dcgettext@plt>
  402fb0:	mov	x1, x19
  402fb4:	bl	4015f0 <fputs@plt>
  402fb8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402fbc:	add	x1, x1, #0x8d3
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	401870 <dcgettext@plt>
  402fcc:	mov	x1, x19
  402fd0:	bl	4015f0 <fputs@plt>
  402fd4:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402fd8:	add	x1, x1, #0x4e2
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	mov	x0, xzr
  402fe4:	bl	401870 <dcgettext@plt>
  402fe8:	mov	x1, x19
  402fec:	bl	4015f0 <fputs@plt>
  402ff0:	adrp	x1, 404000 <ferror@plt+0x26e0>
  402ff4:	add	x1, x1, #0x997
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	mov	x0, xzr
  403000:	bl	401870 <dcgettext@plt>
  403004:	mov	x1, x19
  403008:	bl	4015f0 <fputs@plt>
  40300c:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403010:	add	x1, x1, #0x9c3
  403014:	mov	w2, #0x5                   	// #5
  403018:	mov	x0, xzr
  40301c:	bl	401870 <dcgettext@plt>
  403020:	mov	x1, x19
  403024:	bl	4015f0 <fputs@plt>
  403028:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40302c:	add	x1, x1, #0x9f8
  403030:	mov	w2, #0x5                   	// #5
  403034:	mov	x0, xzr
  403038:	bl	401870 <dcgettext@plt>
  40303c:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403040:	mov	x1, x0
  403044:	add	x2, x2, #0xa13
  403048:	mov	x0, x19
  40304c:	bl	4018f0 <fprintf@plt>
  403050:	adrp	x8, 415000 <ferror@plt+0x136e0>
  403054:	ldr	x8, [x8, #520]
  403058:	cmp	x19, x8
  40305c:	cset	w8, eq  // eq = none
  403060:	lsl	w0, w8, #1
  403064:	bl	401600 <exit@plt>
  403068:	stp	x29, x30, [sp, #-32]!
  40306c:	str	x19, [sp, #16]
  403070:	mov	x29, sp
  403074:	mov	x19, x0
  403078:	bl	403408 <ferror@plt+0x1ae8>
  40307c:	cbz	w0, 403088 <ferror@plt+0x1768>
  403080:	mov	w0, #0x1                   	// #1
  403084:	b	4030b4 <ferror@plt+0x1794>
  403088:	adrp	x1, 404000 <ferror@plt+0x26e0>
  40308c:	add	x1, x1, #0xa1c
  403090:	mov	w2, #0x5                   	// #5
  403094:	mov	x0, xzr
  403098:	bl	401870 <dcgettext@plt>
  40309c:	mov	x2, x0
  4030a0:	mov	w0, wzr
  4030a4:	mov	w1, wzr
  4030a8:	mov	x3, x19
  4030ac:	bl	401620 <error@plt>
  4030b0:	mov	w0, wzr
  4030b4:	ldr	x19, [sp, #16]
  4030b8:	ldp	x29, x30, [sp], #32
  4030bc:	ret
  4030c0:	stp	x29, x30, [sp, #-32]!
  4030c4:	stp	x20, x19, [sp, #16]
  4030c8:	mov	x29, sp
  4030cc:	mov	x20, x1
  4030d0:	mov	x19, x0
  4030d4:	bl	403408 <ferror@plt+0x1ae8>
  4030d8:	cbnz	w0, 4030f0 <ferror@plt+0x17d0>
  4030dc:	mov	x0, x19
  4030e0:	bl	401720 <getpwnam@plt>
  4030e4:	cbz	x0, 403100 <ferror@plt+0x17e0>
  4030e8:	ldr	w8, [x0, #16]
  4030ec:	str	x8, [x20]
  4030f0:	mov	w0, #0x1                   	// #1
  4030f4:	ldp	x20, x19, [sp, #16]
  4030f8:	ldp	x29, x30, [sp], #32
  4030fc:	ret
  403100:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403104:	add	x1, x1, #0xa2d
  403108:	mov	w2, #0x5                   	// #5
  40310c:	bl	401870 <dcgettext@plt>
  403110:	mov	x2, x0
  403114:	mov	w0, wzr
  403118:	mov	w1, wzr
  40311c:	mov	x3, x19
  403120:	bl	401620 <error@plt>
  403124:	mov	w0, wzr
  403128:	b	4030f4 <ferror@plt+0x17d4>
  40312c:	stp	x29, x30, [sp, #-32]!
  403130:	stp	x20, x19, [sp, #16]
  403134:	mov	x29, sp
  403138:	mov	x20, x1
  40313c:	mov	x19, x0
  403140:	bl	403408 <ferror@plt+0x1ae8>
  403144:	cbz	w0, 403164 <ferror@plt+0x1844>
  403148:	ldr	x8, [x20]
  40314c:	cbnz	x8, 40315c <ferror@plt+0x183c>
  403150:	bl	4017e0 <getpgrp@plt>
  403154:	sxtw	x8, w0
  403158:	str	x8, [x20]
  40315c:	mov	w0, #0x1                   	// #1
  403160:	b	403190 <ferror@plt+0x1870>
  403164:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403168:	add	x1, x1, #0xa43
  40316c:	mov	w2, #0x5                   	// #5
  403170:	mov	x0, xzr
  403174:	bl	401870 <dcgettext@plt>
  403178:	mov	x2, x0
  40317c:	mov	w0, wzr
  403180:	mov	w1, wzr
  403184:	mov	x3, x19
  403188:	bl	401620 <error@plt>
  40318c:	mov	w0, wzr
  403190:	ldp	x20, x19, [sp, #16]
  403194:	ldp	x29, x30, [sp], #32
  403198:	ret
  40319c:	stp	x29, x30, [sp, #-32]!
  4031a0:	stp	x20, x19, [sp, #16]
  4031a4:	mov	x29, sp
  4031a8:	mov	x20, x1
  4031ac:	mov	x19, x0
  4031b0:	bl	403408 <ferror@plt+0x1ae8>
  4031b4:	cbz	w0, 4031d8 <ferror@plt+0x18b8>
  4031b8:	ldr	x8, [x20]
  4031bc:	cbnz	x8, 4031d0 <ferror@plt+0x18b0>
  4031c0:	mov	w0, wzr
  4031c4:	bl	4015e0 <getsid@plt>
  4031c8:	sxtw	x8, w0
  4031cc:	str	x8, [x20]
  4031d0:	mov	w0, #0x1                   	// #1
  4031d4:	b	403204 <ferror@plt+0x18e4>
  4031d8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4031dc:	add	x1, x1, #0xa5d
  4031e0:	mov	w2, #0x5                   	// #5
  4031e4:	mov	x0, xzr
  4031e8:	bl	401870 <dcgettext@plt>
  4031ec:	mov	x2, x0
  4031f0:	mov	w0, wzr
  4031f4:	mov	w1, wzr
  4031f8:	mov	x3, x19
  4031fc:	bl	401620 <error@plt>
  403200:	mov	w0, wzr
  403204:	ldp	x20, x19, [sp, #16]
  403208:	ldp	x29, x30, [sp], #32
  40320c:	ret
  403210:	stp	x29, x30, [sp, #-32]!
  403214:	str	x19, [sp, #16]
  403218:	mov	x29, sp
  40321c:	mov	x19, x1
  403220:	bl	402aa8 <ferror@plt+0x1188>
  403224:	mov	x8, x0
  403228:	str	x8, [x19, #8]
  40322c:	ldr	x19, [sp, #16]
  403230:	mov	w0, #0x1                   	// #1
  403234:	ldp	x29, x30, [sp], #32
  403238:	ret
  40323c:	stp	x29, x30, [sp, #-32]!
  403240:	stp	x20, x19, [sp, #16]
  403244:	mov	x29, sp
  403248:	mov	x19, x0
  40324c:	bl	403210 <ferror@plt+0x18f0>
  403250:	adrp	x20, 415000 <ferror@plt+0x136e0>
  403254:	mov	x0, x19
  403258:	str	wzr, [x20, #504]
  40325c:	bl	401610 <get_ns_id@plt>
  403260:	cmn	w0, #0x1
  403264:	b.eq	403284 <ferror@plt+0x1964>  // b.none
  403268:	ldr	w9, [x20, #504]
  40326c:	mov	w8, w0
  403270:	mov	w0, #0x1                   	// #1
  403274:	lsl	w8, w0, w8
  403278:	orr	w8, w9, w8
  40327c:	str	w8, [x20, #504]
  403280:	b	403288 <ferror@plt+0x1968>
  403284:	mov	w0, wzr
  403288:	ldp	x20, x19, [sp, #16]
  40328c:	ldp	x29, x30, [sp], #32
  403290:	ret
  403294:	sub	sp, sp, #0xc0
  403298:	adrp	x8, 415000 <ferror@plt+0x136e0>
  40329c:	ldr	x0, [x8, #592]
  4032a0:	mov	w1, #0x900                 	// #2304
  4032a4:	stp	x29, x30, [sp, #144]
  4032a8:	str	x21, [sp, #160]
  4032ac:	stp	x20, x19, [sp, #176]
  4032b0:	add	x29, sp, #0x90
  4032b4:	bl	4016d0 <open@plt>
  4032b8:	tbnz	w0, #31, 403384 <ferror@plt+0x1a64>
  4032bc:	mov	x1, sp
  4032c0:	mov	w19, w0
  4032c4:	bl	403b38 <ferror@plt+0x2218>
  4032c8:	cbnz	w0, 403374 <ferror@plt+0x1a54>
  4032cc:	ldr	w8, [sp, #16]
  4032d0:	and	w8, w8, #0xf000
  4032d4:	cmp	w8, #0x8, lsl #12
  4032d8:	b.ne	403374 <ferror@plt+0x1a54>  // b.any
  4032dc:	ldr	x8, [sp, #48]
  4032e0:	cmp	x8, #0x1
  4032e4:	b.lt	403374 <ferror@plt+0x1a54>  // b.tstop
  4032e8:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4032ec:	ldr	w8, [x8, #608]
  4032f0:	cbz	w8, 40330c <ferror@plt+0x19ec>
  4032f4:	mov	w0, w19
  4032f8:	bl	4034b0 <ferror@plt+0x1b90>
  4032fc:	cbnz	w0, 40330c <ferror@plt+0x19ec>
  403300:	mov	w0, w19
  403304:	bl	4034ec <ferror@plt+0x1bcc>
  403308:	cbz	w0, 403374 <ferror@plt+0x1a54>
  40330c:	sub	x1, x29, #0x10
  403310:	mov	w2, #0xb                   	// #11
  403314:	mov	w0, w19
  403318:	stur	wzr, [x29, #-8]
  40331c:	stur	xzr, [x29, #-16]
  403320:	sub	x20, x29, #0x10
  403324:	bl	401840 <read@plt>
  403328:	cmp	w0, #0x1
  40332c:	b.lt	403374 <ferror@plt+0x1a54>  // b.tstop
  403330:	sub	x0, x29, #0x10
  403334:	add	x1, x29, #0x18
  403338:	mov	w2, #0xa                   	// #10
  40333c:	bl	4015c0 <strtoul@plt>
  403340:	ldr	x8, [x29, #24]
  403344:	cmp	x8, x20
  403348:	mov	x20, xzr
  40334c:	b.ls	403378 <ferror@plt+0x1a58>  // b.plast
  403350:	mov	x21, x0
  403354:	cmp	w21, #0x1
  403358:	b.lt	403378 <ferror@plt+0x1a58>  // b.tstop
  40335c:	ldrb	w20, [x8]
  403360:	cbz	x20, 4033a0 <ferror@plt+0x1a80>
  403364:	bl	4017b0 <__ctype_b_loc@plt>
  403368:	ldr	x8, [x0]
  40336c:	ldrh	w8, [x8, x20, lsl #1]
  403370:	tbnz	w8, #13, 4033a0 <ferror@plt+0x1a80>
  403374:	mov	x20, xzr
  403378:	mov	w0, w19
  40337c:	bl	401750 <close@plt>
  403380:	b	403388 <ferror@plt+0x1a68>
  403384:	mov	x20, xzr
  403388:	mov	x0, x20
  40338c:	ldp	x20, x19, [sp, #176]
  403390:	ldr	x21, [sp, #160]
  403394:	ldp	x29, x30, [sp, #144]
  403398:	add	sp, sp, #0xc0
  40339c:	ret
  4033a0:	mov	w0, #0x20                  	// #32
  4033a4:	bl	403544 <ferror@plt+0x1c24>
  4033a8:	mov	x20, x0
  4033ac:	mov	w8, #0x1                   	// #1
  4033b0:	sxtw	x9, w21
  4033b4:	str	x8, [x0]
  4033b8:	str	x9, [x0, #16]
  4033bc:	b	403378 <ferror@plt+0x1a58>
  4033c0:	stp	x29, x30, [sp, #-32]!
  4033c4:	stp	x20, x19, [sp, #16]
  4033c8:	mov	x29, sp
  4033cc:	mov	x19, x1
  4033d0:	bl	401730 <realloc@plt>
  4033d4:	mov	x20, x0
  4033d8:	cbz	x19, 4033f8 <ferror@plt+0x1ad8>
  4033dc:	cbnz	x20, 4033f8 <ferror@plt+0x1ad8>
  4033e0:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4033e4:	add	x2, x2, #0x343
  4033e8:	mov	w0, #0x3                   	// #3
  4033ec:	mov	w1, wzr
  4033f0:	mov	x3, x19
  4033f4:	bl	401620 <error@plt>
  4033f8:	mov	x0, x20
  4033fc:	ldp	x20, x19, [sp, #16]
  403400:	ldp	x29, x30, [sp], #32
  403404:	ret
  403408:	stp	x29, x30, [sp, #-48]!
  40340c:	ldrb	w8, [x0]
  403410:	stp	x20, x19, [sp, #32]
  403414:	mov	x20, x0
  403418:	mov	x19, x1
  40341c:	cmp	w8, #0x2d
  403420:	stp	x22, x21, [sp, #16]
  403424:	mov	x29, sp
  403428:	b.eq	403478 <ferror@plt+0x1b58>  // b.none
  40342c:	cmp	w8, #0x2b
  403430:	b.ne	403438 <ferror@plt+0x1b18>  // b.any
  403434:	add	x20, x20, #0x1
  403438:	mov	w21, #0x1                   	// #1
  40343c:	ldrb	w22, [x20]
  403440:	cbz	w22, 403488 <ferror@plt+0x1b68>
  403444:	bl	4017b0 <__ctype_b_loc@plt>
  403448:	ldr	x9, [x0]
  40344c:	mov	x8, xzr
  403450:	add	x10, x20, #0x1
  403454:	mov	w11, #0xa                   	// #10
  403458:	and	x12, x22, #0xff
  40345c:	ldrh	w13, [x9, x12, lsl #1]
  403460:	tbz	w13, #11, 40349c <ferror@plt+0x1b7c>
  403464:	ldrb	w22, [x10], #1
  403468:	madd	x8, x8, x11, x12
  40346c:	sub	x8, x8, #0x30
  403470:	cbnz	w22, 403458 <ferror@plt+0x1b38>
  403474:	b	40348c <ferror@plt+0x1b6c>
  403478:	add	x20, x20, #0x1
  40347c:	mov	x21, #0xffffffffffffffff    	// #-1
  403480:	ldrb	w22, [x20]
  403484:	cbnz	w22, 403444 <ferror@plt+0x1b24>
  403488:	mov	x8, xzr
  40348c:	mul	x8, x8, x21
  403490:	mov	w0, #0x1                   	// #1
  403494:	str	x8, [x19]
  403498:	b	4034a0 <ferror@plt+0x1b80>
  40349c:	mov	w0, wzr
  4034a0:	ldp	x20, x19, [sp, #32]
  4034a4:	ldp	x22, x21, [sp, #16]
  4034a8:	ldp	x29, x30, [sp], #48
  4034ac:	ret
  4034b0:	stp	x29, x30, [sp, #-16]!
  4034b4:	mov	w1, #0x5                   	// #5
  4034b8:	mov	x29, sp
  4034bc:	bl	401700 <flock@plt>
  4034c0:	cmn	w0, #0x1
  4034c4:	b.eq	4034d4 <ferror@plt+0x1bb4>  // b.none
  4034c8:	mov	w0, wzr
  4034cc:	ldp	x29, x30, [sp], #16
  4034d0:	ret
  4034d4:	bl	4018c0 <__errno_location@plt>
  4034d8:	ldr	w8, [x0]
  4034dc:	cmp	w8, #0xb
  4034e0:	cset	w0, eq  // eq = none
  4034e4:	ldp	x29, x30, [sp], #16
  4034e8:	ret
  4034ec:	sub	sp, sp, #0x30
  4034f0:	mov	x2, sp
  4034f4:	mov	w1, #0x6                   	// #6
  4034f8:	stp	x29, x30, [sp, #32]
  4034fc:	add	x29, sp, #0x20
  403500:	str	wzr, [sp]
  403504:	stp	xzr, xzr, [sp, #8]
  403508:	bl	401810 <fcntl@plt>
  40350c:	cmn	w0, #0x1
  403510:	mov	w0, wzr
  403514:	b.ne	403538 <ferror@plt+0x1c18>  // b.any
  403518:	bl	4018c0 <__errno_location@plt>
  40351c:	ldr	w8, [x0]
  403520:	cmp	w8, #0xd
  403524:	b.ne	403530 <ferror@plt+0x1c10>  // b.any
  403528:	mov	w0, #0x1                   	// #1
  40352c:	b	403538 <ferror@plt+0x1c18>
  403530:	cmp	w8, #0xb
  403534:	cset	w0, eq  // eq = none
  403538:	ldp	x29, x30, [sp, #32]
  40353c:	add	sp, sp, #0x30
  403540:	ret
  403544:	stp	x29, x30, [sp, #-32]!
  403548:	stp	x20, x19, [sp, #16]
  40354c:	mov	x29, sp
  403550:	mov	x19, x0
  403554:	bl	4016c0 <malloc@plt>
  403558:	mov	x20, x0
  40355c:	cbz	x19, 40357c <ferror@plt+0x1c5c>
  403560:	cbnz	x20, 40357c <ferror@plt+0x1c5c>
  403564:	adrp	x2, 404000 <ferror@plt+0x26e0>
  403568:	add	x2, x2, #0x343
  40356c:	mov	w0, #0x3                   	// #3
  403570:	mov	w1, wzr
  403574:	mov	x3, x19
  403578:	bl	401620 <error@plt>
  40357c:	mov	x0, x20
  403580:	ldp	x20, x19, [sp, #16]
  403584:	ldp	x29, x30, [sp], #32
  403588:	ret
  40358c:	stp	x29, x30, [sp, #-48]!
  403590:	adrp	x8, 415000 <ferror@plt+0x136e0>
  403594:	ldr	x8, [x8, #720]
  403598:	adrp	x10, 415000 <ferror@plt+0x136e0>
  40359c:	adrp	x11, 415000 <ferror@plt+0x136e0>
  4035a0:	ldr	x10, [x10, #624]
  4035a4:	ldr	x11, [x11, #600]
  4035a8:	adrp	x12, 415000 <ferror@plt+0x136e0>
  4035ac:	cmp	x8, #0x0
  4035b0:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4035b4:	adrp	x9, 415000 <ferror@plt+0x136e0>
  4035b8:	ldrb	w12, [x12, #652]
  4035bc:	ldrb	w8, [x8, #660]
  4035c0:	orr	x10, x10, x11
  4035c4:	adrp	x11, 415000 <ferror@plt+0x136e0>
  4035c8:	ldrb	w9, [x9, #632]
  4035cc:	ldrb	w11, [x11, #584]
  4035d0:	orr	w8, w12, w8
  4035d4:	cset	w12, ne  // ne = any
  4035d8:	orr	w9, w12, w9
  4035dc:	orr	w9, w9, w11
  4035e0:	mov	w12, #0x2                   	// #2
  4035e4:	tst	w9, #0x1
  4035e8:	adrp	x11, 415000 <ferror@plt+0x136e0>
  4035ec:	csel	w12, w12, wzr, ne  // ne = any
  4035f0:	adrp	x9, 415000 <ferror@plt+0x136e0>
  4035f4:	ldr	x11, [x11, #640]
  4035f8:	cmp	x10, #0x0
  4035fc:	orr	w10, w12, #0x20
  403600:	csel	w10, w10, w12, ne  // ne = any
  403604:	adrp	x12, 415000 <ferror@plt+0x136e0>
  403608:	ldr	x9, [x9, #664]
  40360c:	ldr	x12, [x12, #672]
  403610:	cmp	x11, #0x0
  403614:	cset	w11, ne  // ne = any
  403618:	cmp	x9, #0x0
  40361c:	orr	w8, w8, w11
  403620:	cset	w11, ne  // ne = any
  403624:	cmp	x12, #0x0
  403628:	orr	w8, w8, w11
  40362c:	cset	w11, ne  // ne = any
  403630:	adrp	x12, 415000 <ferror@plt+0x136e0>
  403634:	orr	w8, w8, w11
  403638:	ldr	w11, [x12, #696]
  40363c:	tst	w8, #0x1
  403640:	orr	w8, w10, #0x40
  403644:	str	x21, [sp, #16]
  403648:	mov	w9, #0x20                  	// #32
  40364c:	adrp	x21, 415000 <ferror@plt+0x136e0>
  403650:	csel	w10, w8, w10, ne  // ne = any
  403654:	ldr	x8, [x21, #680]
  403658:	bic	w9, w9, w10, lsr #1
  40365c:	orr	w9, w9, w10
  403660:	cmp	w11, #0x0
  403664:	orr	w10, w9, #0x8000
  403668:	stp	x20, x19, [sp, #32]
  40366c:	csel	w19, w9, w10, eq  // eq = none
  403670:	mov	x29, sp
  403674:	cbz	x8, 4036d0 <ferror@plt+0x1db0>
  403678:	adrp	x9, 415000 <ferror@plt+0x136e0>
  40367c:	ldrb	w9, [x9, #656]
  403680:	tbnz	w9, #0, 4036d0 <ferror@plt+0x1db0>
  403684:	ldr	x20, [x8]
  403688:	sbfiz	x0, x20, #2, #32
  40368c:	bl	403544 <ferror@plt+0x1c24>
  403690:	cmp	w20, #0x1
  403694:	mov	x1, x0
  403698:	b.lt	4036c0 <ferror@plt+0x1da0>  // b.tstop
  40369c:	ldr	x8, [x21, #680]
  4036a0:	sxtw	x9, w20
  4036a4:	sub	x10, x1, #0x4
  4036a8:	add	x8, x8, w20, sxtw #4
  4036ac:	ldr	x11, [x8], #-16
  4036b0:	subs	x12, x9, #0x1
  4036b4:	str	w11, [x10, x9, lsl #2]
  4036b8:	mov	x9, x12
  4036bc:	b.gt	4036ac <ferror@plt+0x1d8c>
  4036c0:	orr	w0, w19, #0x4000
  4036c4:	mov	w2, w20
  4036c8:	bl	401830 <openproc@plt>
  4036cc:	b	4036d8 <ferror@plt+0x1db8>
  4036d0:	mov	w0, w19
  4036d4:	bl	401830 <openproc@plt>
  4036d8:	ldp	x20, x19, [sp, #32]
  4036dc:	ldr	x21, [sp, #16]
  4036e0:	ldp	x29, x30, [sp], #48
  4036e4:	ret
  4036e8:	sub	sp, sp, #0x140
  4036ec:	stp	x22, x21, [sp, #288]
  4036f0:	adrp	x22, 415000 <ferror@plt+0x136e0>
  4036f4:	ldr	x8, [x22, #720]
  4036f8:	stp	x29, x30, [sp, #256]
  4036fc:	str	x28, [sp, #272]
  403700:	stp	x20, x19, [sp, #304]
  403704:	add	x29, sp, #0x100
  403708:	cbz	x8, 4037bc <ferror@plt+0x1e9c>
  40370c:	mov	w0, #0x40                  	// #64
  403710:	bl	403544 <ferror@plt+0x1c24>
  403714:	adrp	x21, 415000 <ferror@plt+0x136e0>
  403718:	ldrb	w8, [x21, #692]
  40371c:	ldr	x20, [x22, #720]
  403720:	mov	x19, x0
  403724:	cmp	w8, #0x1
  403728:	b.ne	403750 <ferror@plt+0x1e30>  // b.any
  40372c:	mov	x0, x20
  403730:	bl	4015d0 <strlen@plt>
  403734:	add	x0, x0, #0x5
  403738:	bl	403544 <ferror@plt+0x1c24>
  40373c:	ldr	x2, [x22, #720]
  403740:	adrp	x1, 404000 <ferror@plt+0x26e0>
  403744:	add	x1, x1, #0xab4
  403748:	mov	x20, x0
  40374c:	bl	401640 <sprintf@plt>
  403750:	adrp	x8, 415000 <ferror@plt+0x136e0>
  403754:	ldrb	w8, [x8, #648]
  403758:	mov	w9, #0x9                   	// #9
  40375c:	mov	x0, x19
  403760:	mov	x1, x20
  403764:	cmp	w8, #0x0
  403768:	mov	w8, #0xb                   	// #11
  40376c:	csel	w2, w8, w9, ne  // ne = any
  403770:	bl	401890 <regcomp@plt>
  403774:	ldrb	w8, [x21, #692]
  403778:	mov	w21, w0
  40377c:	cmp	w8, #0x1
  403780:	b.ne	40378c <ferror@plt+0x1e6c>  // b.any
  403784:	mov	x0, x20
  403788:	bl	4017d0 <free@plt>
  40378c:	cbz	w21, 4037c0 <ferror@plt+0x1ea0>
  403790:	mov	x2, sp
  403794:	mov	w3, #0x100                 	// #256
  403798:	mov	w0, w21
  40379c:	mov	x1, x19
  4037a0:	bl	4018d0 <regerror@plt>
  4037a4:	adrp	x8, 415000 <ferror@plt+0x136e0>
  4037a8:	ldr	x1, [x8, #520]
  4037ac:	mov	x0, sp
  4037b0:	bl	4015f0 <fputs@plt>
  4037b4:	mov	w0, #0x2                   	// #2
  4037b8:	bl	401600 <exit@plt>
  4037bc:	mov	x19, xzr
  4037c0:	mov	x0, x19
  4037c4:	ldp	x20, x19, [sp, #304]
  4037c8:	ldp	x22, x21, [sp, #288]
  4037cc:	ldr	x28, [sp, #272]
  4037d0:	ldp	x29, x30, [sp, #256]
  4037d4:	add	sp, sp, #0x140
  4037d8:	ret
  4037dc:	cbz	x1, 403814 <ferror@plt+0x1ef4>
  4037e0:	ldr	w9, [x1]
  4037e4:	cmp	w9, #0x1
  4037e8:	b.lt	403814 <ferror@plt+0x1ef4>  // b.tstop
  4037ec:	sxtw	x8, w9
  4037f0:	add	x8, x8, #0x1
  4037f4:	add	x9, x1, w9, sxtw #4
  4037f8:	ldr	x10, [x9]
  4037fc:	cmp	x10, x0
  403800:	b.eq	40381c <ferror@plt+0x1efc>  // b.none
  403804:	sub	x8, x8, #0x1
  403808:	cmp	x8, #0x2
  40380c:	sub	x9, x9, #0x10
  403810:	b.ge	4037f8 <ferror@plt+0x1ed8>  // b.tcont
  403814:	mov	w0, wzr
  403818:	ret
  40381c:	mov	w0, #0x1                   	// #1
  403820:	ret
  403824:	adrp	x9, 415000 <ferror@plt+0x136e0>
  403828:	ldr	w9, [x9, #504]
  40382c:	mov	x8, xzr
  403830:	add	x10, x0, #0x3a0
  403834:	add	x11, x1, #0x3a0
  403838:	b	403848 <ferror@plt+0x1f28>
  40383c:	add	x8, x8, #0x1
  403840:	cmp	x8, #0x6
  403844:	b.eq	40386c <ferror@plt+0x1f4c>  // b.none
  403848:	lsr	w12, w9, w8
  40384c:	tbz	w12, #0, 40383c <ferror@plt+0x1f1c>
  403850:	lsl	x12, x8, #3
  403854:	ldr	x13, [x10, x12]
  403858:	ldr	x12, [x11, x12]
  40385c:	cmp	x13, x12
  403860:	b.eq	40383c <ferror@plt+0x1f1c>  // b.none
  403864:	mov	w0, wzr
  403868:	ret
  40386c:	mov	w0, #0x1                   	// #1
  403870:	ret
  403874:	stp	x29, x30, [sp, #-48]!
  403878:	str	x21, [sp, #16]
  40387c:	stp	x20, x19, [sp, #32]
  403880:	mov	x29, sp
  403884:	cbz	x1, 4038c8 <ferror@plt+0x1fa8>
  403888:	ldr	w8, [x1]
  40388c:	cmp	w8, #0x1
  403890:	b.lt	4038c8 <ferror@plt+0x1fa8>  // b.tstop
  403894:	sxtw	x9, w8
  403898:	add	x8, x1, w8, sxtw #4
  40389c:	mov	x19, x0
  4038a0:	add	x20, x9, #0x1
  4038a4:	add	x21, x8, #0x8
  4038a8:	ldr	x0, [x21]
  4038ac:	mov	x1, x19
  4038b0:	bl	4017a0 <strcmp@plt>
  4038b4:	cbz	w0, 4038d0 <ferror@plt+0x1fb0>
  4038b8:	sub	x20, x20, #0x1
  4038bc:	cmp	x20, #0x2
  4038c0:	sub	x21, x21, #0x10
  4038c4:	b.ge	4038a8 <ferror@plt+0x1f88>  // b.tcont
  4038c8:	mov	w0, wzr
  4038cc:	b	4038d4 <ferror@plt+0x1fb4>
  4038d0:	mov	w0, #0x1                   	// #1
  4038d4:	ldp	x20, x19, [sp, #32]
  4038d8:	ldr	x21, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #48
  4038e0:	ret
  4038e4:	stp	x29, x30, [sp, #-48]!
  4038e8:	str	x21, [sp, #16]
  4038ec:	stp	x20, x19, [sp, #32]
  4038f0:	mov	x29, sp
  4038f4:	mov	x20, x0
  4038f8:	bl	401670 <__fpending@plt>
  4038fc:	mov	x19, x0
  403900:	mov	x0, x20
  403904:	bl	401920 <ferror@plt>
  403908:	mov	w21, w0
  40390c:	mov	x0, x20
  403910:	bl	401690 <fclose@plt>
  403914:	cbz	w21, 403944 <ferror@plt+0x2024>
  403918:	cbnz	w0, 403930 <ferror@plt+0x2010>
  40391c:	bl	4018c0 <__errno_location@plt>
  403920:	ldr	w8, [x0]
  403924:	cmp	w8, #0x20
  403928:	b.eq	403930 <ferror@plt+0x2010>  // b.none
  40392c:	str	wzr, [x0]
  403930:	mov	w0, #0xffffffff            	// #-1
  403934:	ldp	x20, x19, [sp, #32]
  403938:	ldr	x21, [sp, #16]
  40393c:	ldp	x29, x30, [sp], #48
  403940:	ret
  403944:	cbz	w0, 403934 <ferror@plt+0x2014>
  403948:	cbnz	x19, 403918 <ferror@plt+0x1ff8>
  40394c:	bl	4018c0 <__errno_location@plt>
  403950:	ldr	w8, [x0]
  403954:	cmp	w8, #0x9
  403958:	csetm	w0, ne  // ne = any
  40395c:	b	403934 <ferror@plt+0x2014>
  403960:	stp	x29, x30, [sp, #-32]!
  403964:	adrp	x8, 415000 <ferror@plt+0x136e0>
  403968:	ldr	x0, [x8, #544]
  40396c:	str	x19, [sp, #16]
  403970:	mov	x29, sp
  403974:	bl	4038e4 <ferror@plt+0x1fc4>
  403978:	cbz	w0, 40398c <ferror@plt+0x206c>
  40397c:	bl	4018c0 <__errno_location@plt>
  403980:	ldr	w8, [x0]
  403984:	cmp	w8, #0x20
  403988:	b.ne	4039a8 <ferror@plt+0x2088>  // b.any
  40398c:	adrp	x8, 415000 <ferror@plt+0x136e0>
  403990:	ldr	x0, [x8, #520]
  403994:	bl	4038e4 <ferror@plt+0x1fc4>
  403998:	cbnz	w0, 4039d8 <ferror@plt+0x20b8>
  40399c:	ldr	x19, [sp, #16]
  4039a0:	ldp	x29, x30, [sp], #32
  4039a4:	ret
  4039a8:	adrp	x1, 404000 <ferror@plt+0x26e0>
  4039ac:	add	x1, x1, #0xaca
  4039b0:	mov	w2, #0x5                   	// #5
  4039b4:	mov	x19, x0
  4039b8:	mov	x0, xzr
  4039bc:	bl	401870 <dcgettext@plt>
  4039c0:	ldr	w1, [x19]
  4039c4:	adrp	x2, 404000 <ferror@plt+0x26e0>
  4039c8:	mov	x3, x0
  4039cc:	add	x2, x2, #0xa71
  4039d0:	mov	w0, wzr
  4039d4:	bl	401620 <error@plt>
  4039d8:	mov	w0, #0x1                   	// #1
  4039dc:	bl	4015b0 <_exit@plt>
  4039e0:	sub	sp, sp, #0x100
  4039e4:	stp	x22, x21, [sp, #224]
  4039e8:	adrp	x22, 404000 <ferror@plt+0x26e0>
  4039ec:	str	x23, [sp, #208]
  4039f0:	stp	x20, x19, [sp, #240]
  4039f4:	mov	w20, w0
  4039f8:	mov	x21, xzr
  4039fc:	mov	w19, wzr
  403a00:	add	x23, x1, #0x3a0
  403a04:	add	x22, x22, #0xad6
  403a08:	stp	x29, x30, [sp, #192]
  403a0c:	add	x29, sp, #0xc0
  403a10:	b	403a28 <ferror@plt+0x2108>
  403a14:	ldr	x8, [sp, #72]
  403a18:	str	x8, [x23, x21, lsl #3]
  403a1c:	add	x21, x21, #0x1
  403a20:	cmp	x21, #0x6
  403a24:	b.eq	403a70 <ferror@plt+0x2150>  // b.none
  403a28:	mov	w0, w21
  403a2c:	bl	4017c0 <get_ns_name@plt>
  403a30:	mov	x4, x0
  403a34:	add	x0, sp, #0xc
  403a38:	mov	w1, #0x32                  	// #50
  403a3c:	mov	x2, x22
  403a40:	mov	w3, w20
  403a44:	bl	401680 <snprintf@plt>
  403a48:	add	x0, sp, #0xc
  403a4c:	add	x1, sp, #0x40
  403a50:	bl	403b28 <ferror@plt+0x2208>
  403a54:	cbz	w0, 403a14 <ferror@plt+0x20f4>
  403a58:	bl	4018c0 <__errno_location@plt>
  403a5c:	ldr	w9, [x0]
  403a60:	mov	x8, xzr
  403a64:	cmp	w9, #0x2
  403a68:	csel	w19, w19, w9, eq  // eq = none
  403a6c:	b	403a18 <ferror@plt+0x20f8>
  403a70:	mov	w0, w19
  403a74:	ldp	x20, x19, [sp, #240]
  403a78:	ldp	x22, x21, [sp, #224]
  403a7c:	ldr	x23, [sp, #208]
  403a80:	ldp	x29, x30, [sp, #192]
  403a84:	add	sp, sp, #0x100
  403a88:	ret
  403a8c:	nop
  403a90:	stp	x29, x30, [sp, #-64]!
  403a94:	mov	x29, sp
  403a98:	stp	x19, x20, [sp, #16]
  403a9c:	adrp	x20, 414000 <ferror@plt+0x126e0>
  403aa0:	add	x20, x20, #0xdd0
  403aa4:	stp	x21, x22, [sp, #32]
  403aa8:	adrp	x21, 414000 <ferror@plt+0x126e0>
  403aac:	add	x21, x21, #0xdc8
  403ab0:	sub	x20, x20, x21
  403ab4:	mov	w22, w0
  403ab8:	stp	x23, x24, [sp, #48]
  403abc:	mov	x23, x1
  403ac0:	mov	x24, x2
  403ac4:	bl	401540 <dev_to_tty@plt-0x40>
  403ac8:	cmp	xzr, x20, asr #3
  403acc:	b.eq	403af8 <ferror@plt+0x21d8>  // b.none
  403ad0:	asr	x20, x20, #3
  403ad4:	mov	x19, #0x0                   	// #0
  403ad8:	ldr	x3, [x21, x19, lsl #3]
  403adc:	mov	x2, x24
  403ae0:	add	x19, x19, #0x1
  403ae4:	mov	x1, x23
  403ae8:	mov	w0, w22
  403aec:	blr	x3
  403af0:	cmp	x20, x19
  403af4:	b.ne	403ad8 <ferror@plt+0x21b8>  // b.any
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x21, x22, [sp, #32]
  403b00:	ldp	x23, x24, [sp, #48]
  403b04:	ldp	x29, x30, [sp], #64
  403b08:	ret
  403b0c:	nop
  403b10:	ret
  403b14:	nop
  403b18:	adrp	x2, 415000 <ferror@plt+0x136e0>
  403b1c:	mov	x1, #0x0                   	// #0
  403b20:	ldr	x2, [x2, #480]
  403b24:	b	401650 <__cxa_atexit@plt>
  403b28:	mov	x2, x1
  403b2c:	mov	x1, x0
  403b30:	mov	w0, #0x0                   	// #0
  403b34:	b	4018e0 <__xstat@plt>
  403b38:	mov	x2, x1
  403b3c:	mov	w1, w0
  403b40:	mov	w0, #0x0                   	// #0
  403b44:	b	401850 <__fxstat@plt>

Disassembly of section .fini:

0000000000403b48 <.fini>:
  403b48:	stp	x29, x30, [sp, #-16]!
  403b4c:	mov	x29, sp
  403b50:	ldp	x29, x30, [sp], #16
  403b54:	ret
