$date
	Sat Oct 22 23:47:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#460449
b1110 !
1"
#460450
b1110 &
b1110 %
1$
#460451
0"
#460454
b111 &
b111 %
#460458
b10110 &
b10110 %
#460462
b1011 &
b1011 %
#460466
b100010 &
b100010 %
#460470
b10001 &
b10001 %
#460474
b110100 &
b110100 %
#460478
b11010 &
b11010 %
#460482
b1101 &
b1101 %
#460486
b101000 &
b101000 %
#460490
b10100 &
b10100 %
#460494
b1010 &
b1010 %
#460498
b101 &
b101 %
#460502
b10000 &
b10000 %
#460506
b1000 &
b1000 %
#460510
b100 &
b100 %
#460514
b10 &
b10 %
#460518
b1 &
1#
b1 %
#460522
b0 &
b0 %
0#
0$
#1519401
b10 !
1"
#1519402
b10 &
b10 %
1$
#1519403
0"
#1519406
b1 &
1#
b1 %
#1519410
b0 &
b0 %
0#
0$
#2446793
b11 !
1"
#2446794
b11 &
b11 %
1$
#2446795
0"
#2446798
b1010 &
b1010 %
#2446802
b101 &
b101 %
#2446806
b10000 &
b10000 %
#2446810
b1000 &
b1000 %
#2446814
b100 &
b100 %
#2446818
b10 &
b10 %
#2446822
b1 &
1#
b1 %
#2446826
b0 &
b0 %
0#
0$
#4500012
