Classic Timing Analyzer report for sisau
Sun Apr 14 23:20:47 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'buton'
  7. Clock Setup: 'clk'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                          ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.395 ns                                       ; senzor_2                                      ; Logica_miscare:inst6|dreapta                  ; --         ; senzor_3 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.394 ns                                      ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]                                         ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.156 ns                                      ; senzor_2                                      ; B_IN4_D1                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.098 ns                                      ; senzor_4                                      ; Logica_miscare:inst6|stanga                   ; --         ; senzor_3 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 285.71 MHz ( period = 3.500 ns )               ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; 0            ;
; Clock Setup: 'buton'         ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1]               ; Selectie_proba:inst1|led2                     ; buton      ; buton    ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                               ;                                               ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; buton           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'buton'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led2       ; buton      ; buton    ; None                        ; None                      ; 1.108 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[1] ; buton      ; buton    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led1       ; buton      ; buton    ; None                        ; None                      ; 0.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led3       ; buton      ; buton    ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led2       ; buton      ; buton    ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led3       ; buton      ; buton    ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led1       ; buton      ; buton    ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[0] ; buton      ; buton    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|circuit[1] ; buton      ; buton    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; 290.87 MHz ( period = 3.438 ns )               ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; 324.99 MHz ( period = 3.077 ns )               ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; 332.23 MHz ( period = 3.010 ns )               ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.393 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.168 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.159 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                          ; To                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.221 ns                 ;
+------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+----------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                           ; To Clock ;
+-------+--------------+------------+----------+------------------------------+----------+
; N/A   ; None         ; 3.395 ns   ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; 3.055 ns   ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
+-------+--------------+------------+----------+------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+
; N/A   ; None         ; 18.394 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]      ; clk        ;
; N/A   ; None         ; 18.297 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]       ; clk        ;
; N/A   ; None         ; 17.561 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]       ; clk        ;
; N/A   ; None         ; 17.096 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]      ; clk        ;
; N/A   ; None         ; 15.881 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]       ; clk        ;
; N/A   ; None         ; 14.644 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]       ; clk        ;
; N/A   ; None         ; 12.747 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]       ; clk        ;
; N/A   ; None         ; 12.513 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1   ; senzor_3   ;
; N/A   ; None         ; 12.451 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1   ; senzor_3   ;
; N/A   ; None         ; 12.221 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]       ; clk        ;
; N/A   ; None         ; 12.187 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1   ; senzor_3   ;
; N/A   ; None         ; 12.125 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1   ; senzor_3   ;
; N/A   ; None         ; 11.730 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]       ; clk        ;
; N/A   ; None         ; 11.630 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]       ; clk        ;
; N/A   ; None         ; 11.379 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1   ; senzor_3   ;
; N/A   ; None         ; 11.376 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1   ; senzor_3   ;
; N/A   ; None         ; 11.286 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1   ; senzor_3   ;
; N/A   ; None         ; 11.283 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1   ; senzor_3   ;
; N/A   ; None         ; 11.031 ns  ; Selectie_proba:inst1|led3                     ; led3       ; buton      ;
; N/A   ; None         ; 10.776 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]       ; clk        ;
; N/A   ; None         ; 10.704 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2   ; senzor_3   ;
; N/A   ; None         ; 10.647 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2   ; senzor_3   ;
; N/A   ; None         ; 10.480 ns  ; Selectie_proba:inst1|led1                     ; led1       ; buton      ;
; N/A   ; None         ; 10.401 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]       ; clk        ;
; N/A   ; None         ; 10.338 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN3_D2   ; senzor_3   ;
; N/A   ; None         ; 10.338 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2   ; senzor_3   ;
; N/A   ; None         ; 10.338 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN1_D2   ; senzor_3   ;
; N/A   ; None         ; 10.304 ns  ; Selectie_proba:inst1|led2                     ; led2       ; buton      ;
; N/A   ; None         ; 10.281 ns  ; Logica_miscare:inst6|stanga                   ; D_IN3_D2   ; senzor_3   ;
; N/A   ; None         ; 10.281 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2   ; senzor_3   ;
; N/A   ; None         ; 10.281 ns  ; Logica_miscare:inst6|stanga                   ; C_IN1_D2   ; senzor_3   ;
; N/A   ; None         ; 7.762 ns   ; Selectie_proba:inst1|circuit[1]               ; circuit[1] ; buton      ;
; N/A   ; None         ; 7.400 ns   ; Selectie_proba:inst1|circuit[0]               ; circuit[0] ; buton      ;
+-------+--------------+------------+-----------------------------------------------+------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 13.156 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 12.925 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 12.830 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 12.599 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 12.023 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 12.020 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 11.789 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 11.786 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 11.113 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 10.947 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 10.747 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 10.747 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 10.747 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 10.581 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 10.581 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 10.581 ns       ; senzor_4 ; C_IN1_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                           ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------+----------+
; N/A           ; None        ; -2.098 ns ; senzor_4 ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -2.450 ns ; senzor_2 ; Logica_miscare:inst6|dreapta ; senzor_3 ;
+---------------+-------------+-----------+----------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 14 23:20:46 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "buton" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "divizor_10:inst2|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~1" as buffer
Info: Clock "buton" Internal fmax is restricted to 360.1 MHz between source register "Selectie_proba:inst1|circuit[1]" and destination register "Selectie_proba:inst1|led2"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: 2: + IC(0.456 ns) + CELL(0.544 ns) = 1.000 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 1; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.108 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'Selectie_proba:inst1|led2'
            Info: Total cell delay = 0.652 ns ( 58.84 % )
            Info: Total interconnect delay = 0.456 ns ( 41.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "buton" to destination register is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'buton'
                Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.930 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'Selectie_proba:inst1|led2'
                Info: Total cell delay = 1.620 ns ( 55.29 % )
                Info: Total interconnect delay = 1.310 ns ( 44.71 % )
            Info: - Longest clock path from clock "buton" to source register is 2.930 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'buton'
                Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.930 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 5; REG Node = 'Selectie_proba:inst1|circuit[1]'
                Info: Total cell delay = 1.620 ns ( 55.29 % )
                Info: Total interconnect delay = 1.310 ns ( 44.71 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk" has Internal fmax of 285.71 MHz between source register "numarator_1000:inst|numarator_10:inst1|inst10" and destination register "numarator_1000:inst|numarator_10:inst1|inst12" (period= 3.5 ns)
    Info: + Longest register to register delay is 1.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst10'
        Info: 2: + IC(0.443 ns) + CELL(0.616 ns) = 1.059 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'numarator_1000:inst|numarator_10:inst1|inst12~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.167 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
        Info: Total cell delay = 0.724 ns ( 62.04 % )
        Info: Total interconnect delay = 0.443 ns ( 37.96 % )
    Info: - Smallest clock skew is -2.069 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.293 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 5; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.096 ns) + CELL(0.970 ns) = 4.997 ns; Loc. = LCFF_X5_Y6_N11; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(1.083 ns) + CELL(0.206 ns) = 6.286 ns; Loc. = LCCOMB_X7_Y6_N24; Fanout = 3; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.341 ns) + CELL(0.666 ns) = 7.293 ns; Loc. = LCFF_X7_Y6_N19; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: Total cell delay = 3.912 ns ( 53.64 % )
            Info: Total interconnect delay = 3.381 ns ( 46.36 % )
        Info: - Longest clock path from clock "clk" to source register is 9.362 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 5; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.096 ns) + CELL(0.970 ns) = 4.997 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(1.099 ns) + CELL(0.370 ns) = 6.466 ns; Loc. = LCCOMB_X7_Y6_N24; Fanout = 3; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(1.415 ns) + CELL(0.000 ns) = 7.881 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'numarator_1000:inst|inst12~clkctrl'
            Info: 6: + IC(0.815 ns) + CELL(0.666 ns) = 9.362 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 4; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst10'
            Info: Total cell delay = 4.076 ns ( 43.54 % )
            Info: Total interconnect delay = 5.286 ns ( 56.46 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "numarator_1000:inst|numarator_10:inst|inst9" and destination pin or register "numarator_1000:inst|numarator_10:inst|inst11" for clock "clk" (Hold time is 1.242 ns)
    Info: + Largest clock skew is 2.000 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.693 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 5; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(2.278 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'divizor_10:inst2|inst12~clkctrl'
            Info: 4: + IC(0.818 ns) + CELL(0.666 ns) = 6.693 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 3; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: Total cell delay = 2.736 ns ( 40.88 % )
            Info: Total interconnect delay = 3.957 ns ( 59.12 % )
        Info: - Shortest clock path from clock "clk" to source register is 4.693 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 5; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.096 ns) + CELL(0.666 ns) = 4.693 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: Total cell delay = 2.736 ns ( 58.30 % )
            Info: Total interconnect delay = 1.957 ns ( 41.70 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.760 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
        Info: 2: + IC(0.446 ns) + CELL(0.206 ns) = 0.652 ns; Loc. = LCCOMB_X5_Y6_N26; Fanout = 1; COMB Node = 'numarator_1000:inst|numarator_10:inst|inst11~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.760 ns; Loc. = LCFF_X5_Y6_N27; Fanout = 3; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
        Info: Total cell delay = 0.314 ns ( 41.32 % )
        Info: Total interconnect delay = 0.446 ns ( 58.68 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_3") is 3.395 ns
    Info: + Longest pin to register delay is 7.259 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 3; PIN Node = 'senzor_2'
        Info: 2: + IC(5.690 ns) + CELL(0.624 ns) = 7.259 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.569 ns ( 21.61 % )
        Info: Total interconnect delay = 5.690 ns ( 78.39 % )
    Info: + Micro setup delay of destination is 0.945 ns
    Info: - Shortest clock path from clock "senzor_3" to destination register is 4.809 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 4; CLK Node = 'senzor_3'
        Info: 2: + IC(0.977 ns) + CELL(0.206 ns) = 2.128 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~1'
        Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.247 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~1clkctrl'
        Info: 4: + IC(1.356 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 28.22 % )
        Info: Total interconnect delay = 3.452 ns ( 71.78 % )
Info: tco from clock "clk" to destination pin "A[10]" through register "numarator_1000:inst|numarator_10:inst2|inst11" is 18.394 ns
    Info: + Longest clock path from clock "clk" to source register is 12.349 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.861 ns) + CELL(0.970 ns) = 2.931 ns; Loc. = LCFF_X3_Y6_N5; Fanout = 5; REG Node = 'divizor_10:inst2|inst12'
        Info: 3: + IC(1.096 ns) + CELL(0.970 ns) = 4.997 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
        Info: 4: + IC(1.099 ns) + CELL(0.370 ns) = 6.466 ns; Loc. = LCCOMB_X7_Y6_N24; Fanout = 3; COMB Node = 'numarator_1000:inst|inst12'
        Info: 5: + IC(0.341 ns) + CELL(0.970 ns) = 7.777 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
        Info: 6: + IC(0.476 ns) + CELL(0.370 ns) = 8.623 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 1; COMB Node = 'numarator_1000:inst|inst13'
        Info: 7: + IC(2.210 ns) + CELL(0.000 ns) = 10.833 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'numarator_1000:inst|inst13~clkctrl'
        Info: 8: + IC(0.850 ns) + CELL(0.666 ns) = 12.349 ns; Loc. = LCFF_X22_Y9_N27; Fanout = 3; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
        Info: Total cell delay = 5.416 ns ( 43.86 % )
        Info: Total interconnect delay = 6.933 ns ( 56.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N27; Fanout = 3; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst11'
        Info: 2: + IC(2.505 ns) + CELL(3.236 ns) = 5.741 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'A[10]'
        Info: Total cell delay = 3.236 ns ( 56.37 % )
        Info: Total interconnect delay = 2.505 ns ( 43.63 % )
Info: Longest tpd from source pin "senzor_2" to destination pin "B_IN4_D1" is 13.156 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 3; PIN Node = 'senzor_2'
    Info: 2: + IC(5.681 ns) + CELL(0.206 ns) = 6.832 ns; Loc. = LCCOMB_X27_Y11_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~1'
    Info: 3: + IC(3.088 ns) + CELL(3.236 ns) = 13.156 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
    Info: Total cell delay = 4.387 ns ( 33.35 % )
    Info: Total interconnect delay = 8.769 ns ( 66.65 % )
Info: th for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_3") is -2.098 ns
    Info: + Longest clock path from clock "senzor_3" to destination register is 4.809 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 4; CLK Node = 'senzor_3'
        Info: 2: + IC(0.977 ns) + CELL(0.206 ns) = 2.128 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~1'
        Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.247 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~1clkctrl'
        Info: 4: + IC(1.356 ns) + CELL(0.206 ns) = 4.809 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 28.22 % )
        Info: Total interconnect delay = 3.452 ns ( 71.78 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 2; PIN Node = 'senzor_4'
        Info: 2: + IC(5.311 ns) + CELL(0.651 ns) = 6.907 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.596 ns ( 23.11 % )
        Info: Total interconnect delay = 5.311 ns ( 76.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Sun Apr 14 23:20:47 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


