read -sv run_verilog_mid/adder_32b_20_60_0d91eb7158da822699ee9f40eefb1e28.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_60_0d91eb7158da822699ee9f40eefb1e28_yosys.v
