{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631684968996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631684968997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 08:49:28 2021 " "Processing started: Wed Sep 15 08:49:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631684968997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684968997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off linked_list -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684968997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631684969824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631684969824 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "wrapper.v(49) " "Verilog HDL Module Instantiation warning at wrapper.v(49): ignored dangling comma in List of Port Connections" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1631684982928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../common/wrapper.v" "" { Text "E:/projects/circuits/demo/common/wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684982931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/strobe_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/strobe_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 strobe_generator " "Found entity 1: strobe_generator" {  } { { "../common/strobe_generator.v" "" { Text "E:/projects/circuits/demo/common/strobe_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684982935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "../common/SEG7_LUT.v" "" { Text "E:/projects/circuits/demo/common/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684982939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/circuits/demo/common/clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/circuits/demo/common/clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../common/clk_divider.v" "" { Text "E:/projects/circuits/demo/common/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684982944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/design.sv 5 5 " "Found 5 design units, including 5 entities, in source file v/design.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_req_gen " "Found entity 1: start_req_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982948 ""} { "Info" "ISGN_ENTITY_NAME" "2 init " "Found entity 2: init" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982948 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory " "Found entity 3: memory" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982948 ""} { "Info" "ISGN_ENTITY_NAME" "4 ptr_seq_gen " "Found entity 4: ptr_seq_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982948 ""} { "Info" "ISGN_ENTITY_NAME" "5 req_gen " "Found entity 5: req_gen" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631684982948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684982948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631684983015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:i_clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:i_clk_divider\"" {  } { { "../common/wrapper.v" "i_clk_divider" { Text "E:/projects/circuits/demo/common/wrapper.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "req_gen req_gen:i_req_gen " "Elaborating entity \"req_gen\" for hierarchy \"req_gen:i_req_gen\"" {  } { { "../common/wrapper.v" "i_req_gen" { Text "E:/projects/circuits/demo/common/wrapper.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init req_gen:i_req_gen\|init:i_init " "Elaborating entity \"init\" for hierarchy \"req_gen:i_req_gen\|init:i_init\"" {  } { { "V/design.sv" "i_init" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 design.sv(65) " "Verilog HDL assignment warning at design.sv(65): truncated value with size 32 to match size of target (5)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631684983029 "|wrapper|req_gen:i_req_gen|init:i_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_req_gen req_gen:i_req_gen\|start_req_gen:i_start_req_gen " "Elaborating entity \"start_req_gen\" for hierarchy \"req_gen:i_req_gen\|start_req_gen:i_start_req_gen\"" {  } { { "V/design.sv" "i_start_req_gen" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ptr_seq_gen req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen " "Elaborating entity \"ptr_seq_gen\" for hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\"" {  } { { "V/design.sv" "i_ptr_seq_gen" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983045 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur design.sv(121) " "Verilog HDL Always Construct warning at design.sv(121): inferring latch(es) for variable \"cur\", which holds its previous value in one or more paths through the always construct" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631684983047 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "design.sv(121) " "SystemVerilog RTL Coding error at design.sv(121): always_comb construct does not infer purely combinational logic." {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 121 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1631684983047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 design.sv(150) " "Verilog HDL assignment warning at design.sv(150): truncated value with size 32 to match size of target (3)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631684983047 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 design.sv(161) " "Verilog HDL assignment warning at design.sv(161): truncated value with size 32 to match size of target (1)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631684983048 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur\[0\] design.sv(128) " "Inferred latch for \"cur\[0\]\" at design.sv(128)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983048 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur\[1\] design.sv(128) " "Inferred latch for \"cur\[1\]\" at design.sv(128)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983048 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur\[2\] design.sv(128) " "Inferred latch for \"cur\[2\]\" at design.sv(128)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983048 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur\[3\] design.sv(128) " "Inferred latch for \"cur\[3\]\" at design.sv(128)" {  } { { "V/design.sv" "" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983049 "|wrapper|req_gen:i_req_gen|ptr_seq_gen:i_ptr_seq_gen"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen " "Can't elaborate user hierarchy \"req_gen:i_req_gen\|ptr_seq_gen:i_ptr_seq_gen\"" {  } { { "V/design.sv" "i_ptr_seq_gen" { Text "E:/projects/circuits/demo/demo_step4/V/design.sv" 177 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631684983049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631684983150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 15 08:49:43 2021 " "Processing ended: Wed Sep 15 08:49:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631684983150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631684983150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631684983150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983150 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 6 s " "Quartus Prime Flow was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631684983825 ""}
