,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/The-OpenROAD-Project/OpenROAD.git,2019-10-28 17:48:14+00:00,OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/,463,The-OpenROAD-Project/OpenROAD,218110222,Verilog,OpenROAD,612076,1289,2024-04-11 18:49:46+00:00,"['opendb-database', 'openroad', 'lef', 'verilog', 'timing-analysis', 'def', 'eda', 'rtl', 'gdsii', 'cpp', 'tcl']",https://api.github.com/licenses/bsd-3-clause
1,https://github.com/YosysHQ/apicula.git,2019-11-22 08:39:17+00:00,Project Apicula üêù: bitstream documentation for Gowin FPGAs,61,YosysHQ/apicula,223360084,Verilog,apicula,6509,418,2024-04-10 02:43:54+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/lvd2/ay-3-8910_reverse_engineered.git,2019-11-17 22:49:15+00:00,"The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.",11,lvd2/ay-3-8910_reverse_engineered,222323004,Verilog,ay-3-8910_reverse_engineered,40434,85,2024-02-19 20:14:53+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/chipsalliance/yosys-f4pga-plugins.git,2019-11-07 12:13:37+00:00,Plugins for Yosys developed as part of the F4PGA project.,45,chipsalliance/yosys-f4pga-plugins,220229160,Verilog,yosys-f4pga-plugins,4792,82,2024-03-13 08:46:17+00:00,"['yosys', 'yosys-plugin', 'eda', 'fpga', 'xilinx', 'xilinx-fpga', 'toolchain', 'f4pga']",https://api.github.com/licenses/apache-2.0
4,https://github.com/OpenCAPI/oc-accel.git,2019-10-30 07:03:30+00:00,OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology,45,OpenCAPI/oc-accel,218463548,Verilog,oc-accel,30570,61,2024-04-05 22:59:18+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/VenciFreeman/RISC-V.git,2019-11-28 07:57:19+00:00,A simple RISC-V CPU written in Verilog.,9,VenciFreeman/RISC-V,224599481,Verilog,RISC-V,544,43,2024-03-07 03:48:47+00:00,"['risc-v', 'verilog']",None
6,https://github.com/UofT-HPRC/fpga-bpf.git,2019-11-03 14:53:11+00:00,"A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark",12,UofT-HPRC/fpga-bpf,219316867,Verilog,fpga-bpf,777,41,2024-04-09 11:58:07+00:00,[],
7,https://github.com/olofk/observer.git,2019-11-05 22:36:55+00:00,,3,olofk/observer,219863770,Verilog,observer,40,39,2023-12-28 01:16:48+00:00,[],None
8,https://github.com/seonskim/verilog_axi-interconnect.git,2019-11-09 13:10:50+00:00,AXI Interconnect,14,seonskim/verilog_axi-interconnect,220644056,Verilog,verilog_axi-interconnect,31164,39,2024-04-07 09:50:00+00:00,[],None
9,https://github.com/tomverbeure/cisco-hwic-3g-cdma.git,2019-11-09 22:27:45+00:00,Reverse Engineering of the Cisco HWIC-3G-CDMA PCB,6,tomverbeure/cisco-hwic-3g-cdma,220711656,Verilog,cisco-hwic-3g-cdma,137872,38,2024-03-07 06:57:18+00:00,[],None
10,https://github.com/hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop.git,2019-11-15 16:41:11+00:00,Hackaday Supercon 2019 Logic Noise Badge Workshop,6,hexagon5un/hackaday_supercon_2019_logic_noise_FPGA_workshop,221964751,Verilog,hackaday_supercon_2019_logic_noise_FPGA_workshop,2698,28,2023-02-27 20:13:46+00:00,[],None
11,https://github.com/WayneGong/Image_Rotate.git,2019-11-24 04:06:36+00:00,ËßÜÈ¢ëÊóãËΩ¨Ôºà2019FPGAÂ§ßËµõÔºâ,10,WayneGong/Image_Rotate,223690331,Verilog,Image_Rotate,35908,28,2024-02-29 08:57:47+00:00,[],None
12,https://github.com/hibagus/64pointFFTProcessor.git,2019-11-19 23:50:28+00:00,Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.,7,hibagus/64pointFFTProcessor,222812191,Verilog,64pointFFTProcessor,31274,24,2024-04-09 21:08:21+00:00,"['digital-signal-processing', 'signal-processing', 'fast-fourier-transform', 'vlsi-design', 'vlsi-physical-design', 'vlsi-project', 'fpga-accelerator']",None
13,https://github.com/uec-hanken/tee-hardware.git,2019-11-11 13:05:42+00:00,TEE hardware - based on the chipyard repository - hardware to accelerate TEE,5,uec-hanken/tee-hardware,220983214,Verilog,tee-hardware,71526,19,2024-04-09 10:15:51+00:00,[],None
14,https://github.com/Pipepw/MIPS_CPU.git,2019-11-03 15:29:12+00:00,Áî®VerilogÁºñÂÜô‰∏Ä‰∏™MIPSÊåá‰ª§ÈõÜÁöÑ32‰Ωç‰∫îÁ∫ßÊµÅÊ∞¥Á∫øCPU,5,Pipepw/MIPS_CPU,219322170,Verilog,MIPS_CPU,192,18,2024-02-29 11:01:13+00:00,[],None
15,https://github.com/yuezhao1/ANLU_fpga.git,2019-11-23 22:48:32+00:00,‰ΩøÁî®ÂõΩ‰∫ßFPGAÂéÇÂïÜÂÆâË∑ØÂÖ¨Âè∏ÁöÑÂºÄÂèëÊùøÂÅöÁöÑ‰∏ÄÊ¨æÂü∫‰∫éFPGAÁöÑÊô∫ËÉΩÂØºÁõ≤ÊùñÁ≥ªÁªü„ÄÇÂà©Áî®ÁôæÂ∫¶LBSÂºÄÊîæÂπ≥Âè∞ÂÅöÂà∞Ëá™‰∏ªÂØºËà™Ôºå‰∏éArduino‰∫íËÅîÂÆûÁé∞PIDÁÆóÊ≥ïÔºåÊëÑÂÉèÂ§¥ËØÜÂà´Á∫¢ÁªøÁÅØÔºåË∂ÖÂ£∞Ê≥¢Ëá™‰∏ªÈÅøÈöúÔºåËØ≠Èü≥ËØÜÂà´Ôºå‰∏ÄÈîÆÊã®ÊâìÁ¥ßÊÄ•ËÅîÁ≥ª‰∫∫Á≠âÁ≠â,7,yuezhao1/ANLU_fpga,223663390,Verilog,ANLU_fpga,815,17,2024-03-13 05:35:07+00:00,[],None
16,https://github.com/skiphansen/panog1_opl3.git,2019-10-27 18:51:44+00:00,A port of the OPL3 to the Panologic G1 thin client,4,skiphansen/panog1_opl3,217900861,Verilog,panog1_opl3,1527,17,2023-09-06 08:49:18+00:00,[],None
17,https://github.com/lawrie/saxonsoc-ulx3s-bin.git,2019-11-20 17:38:07+00:00,The binaries for SaxonSoc Linux and other configurations,5,lawrie/saxonsoc-ulx3s-bin,222993233,Verilog,saxonsoc-ulx3s-bin,503856,17,2022-07-18 18:25:56+00:00,[],None
18,https://github.com/Grazfather/glitcher.git,2019-11-09 18:18:24+00:00,"FPGA glitcher based on toothlessco's arty-glitcher, but for the icebreaker",5,Grazfather/glitcher,220684300,Verilog,glitcher,54,15,2024-04-07 06:05:42+00:00,[],None
19,https://github.com/vmarribas/VerMFi.git,2019-10-31 09:57:40+00:00,VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against Side-Channel attacks and Fault Attacks,3,vmarribas/VerMFi,218735039,Verilog,VerMFi,73705,14,2024-03-18 07:51:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
20,https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V.git,2019-11-30 02:40:15+00:00,Development using Verilog programing language and Vivado IDE .,10,fuzhidai/CPU-Design-Based-on-RISC-V,224949911,Verilog,CPU-Design-Based-on-RISC-V,1027,14,2024-03-20 02:39:40+00:00,[],None
21,https://github.com/wu-qing-157/RISCV-CPU.git,2019-11-12 09:08:56+00:00,A Homework for Computer Architecture at SJTU,1,wu-qing-157/RISCV-CPU,221175306,Verilog,RISCV-CPU,764,13,2023-07-13 15:02:31+00:00,[],None
22,https://github.com/Muhazam-Mustapha/SqrtCORDIC.git,2019-11-07 04:06:42+00:00,"A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.",5,Muhazam-Mustapha/SqrtCORDIC,220149009,Verilog,SqrtCORDIC,9030,11,2024-03-26 08:32:02+00:00,[],None
23,https://github.com/uXeBoy/Arduboy_MiSTer.git,2019-11-20 04:14:43+00:00,"Arduboy core for MiSTer, ported by Dan O'Shea and now based on Iulian Gheorghiu's atmega core.",1,uXeBoy/Arduboy_MiSTer,222848995,Verilog,Arduboy_MiSTer,49303,10,2020-03-23 01:29:20+00:00,[],https://api.github.com/licenses/gpl-2.0
24,https://github.com/cla7aye15I4nd/trivial-riscv-cpu.git,2019-11-18 08:08:53+00:00,A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA with at 100MHz.,0,cla7aye15I4nd/trivial-riscv-cpu,222395143,Verilog,trivial-riscv-cpu,5086,10,2023-09-21 01:08:07+00:00,"['tomasulo-algorithm', 'computer-architecture', 'verilog-hdl', 'riscv', 'fpga', 'pipeline']",https://api.github.com/licenses/gpl-2.0
25,https://github.com/vasanthkumar18/Cache-Compression.git,2019-11-24 12:21:46+00:00,Cache compression using BASE-DELTA-IMMEDIATE process in verilog,6,vasanthkumar18/Cache-Compression,223739703,Verilog,Cache-Compression,138,10,2023-03-25 16:15:36+00:00,"['cache', 'cache-compression', 'bdi-model', 'project', 'verilog-project', 'verilog-code', 'hardware-project', 'hacktoberfest', 'hacktoberfest2021']",https://api.github.com/licenses/gpl-3.0
26,https://github.com/ghuaerm/FPGA_piano.git,2019-11-22 01:51:12+00:00,Âü∫‰∫éFPGAÁöÑÊï∞Â≠óÁîµÂ≠êÁê¥ËÆæËÆ°,0,ghuaerm/FPGA_piano,223301106,Verilog,FPGA_piano,12281,9,2023-12-25 07:14:35+00:00,[],None
27,https://github.com/Deskearth/BUTP_FPGA_Course.git,2019-11-17 13:37:00+00:00,ÂåóÈÇÆÊï∞Â≠óÁîµË∑ØËØæÁ®ãFPGAÁºñÁ®ãÂÆûÈ™å,0,Deskearth/BUTP_FPGA_Course,222253335,Verilog,BUTP_FPGA_Course,64,9,2023-11-03 12:55:41+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/t123yh/MIPSCPU.git,2019-11-26 08:21:28+00:00,A simple MIPS CPU for BUAA CO course (and now NSCSCC).,2,t123yh/MIPSCPU,224138991,Verilog,MIPSCPU,113,9,2023-01-28 00:04:50+00:00,[],https://api.github.com/licenses/gpl-3.0
29,https://github.com/Rigoaguia/i2c_verilog.git,2019-10-31 18:09:34+00:00,I2c,0,Rigoaguia/i2c_verilog,218830052,Verilog,i2c_verilog,35,8,2023-08-26 04:44:53+00:00,[],None
30,https://github.com/Divyansh03/FIR-Filter-in-Verilog.git,2019-11-17 06:40:28+00:00,FIR Filter in Verilog,3,Divyansh03/FIR-Filter-in-Verilog,222208131,Verilog,FIR-Filter-in-Verilog,2221,8,2024-03-20 09:19:17+00:00,[],None
31,https://github.com/linuxhuskarl/keccak-asic.git,2019-11-05 19:00:36+00:00,"""Design of ASIC"" - appointment project",0,linuxhuskarl/keccak-asic,219828791,Verilog,keccak-asic,31304,8,2024-02-17 07:25:30+00:00,"['verilog', 'keccak', 'asic', 'cadence']",None
32,https://github.com/mattvenn/intro-formal-videos-resources.git,2019-10-31 09:41:43+00:00,resources for the Introduction to Formal Verification series of videos,0,mattvenn/intro-formal-videos-resources,218732049,Verilog,intro-formal-videos-resources,6,8,2023-02-14 23:58:26+00:00,[],None
33,https://github.com/dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC.git,2019-11-18 04:59:50+00:00,,1,dominic-meads/SPI-master-for-MCP3202-ADC-and-MCP4822-DAC,222367055,Verilog,SPI-master-for-MCP3202-ADC-and-MCP4822-DAC,62,8,2023-07-02 08:24:34+00:00,[],None
34,https://github.com/yeatsec/izhikevich-graph-accelerator.git,2019-11-20 19:31:16+00:00,Verilog specification for a programmable izhikevich spiking neural network accelerator,2,yeatsec/izhikevich-graph-accelerator,223011970,Verilog,izhikevich-graph-accelerator,110,8,2024-01-15 16:21:16+00:00,[],None
35,https://github.com/JAnanthakrishnan/512-Bit-AES-Encryption.git,2019-11-25 04:37:14+00:00,512-bit AES using 128-bit AES in Verilog (FPGA-modelsim),1,JAnanthakrishnan/512-Bit-AES-Encryption,223861963,Verilog,512-Bit-AES-Encryption,468,7,2024-02-16 05:30:36+00:00,[],None
36,https://github.com/aakashvenky/ECG-signal-processing-using-ModelSim.git,2019-11-08 06:42:02+00:00,"ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by using Notch/Peak filter of order greater than 10. Implementation of FPGA in signal processors will make them drastically fast. ECG signal is generated by MATLAB in the form of 8-bit data. The filter coefficients are generated using MATLAB. Discrete Time FIR filter is designed using Verilog code to remove the noise.",2,aakashvenky/ECG-signal-processing-using-ModelSim,220403543,Verilog,ECG-signal-processing-using-ModelSim,33,7,2022-11-21 14:55:21+00:00,[],None
37,https://github.com/MrX-8B/MiSTer-Lightweight-Framework.git,2019-11-09 21:15:01+00:00,Lightweight framework using MiSTer IO board for core developers,2,MrX-8B/MiSTer-Lightweight-Framework,220704653,Verilog,MiSTer-Lightweight-Framework,62,7,2020-12-08 20:51:44+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/Forth-Generation/microForth.git,2019-11-03 20:03:23+00:00,,2,Forth-Generation/microForth,219358111,Verilog,microForth,75366,7,2024-03-25 17:03:27+00:00,[],None
39,https://github.com/p4r4xor/Montgomery1024.git,2019-11-27 07:39:07+00:00,Verilog implementation of 1024 bit  Hybrid Montgomery Multiplication/Exponentiation ,3,p4r4xor/Montgomery1024,224372363,Verilog,Montgomery1024,1284,7,2023-10-24 02:25:18+00:00,[],https://api.github.com/licenses/apache-2.0
40,https://github.com/yyNoBug/RISCV-CPU.git,2019-11-21 15:18:06+00:00,A FPGA-supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL. Achieve good performance due to optimizations like branch prediction and cache.,1,yyNoBug/RISCV-CPU,223203016,Verilog,RISCV-CPU,3349,7,2024-03-18 08:52:54+00:00,[],None
41,https://github.com/SamWibatt/FPGA_AI_SRAM.git,2019-11-11 16:51:56+00:00,"Preliminary part of AI acceleration with FPGAs, interfacing external memory for greater capacity.",2,SamWibatt/FPGA_AI_SRAM,221027180,Verilog,FPGA_AI_SRAM,831,6,2023-10-30 09:39:46+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/dominic-meads/SPWM-FPGA.git,2019-11-18 04:55:52+00:00,This is an SPWM signal that I have used to drive an H bridge to create an inverter. ,1,dominic-meads/SPWM-FPGA,222366655,Verilog,SPWM-FPGA,13,6,2024-03-21 21:01:26+00:00,[],None
43,https://github.com/dpiegdon/verilog-can.git,2019-11-04 03:34:32+00:00,Verilog CAN controller that is compatible to the SJA 1000.,7,dpiegdon/verilog-can,219410675,Verilog,verilog-can,183,6,2024-04-09 03:54:36+00:00,"['verilog', 'can-bus']",
44,https://github.com/pumpkinstay/cache_controller.git,2019-11-08 14:10:32+00:00,design a first-level data cache controller with Verilog HDL step by step. its a course project of Computer Composition and Design,0,pumpkinstay/cache_controller,220480010,Verilog,cache_controller,1949,6,2023-12-11 18:11:36+00:00,[],None
45,https://github.com/Ahmadreza-SY/arm-verilog.git,2019-11-12 18:45:56+00:00,Implementation of the ARM processor using verilog. (Univ. course project),1,Ahmadreza-SY/arm-verilog,221287965,Verilog,arm-verilog,33,6,2024-01-17 07:05:04+00:00,[],None
46,https://github.com/shushm/PDSVM-FPGA.git,2019-11-13 05:22:36+00:00,A parallel computing architecture designed for SVM on FPGA,2,shushm/PDSVM-FPGA,221378997,Verilog,PDSVM-FPGA,82,6,2024-03-05 08:04:24+00:00,[],None
47,https://github.com/fstqwq/PipyV.git,2019-11-30 11:58:58+00:00,Toy 5-stage pipeline RISCV CPU,1,fstqwq/PipyV,225005302,Verilog,PipyV,12695,6,2024-03-26 09:38:58+00:00,[],None
48,https://github.com/Verdvana/NCO.git,2019-11-26 12:02:06+00:00,Êï∞Â≠óÊéßÂà∂ÊåØËç°Âô®,1,Verdvana/NCO,224182477,Verilog,NCO,253,5,2023-11-15 16:04:55+00:00,[],None
49,https://github.com/LinsongGuo/risc-v-cpu.git,2019-11-20 14:46:50+00:00,A 32-bit RISC-V CPU with 5-stage pipeline implemented in Verilog HDL.,0,LinsongGuo/risc-v-cpu,222959849,Verilog,risc-v-cpu,10040,5,2023-05-16 16:02:39+00:00,[],None
50,https://github.com/nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog.git,2019-11-23 15:53:26+00:00,,3,nikhil-rajesh/AES_128bit_Encryption_Decryption_In_Verilog,223614265,Verilog,AES_128bit_Encryption_Decryption_In_Verilog,29,5,2024-03-15 03:13:56+00:00,[],None
51,https://github.com/silenceofWT/DigitalClock-verilog-HDL-.git,2019-11-03 04:30:04+00:00,Âü∫‰∫éAX301ÁöÑÂ§öÂäüËÉΩÊï∞Â≠óÈíü,0,silenceofWT/DigitalClock-verilog-HDL-,219251304,Verilog,DigitalClock-verilog-HDL-,16129,5,2022-12-19 05:10:28+00:00,[],None
52,https://github.com/atxarib99/ALUVerilog.git,2019-11-07 22:08:48+00:00,An Arithmetic Logic Unit developed in Verilog. ,5,atxarib99/ALUVerilog,220337905,Verilog,ALUVerilog,34,5,2023-09-10 01:03:56+00:00,[],None
53,https://github.com/MrX-8B/MiSTer-Arcade-GreenBeret.git,2019-11-02 23:53:00+00:00,FPGA implementation of Green Beret (Rush'n Attack) arcade game,0,MrX-8B/MiSTer-Arcade-GreenBeret,219228794,Verilog,MiSTer-Arcade-GreenBeret,2411,5,2023-06-06 04:30:00+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/nagaokayuji/FPGA-Ethernet.git,2019-11-06 05:20:56+00:00,UDP frames Tx/Rx via Ethernet,3,nagaokayuji/FPGA-Ethernet,219917900,Verilog,FPGA-Ethernet,7035,5,2023-11-15 13:45:01+00:00,['fpga'],https://api.github.com/licenses/mit
55,https://github.com/GaryBecker77479/AppleFPGA.git,2019-11-03 22:53:09+00:00,Apple IIe in FPGA,1,GaryBecker77479/AppleFPGA,219376697,Verilog,AppleFPGA,12111,4,2023-01-11 04:55:35+00:00,[],None
56,https://github.com/MichaelMelkor/General_Aurora_Intf.git,2019-11-08 08:30:19+00:00,A simple example for using Aurora interface,0,MichaelMelkor/General_Aurora_Intf,220421726,Verilog,General_Aurora_Intf,34,4,2022-03-17 06:03:22+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/Aditya-11/RNBIP-2-Processor.git,2019-10-31 14:03:29+00:00,3 stage pipelined processor implementation of a RISC based instruction set of RNBIP-1 (Single Bus Architecture). ,0,Aditya-11/RNBIP-2-Processor,218779832,Verilog,RNBIP-2-Processor,14554,4,2021-02-21 18:27:50+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/esophagus-now/ye_olde_verilogge.git,2019-11-29 15:58:54+00:00,Assorted Verilog code needed in bigger projects,1,esophagus-now/ye_olde_verilogge,224883518,Verilog,ye_olde_verilogge,380,4,2022-01-16 22:33:10+00:00,[],None
59,https://github.com/korasik/SAS_LR2.git,2019-11-24 16:22:08+00:00,Implementation of neural network MobileNet on the FPGA,1,korasik/SAS_LR2,223773661,Verilog,SAS_LR2,69170,4,2023-04-11 06:48:21+00:00,[],None
60,https://github.com/sedoy-jango-2/MobileNet_FPGA_MNIST_letters.git,2019-11-11 12:28:13+00:00,,0,sedoy-jango-2/MobileNet_FPGA_MNIST_letters,220976614,Verilog,MobileNet_FPGA_MNIST_letters,20567,4,2024-04-09 19:09:44+00:00,[],https://api.github.com/licenses/apache-2.0
61,https://github.com/yzy19900402/uDMA.git,2019-11-29 16:38:59+00:00,Unlimited DMA,4,yzy19900402/uDMA,224890496,Verilog,uDMA,43,4,2022-04-12 21:24:07+00:00,[],None
62,https://github.com/josh-bone/RISC-V-Processor.git,2019-11-11 19:34:34+00:00,A single cycle processor implemented in Verilog. Final Project for ENG EC413 - Computer Organization (Fall 2019). ,2,josh-bone/RISC-V-Processor,221055354,Verilog,RISC-V-Processor,105,4,2023-09-17 18:05:39+00:00,[],None
63,https://github.com/Arjun-B-J/Elevator---verilog-HDL.git,2019-11-10 17:39:36+00:00,Elevator group Project,2,Arjun-B-J/Elevator---verilog-HDL,220825955,Verilog,Elevator---verilog-HDL,37,4,2024-01-17 06:59:28+00:00,[],None
64,https://github.com/Hide-on-bush2/CPU.git,2019-11-09 03:52:45+00:00,ËÆæËÆ°‰∏Ä‰∏™ÂçïÂë®ÊúüCPUÊù•Áé©LOLÔºàüòäÔºâ,0,Hide-on-bush2/CPU,220588117,Verilog,CPU,22535,4,2024-04-09 17:13:57+00:00,[],None
65,https://github.com/CRThu/AZPR_SoC.git,2019-11-11 12:04:52+00:00,"AZ Processor SoC, reference book : „ÄäCPUËá™Âà∂ÂÖ•Èó®„Äã",4,CRThu/AZPR_SoC,220972593,Verilog,AZPR_SoC,77,4,2022-11-01 07:11:29+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/Verdvana/CORDIC_SinCos.git,2019-11-25 11:26:54+00:00,CORDICÁÆóÊ≥ï‰πãÊ±ÇÊ≠£Âº¶‰ΩôÂº¶,2,Verdvana/CORDIC_SinCos,223932316,Verilog,CORDIC_SinCos,6,4,2023-11-27 08:13:16+00:00,[],None
67,https://github.com/Arkaeriit/reflet.git,2019-11-28 00:02:33+00:00,A processor with a custom ISA,0,Arkaeriit/reflet,224537246,Verilog,reflet,961,4,2023-10-24 10:31:44+00:00,"['soft-processor', 'processor', 'verilog', 'assmbler']",https://api.github.com/licenses/mit
68,https://github.com/sazczmh/AD9284_LVDS_Official-_Reference_Code.git,2019-11-01 14:18:54+00:00,‰ªéADIÂÆòÊñπ‰∫ëÁõòÈáå‰∏ãËΩΩÁöÑAD9284ÁöÑ‰ª£Á†ÅÔºåÂ•ΩÂÉèÊòØÂà©Áî®Xilinx 2001Êé®Âá∫ÁöÑVirtex-IIÁ≥ªÂàóFPGAÈ©±Âä®ÁöÑÔºåÂÖ∑‰ΩìÊàëÂøò‰∫ÜÔºåÁªôÈúÄË¶ÅÁöÑÊúãÂèã,1,sazczmh/AD9284_LVDS_Official-_Reference_Code,218999364,Verilog,AD9284_LVDS_Official-_Reference_Code,165,4,2023-10-20 08:37:21+00:00,[],None
69,https://github.com/shreyas1998/MIPS-processor.git,2019-11-05 13:02:11+00:00,,0,shreyas1998/MIPS-processor,219746329,Verilog,MIPS-processor,2429,4,2023-03-21 22:58:57+00:00,[],None
70,https://github.com/gromero/ecp5.git,2019-10-28 20:50:27+00:00,Code and tools related to ECP5 Lattice evaluation FPGA board,2,gromero/ecp5,218142757,Verilog,ecp5,2071,4,2023-12-02 17:51:15+00:00,[],None
71,https://github.com/emsec/ImpeccableCircuitsII.git,2019-11-24 17:23:39+00:00,Hardware designs for fault correction,1,emsec/ImpeccableCircuitsII,223782125,Verilog,ImpeccableCircuitsII,4706,4,2023-11-30 11:21:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
72,https://github.com/cacauvicosa/mips.git,2019-11-03 16:53:54+00:00,Exemplos de Implementa√ß√µes em Verilog para MIPS,1,cacauvicosa/mips,219334039,Verilog,mips,56248,3,2021-04-29 11:06:57+00:00,[],None
73,https://github.com/erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture.git,2019-11-24 16:00:20+00:00,FPGA based design,0,erictaur/Large-Scale-Reconfigurable-Neuromorphic-Architecture,223770511,Verilog,Large-Scale-Reconfigurable-Neuromorphic-Architecture,1831,3,2023-12-27 11:10:09+00:00,"['fpga', 'fpga-accelerator', 'verilog']",None
74,https://github.com/shreyas1998/AES_128-verilog.git,2019-11-05 13:32:49+00:00,,0,shreyas1998/AES_128-verilog,219752625,Verilog,AES_128-verilog,610,3,2023-03-21 22:59:03+00:00,[],None
75,https://github.com/racerxdl/fpgaserialterminal.git,2019-11-23 00:59:44+00:00,,0,racerxdl/fpgaserialterminal,223511054,Verilog,fpgaserialterminal,264,3,2023-07-02 06:39:59+00:00,[],None
76,https://github.com/hruskraj/MIPS32-processor.git,2019-11-30 11:43:27+00:00,Simple single cycle processor for modified reduced MIPS32 instruction set.,0,hruskraj/MIPS32-processor,225003567,Verilog,MIPS32-processor,7,3,2023-03-25 16:26:37+00:00,"['verilog', 'verilog-project', 'processor', 'mips32cpu', 'mips32']",None
77,https://github.com/iabhishekdas/burstErrorCorrection.git,2019-11-18 13:48:33+00:00,Verilog code for low complexity burst error correcting codes,0,iabhishekdas/burstErrorCorrection,222459714,Verilog,burstErrorCorrection,121,3,2023-07-06 06:49:33+00:00,[],None
78,https://github.com/esden/hadbadge2019_fpga.git,2019-11-13 23:43:43+00:00,This repository contains HDL examples for the Hackaday Supercon 2019 badge.,1,esden/hadbadge2019_fpga,221572566,Verilog,hadbadge2019_fpga,8,3,2022-03-17 22:58:02+00:00,[],None
79,https://github.com/hubmartin/CYC1000_FPGA_LVDS_DISPLAY.git,2019-11-13 15:46:42+00:00,Display ASCII characters on dual-LVDS display with Cyclone 10 LP CYC1000 kit,2,hubmartin/CYC1000_FPGA_LVDS_DISPLAY,221495072,Verilog,CYC1000_FPGA_LVDS_DISPLAY,11144,3,2023-10-20 08:33:56+00:00,[],None
80,https://github.com/UT-LCA/softmax.git,2019-11-01 13:48:14+00:00,,0,UT-LCA/softmax,218993893,Verilog,softmax,9014,3,2024-01-30 18:50:50+00:00,[],None
81,https://github.com/sibanez12/perc-p4.git,2019-11-05 09:19:35+00:00,Source files of the P4 & Verilog NetFPGA SUME implementation of the s-PERC switch,1,sibanez12/perc-p4,219704657,Verilog,perc-p4,18295,3,2023-12-16 20:07:50+00:00,[],None
82,https://github.com/Sanskar777/Dynamic-branch-predictor-in-pipelined-processors.git,2019-11-18 16:37:52+00:00,,1,Sanskar777/Dynamic-branch-predictor-in-pipelined-processors,222495768,Verilog,Dynamic-branch-predictor-in-pipelined-processors,259,3,2021-11-24 03:24:51+00:00,"['verilog-hdl', 'branch-predictor', 'pipelined-processors']",None
83,https://github.com/nmikstas/cmos-camera.git,2019-11-22 06:32:31+00:00,FPGA based CMOS camera controller with VGA output,1,nmikstas/cmos-camera,223339096,Verilog,cmos-camera,709,3,2023-08-24 14:57:44+00:00,[],None
84,https://github.com/yoshiV3/MontgomeryDDP.git,2019-11-18 14:48:00+00:00,,1,yoshiV3/MontgomeryDDP,222472788,Verilog,MontgomeryDDP,1221,3,2023-10-24 02:15:08+00:00,[],None
85,https://github.com/yumaueda/selevy.git,2019-11-27 19:48:55+00:00,Simple implementation of RISC-V RV32IM CPU.,0,yumaueda/selevy,224505980,Verilog,selevy,114,3,2023-01-16 20:37:07+00:00,"['risc', 'verilog', 'risc-v', 'cpu']",None
86,https://github.com/aklsh/Hephaestus.git,2019-11-28 10:51:39+00:00,8-Bit Processor,1,aklsh/Hephaestus,224632212,Verilog,Hephaestus,955,3,2023-08-25 11:45:01+00:00,"['verilog', 'verilog-hdl', 'microprocessor', '8-bit', '8-bit-computer']",https://api.github.com/licenses/mit
87,https://github.com/varkenvarken/fpga-experiments.git,2019-11-21 13:56:08+00:00,Some verilog designs for an icestick40,0,varkenvarken/fpga-experiments,223186037,Verilog,fpga-experiments,624,3,2022-10-11 01:44:19+00:00,"['verilog', 'verilog-project', 'ice40', 'icestick', 'icebreaker', 'verilog-designs', 'fpga', 'hardware', 'cpu', 'icestorm']",
88,https://github.com/Raven-Beholder/OPEN-HUST-EIC-EXCELLENT.git,2019-11-19 11:24:28+00:00,,1,Raven-Beholder/OPEN-HUST-EIC-EXCELLENT,222679692,Verilog,OPEN-HUST-EIC-EXCELLENT,60859,3,2023-04-05 06:50:02+00:00,[],None
89,https://github.com/nitheeshkumar17/FFT-Hardware-Architectures.git,2019-11-02 22:06:00+00:00,,0,nitheeshkumar17/FFT-Hardware-Architectures,219219909,Verilog,FFT-Hardware-Architectures,3571,3,2023-12-09 13:47:29+00:00,['verilog'],https://api.github.com/licenses/gpl-3.0
90,https://github.com/Verdvana/FIR_Low_Pass_Filter.git,2019-11-06 13:35:36+00:00,16bitËæìÂÖ•‰ø°Âè∑ÁöÑ8Èò∂FIR‰ΩéÈÄöÊª§Ê≥¢Âô®,3,Verdvana/FIR_Low_Pass_Filter,220004625,Verilog,FIR_Low_Pass_Filter,200,3,2024-03-07 14:06:28+00:00,[],None
91,https://github.com/Mifan-rabbit/DigitalCircuits.git,2019-10-29 23:42:23+00:00,Êï∞Â≠óÁîµË∑Ø,1,Mifan-rabbit/DigitalCircuits,218404347,Verilog,DigitalCircuits,228,3,2023-04-06 09:03:56+00:00,[],None
92,https://github.com/FourierX9/FPGA_Wave_Generator.git,2019-11-07 14:51:09+00:00,The Simulation Single Photon Detector Based On FPGA,0,FourierX9/FPGA_Wave_Generator,220260615,Verilog,FPGA_Wave_Generator,13,3,2024-01-23 09:30:45+00:00,[],None
93,https://github.com/ekiwi/picojava2-archive.git,2019-11-14 00:36:17+00:00,"PicoJava2 RTL sources which are published under the Sun Community Source License, which is NOT a Open Source license.",1,ekiwi/picojava2-archive,221578426,Verilog,picojava2-archive,11333,3,2023-07-27 05:36:34+00:00,[],
94,https://github.com/americobarros/ece241.git,2019-11-21 01:53:21+00:00,"Labs from ECE241 - Digital Systems, written in Verilog",1,americobarros/ece241,223065231,Verilog,ece241,30333,3,2024-03-15 12:51:49+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/Rigoaguia/hamming_verilog.git,2019-10-31 17:51:48+00:00,Hamming encoder e decoder + parity bit,0,Rigoaguia/hamming_verilog,218826346,Verilog,hamming_verilog,35,3,2022-07-05 16:59:34+00:00,[],None
96,https://github.com/mattvenn/rgb_panel_supercon.git,2019-11-16 18:53:56+00:00,,0,mattvenn/rgb_panel_supercon,222145064,Verilog,rgb_panel_supercon,31,2,2022-03-17 00:21:02+00:00,[],None
97,https://github.com/ngdxzy/AXI_DRP.git,2019-11-30 02:49:00+00:00,AXI Lite Dynamic reconfigure Interface ,1,ngdxzy/AXI_DRP,224950678,Verilog,AXI_DRP,4,2,2022-04-12 21:25:31+00:00,[],None
98,https://github.com/ekoehn/OTDR_KC705.git,2019-11-22 13:28:10+00:00,Platform for OTDR Work on KC705 FPGA Evaluation Kit,1,ekoehn/OTDR_KC705,223409655,Verilog,OTDR_KC705,1291,2,2023-11-29 16:56:49+00:00,[],None
99,https://github.com/smiling-boy-zixi/Anlogic_FPGA_shopping_car.git,2019-11-24 07:15:44+00:00,Á¨¨‰∏âÂ±äÂÖ®ÂõΩÂ§ßÂ≠¶ÁîüFPGAÊØîËµõ‰ΩúÂìÅÔºàÂÖ®ÂõΩ‰∫åÁ≠âÂ•ñÔºâ,2,smiling-boy-zixi/Anlogic_FPGA_shopping_car,223706798,Verilog,Anlogic_FPGA_shopping_car,24,2,2021-03-28 01:06:28+00:00,[],None
100,https://github.com/luppp22/CelluarAutomata_FPGA.git,2019-11-27 11:15:25+00:00,Final project for the course digital circuit,0,luppp22/CelluarAutomata_FPGA,224412909,Verilog,CelluarAutomata_FPGA,20092,2,2023-01-27 20:04:03+00:00,[],None
101,https://github.com/aut-ce/CE202-LC-Lab.git,2019-11-12 08:03:34+00:00,Logical Circuits Laboratory Materials,0,aut-ce/CE202-LC-Lab,221162783,Verilog,CE202-LC-Lab,6023,2,2020-04-30 08:58:51+00:00,[],None
102,https://github.com/Chaojidajian/HDL-bits-answer.git,2019-11-12 00:35:30+00:00,some answers of HDLBits,1,Chaojidajian/HDL-bits-answer,221096388,Verilog,HDL-bits-answer,22,2,2023-01-25 04:10:40+00:00,[],None
103,https://github.com/GabeRoque97/CMPE-140-Assignment-8.git,2019-11-20 21:14:00+00:00,Piplined Extended MIPS Processor with Factorial Accelerator,0,GabeRoque97/CMPE-140-Assignment-8,223028672,Verilog,CMPE-140-Assignment-8,2902,2,2022-03-06 16:51:46+00:00,[],None
104,https://github.com/wdevore/Verilog-7400-TTLs.git,2019-11-16 22:03:41+00:00,A series of 7400 TTL Verilog modules,0,wdevore/Verilog-7400-TTLs,222164910,Verilog,Verilog-7400-TTLs,111,2,2024-03-20 15:20:41+00:00,[],https://api.github.com/licenses/mit
105,https://github.com/family5love/FPGA_UART2XINTF.git,2019-11-24 12:58:25+00:00,VerilogÂÆûÁé∞UARTÂíåXINTFÊé•Âè£ÁöÑËΩ¨Êç¢,1,family5love/FPGA_UART2XINTF,223744384,Verilog,FPGA_UART2XINTF,251,2,2021-10-29 14:48:23+00:00,[],None
106,https://github.com/JustinBaldock/Remake-A2320.git,2019-11-13 04:03:34+00:00,Attempt to remake the Commodore Amiga A2320 Video flicker fixer card,1,JustinBaldock/Remake-A2320,221369533,Verilog,Remake-A2320,2963,2,2021-04-06 17:14:40+00:00,[],https://api.github.com/licenses/gpl-3.0
107,https://github.com/KevinPal/FPGA-3D-Renderer-ECE385.git,2019-11-16 03:22:02+00:00,,1,KevinPal/FPGA-3D-Renderer-ECE385,222040672,Verilog,FPGA-3D-Renderer-ECE385,183450,2,2023-11-20 19:39:31+00:00,[],None
108,https://github.com/Stenardt-9002/Verilog-files-VLSI-course-.git,2019-11-29 18:53:00+00:00,verilog files ,0,Stenardt-9002/Verilog-files-VLSI-course-,224907385,Verilog,Verilog-files-VLSI-course-,3720,2,2022-05-13 00:21:49+00:00,"['verilog', 'recursion-doubling', 'wallace-tree-multiplier', 'testbench-generator-verilog', 'floating-point-adder', 'floating-point-multiplication']",None
109,https://github.com/BreezeLv/FireBoyAndIceGirl_FPGA.git,2019-11-08 05:34:53+00:00,This is a FPGA implementation of a dual players co-op strategy game.,1,BreezeLv/FireBoyAndIceGirl_FPGA,220393975,Verilog,FireBoyAndIceGirl_FPGA,4321,2,2021-07-08 18:57:10+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/chrisblutz/digital-design-project.git,2019-11-21 02:24:16+00:00,2D fighting game implemented in Verilog for the Intel DE2-115,0,chrisblutz/digital-design-project,223070051,Verilog,digital-design-project,10660,2,2023-11-07 14:40:28+00:00,[],None
111,https://github.com/Cem-Gulec/18-bit-Processor-in-Logisim.git,2019-11-23 14:57:44+00:00,,0,Cem-Gulec/18-bit-Processor-in-Logisim,223606101,Verilog,18-bit-Processor-in-Logisim,2599,2,2022-03-23 09:42:54+00:00,[],None
112,https://github.com/ec311/whack_a_mole.git,2019-11-11 00:16:54+00:00,EC311 Final Project,0,ec311/whack_a_mole,220869564,Verilog,whack_a_mole,6570,2,2023-01-28 09:39:07+00:00,[],None
113,https://github.com/mohsenfayyaz/CAD_Project.git,2019-11-30 19:51:11+00:00,Computer Aided Design FLU project - SQRT and Division,1,mohsenfayyaz/CAD_Project,225062481,Verilog,CAD_Project,43949,2,2024-04-01 13:19:00+00:00,"['verilog-hdl', 'floating-point', 'floating-point-devision', 'floating-point-sqrt']",None
114,https://github.com/come2ry/cpu_ex.git,2019-11-07 08:07:50+00:00,,0,come2ry/cpu_ex,220183505,Verilog,cpu_ex,241604,2,2020-12-10 11:12:39+00:00,[],None
115,https://github.com/steveicarus/sandylinux.git,2019-11-07 00:36:11+00:00,Boiler plate for making a Zynq/Microzed design,1,steveicarus/sandylinux,220117840,Verilog,sandylinux,20,2,2022-03-29 19:01:55+00:00,[],None
116,https://github.com/PR085/A-Remote-Hand-Gesture-Recognition-System.git,2019-10-31 12:29:03+00:00,"This project aims to use Intel FPGA as data processor and Xilinx Ego1 as operator, to implement a Remote Hand Gesture Recognition System (RHGRS). We use Terasic DE10-Nano Kit and Xilinx Ego1 co-design as our developing and implementing method.",0,PR085/A-Remote-Hand-Gesture-Recognition-System,218761027,Verilog,A-Remote-Hand-Gesture-Recognition-System,58,2,2021-07-22 12:55:51+00:00,[],None
117,https://github.com/MrX-8B/MiSTer-Arcade-SolomonsKey.git,2019-11-16 05:41:52+00:00,FPGA implementation of Solomon's Key arcade game,0,MrX-8B/MiSTer-Arcade-SolomonsKey,222053001,Verilog,MiSTer-Arcade-SolomonsKey,1910,2,2020-06-03 20:33:53+00:00,[],https://api.github.com/licenses/gpl-3.0
118,https://github.com/Tauheed-Elahee/FPGA-Stopwatch.git,2019-11-25 03:18:02+00:00,Impement a simple stopwatch on an FPGA. There is an added goal of making as many modules paramterized as possible and sticking to structural code as much as possible.,0,Tauheed-Elahee/FPGA-Stopwatch,223852072,Verilog,FPGA-Stopwatch,261,2,2023-11-21 00:59:13+00:00,"['fpga-stopwatch', 'fpga-programming', 'fpga', 'modules-paramterized']",https://api.github.com/licenses/gpl-3.0
119,https://github.com/hershey890/fpga-fft.git,2019-11-12 22:59:50+00:00,Fast fourier transform (FFT) performed on an FPGA running Verilog. Using an FPGA leads to increased parallelization when compared to a CPU which executes everything sequentually and thus far higher throughput.,1,hershey890/fpga-fft,221328188,Verilog,fpga-fft,51,2,2023-04-29 06:08:37+00:00,"['fft', 'dsp', 'verilog', 'fpga']",None
120,https://github.com/lord8266/prefix_adder.git,2019-11-17 14:53:36+00:00,N bit Parallel Prefix Adder using Verilog HDL,1,lord8266/prefix_adder,222264295,Verilog,prefix_adder,6,2,2024-03-25 06:58:19+00:00,[],None
121,https://github.com/shreyas1998/Floating-Point-Unit-.git,2019-11-05 13:55:52+00:00,,0,shreyas1998/Floating-Point-Unit-,219757620,Verilog,Floating-Point-Unit-,1316,2,2023-03-21 22:59:16+00:00,[],None
122,https://github.com/1211562881/ProjectDepot.git,2019-11-27 09:37:51+00:00,Personal warehouse,0,1211562881/ProjectDepot,224395220,Verilog,ProjectDepot,3733,2,2021-10-02 04:59:49+00:00,[],None
123,https://github.com/CRThu/PipelinedCPU.git,2019-11-20 12:46:21+00:00,carrot's simple 5 stages pipelined CPU -- CRT8008,0,CRThu/PipelinedCPU,222935681,Verilog,PipelinedCPU,2251,2,2020-11-16 09:45:45+00:00,[],https://api.github.com/licenses/apache-2.0
124,https://github.com/lastweek/FPGA-icape3-references.git,2019-11-12 01:00:09+00:00,Xilinx ICAPE3,0,lastweek/FPGA-icape3-references,221099382,Verilog,FPGA-icape3-references,1,2,2024-01-01 08:29:26+00:00,[],None
125,https://github.com/Marslanali/fpga_vertex_6_gtx_Interface.git,2019-11-28 16:39:33+00:00,Vertex 6 FPGA GTx Transciever Simulation in Xilinx ISE using Xilinx IP Core,0,Marslanali/fpga_vertex_6_gtx_Interface,224693828,Verilog,fpga_vertex_6_gtx_Interface,10920,2,2024-03-18 07:51:09+00:00,"['verilog', 'gtx', 'vertex-6', 'fpga-programming']",https://api.github.com/licenses/mit
126,https://github.com/Bo-Yuan-Huang/garnet-ila.git,2019-11-10 06:10:20+00:00,The ILA model of the garnet design from Stanford AHA,1,Bo-Yuan-Huang/garnet-ila,220749260,Verilog,garnet-ila,30,2,2021-01-22 16:09:38+00:00,"['ila', 'ilang', 'cgra']",https://api.github.com/licenses/mit
127,https://github.com/JanithGan/UART.git,2019-11-10 14:59:59+00:00,Verilog Code for UART (FPGA Project),0,JanithGan/UART,220805809,Verilog,UART,5905,2,2022-04-13 16:45:16+00:00,"['uart', 'verilog']",None
128,https://github.com/weiyi-li/Multi-function-Digital-Clock.git,2019-11-08 12:51:25+00:00,"A multi-function digital clock implemented in Verilog HDL, supported by Quartus II and Altera DE1 FPGA",0,weiyi-li/Multi-function-Digital-Clock,220466164,Verilog,Multi-function-Digital-Clock,5594,2,2023-10-26 14:16:23+00:00,[],None
129,https://github.com/olofk/ca_workshop_munich.git,2019-11-10 12:27:23+00:00,Material for the CHIPS Alliance workshop in Munich,0,olofk/ca_workshop_munich,220786908,Verilog,ca_workshop_munich,310,2,2023-10-29 09:28:43+00:00,[],None
130,https://github.com/Kitsunetic/Verilog-Fast-Image-Scaling.git,2019-10-27 02:38:47+00:00,2020 semi-conductor programming class. Fast Image Scaling using Verilog HDL,1,Kitsunetic/Verilog-Fast-Image-Scaling,217795952,Verilog,Verilog-Fast-Image-Scaling,976,2,2023-03-30 11:03:42+00:00,[],None
131,https://github.com/tingfengx/GOMOKU-FPGA.git,2019-11-01 22:25:12+00:00,,0,tingfengx/GOMOKU-FPGA,219071476,Verilog,GOMOKU-FPGA,55500,2,2020-06-15 04:12:54+00:00,[],None
132,https://github.com/Mohamed-Elesaily/MipSim.git,2019-11-16 18:39:16+00:00,MipSim is assembler for Mips processor pipeline using Flutter desktop for linux. It's project in computer organization (3rd Computer Engineering).,1,Mohamed-Elesaily/MipSim,222143411,Verilog,MipSim,42995,2,2019-12-24 13:58:52+00:00,[],None
133,https://github.com/aaronferrucci/ov7670_fifo_test.git,2019-10-28 14:56:17+00:00,Experiments with the ov7670 camera (equipped with AL422 FIFO),0,aaronferrucci/ov7670_fifo_test,218072031,Verilog,ov7670_fifo_test,1550,2,2023-09-21 16:13:09+00:00,[],None
134,https://github.com/raghavgoyal283/Cache-Controller.git,2019-11-11 10:21:57+00:00,"Cache controller for two level cache (Direct mapped L1 cache and 4 way set associative L2 cache) with latencies and wait signal. Policies used- Write Back, Write No Allocate and Least Recently Used Policy. ",1,raghavgoyal283/Cache-Controller,220955065,Verilog,Cache-Controller,13090,2,2023-01-25 12:55:21+00:00,[],None
135,https://github.com/Kavya-Shekar/Sequential-Binary-Multiplier.git,2019-11-25 10:45:41+00:00,8x8 sequential binary multiplier,0,Kavya-Shekar/Sequential-Binary-Multiplier,223924956,Verilog,Sequential-Binary-Multiplier,797,2,2023-07-03 19:52:26+00:00,[],None
136,https://github.com/GaryBecker77479/OsiFPGA.git,2019-11-03 23:11:42+00:00,Ohio Scientific in FPGA,1,GaryBecker77479/OsiFPGA,219378523,Verilog,OsiFPGA,8303,2,2022-05-02 18:59:33+00:00,[],None
137,https://github.com/dyzhangzz/FPGA-based-image-rotation-control-system.git,2019-11-24 13:05:58+00:00,"In this design, the image rotation control system first studied the algorithm of image rotation, compared various mappings and interpolation algorithms, and adopted a real-time based on image rotation processing and a bilinear interpolation-based inverse mapping that facilitates hardware implementation. The algorithm can minimize the computational complexity of the system while ensuring the image quality.",0,dyzhangzz/FPGA-based-image-rotation-control-system,223745403,Verilog,FPGA-based-image-rotation-control-system,33,2,2023-11-16 07:12:11+00:00,[],https://api.github.com/licenses/gpl-3.0
138,https://github.com/rootEnginear/CPE223_XO-Game.git,2019-11-29 03:02:10+00:00,A tic tac toe game written in Verilog.,0,rootEnginear/CPE223_XO-Game,224766688,Verilog,CPE223_XO-Game,9,2,2023-03-25 16:24:38+00:00,"['fpga', 'game', 'verilog', 'verilog-project', 'digital-circuit']",https://api.github.com/licenses/mit
139,https://github.com/zsmn/sd_project.git,2019-11-23 21:04:10+00:00,Digital Systems 4x4 keyboard cronometer project,0,zsmn/sd_project,223652866,Verilog,sd_project,3933,2,2020-10-18 00:53:47+00:00,[],None
140,https://github.com/manishgargpro/ECE414_finalproject.git,2019-11-06 00:33:27+00:00,,0,manishgargpro/ECE414_finalproject,219877766,Verilog,ECE414_finalproject,149,1,2022-11-17 16:45:30+00:00,[],None
141,https://github.com/kamaboko123/kanade32.git,2019-11-07 14:59:34+00:00,Self made CPU for a subset of MIPS,0,kamaboko123/kanade32,220262286,Verilog,kanade32,345,1,2019-11-16 11:43:49+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/aarya-arun/DDCO-Shift-Register-and-ALU.git,2019-11-03 09:27:28+00:00,ALU register implementation and added functionalities for shifts,1,aarya-arun/DDCO-Shift-Register-and-ALU,219271603,Verilog,DDCO-Shift-Register-and-ALU,18,1,2020-06-08 02:26:43+00:00,"['mux', 'msb-bits', 'alu', 'shift-register', 'verilog']",None
143,https://github.com/h4midf/verilog_4bit_rca.git,2019-11-16 17:06:23+00:00,,0,h4midf/verilog_4bit_rca,222132259,Verilog,verilog_4bit_rca,201,1,2021-07-27 02:08:54+00:00,[],None
144,https://github.com/flyfishR/Tang_E203_Mini.git,2019-11-15 06:24:56+00:00,,0,flyfishR/Tang_E203_Mini,221858408,Verilog,Tang_E203_Mini,1653,1,2023-05-13 09:03:36+00:00,[],None
145,https://github.com/tasneemtoolba/fpgacalculator.git,2019-11-25 19:24:27+00:00,calculator using verilog and fpga,0,tasneemtoolba/fpgacalculator,224024597,Verilog,fpgacalculator,5,1,2021-11-03 22:48:51+00:00,[],None
146,https://github.com/cwsimmons/raw3270.git,2019-11-18 23:41:24+00:00,IBM 3270 Coax Interface,0,cwsimmons/raw3270,222566471,Verilog,raw3270,30,1,2020-02-01 22:13:12+00:00,[],https://api.github.com/licenses/gpl-3.0
147,https://github.com/stilneyv/EE180.git,2019-11-07 01:00:48+00:00,,0,stilneyv/EE180,220121033,Verilog,EE180,60396,1,2023-11-17 01:10:03+00:00,[],None
148,https://github.com/sahilmishra0012/16-bit-Harvard-Processor.git,2019-10-31 04:24:48+00:00,,0,sahilmishra0012/16-bit-Harvard-Processor,218683925,Verilog,16-bit-Harvard-Processor,4365,1,2021-08-11 21:43:43+00:00,[],None
149,https://github.com/FFFengMJL/cpu.git,2019-11-04 09:02:08+00:00,Á•≠Á•ñÊó†ÊµÅÊ∞¥cpu,0,FFFengMJL/cpu,219458704,Verilog,cpu,158631,1,2020-10-04 06:10:48+00:00,[],None
150,https://github.com/nzzlinh/RV32-Single-Cycle.git,2019-11-08 09:54:55+00:00,Simple implementation of 32bit RISC-V Architecture,0,nzzlinh/RV32-Single-Cycle,220437516,Verilog,RV32-Single-Cycle,6535,1,2023-11-07 09:36:41+00:00,[],None
151,https://github.com/negishubham3503/Fast-Adder-using-recursive-doubling-technique.git,2019-11-09 12:51:01+00:00,,0,negishubham3503/Fast-Adder-using-recursive-doubling-technique,220641512,Verilog,Fast-Adder-using-recursive-doubling-technique,5,1,2020-09-28 08:31:45+00:00,[],None
152,https://github.com/omnimorpheus/Text-Display.git,2019-11-11 19:56:55+00:00,A Xilinx Virtex II Pro FPGA Board with a XC2VP30 device and 896 package has been used. The board includes a 15 pin video DAC connector to support the VGA monitor and a 6 pin PS/2 serial port to support the keyboard.,0,omnimorpheus/Text-Display,221059149,,Text-Display,3459,1,2022-06-09 19:12:39+00:00,[],None
153,https://github.com/eranas97/synthsis_code.git,2019-11-28 20:03:37+00:00,,0,eranas97/synthsis_code,224721144,Verilog,synthsis_code,51242,1,2022-01-21 08:22:09+00:00,[],None
154,https://github.com/alexsludds/6374_final_project.git,2019-11-15 18:26:29+00:00,,0,alexsludds/6374_final_project,221980963,Verilog,6374_final_project,49261,1,2020-05-11 14:44:17+00:00,[],None
155,https://github.com/bhargav1236/Verilog_Image_Processing.git,2019-11-15 17:26:37+00:00,image processing,0,bhargav1236/Verilog_Image_Processing,221971981,Verilog,Verilog_Image_Processing,3256,1,2021-03-10 13:28:17+00:00,[],None
156,https://github.com/danielkuzmin/3-bit-Adder.git,2019-10-29 03:56:39+00:00,Verilog 3-bit Carry Propagate Adder adder.,0,danielkuzmin/3-bit-Adder,218200626,Verilog,3-bit-Adder,3,1,2019-11-07 04:08:30+00:00,[],None
157,https://github.com/hasibamin95/MIPS_microarchitecture.git,2019-11-23 04:45:36+00:00,,0,hasibamin95/MIPS_microarchitecture,223532192,Verilog,MIPS_microarchitecture,1479,1,2022-12-08 00:32:20+00:00,[],None
158,https://github.com/divyam-goel/MIPS-Processor.git,2019-11-10 07:16:51+00:00,Implementation of MIPS Processor in Verilog HDL.,0,divyam-goel/MIPS-Processor,220755286,Verilog,MIPS-Processor,5,1,2019-12-03 15:00:55+00:00,[],None
159,https://github.com/RouNNdeL/fpga-snake.git,2019-11-29 18:25:14+00:00,"Simple snake game played on a VGA monitor, built for Altera DE2",0,RouNNdeL/fpga-snake,224903910,Verilog,fpga-snake,65,1,2021-10-13 09:28:59+00:00,[],https://api.github.com/licenses/mit
160,https://github.com/perillamint/COSE222-MIPS-system.git,2019-11-09 15:32:18+00:00,"KU COSE222, with Lattice ECP5.",0,perillamint/COSE222-MIPS-system,220662757,Verilog,COSE222-MIPS-system,167,1,2021-07-21 06:59:51+00:00,[],None
161,https://github.com/JoshGuzman8/alu-16bit_CS4341_Fall2019.git,2019-11-10 06:06:24+00:00,This is the semester team project for Digital Logic. This project is a 16 bit ALU coded in iverilog ,1,JoshGuzman8/alu-16bit_CS4341_Fall2019,220748905,Verilog,alu-16bit_CS4341_Fall2019,1554,1,2019-11-23 03:30:55+00:00,[],None
162,https://github.com/Verdvana/FFT_2_8_DIF.git,2019-11-10 06:26:46+00:00,Âü∫2ÁöÑÂÖ´ÁÇπÈ¢ëÁéáÊäΩÂèñFFTÂèòÂåñÂÆûÁé∞,0,Verdvana/FFT_2_8_DIF,220750676,Verilog,FFT_2_8_DIF,11,1,2022-02-18 02:27:17+00:00,[],None
163,https://github.com/AdriaanPeetermans/FPGAOscilloscope.git,2019-11-09 18:32:56+00:00,Oscilloscope functionality on Xilinx Spartan 7,1,AdriaanPeetermans/FPGAOscilloscope,220686068,Verilog,FPGAOscilloscope,12,1,2021-01-04 01:21:33+00:00,[],None
164,https://github.com/abhibenne/DDCO-Lab-Project.git,2019-11-11 07:05:43+00:00,16 bit up-down counter,3,abhibenne/DDCO-Lab-Project,220921417,Verilog,DDCO-Lab-Project,11690,1,2020-10-01 05:38:24+00:00,[],None
165,https://github.com/jackfan00/ctriscv5.git,2019-11-12 11:36:49+00:00,,0,jackfan00/ctriscv5,221203300,Verilog,ctriscv5,2019,1,2022-06-05 10:00:38+00:00,[],None
166,https://github.com/cindy9325/histry-code.git,2019-11-26 12:21:41+00:00,These are the code I did when I was in different classes,0,cindy9325/histry-code,224186081,Verilog,histry-code,15115,1,2022-10-30 11:48:39+00:00,[],None
167,https://github.com/spurserh/iceplay.git,2019-11-23 05:56:13+00:00,Icestorm tests,0,spurserh/iceplay,223539088,Verilog,iceplay,10,1,2022-10-07 19:04:43+00:00,[],None
168,https://github.com/YangLeiSX/DigitalSystemDesignSJTU.git,2019-11-24 12:22:57+00:00,code for course IS208 (Digital System Design) in SJTU,1,YangLeiSX/DigitalSystemDesignSJTU,223739874,Verilog,DigitalSystemDesignSJTU,68,1,2020-12-03 06:26:07+00:00,[],None
169,https://github.com/brycecorbitt/ECE2029_Metronome.git,2019-11-30 20:43:30+00:00,Metronome Code for the Basys3. Final project for WPI's ECE2029 course.,1,brycecorbitt/ECE2029_Metronome,225067616,Verilog,ECE2029_Metronome,3577,1,2021-01-05 15:59:56+00:00,[],None
170,https://github.com/dldlh/Computer_system_Verilog.git,2019-11-29 03:18:21+00:00,use MIPS Instruction Set,1,dldlh/Computer_system_Verilog,224768810,Verilog,Computer_system_Verilog,110503,1,2020-12-10 14:06:25+00:00,[],https://api.github.com/licenses/mit
171,https://github.com/siyuanwu99/FPGA-bluetooth-car.git,2019-10-31 14:26:35+00:00,,1,siyuanwu99/FPGA-bluetooth-car,218784735,Verilog,FPGA-bluetooth-car,8755,1,2022-11-07 07:25:50+00:00,[],None
172,https://github.com/sirchuckalot/wb_avalon_bridge.git,2019-11-12 23:33:32+00:00,Wishbone Avalon Bridge,0,sirchuckalot/wb_avalon_bridge,221332226,Verilog,wb_avalon_bridge,14,1,2021-04-05 14:56:19+00:00,[],None
173,https://github.com/hglr24/EpicWebHero.git,2019-11-15 20:17:45+00:00,,0,hglr24/EpicWebHero,221996535,Verilog,EpicWebHero,13408,1,2021-10-18 02:38:11+00:00,[],None
174,https://github.com/lyuyangly/PicoRV32_VRF.git,2019-11-24 10:01:08+00:00,A very simple PicoRV32 CPU simulation environment.,0,lyuyangly/PicoRV32_VRF,223723654,Verilog,PicoRV32_VRF,431,1,2022-09-30 06:31:58+00:00,[],None
175,https://github.com/sathwik-r/IMAGE-RESIZING.git,2019-11-22 15:29:41+00:00,,0,sathwik-r/IMAGE-RESIZING,223432171,Verilog,IMAGE-RESIZING,3524,1,2019-11-22 18:52:05+00:00,[],None
176,https://github.com/zzz9h/verilog_tetris.git,2019-11-26 03:48:00+00:00,,1,zzz9h/verilog_tetris,224097110,Verilog,verilog_tetris,170,1,2023-09-19 01:58:26+00:00,[],None
177,https://github.com/darebalogun/MIPS-processor.git,2019-11-04 23:59:38+00:00,Verilog implementation of a MIPS processor,0,darebalogun/MIPS-processor,219619635,Verilog,MIPS-processor,225,1,2020-12-20 09:54:21+00:00,[],None
178,https://github.com/NathanRoseCE/FPGA_Final_Project.git,2019-11-11 18:56:36+00:00,This project is an improvement on a microprocessor done in class.,0,NathanRoseCE/FPGA_Final_Project,221048923,Verilog,FPGA_Final_Project,80,1,2023-03-25 16:23:00+00:00,"['microprocessor', 'fpga', 'verilog-project']",None
179,https://github.com/vismit2000/Verilog-Computer-Architecture-Lab.git,2019-11-10 17:28:57+00:00,,0,vismit2000/Verilog-Computer-Architecture-Lab,220824675,Verilog,Verilog-Computer-Architecture-Lab,26313,1,2020-11-01 09:58:34+00:00,[],None
180,https://github.com/TolgaReis/ALU-design.git,2019-11-11 13:32:33+00:00,32-bit ALU design for MIPS.,0,TolgaReis/ALU-design,220988062,Verilog,ALU-design,7,1,2022-04-16 21:37:45+00:00,"['verilog', 'vhdl', 'hardware-abstraction', 'mips', 'mips-architecture', 'multiplexer', 'mux']",None
181,https://github.com/bradley-evans/chisel-kernels.git,2019-11-25 22:52:34+00:00,Basic kernels developed in Chisel.,1,bradley-evans/chisel-kernels,224056671,Verilog,chisel-kernels,258,1,2022-03-01 02:28:58+00:00,[],None
182,https://github.com/legokor/FPGA-HDMI.git,2019-11-20 17:31:47+00:00,FPGA HDMI/DVI/VGA transmitter modules,0,legokor/FPGA-HDMI,222992169,Verilog,FPGA-HDMI,10,1,2021-12-11 09:56:40+00:00,[],None
183,https://github.com/hopehit/CYC1000_motion_control.git,2019-11-28 09:12:53+00:00,My entry for European FPGA Developer Contest 2019,0,hopehit/CYC1000_motion_control,224613987,,CYC1000_motion_control,669,1,2023-03-12 05:51:48+00:00,[],None
184,https://github.com/haocat/Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-.git,2019-10-28 00:42:14+00:00,repository for Advanced Expriment Course ‚Ö° in NJU,0,haocat/Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-,217937330,Verilog,Learing-for-Advanced-Expriment-Course-in-NJU-2019-Fall-,37,1,2019-12-24 06:03:27+00:00,[],https://api.github.com/licenses/gpl-3.0
185,https://github.com/RyeWhiskeyyy/BWN.git,2019-11-25 04:34:57+00:00,this is a binary weight neural network based verilog,0,RyeWhiskeyyy/BWN,223861699,Verilog,BWN,59,1,2023-09-06 08:44:17+00:00,[],None
186,https://github.com/ShirleyofHuang/FPGA_SimonSays.git,2019-11-18 22:48:32+00:00,A game of Simon Says for matching arrow sequences made using Verilog.,0,ShirleyofHuang/FPGA_SimonSays,222559901,Verilog,FPGA_SimonSays,596,1,2019-12-13 16:18:56+00:00,[],None
187,https://github.com/Rigoaguia/cordic_verilog.git,2019-10-31 18:30:21+00:00,Cordic,0,Rigoaguia/cordic_verilog,218834291,Verilog,cordic_verilog,2740,1,2021-05-13 21:37:28+00:00,[],None
188,https://github.com/andoliv1/Basic-Processor-in-Verliog.git,2019-11-09 21:32:02+00:00,implementation of processor,0,andoliv1/Basic-Processor-in-Verliog,220706352,Verilog,Basic-Processor-in-Verliog,77,1,2020-06-24 13:42:05+00:00,[],None
189,https://github.com/omnimorpheus/Low-Pass-Filter.git,2019-11-11 19:56:45+00:00,A Xilinx Virtex II Pro FPGA Board with a XC2VP30 device and 896 package has been used. The board includes a 15 pin video DAC connector to support the VGA monitor and a 6 pin PS/2 serial port to support the keyboard.,0,omnimorpheus/Low-Pass-Filter,221059120,,Low-Pass-Filter,3409,1,2022-06-09 19:12:34+00:00,[],None
190,https://github.com/OscBacon/NotNot-Verilog.git,2019-11-18 21:17:00+00:00,A Verilog implementation of the NotNot Game for the Cyclone V FPGA,0,OscBacon/NotNot-Verilog,222546279,Verilog,NotNot-Verilog,96,1,2020-03-22 22:02:58+00:00,[],None
191,https://github.com/CodePurble/verilog-hdl.git,2019-11-08 09:23:52+00:00,,0,CodePurble/verilog-hdl,220431849,Verilog,verilog-hdl,653,1,2022-05-26 07:26:57+00:00,[],None
192,https://github.com/arobinson8/ex1.git,2019-11-21 01:30:01+00:00,verilog lab,0,arobinson8/ex1,223061791,Verilog,ex1,6,1,2019-12-05 02:47:28+00:00,[],None
193,https://github.com/GirtsR/FlappyBird_Verilog.git,2019-11-29 07:49:09+00:00,Flappy Bird game for Xilinx Spartan 3E board written in Verilog,0,GirtsR/FlappyBird_Verilog,224803478,Verilog,FlappyBird_Verilog,94,1,2023-12-22 07:54:53+00:00,[],None
194,https://github.com/StaringWhere/Verilog-HDL.git,2019-11-03 04:33:26+00:00,demo,0,StaringWhere/Verilog-HDL,219251707,Verilog,Verilog-HDL,73,1,2023-08-10 01:18:34+00:00,[],None
195,https://github.com/hershey890/space_invaders_fpga.git,2019-11-26 19:07:29+00:00,,0,hershey890/space_invaders_fpga,224266327,Verilog,space_invaders_fpga,2,1,2022-05-20 08:45:03+00:00,[],None
196,https://github.com/chengkai-liu/RISC-V-CPU.git,2019-11-24 01:49:40+00:00,,0,chengkai-liu/RISC-V-CPU,223678602,Verilog,RISC-V-CPU,1873,1,2022-10-30 05:45:27+00:00,[],None
197,https://github.com/yuasabe/verilog.git,2019-11-18 07:39:53+00:00,,0,yuasabe/verilog,222389976,Verilog,verilog,7106,1,2023-07-25 13:37:24+00:00,[],None
198,https://github.com/vishalgoyall/1-D_CNN_HW_generator.git,2019-11-16 18:02:51+00:00,The goal of this project is to create a piece of software that flexibly generates hardware to accelerate the evaluation of multiple layers of convolutions with a non-linear function called a ReLU (‚Äúrectified linear unit‚Äù) after each convolution.,0,vishalgoyall/1-D_CNN_HW_generator,222139139,Verilog,1-D_CNN_HW_generator,15095,1,2023-07-03 04:39:57+00:00,[],None
199,https://github.com/racaraujo/SistemasP1.git,2019-11-10 18:01:35+00:00,Reposit√≥rio para Quartus 18.0 desenvolvidos em Sistemas Digitais,0,racaraujo/SistemasP1,220828653,Verilog,SistemasP1,740,1,2020-01-07 13:03:19+00:00,[],https://api.github.com/licenses/apache-2.0
200,https://github.com/gcyBruce/Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor.git,2019-11-12 10:27:42+00:00,,0,gcyBruce/Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor,221190946,Verilog,Real-Time-FPGA-based-Ethernet-Control-Communication-for-a-Servo-Motor,4732,1,2021-02-14 14:57:31+00:00,[],None
201,https://github.com/tangshi706/verilog.git,2019-11-16 06:24:36+00:00,verilogÂ≠¶‰π†ËØ≠Ê≥ïÔºåÁªèÂÖ∏ÁîµË∑Ø,1,tangshi706/verilog,222056932,Verilog,verilog,112,1,2020-05-08 15:38:20+00:00,[],None
202,https://github.com/oscourse-tsinghua/undergraduate-fzpeng2020.git,2019-11-07 08:29:58+00:00,http://os.cs.tsinghua.edu.cn/research/undergraduate/fzpeng2020,1,oscourse-tsinghua/undergraduate-fzpeng2020,220187565,Verilog,undergraduate-fzpeng2020,657688,1,2020-06-27 07:58:28+00:00,[],https://api.github.com/licenses/gpl-3.0
203,https://github.com/SudarshanHV/AESVerilog.git,2019-11-12 15:28:15+00:00,,0,SudarshanHV/AESVerilog,221250124,Verilog,AESVerilog,399,1,2021-12-19 09:05:50+00:00,[],None
204,https://github.com/125215153/openofdm.git,2019-11-19 13:37:53+00:00,,0,125215153/openofdm,222704581,Verilog,openofdm,25980,1,2021-04-08 07:47:05+00:00,[],https://api.github.com/licenses/apache-2.0
205,https://github.com/merledu/Chisel-Generated-Verilog-on-FPGA.git,2019-11-18 23:01:31+00:00,,0,merledu/Chisel-Generated-Verilog-on-FPGA,222561709,Verilog,Chisel-Generated-Verilog-on-FPGA,54,1,2022-05-12 15:25:29+00:00,[],None
206,https://github.com/bakugod/verilog.git,2019-11-18 19:12:19+00:00,signal programming maYbe,0,bakugod/verilog,222524446,Verilog,verilog,10,1,2023-03-24 15:02:07+00:00,[],None
207,https://github.com/Connorado9/Mini-CPU.git,2019-10-28 00:47:05+00:00,"Average computers today are capable of executing billions of operations every second. The speed with which these processes are completed is becoming more and more important with society‚Äôs ever-expanding need for quick computation. Thus, it is important to first analyze how these operations work at a primitive level in search of faster procedures before materializing at a larger scale. This project aims to create a miniature central processing unit (CPU) that can perform basic arithmetic, comparison, and logical operations.",0,Connorado9/Mini-CPU,217937837,Verilog,Mini-CPU,11695,1,2022-05-18 05:58:52+00:00,[],None
208,https://github.com/sparsh2706/HDU-RISC-5-stage-8-bit.git,2019-10-29 07:08:56+00:00,This is the Verilog Implementation for a Hazard Detectot Unit for a RISC 5-stage pipeline,1,sparsh2706/HDU-RISC-5-stage-8-bit,218225112,Verilog,HDU-RISC-5-stage-8-bit,39,1,2019-11-12 16:13:00+00:00,[],None
209,https://github.com/xmliszt/bombsweeper.git,2019-11-30 07:06:49+00:00,50.002 T1-2,0,xmliszt/bombsweeper,224973740,Verilog,bombsweeper,7222,1,2019-12-04 03:55:04+00:00,[],None
210,https://github.com/Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA.git,2019-11-08 15:19:30+00:00,,0,Anala-Keshava/Realization-of-Saturation-Logic-in-DSPA,220493336,Verilog,Realization-of-Saturation-Logic-in-DSPA,5,1,2019-11-18 13:08:08+00:00,"['dspa', 'verilog', 'saturationlogic', 'mac', 'signed', 'overflow-detection', 'underflow-detection']",None
211,https://github.com/rohanverma94/NexysVideoEthernet.git,2019-11-17 14:35:27+00:00,This repository has code for the ethernet demonstration in Nexys Video FPGA board,0,rohanverma94/NexysVideoEthernet,222261677,Verilog,NexysVideoEthernet,77,1,2020-01-18 13:44:35+00:00,[],None
212,https://github.com/Ahmedyousry22/PCI-communication-protocol.git,2019-11-18 17:18:42+00:00,PCI communication protocol modeled in verilog,0,Ahmedyousry22/PCI-communication-protocol,222503569,Verilog,PCI-communication-protocol,5,1,2023-05-17 05:15:35+00:00,[],None
213,https://github.com/adrien1018/CA2019-risc-v-cpu.git,2019-11-19 11:44:24+00:00,"A Verilog implementation of a RISC-V CPU, supporting RV32IM instruction set with cache & memory module",1,adrien1018/CA2019-risc-v-cpu,222683119,Verilog,CA2019-risc-v-cpu,3132,1,2021-08-28 14:34:13+00:00,[],None
214,https://github.com/github-fds/confmc.armv7l.raspbian.2019.10.git,2019-11-18 05:52:05+00:00,CON-FMC SW package version 2019.10 for 32-bit Raspbian,0,github-fds/confmc.armv7l.raspbian.2019.10,222373357,Verilog,confmc.armv7l.raspbian.2019.10,23998,1,2022-02-17 22:01:06+00:00,[],None
215,https://github.com/Ivyfeather/CPU.git,2019-11-22 10:40:41+00:00,,0,Ivyfeather/CPU,223382213,Verilog,CPU,75,1,2023-07-03 12:12:36+00:00,[],None
216,https://github.com/CRThu/Carrot-Inside-FPGA-Board.git,2019-11-23 17:07:33+00:00,Carrot's 'Carrot Inside' EP4CE6 Altera FPGA Board.,0,CRThu/Carrot-Inside-FPGA-Board,223624657,Verilog,Carrot-Inside-FPGA-Board,24599,1,2020-02-18 10:47:31+00:00,[],https://api.github.com/licenses/apache-2.0
217,https://github.com/aquaxis/aq_axis_reduce.git,2019-11-27 06:53:04+00:00,,0,aquaxis/aq_axis_reduce,224364589,Verilog,aq_axis_reduce,5751,1,2022-02-18 20:05:54+00:00,[],https://api.github.com/licenses/mit
218,https://github.com/LVYOUyw/Risc-v-CPU.git,2019-11-27 11:10:41+00:00,SJTU 2019 HomeWork,0,LVYOUyw/Risc-v-CPU,224412065,Verilog,Risc-v-CPU,74,1,2023-03-12 00:13:52+00:00,[],None
219,https://github.com/cn9826/Goldschmidt-Divider.git,2019-11-11 15:24:28+00:00,course project for VLSI I,0,cn9826/Goldschmidt-Divider,221010444,Verilog,Goldschmidt-Divider,26,1,2023-04-08 14:42:56+00:00,[],None
220,https://github.com/koo9ithub/LogicDesign.git,2019-11-04 10:08:57+00:00,,0,koo9ithub/LogicDesign,219471418,Verilog,LogicDesign,4225,1,2019-12-07 07:24:57+00:00,[],None
221,https://github.com/Verdvana/Syn_FIFO.git,2019-11-04 07:17:17+00:00,‰ΩçÂÆΩÂíåÊ∑±Â∫¶ÂèØÂÆöÂà∂ÁöÑÂêåÊ≠•FIFO,0,Verdvana/Syn_FIFO,219440108,Verilog,Syn_FIFO,11415,1,2022-06-06 06:16:54+00:00,[],None
222,https://github.com/masterdegree123/fpga_flash.git,2019-10-28 19:14:12+00:00,,0,masterdegree123/fpga_flash,218126213,Verilog,fpga_flash,7208,1,2024-03-23 16:25:34+00:00,[],https://api.github.com/licenses/mit
223,https://github.com/HKUST-VLSILab-SoftwareTeam/ISDN4400.git,2019-10-30 16:18:59+00:00,source code for ISDN4400 FPGA Design,0,HKUST-VLSILab-SoftwareTeam/ISDN4400,218570652,Verilog,ISDN4400,10331,1,2020-12-10 03:27:46+00:00,[],None
224,https://github.com/jashley2017/CPE480Proj4.git,2019-10-27 18:40:00+00:00,Project 4 for CPE480 Single Cycle Pipeline for AXA,1,jashley2017/CPE480Proj4,217899414,Verilog,CPE480Proj4,34,1,2022-07-11 18:04:56+00:00,[],None
225,https://github.com/NKAMLESHRAJ/i2c_bus.git,2019-11-11 18:36:24+00:00,,0,NKAMLESHRAJ/i2c_bus,221045568,Verilog,i2c_bus,26,1,2020-07-07 08:35:15+00:00,[],None
226,https://github.com/Da-Zhi666/-.git,2019-11-23 12:58:37+00:00,,0,Da-Zhi666/-,223588855,Verilog,-,8870,1,2020-03-02 01:58:19+00:00,[],None
227,https://github.com/JoseIuri/cocoTB_FFT.git,2019-11-09 14:10:38+00:00,This repository Contains a CocoTB testbench structure to verify a FFT/IFFT 128 points processor DUT. ,0,JoseIuri/cocoTB_FFT,220651631,Verilog,cocoTB_FFT,220,1,2020-12-02 12:23:56+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/Phasip/TinyFpga-ApduTrigger.git,2019-11-09 09:24:07+00:00,Sets output to high after bytes are matched on the data line of a ISO7816 compatible device,0,Phasip/TinyFpga-ApduTrigger,220619327,Verilog,TinyFpga-ApduTrigger,92,1,2021-10-07 11:53:38+00:00,[],None
229,https://github.com/danbugs/cool_processor.git,2019-11-12 21:47:28+00:00,A simple processor developed with Verilog,1,danbugs/cool_processor,221318548,Verilog,cool_processor,44,1,2022-04-30 23:02:19+00:00,"['school-project', 'embedded-system']",https://api.github.com/licenses/gpl-3.0
230,https://github.com/CRThu/SingleCycleCPU.git,2019-11-15 15:53:07+00:00,carrot's simple single-cycle CPU -- CRT4004,0,CRThu/SingleCycleCPU,221955769,Verilog,SingleCycleCPU,3426,1,2019-12-12 07:08:28+00:00,[],https://api.github.com/licenses/apache-2.0
231,https://github.com/joshl229/fpga-real-time-audio-effects.git,2019-11-16 01:25:58+00:00,ECE 385 final project,0,joshl229/fpga-real-time-audio-effects,222029607,Verilog,fpga-real-time-audio-effects,10855,1,2019-11-26 19:04:03+00:00,[],None
232,https://github.com/AiArtisan/2019-fpga-.git,2019-11-24 14:17:50+00:00,,0,AiArtisan/2019-fpga-,223755791,Verilog,2019-fpga-,32,1,2022-05-31 23:21:29+00:00,[],None
233,https://github.com/siyuanwu99/verilog-coursework.git,2019-11-28 00:44:28+00:00,This is an implementation of course work for Digital Circuit Design. ,0,siyuanwu99/verilog-coursework,224541397,Verilog,verilog-coursework,9,1,2023-02-03 14:33:43+00:00,[],None
234,https://github.com/binhtran432k/BTL_Topic2_VerilogDesign.git,2019-11-19 03:53:38+00:00,It contains all module of Big Assignment that is topic2 - A digital clock,1,binhtran432k/BTL_Topic2_VerilogDesign,222603873,Verilog,BTL_Topic2_VerilogDesign,37,1,2023-05-28 12:01:20+00:00,[],None
235,https://github.com/MarkG98/MorseCodeTranslator.git,2019-11-16 16:50:48+00:00,Repository for a Morse code to ASCII decoder for Olin's Computer Architecture class final project.,1,MarkG98/MorseCodeTranslator,222130384,Verilog,MorseCodeTranslator,33317,1,2023-11-22 17:55:22+00:00,[],None
236,https://github.com/rtwksai/mips.git,2019-11-12 14:01:27+00:00,32-bit Non Pipeline MIPS Processor,1,rtwksai/mips,221231440,Verilog,mips,538,1,2023-03-12 01:39:26+00:00,[],https://api.github.com/licenses/mit
237,https://github.com/zhou-1/Single-cycle-ARM.git,2019-11-01 01:49:16+00:00,In Verilog. :floppy_disk:,2,zhou-1/Single-cycle-ARM,218892948,Verilog,Single-cycle-ARM,279,1,2022-07-28 14:20:30+00:00,"['verilog', 'arm']",None
238,https://github.com/zhangcheng223/HDL-Bits.git,2019-11-12 08:12:33+00:00,The answer of  circuit design exercises using verilog HDL in HDL-Bits,0,zhangcheng223/HDL-Bits,221164460,Verilog,HDL-Bits,40,1,2020-04-20 09:55:24+00:00,[],None
239,https://github.com/RPG-7/PRV32_SoC.git,2019-11-24 13:32:34+00:00,"Pan's PRV32 Core, SoC Suite by Hong Xiaoyu",1,RPG-7/PRV32_SoC,223749074,Verilog,PRV32_SoC,55,1,2021-06-03 05:42:23+00:00,['soc-suite'],https://api.github.com/licenses/gpl-2.0
240,https://github.com/niksram/serial-adder-verilog.git,2019-11-22 16:09:49+00:00,verilog code for 16-bit Sequential Serial Adder,1,niksram/serial-adder-verilog,223439768,Verilog,serial-adder-verilog,5701,1,2020-03-01 18:02:45+00:00,[],None
241,https://github.com/hasibamin95/MIPS_microprocessor.git,2019-11-22 20:21:18+00:00,,0,hasibamin95/MIPS_microprocessor,223480276,Verilog,MIPS_microprocessor,98,1,2022-02-16 23:13:30+00:00,[],None
242,https://github.com/gaapaul/468.git,2019-11-03 06:01:08+00:00,,1,gaapaul/468,219258697,Verilog,468,112,1,2023-11-14 01:35:01+00:00,[],None
243,https://github.com/Sun-hao-han/-2019-.git,2019-11-24 09:10:01+00:00,ÂèåÁõÆÊµãË∑ùÈÄâÈ¢ò‰ª£Á†Å,0,Sun-hao-han/-2019-,223718314,Verilog,-2019-,106,1,2024-01-07 13:02:57+00:00,[],None
244,https://github.com/elf2flash/stratix5_10g.git,2019-10-28 17:11:25+00:00,10G net vhdl project for Intel Stratix V,1,elf2flash/stratix5_10g,218103167,Verilog,stratix5_10g,18,1,2021-05-11 20:03:05+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/minisparrow/freedom.git,2019-11-07 23:31:32+00:00,riscv unofficial ,1,minisparrow/freedom,220347822,Verilog,freedom,12181,1,2022-05-12 15:37:14+00:00,[],https://api.github.com/licenses/apache-2.0
246,https://github.com/Virviglaz/verilog.git,2019-11-16 13:07:05+00:00,,0,Virviglaz/verilog,222100730,Verilog,verilog,12,1,2023-03-11 21:48:28+00:00,[],None
247,https://github.com/itdreaman/2019fpgachina.git,2019-11-23 11:03:19+00:00,track the characteristic object based on color,0,itdreaman/2019fpgachina,223574673,Verilog,2019fpgachina,12488,1,2023-04-01 08:18:20+00:00,[],None
248,https://github.com/ron1502/microcontroller.git,2019-11-21 15:49:38+00:00,Verilog design of a microcontroller as part of the System Synthesis and Design class final project,0,ron1502/microcontroller,223209350,Verilog,microcontroller,67,1,2022-01-09 22:36:58+00:00,[],None
249,https://github.com/jashley2017/CPE480_Proj5.git,2019-11-20 20:04:10+00:00,Multicore Pipelined AXA,0,jashley2017/CPE480_Proj5,223017675,Verilog,CPE480_Proj5,33,1,2022-07-11 18:04:54+00:00,[],None
250,https://github.com/CodeWizrd001/LDProject.git,2019-11-15 16:23:59+00:00,Logic Design Project,2,CodeWizrd001/LDProject,221961786,Verilog,LDProject,4172,1,2019-11-30 21:03:46+00:00,[],None
251,https://github.com/mattagar6/ECE241_Project.git,2019-11-11 04:39:36+00:00,,0,mattagar6/ECE241_Project,220902130,Verilog,ECE241_Project,640,1,2019-11-29 19:53:38+00:00,[],None
252,https://github.com/github-fds/confmc.x86_64.linux.2019.10.git,2019-11-18 05:49:14+00:00,CON-FMC SW package version 2019.10 for 64-bit Linux,0,github-fds/confmc.x86_64.linux.2019.10,222372943,Verilog,confmc.x86_64.linux.2019.10,23999,1,2022-02-17 22:01:07+00:00,[],None
253,https://github.com/yevgenyye/cnn_asic.git,2019-11-26 09:14:45+00:00,,0,yevgenyye/cnn_asic,224149623,Verilog,cnn_asic,8521,1,2022-11-09 15:44:29+00:00,[],None
254,https://github.com/Mustafa-AlHariry/pipelined.git,2019-11-08 01:13:37+00:00,,0,Mustafa-AlHariry/pipelined,220359425,,pipelined,1660,1,2019-11-29 16:01:30+00:00,[],None
255,https://github.com/oscardhc/RISC-V_CPU.git,2019-11-13 05:15:29+00:00,,0,oscardhc/RISC-V_CPU,221378053,Verilog,RISC-V_CPU,1683,1,2023-03-11 23:33:12+00:00,[],None
256,https://github.com/zetako/Single-cycle-CPU-verilog.git,2019-11-17 14:22:05+00:00,"Single cycle CPU design in verilog, for Computer Organization and Design Lecture. VerilogÂçïÂë®ÊúüCPUËÆæËÆ°ÔºåËÆ°ÁÆóÊú∫ÁªÑÊàê‰∏éËÆæËÆ°ÂÆûÈ™å",1,zetako/Single-cycle-CPU-verilog,222259758,Verilog,Single-cycle-CPU-verilog,36392,1,2023-04-28 14:50:08+00:00,[],None
257,https://github.com/Neuromod/2D-Lorenz.git,2019-11-13 15:12:42+00:00,FPGA 2D Lorenz System,0,Neuromod/2D-Lorenz,221487324,Verilog,2D-Lorenz,4,1,2020-12-13 01:53:42+00:00,[],None
258,https://github.com/thomson008/snake-game.git,2019-11-20 18:32:14+00:00,Hardware Snake game written in Verilog,0,thomson008/snake-game,223002150,Verilog,snake-game,14,1,2022-10-21 04:54:13+00:00,[],None
259,https://github.com/CompArchPlayground/ecg_feature_extractor.git,2019-11-24 19:42:51+00:00,"MSc Project, Design & ASIC implementation of a DWT based low-power ECG feature extractor",0,CompArchPlayground/ecg_feature_extractor,223799884,Verilog,ecg_feature_extractor,154,1,2022-03-16 03:08:00+00:00,[],None
260,https://github.com/aquaxis/aq_axils_sample.git,2019-11-26 06:57:28+00:00,,0,aquaxis/aq_axils_sample,224123565,Verilog,aq_axils_sample,10,1,2022-02-18 20:05:41+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/Shayshu-NR/ECE241-Digital-systems-fall-2019.git,2019-11-06 05:01:18+00:00,UofT eng ECE241 digital systems labs,0,Shayshu-NR/ECE241-Digital-systems-fall-2019,219915581,Verilog,ECE241-Digital-systems-fall-2019,1800,1,2021-11-14 00:39:59+00:00,[],None
262,https://github.com/CodeWizrd001/LDLab.git,2019-11-01 10:43:57+00:00,Logic Design Lab Assignment,1,CodeWizrd001/LDLab,218966631,Verilog,LDLab,2229,1,2021-07-09 10:14:15+00:00,['hacktoberfest'],None
263,https://github.com/stella-cai/cloudy-with-a-chance-of-meatsquares.git,2019-11-19 19:14:10+00:00,Course project for CSC258,0,stella-cai/cloudy-with-a-chance-of-meatsquares,222770552,Verilog,cloudy-with-a-chance-of-meatsquares,237,1,2019-12-04 22:43:18+00:00,[],None
264,https://github.com/MiKoronjoo/com_art_lab.git,2019-11-13 10:32:47+00:00,,0,MiKoronjoo/com_art_lab,221433926,Verilog,com_art_lab,5,1,2020-08-11 09:13:28+00:00,[],None
265,https://github.com/Junes-PhD/2019_Supercon_VGA_Cartridge.git,2019-11-22 02:16:12+00:00,,0,Junes-PhD/2019_Supercon_VGA_Cartridge,223304778,Verilog,2019_Supercon_VGA_Cartridge,120,1,2019-12-30 20:56:58+00:00,[],
266,https://github.com/daryllman/MOJO-16bitALU.git,2019-11-05 13:41:58+00:00,16-Bit ALU verilog/lucid code for MOJO implementation,1,daryllman/MOJO-16bitALU,219754534,Verilog,MOJO-16bitALU,951,1,2020-11-03 16:51:12+00:00,[],None
267,https://github.com/xmliszt/1D16bitALUmojo.git,2019-11-05 11:07:59+00:00,,1,xmliszt/1D16bitALUmojo,219725241,Verilog,1D16bitALUmojo,1319,1,2020-08-29 16:48:38+00:00,[],None
268,https://github.com/Neuromod/3D-Lorenz.git,2019-11-30 15:38:14+00:00,FPGA 3D Lorenz System,0,Neuromod/3D-Lorenz,225033146,Verilog,3D-Lorenz,7,1,2020-12-13 01:53:41+00:00,[],None
269,https://github.com/ericksuzart/FPGA-BlackJack.git,2019-11-22 16:11:21+00:00,BlackJack game in verilog,2,ericksuzart/FPGA-BlackJack,223440030,Verilog,FPGA-BlackJack,97369,1,2019-12-19 19:25:39+00:00,[],None
270,https://github.com/ConnerTenn/Synth.git,2019-11-04 01:54:38+00:00,,0,ConnerTenn/Synth,219396090,Verilog,Synth,113,1,2020-07-13 03:32:03+00:00,[],None
271,https://github.com/qiankun214/leetcode-verilog.git,2019-11-29 07:43:34+00:00,solution question from LeetCode with Verilog(RTL),0,qiankun214/leetcode-verilog,224802524,Verilog,leetcode-verilog,15,1,2024-02-25 07:23:15+00:00,[],None
272,https://github.com/sparklaowang/GpsTamingTimer.git,2019-11-27 02:53:01+00:00,Use gps pps pulse to correct a local clock,0,sparklaowang/GpsTamingTimer,224330883,Verilog,GpsTamingTimer,1,1,2019-11-27 04:11:53+00:00,[],None
273,https://github.com/Muhammad-Feili/Compressor.git,2019-11-22 09:24:10+00:00,Compressor 5 to 2 in verilog code.,0,Muhammad-Feili/Compressor,223368327,Verilog,Compressor,36,1,2023-05-11 09:53:10+00:00,[],None
274,https://github.com/panwm100/mdy_sdram_edge.git,2019-11-25 06:08:36+00:00,,1,panwm100/mdy_sdram_edge,223873952,Verilog,mdy_sdram_edge,114,1,2020-02-14 03:22:27+00:00,[],None
275,https://github.com/gregbae99/ece385.git,2019-11-17 06:01:00+00:00,ECE 385 System Verilog/C Code,0,gregbae99/ece385,222204529,,ece385,1938,1,2023-09-19 22:52:35+00:00,[],None
276,https://github.com/suzoosuagr/a-simple-cpu-course-pj.git,2019-11-16 15:45:34+00:00,course project,0,suzoosuagr/a-simple-cpu-course-pj,222121216,Verilog,a-simple-cpu-course-pj,14911,1,2023-11-04 03:19:12+00:00,[],None
277,https://github.com/Xiaoyu-An/Single-cycle-ARM-CPU.git,2019-11-19 01:36:19+00:00,,0,Xiaoyu-An/Single-cycle-ARM-CPU,222582133,Verilog,Single-cycle-ARM-CPU,1586,1,2019-12-02 05:02:12+00:00,[],None
278,https://github.com/hez2010/MultipleCycleCPU.git,2019-11-28 03:31:02+00:00,Multiple Cycle MIPS CPU,0,hez2010/MultipleCycleCPU,224563042,Verilog,MultipleCycleCPU,1653,1,2020-11-11 14:50:08+00:00,[],None
279,https://github.com/jreimer107/FPGA_NN.git,2019-10-31 23:29:43+00:00,,1,jreimer107/FPGA_NN,218878093,Verilog,FPGA_NN,29303,1,2022-05-16 12:40:53+00:00,[],None
280,https://github.com/diegoraian/processador.git,2019-11-19 01:45:53+00:00,Processador de 5 est√°gios,0,diegoraian/processador,222583664,Verilog,processador,8,1,2019-12-01 19:51:23+00:00,[],None
281,https://github.com/minjichu/LogicDesign.git,2019-11-04 10:44:03+00:00,,0,minjichu/LogicDesign,219477703,Verilog,LogicDesign,1819,1,2019-12-08 15:00:15+00:00,[],None
282,https://github.com/blhguo/chess.git,2019-11-13 00:03:49+00:00,,0,blhguo/chess,221335807,Verilog,chess,2320,1,2019-12-19 21:12:50+00:00,[],None
283,https://github.com/Seth10001/seven-segment-controller.git,2019-11-22 22:17:30+00:00,Scanning seven-segment display controller for Digilent's Nexys A7-100T board,0,Seth10001/seven-segment-controller,223495545,,seven-segment-controller,113,1,2023-03-07 06:18:51+00:00,[],None
284,https://github.com/sehee1122/LogicDesign.git,2019-10-28 23:50:11+00:00,,0,sehee1122/LogicDesign,218166620,Verilog,LogicDesign,20280,0,2019-12-20 07:04:20+00:00,[],None
285,https://github.com/DK-s-imbeded-hardware-projects/Project-05.git,2019-11-01 15:36:19+00:00,Hardware project05,0,DK-s-imbeded-hardware-projects/Project-05,219013735,Verilog,Project-05,6210,0,2019-11-01 15:37:05+00:00,[],None
286,https://github.com/Bert-Z/FPGA.git,2019-11-02 09:27:58+00:00,FPGA homework,0,Bert-Z/FPGA,219131529,Verilog,FPGA,5,0,2019-11-02 09:31:26+00:00,[],None
287,https://github.com/stellaw1/211-Lab7.git,2019-10-28 05:43:34+00:00,,0,stellaw1/211-Lab7,217974091,Verilog,211-Lab7,96,0,2022-03-17 23:48:31+00:00,[],None
288,https://github.com/WireLife/lazy.git,2019-11-29 04:13:46+00:00,I am so lazy and I want to be more lazy.,1,WireLife/lazy,224775357,Verilog,lazy,26,0,2022-09-11 08:57:02+00:00,[],None
289,https://github.com/EYLeong/CompStruct1D.git,2019-11-04 03:32:53+00:00,,0,EYLeong/CompStruct1D,219410415,Verilog,CompStruct1D,8095,0,2019-11-05 12:49:26+00:00,[],None
290,https://github.com/maschoffjake/6710NDNRouter.git,2019-11-05 22:38:12+00:00,Final proj for 6710,0,maschoffjake/6710NDNRouter,219863946,Verilog,6710NDNRouter,18022,0,2019-12-12 19:49:19+00:00,[],None
291,https://github.com/VenciFreeman/StopWatch.git,2019-11-06 08:05:22+00:00,A stop watch which can be connected to the monitor and controlled by keyboard via VGA cable.,0,VenciFreeman/StopWatch,219943485,Verilog,StopWatch,18,0,2021-04-19 18:25:05+00:00,['fpga'],https://api.github.com/licenses/mit
292,https://github.com/Nevyn65/MIPS_CPU.git,2019-11-06 07:17:27+00:00,,0,Nevyn65/MIPS_CPU,219935036,Verilog,MIPS_CPU,17,0,2019-11-06 07:35:12+00:00,[],None
293,https://github.com/shadman-kaif/Verilog-Labs.git,2019-11-06 04:37:50+00:00,‚ö° Second Year Verilog Labs ,0,shadman-kaif/Verilog-Labs,219912850,Verilog,Verilog-Labs,1223,0,2020-02-19 02:34:16+00:00,[],None
294,https://github.com/ashih2018/simulating-life.git,2019-11-13 23:44:20+00:00,A simulation of Conway's Game of Life written in verilog.,0,ashih2018/simulating-life,221572616,Verilog,simulating-life,24494,0,2019-12-05 00:52:49+00:00,[],None
295,https://github.com/Audrax/eece-snake.git,2019-11-14 15:23:44+00:00,Snake Game for Basys3 FPGA,1,Audrax/eece-snake,221728120,Verilog,eece-snake,4156,0,2019-12-14 04:45:26+00:00,"['verilog', 'basys3', 'snake-game']",None
296,https://github.com/dilen11/verilog-system-synthests.git,2019-11-08 05:45:43+00:00,,0,dilen11/verilog-system-synthests,220395309,Verilog,verilog-system-synthests,3,0,2019-11-08 05:49:31+00:00,[],None
297,https://github.com/itba-electro3-2019/tpf-grupo-1.git,2019-11-16 16:59:07+00:00,tpf-grupo-1 created by GitHub Classroom,0,itba-electro3-2019/tpf-grupo-1,222131344,Verilog,tpf-grupo-1,24126,0,2019-11-17 20:23:26+00:00,[],None
298,https://github.com/YJazzar/Traffic-Light-PTO.git,2019-11-15 17:15:16+00:00,iverilog traffic light system,1,YJazzar/Traffic-Light-PTO,221970254,Verilog,Traffic-Light-PTO,2939,0,2019-11-24 03:48:18+00:00,[],None
299,https://github.com/MipsyCola/MIPS-Pipeline.git,2019-11-14 19:51:08+00:00,,0,MipsyCola/MIPS-Pipeline,221775073,Verilog,MIPS-Pipeline,376,0,2019-11-14 19:51:37+00:00,[],None
300,https://github.com/Animanny/ECE241-Road-Rage.git,2019-11-16 00:04:00+00:00,,0,Animanny/ECE241-Road-Rage,222022691,Verilog,ECE241-Road-Rage,16371,0,2019-11-30 20:56:56+00:00,[],None
301,https://github.com/kaypohleb/1D_ComputationStructures.git,2019-11-04 19:39:13+00:00,FPGA Mojo Lucid ,0,kaypohleb/1D_ComputationStructures,219582062,Verilog,1D_ComputationStructures,1879,0,2019-11-05 12:22:16+00:00,[],None
302,https://github.com/ZhiyuanGu/FIR-filter.git,2019-11-29 17:15:11+00:00,high-performance finite-impulse response filter on an FPGA (ECE1756 lab2),1,ZhiyuanGu/FIR-filter,224895230,Verilog,FIR-filter,1885,0,2019-11-29 17:27:18+00:00,[],None
303,https://github.com/JeremyLogics/EE543-Verilog-Final-Project-Fall19.git,2019-11-29 21:34:08+00:00,,0,JeremyLogics/EE543-Verilog-Final-Project-Fall19,224924903,Verilog,EE543-Verilog-Final-Project-Fall19,83,0,2019-12-11 03:07:30+00:00,[],None
304,https://github.com/neovasudeva/Galaga.git,2019-11-28 20:44:51+00:00,A SystemVerilog (hardware) implementation of Galaga. To be used for ECE 385 final project.,0,neovasudeva/Galaga,224726483,Verilog,Galaga,213023,0,2019-12-11 06:59:52+00:00,[],None
305,https://github.com/clh910936/alu.git,2019-11-04 01:25:03+00:00,I created an arithmetic logic unit in Verilog for a Digital Systems class,0,clh910936/alu,219392099,Verilog,alu,7,0,2019-11-04 01:28:31+00:00,[],None
306,https://github.com/basic-bhavya/DigitalElectronicsProject.git,2019-11-11 16:44:23+00:00,DE ka kaam,0,basic-bhavya/DigitalElectronicsProject,221025822,Verilog,DigitalElectronicsProject,4,0,2019-11-18 16:02:57+00:00,[],None
307,https://github.com/ThomasArtin/MIPS_verilog_CSE_2019-.git,2019-11-19 11:40:12+00:00,,0,ThomasArtin/MIPS_verilog_CSE_2019-,222682380,Verilog,MIPS_verilog_CSE_2019-,18,0,2020-07-09 13:53:50+00:00,[],None
308,https://github.com/xxj123-cyber/kkk.git,2019-11-24 08:35:22+00:00,hello world,0,xxj123-cyber/kkk,223714690,Verilog,kkk,13,0,2019-11-24 09:15:45+00:00,[],None
309,https://github.com/kimn1944/ooo-processor.git,2019-11-23 00:15:09+00:00,Out of order MIPS processor,0,kimn1944/ooo-processor,223507114,Verilog,ooo-processor,25227,0,2020-06-02 18:52:38+00:00,[],None
310,https://github.com/WanZzzzzz/6372project.git,2019-11-22 21:56:23+00:00,,1,WanZzzzzz/6372project,223493090,Verilog,6372project,301,0,2021-02-09 16:20:36+00:00,[],None
311,https://github.com/yixin0829/ece241-fpga-final-project.git,2019-11-22 20:38:34+00:00,FPGA project using DE1-SoC board that can process images into different filter effects,1,yixin0829/ece241-fpga-final-project,223482688,Verilog,ece241-fpga-final-project,103166,0,2021-01-05 00:17:05+00:00,"['verilog', 'de1-soc']",None
312,https://github.com/yuxiashu/Prj.git,2019-11-25 06:50:11+00:00,,0,yuxiashu/Prj,223880682,Verilog,Prj,488,0,2019-11-25 09:39:24+00:00,[],None
313,https://github.com/raymondbacco/ee140Proj.git,2019-11-26 23:03:35+00:00,,0,raymondbacco/ee140Proj,224301788,Verilog,ee140Proj,1381,0,2019-12-18 05:18:02+00:00,[],None
314,https://github.com/Danielff7/Verilog-Protocol-Design.git,2019-11-26 15:14:48+00:00,"implementing industrial interface (I2C, SPI, UART...etc) design using verilog",0,Danielff7/Verilog-Protocol-Design,224221780,Verilog,Verilog-Protocol-Design,24063,0,2019-11-26 15:31:30+00:00,[],None
315,https://github.com/alperbilgic/Multicycle-Processor.git,2019-11-18 19:53:53+00:00,Verilog Implementation of a simple multicycle processor,0,alperbilgic/Multicycle-Processor,222532008,Verilog,Multicycle-Processor,104,0,2019-11-20 06:18:28+00:00,[],None
316,https://github.com/mit-ll/ttb.git,2019-11-18 16:29:59+00:00,Ticking Time Bomb: Distributed Counter Triggers and Design-Time Defenses,0,mit-ll/ttb,222494101,Verilog,ttb,13751,0,2020-11-19 17:12:33+00:00,[],https://api.github.com/licenses/bsd-2-clause
317,https://github.com/Mpprobst/CPE480Assignment5.git,2019-11-26 03:37:49+00:00,CPE 584 transactional memory for pipelined axa,0,Mpprobst/CPE480Assignment5,224095595,Verilog,CPE480Assignment5,316,0,2019-12-19 04:14:21+00:00,[],None
318,https://github.com/jakhuyen/vga_if.git,2019-11-02 16:19:18+00:00,,0,jakhuyen/vga_if,219179862,Verilog,vga_if,8,0,2020-02-01 00:10:50+00:00,[],None
319,https://github.com/IagorSs/Sistemas_digitais.git,2019-11-02 17:35:12+00:00,,0,IagorSs/Sistemas_digitais,219189940,Verilog,Sistemas_digitais,5,0,2019-12-05 13:01:21+00:00,[],None
320,https://github.com/ewhaqh9909/LogicDesign.git,2019-10-28 11:06:39+00:00,,0,ewhaqh9909/LogicDesign,218027639,Verilog,LogicDesign,11507,0,2019-11-25 11:25:45+00:00,[],None
321,https://github.com/MayBMore/Practice06.git,2019-10-28 13:01:08+00:00,,0,MayBMore/Practice06,218047647,Verilog,Practice06,6730,0,2019-11-04 10:09:24+00:00,[],None
322,https://github.com/hercules8088/NEXYS4_DDR.git,2019-10-28 14:03:27+00:00,,0,hercules8088/NEXYS4_DDR,218060420,Verilog,NEXYS4_DDR,1,0,2019-10-28 14:04:17+00:00,[],None
323,https://github.com/skilaru1/phoenixeye.git,2019-10-28 21:44:28+00:00,,0,skilaru1/phoenixeye,218151039,Verilog,phoenixeye,21806,0,2020-02-19 18:32:53+00:00,[],None
324,https://github.com/zackteo/16-bit-ALU-mojo.git,2019-10-31 06:23:34+00:00,16 bit ALU using MOJO FPGA ,0,zackteo/16-bit-ALU-mojo,218698324,Verilog,16-bit-ALU-mojo,3738,0,2019-11-06 04:21:01+00:00,[],None
325,https://github.com/dumuzhou216/ZhongChuan.git,2019-11-03 13:34:09+00:00,,0,dumuzhou216/ZhongChuan,219305856,Verilog,ZhongChuan,3,0,2019-11-03 13:36:16+00:00,[],None
326,https://github.com/DK-s-imbeded-hardware-projects/Project-04.git,2019-11-01 15:35:14+00:00,HardWare Project 04,0,DK-s-imbeded-hardware-projects/Project-04,219013550,Verilog,Project-04,1129,0,2019-11-01 15:35:55+00:00,[],None
327,https://github.com/Mexihko/HelloWorld-Misc.git,2019-11-05 12:27:45+00:00,miscellaneous hello world code,0,Mexihko/HelloWorld-Misc,219739725,,HelloWorld-Misc,14,0,2020-06-29 17:42:20+00:00,[],None
328,https://github.com/RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog.git,2019-10-27 12:21:27+00:00,"Structural Implementation of (16, 5) Hamming Code using Hardware Description Language Verilog.",0,RishabhAgarwal-2001/Hamming-Code-Structural-Code-Verilog,217850919,Verilog,Hamming-Code-Structural-Code-Verilog,6,0,2019-10-27 12:35:27+00:00,[],None
329,https://github.com/lochej/DE0_HPS_Example.git,2019-11-07 10:44:35+00:00,This is a Quartus Prime Lite 18.1 initial project setup to serve as a base of more complex SOC FPGA applications. It targets the DE0-Nano-Soc / Atlas-Soc board from Terasic.,0,lochej/DE0_HPS_Example,220213398,Verilog,DE0_HPS_Example,2394,0,2019-11-13 13:41:52+00:00,[],https://api.github.com/licenses/apache-2.0
330,https://github.com/AlexBono97/MIPS32SOC.git,2019-11-13 21:09:29+00:00,Proyecto realizado para la clase de Organizacion de Computadoras en el periodo Q4-2018.  Este proyecto consiste en la implementacion de un procesador monociclo que sea capaz de ejecutar ciertas instrucciones de MIPS32.,0,AlexBono97/MIPS32SOC,221552220,Verilog,MIPS32SOC,3137,0,2021-02-08 23:53:42+00:00,[],None
331,https://github.com/AdrianReimer/DE0-Projects.git,2019-11-14 19:10:04+00:00,Altera DE0 FPGA,0,AdrianReimer/DE0-Projects,221768491,Verilog,DE0-Projects,26178,0,2019-11-16 22:00:05+00:00,[],https://api.github.com/licenses/apache-2.0
332,https://github.com/ZhangShaozuo/1D_Game_Source_Code_Team1_4.git,2019-11-26 03:24:38+00:00,,1,ZhangShaozuo/1D_Game_Source_Code_Team1_4,224093612,Verilog,1D_Game_Source_Code_Team1_4,3310,0,2019-12-03 17:46:38+00:00,[],None
333,https://github.com/zchriste/RoverProject2.git,2019-11-26 17:52:13+00:00,,0,zchriste/RoverProject2,224253249,Verilog,RoverProject2,22,0,2019-12-02 19:43:42+00:00,[],None
334,https://github.com/sdamico23/CPU.git,2019-11-07 03:56:12+00:00,,0,sdamico23/CPU,220147627,Verilog,CPU,11,0,2019-12-21 21:55:47+00:00,[],None
335,https://github.com/niharika77/5-stage_pipelined_processor.git,2019-11-06 19:45:09+00:00,,0,niharika77/5-stage_pipelined_processor,220076670,Verilog,5-stage_pipelined_processor,26,0,2019-12-16 02:03:40+00:00,[],None
336,https://github.com/huaixil/AXI_PV.git,2019-11-20 04:22:04+00:00,Verification based on ILA,0,huaixil/AXI_PV,222849879,Verilog,AXI_PV,171,0,2019-12-17 02:09:53+00:00,[],None
337,https://github.com/danluki/digital-clock.git,2019-11-19 15:16:31+00:00,Digital clock that can implemented in FPGA,0,danluki/digital-clock,222725644,Verilog,digital-clock,0,0,2019-11-19 15:20:52+00:00,[],None
338,https://github.com/Yuan98Yu/RISC-V_based_on_vbird.git,2019-11-13 06:08:23+00:00,,0,Yuan98Yu/RISC-V_based_on_vbird,221385215,Verilog,RISC-V_based_on_vbird,1352,0,2019-12-13 06:43:35+00:00,[],None
339,https://github.com/mpalella/ECE-385.git,2019-11-11 18:56:07+00:00,ECE 385 Labs,0,mpalella/ECE-385,221048849,Verilog,ECE-385,232737,0,2019-12-21 23:01:44+00:00,[],None
340,https://github.com/gskumar77c/verilog-obstacle-avoiding-game.git,2019-11-11 19:35:17+00:00,Game designed on Atrix-7 FPGA board.,0,gskumar77c/verilog-obstacle-avoiding-game,221055494,Verilog,verilog-obstacle-avoiding-game,4,0,2020-03-07 19:34:25+00:00,[],None
341,https://github.com/Akilu1/magic-box.git,2019-11-24 14:50:54+00:00,Âè™ËÉΩÂÖ®Ëá™Âä®ÁöÑÁâ©ÂìÅ/ËΩ¶ËæÜÂ≠òÂÇ®Á≥ªÁªü,0,Akilu1/magic-box,223760587,Verilog,magic-box,81,0,2019-11-25 02:31:24+00:00,[],None
342,https://github.com/rafabrito/SD_Sistemas-Digitais.git,2019-11-29 18:35:01+00:00,,0,rafabrito/SD_Sistemas-Digitais,224905210,Verilog,SD_Sistemas-Digitais,22111,0,2019-12-12 23:47:53+00:00,[],None
343,https://github.com/skycity11/TFT_char.git,2019-11-21 13:57:49+00:00,Âú®TFTÊòæÁ§∫Â±è‰∏äÂÆûÁé∞‰∏≠Ëã±ÊñáÂíåÊï∞Â≠óÁöÑÂä®ÊÄÅÊòæÁ§∫,0,skycity11/TFT_char,223186388,Verilog,TFT_char,10176,0,2019-11-21 14:13:57+00:00,[],None
344,https://github.com/acse-mgs219/pipelined-microprocessor.git,2019-11-21 14:59:05+00:00,A Harvard-architecture microprocessor with 4 pipeline stages for instructions,0,acse-mgs219/pipelined-microprocessor,223199259,Verilog,pipelined-microprocessor,10560,0,2019-11-21 17:05:04+00:00,[],None
345,https://github.com/jcrawfordobanner/JAS_Multi_Cycle_CPU.git,2019-11-12 14:47:06+00:00,,0,jcrawfordobanner/JAS_Multi_Cycle_CPU,221241226,Verilog,JAS_Multi_Cycle_CPU,620,0,2019-11-20 06:49:57+00:00,[],None
346,https://github.com/kevbobli224/PetRoyale.git,2019-11-21 22:02:01+00:00,verilog shits to clone for labwork,0,kevbobli224/PetRoyale,223273470,Verilog,PetRoyale,9150,0,2019-12-06 00:48:30+00:00,[],None
347,https://github.com/mattwong/MOJO-game.git,2019-11-21 05:05:24+00:00,Comstruct 1D project,2,mattwong/MOJO-game,223092564,Verilog,MOJO-game,14748,0,2020-09-10 09:39:55+00:00,[],None
348,https://github.com/marcigarza/PA-MIPS-Processor.git,2019-11-12 08:21:43+00:00,,0,marcigarza/PA-MIPS-Processor,221166147,Verilog,PA-MIPS-Processor,2115,0,2020-01-13 19:49:48+00:00,[],https://api.github.com/licenses/gpl-3.0
349,https://github.com/maxschommer/lab4-4bal.git,2019-11-16 17:18:00+00:00,,0,maxschommer/lab4-4bal,222133688,Verilog,lab4-4bal,260,0,2019-11-20 18:50:09+00:00,[],None
350,https://github.com/lmm3/Simple-Keyboard-Driver.git,2019-11-14 15:50:52+00:00,This driver was made for the Digital Systems course (IF675) using Verilog HDL,0,lmm3/Simple-Keyboard-Driver,221733543,Verilog,Simple-Keyboard-Driver,8,0,2019-11-14 15:56:48+00:00,[],None
351,https://github.com/AmiyaPanda001/MIPS-processor---Verilog.git,2019-11-17 02:40:26+00:00,,0,AmiyaPanda001/MIPS-processor---Verilog,222187553,Verilog,MIPS-processor---Verilog,30,0,2019-12-01 23:31:04+00:00,[],None
352,https://github.com/inmerso/pigro.git,2019-11-21 13:21:52+00:00,32-bit 5-stage RISC Microprocessor implementation in Verilog,0,inmerso/pigro,223179058,Verilog,pigro,53,0,2024-03-13 19:47:33+00:00,"['microprocessor', 'verilog', 'simulation']",https://api.github.com/licenses/agpl-3.0
353,https://github.com/MaxPettit/ECEN2350_LAB2.git,2019-10-31 05:42:24+00:00,,0,MaxPettit/ECEN2350_LAB2,218692577,Verilog,ECEN2350_LAB2,8,0,2019-11-02 21:38:46+00:00,[],None
354,https://github.com/saumyaprakash30/K-Median-a-hardware-approach.git,2019-11-04 12:27:36+00:00,K-Median algorithm that uses hardware discription language(verilog) for arithmatic operations.,0,saumyaprakash30/K-Median-a-hardware-approach,219496296,Verilog,K-Median-a-hardware-approach,3845,0,2020-01-20 18:05:03+00:00,[],None
355,https://github.com/grimmweeper/ALU.git,2019-11-04 08:38:34+00:00,,0,grimmweeper/ALU,219454092,Verilog,ALU,1378,0,2019-11-05 11:06:54+00:00,[],None
356,https://github.com/Kantouzin/carry-lookahead-tree-adder.git,2019-11-06 02:05:02+00:00,Carry-lookahead tree adder by Verilog HDL,0,Kantouzin/carry-lookahead-tree-adder,219891072,Verilog,carry-lookahead-tree-adder,10,0,2019-11-07 02:41:23+00:00,[],https://api.github.com/licenses/mit
357,https://github.com/mhealea/Simple-CISC.git,2019-11-15 17:15:49+00:00,This is a very simplstic CISC processor design that was completed as a student projoect for a digital design course. The processor runs only on 4x4x16 matrices.,0,mhealea/Simple-CISC,221970327,Verilog,Simple-CISC,63,0,2019-11-15 18:31:51+00:00,[],None
358,https://github.com/mcavoya/fifo_memory.git,2019-11-23 15:05:25+00:00,Verilog HDL FIFO Memory,0,mcavoya/fifo_memory,223607120,Verilog,fifo_memory,3,0,2019-11-23 15:12:46+00:00,[],https://api.github.com/licenses/mit
359,https://github.com/feng-bujue/happy-fly.git,2019-11-25 03:06:38+00:00,,0,feng-bujue/happy-fly,223850682,Verilog,happy-fly,4345,0,2019-11-25 03:16:54+00:00,[],None
360,https://github.com/keisukee/architect.git,2019-11-11 04:38:00+00:00,,0,keisukee/architect,220901976,Verilog,architect,6629,0,2019-12-20 06:37:47+00:00,[],None
361,https://github.com/danluki/FourBitsAlu.git,2019-11-19 05:35:22+00:00,My first Verilog working project,0,danluki/FourBitsAlu,222616478,Verilog,FourBitsAlu,0,0,2019-11-19 05:35:55+00:00,[],None
362,https://github.com/agarwal-220196/Flip-flops-and-Multiplexer.git,2019-11-18 07:36:50+00:00,"This repository contains codes of lab 1 which include D and T Flip flop, Ripple Carry Counter and 4:1 Multiplexer. ",0,agarwal-220196/Flip-flops-and-Multiplexer,222389474,Verilog,Flip-flops-and-Multiplexer,3,0,2020-01-16 01:07:33+00:00,[],None
363,https://github.com/Hamiedamr/MIPS.git,2019-11-26 23:08:04+00:00,,0,Hamiedamr/MIPS,224302364,Verilog,MIPS,816,0,2019-11-26 23:17:49+00:00,[],None
364,https://github.com/ParthSindhu/Arkanoid.git,2019-11-27 23:45:40+00:00,Arkanoid Game on DE1-SOC FPGA Board,0,ParthSindhu/Arkanoid,224535632,Verilog,Arkanoid,1989,0,2019-11-28 00:18:43+00:00,[],None
365,https://github.com/WalterMitty-s/AutoSellTicket.git,2019-11-26 13:55:32+00:00,Âü∫‰∫éVerilogÁöÑËá™Âä®ÂîÆÁ•®Êú∫ ËØæÁ®ãËÆæËÆ°,0,WalterMitty-s/AutoSellTicket,224204322,Verilog,AutoSellTicket,23,0,2022-05-06 07:57:07+00:00,[],None
366,https://github.com/johnzchgrd/FPGA-based-Dancing-Line-like-Game.git,2019-11-24 09:37:14+00:00,2019 FPGA,0,johnzchgrd/FPGA-based-Dancing-Line-like-Game,223721121,Verilog,FPGA-based-Dancing-Line-like-Game,1605,0,2020-08-22 09:31:58+00:00,[],https://api.github.com/licenses/mit
367,https://github.com/jammychiou1/CA2019_project1.git,2019-11-27 08:42:38+00:00,Computer Architecture Project 1: RISC-V CPU with pipeline,0,jammychiou1/CA2019_project1,224384055,Verilog,CA2019_project1,1154,0,2021-12-08 02:51:57+00:00,[],None
368,https://github.com/whoami90506/CA2019_project1.git,2019-11-26 08:11:36+00:00,Piplelined RISC-V CPU using Verilog,0,whoami90506/CA2019_project1,224137048,Verilog,CA2019_project1,1446,0,2019-12-22 08:31:18+00:00,[],None
369,https://github.com/d768092/CA_project.git,2019-11-27 06:04:38+00:00,Bzhe's workout is none of your business,0,d768092/CA_project,224356686,Verilog,CA_project,3253,0,2020-03-04 12:15:18+00:00,[],None
370,https://github.com/michaelescue/ECE585_FINALPROJECT.git,2019-11-15 21:27:18+00:00,,1,michaelescue/ECE585_FINALPROJECT,222005977,Verilog,ECE585_FINALPROJECT,1080,0,2019-12-02 09:59:28+00:00,[],None
371,https://github.com/anshuman2051/harvard_16bit_processor.git,2019-11-16 15:23:35+00:00,,0,anshuman2051/harvard_16bit_processor,222118341,Verilog,harvard_16bit_processor,106,0,2019-11-29 02:46:38+00:00,[],None
372,https://github.com/CEFETTA/StateMachine.git,2019-11-08 18:00:16+00:00,MSI Snooping + MSF Diret√≥rio,0,CEFETTA/StateMachine,220521189,Verilog,StateMachine,1839,0,2019-11-22 19:34:13+00:00,[],None
373,https://github.com/bverwey/and_gate.git,2019-11-14 01:26:34+00:00,,0,bverwey/and_gate,221584775,Verilog,and_gate,3,0,2019-11-14 02:39:43+00:00,[],None
374,https://github.com/LukasJanavicius/DE2-115-USB-DEVICE-example-.git,2019-11-12 04:10:23+00:00,Patched Altera USB DEVICE example with windows 10 drivers,1,LukasJanavicius/DE2-115-USB-DEVICE-example-,221127641,Verilog,DE2-115-USB-DEVICE-example-,1560,0,2019-11-12 04:19:53+00:00,"['fpga', 'de2-115']",None
375,https://github.com/6kerokerotm9/gate-modeling.git,2019-11-19 09:23:15+00:00,,0,6kerokerotm9/gate-modeling,222657144,Verilog,gate-modeling,138,0,2019-11-24 12:03:09+00:00,[],None
376,https://github.com/Quagrainie/4x2-encoder-in-verilog.git,2019-11-19 21:34:52+00:00,A verilog code modelling a 4x2 encoder in structural verilog,1,Quagrainie/4x2-encoder-in-verilog,222794140,Verilog,4x2-encoder-in-verilog,1,0,2019-11-19 22:03:25+00:00,[],None
377,https://github.com/legokor/FPGA-ParallelVideoRx.git,2019-11-20 20:34:06+00:00,FPGA parallel video receiver module,0,legokor/FPGA-ParallelVideoRx,223022349,Verilog,FPGA-ParallelVideoRx,9,0,2021-03-28 19:24:18+00:00,[],None
378,https://github.com/kibarra89/flip_flop.git,2019-11-21 01:09:04+00:00,,0,kibarra89/flip_flop,223058862,Verilog,flip_flop,2,0,2019-11-21 01:37:59+00:00,[],None
379,https://github.com/NohHaYoung/LogicDesignCode.git,2019-10-28 07:59:47+00:00,,0,NohHaYoung/LogicDesignCode,217994262,Verilog,LogicDesignCode,1566,0,2019-11-30 10:26:14+00:00,[],None
380,https://github.com/Chayejin0428/LogicDesign.git,2019-10-28 17:02:44+00:00,,0,Chayejin0428/LogicDesign,218101628,Verilog,LogicDesign,2606,0,2019-12-09 15:00:24+00:00,[],None
381,https://github.com/jiseon0702/logic_design.git,2019-10-29 10:11:21+00:00,,0,jiseon0702/logic_design,218258062,Verilog,logic_design,51124,0,2019-11-26 10:28:37+00:00,[],None
382,https://github.com/sidharth3/16bitALU.git,2019-11-03 03:18:56+00:00,50.002 16-Bit ALU,1,sidharth3/16bitALU,219245297,Verilog,16bitALU,3477,0,2019-11-06 00:05:34+00:00,[],None
383,https://github.com/szheng1030/Piano-Music-Box-Hybrid-on-a-FPGA.git,2019-11-08 21:25:28+00:00,A interactive keyboard-piano built on the De1-SoC.,0,szheng1030/Piano-Music-Box-Hybrid-on-a-FPGA,220550039,Verilog,Piano-Music-Box-Hybrid-on-a-FPGA,97349,0,2024-01-19 08:35:50+00:00,[],https://api.github.com/licenses/mit
384,https://github.com/blohmeier/PalnitkarExamples.git,2019-11-18 15:43:54+00:00,,0,blohmeier/PalnitkarExamples,222484707,Verilog,PalnitkarExamples,50,0,2019-11-18 15:47:33+00:00,[],None
385,https://github.com/MipsyCola/MIPS-Single-Cycle.git,2019-11-14 19:48:13+00:00,,0,MipsyCola/MIPS-Single-Cycle,221774624,Verilog,MIPS-Single-Cycle,895,0,2019-11-14 19:48:51+00:00,[],None
386,https://github.com/jiheechoi6/ECE241-project.git,2019-11-15 00:42:03+00:00,,0,jiheechoi6/ECE241-project,221812927,Verilog,ECE241-project,73,0,2020-11-26 19:26:52+00:00,[],None
387,https://github.com/fabiomirandafig/Trabalho-4-OC.git,2019-11-09 13:33:31+00:00,,0,fabiomirandafig/Trabalho-4-OC,220646860,Verilog,Trabalho-4-OC,6,0,2019-11-09 13:45:59+00:00,[],None
388,https://github.com/akshayvit/verilog_comp_arch.git,2019-11-10 19:54:49+00:00,,0,akshayvit/verilog_comp_arch,220842669,Verilog,verilog_comp_arch,4,0,2019-11-18 17:22:59+00:00,[],None
389,https://github.com/shmishtopher/CS-354.git,2019-11-17 02:41:50+00:00,üìì Assignments and notes for CS 354 (Digital Systems Design),0,shmishtopher/CS-354,222187656,Verilog,CS-354,4333,0,2021-09-11 16:04:00+00:00,[],https://api.github.com/licenses/mit
390,https://github.com/naviatolin/Single_Cycle_CPU_Lab.git,2019-11-16 21:09:50+00:00,,0,naviatolin/Single_Cycle_CPU_Lab,222159702,Verilog,Single_Cycle_CPU_Lab,563,0,2021-07-12 01:12:36+00:00,[],None
391,https://github.com/NikhilMishra/4341-Project.git,2019-11-17 23:15:22+00:00,,0,NikhilMishra/4341-Project,222325490,Verilog,4341-Project,486,0,2019-11-21 00:40:13+00:00,[],None
392,https://github.com/jmboryla/Logic-Lab.git,2019-11-07 04:39:06+00:00,Code from Logic Lab,0,jmboryla/Logic-Lab,220152742,Verilog,Logic-Lab,21,0,2019-11-07 05:44:07+00:00,[],None
393,https://github.com/aneeshsharma/solar-power-optimizer.git,2019-11-16 09:03:21+00:00,,0,aneeshsharma/solar-power-optimizer,222073279,Verilog,solar-power-optimizer,235,0,2019-11-26 17:28:57+00:00,[],https://api.github.com/licenses/gpl-3.0
394,https://github.com/alejoreyes96/ARQUI.git,2019-11-12 22:08:14+00:00,,0,alejoreyes96/ARQUI,221321487,,ARQUI,611,0,2020-02-10 19:36:40+00:00,[],None
395,https://github.com/wsxwsx543/csc258.git,2019-11-13 04:10:55+00:00,My work for csc258(Computer Organization),0,wsxwsx543/csc258,221370419,Verilog,csc258,5495,0,2019-11-19 04:55:49+00:00,[],None
396,https://github.com/NagisaZj/MHammingFSK.git,2019-10-28 12:10:31+00:00,,0,NagisaZj/MHammingFSK,218038379,Verilog,MHammingFSK,717,0,2019-11-11 12:51:10+00:00,[],None
397,https://github.com/raytroop/singleCycleCPU.git,2019-11-03 07:38:17+00:00,,0,raytroop/singleCycleCPU,219266992,Verilog,singleCycleCPU,2489,0,2019-11-03 09:14:43+00:00,[],None
398,https://github.com/ALim95/com_archi_project.git,2019-11-03 01:49:03+00:00,,0,ALim95/com_archi_project,219237820,Verilog,com_archi_project,756,0,2019-11-03 02:03:23+00:00,[],None
399,https://github.com/DK-s-imbeded-hardware-projects/Project-03.git,2019-11-01 15:34:17+00:00,HardWare project 03,0,DK-s-imbeded-hardware-projects/Project-03,219013372,Verilog,Project-03,275,0,2019-11-01 15:34:50+00:00,[],None
400,https://github.com/YangZhi1/ALUmojo.git,2019-11-01 18:49:16+00:00,An arithmetic logic unit (ALU) module on mojo (in lucid) which takes in two 16 bit inputs (A and B) and a 6 bit input ALUFN and performs specific arithmetic operations given specific values of ALUFN,0,YangZhi1/ALUmojo,219044182,Verilog,ALUmojo,3948,0,2019-11-06 03:42:12+00:00,[],None
401,https://github.com/Mpprobst/pipelined_axa.git,2019-10-28 18:42:27+00:00,CPE 480 Assignment 3: Pipelined AXA,0,Mpprobst/pipelined_axa,218120333,Verilog,pipelined_axa,383,0,2019-11-15 18:34:25+00:00,[],None
402,https://github.com/andrelucasrc/Arquitetura-De-Computadores-1.git,2019-10-29 10:08:06+00:00,,0,andrelucasrc/Arquitetura-De-Computadores-1,218257479,Verilog,Arquitetura-De-Computadores-1,6198,0,2020-01-29 17:52:48+00:00,[],None
403,https://github.com/rr-codes/Verilog-Multiplier.git,2019-10-28 06:34:34+00:00,An n-bit logic gate multiplier circuit implemented in Verilog,0,rr-codes/Verilog-Multiplier,217981034,Verilog,Verilog-Multiplier,3,0,2019-11-07 05:00:22+00:00,[],None
404,https://github.com/KevinKerliu/ECE311.git,2019-10-27 06:16:49+00:00,Hardware Design,0,KevinKerliu/ECE311,217813348,Verilog,ECE311,20,0,2019-11-17 21:58:09+00:00,[],None
405,https://github.com/eunjizz97/LogicDesign.git,2019-10-29 11:34:22+00:00,,1,eunjizz97/LogicDesign,218272192,Verilog,LogicDesign,922,0,2019-12-13 11:17:34+00:00,[],None
406,https://github.com/tim310579/CO_Lab.git,2019-10-30 01:49:41+00:00,for Computer Architecure's Lab,0,tim310579/CO_Lab,218420448,Verilog,CO_Lab,12501,0,2019-12-16 05:43:35+00:00,[],None
407,https://github.com/AviRatnam/DDCO-16-Bit-Adder.git,2019-11-28 17:28:51+00:00,,0,AviRatnam/DDCO-16-Bit-Adder,224701135,Verilog,DDCO-16-Bit-Adder,173,0,2019-11-28 17:34:02+00:00,[],None
408,https://github.com/ferozemohideen/piano-ece-350-fall-19.git,2019-11-20 04:19:43+00:00,,0,ferozemohideen/piano-ece-350-fall-19,222849578,Verilog,piano-ece-350-fall-19,178378,0,2019-11-22 02:12:08+00:00,[],None
409,https://github.com/TheLethalCode/RISC_Processor.git,2019-11-23 19:42:21+00:00,A processor developed with an ISA similar to that of MIPS for the project of COA Laboratory,0,TheLethalCode/RISC_Processor,223643469,Verilog,RISC_Processor,195,0,2019-11-23 19:45:54+00:00,[],None
410,https://github.com/tyrelkostyk/CME433-Approximate_Wallace_Tree_Accumulation.git,2019-11-03 19:31:56+00:00,Liturature Review project for CME 433 - Integer Multiplication using approximate wallace tree accumulation,0,tyrelkostyk/CME433-Approximate_Wallace_Tree_Accumulation,219354255,Verilog,CME433-Approximate_Wallace_Tree_Accumulation,42680,0,2019-12-06 22:51:52+00:00,[],None
411,https://github.com/chirag-singhal/Verilog-Misc-Assignment.git,2019-11-23 13:13:20+00:00,A set of random tasks to be done in Verilog,0,chirag-singhal/Verilog-Misc-Assignment,223590766,Verilog,Verilog-Misc-Assignment,126,0,2019-11-23 13:14:08+00:00,[],None
412,https://github.com/ccdsg/CCDSG.git,2019-11-23 13:53:50+00:00,,0,ccdsg/CCDSG,223596665,Verilog,CCDSG,25,0,2019-11-23 14:33:45+00:00,[],None
413,https://github.com/tuna-f1sh/wt220-fpga.git,2019-11-26 15:33:35+00:00,,0,tuna-f1sh/wt220-fpga,224225652,Verilog,wt220-fpga,724,0,2019-12-23 19:42:54+00:00,[],None
414,https://github.com/citiral/fpga_workbench.git,2019-11-25 12:07:36+00:00,FPGA experiments made for the DE0-development board,0,citiral/fpga_workbench,223939679,Verilog,fpga_workbench,9754,0,2019-12-03 22:28:50+00:00,[],None
415,https://github.com/mahmoudabdelhadii/16-Bit-RISC-Machine-II.git,2019-11-04 21:40:36+00:00,,0,mahmoudabdelhadii/16-Bit-RISC-Machine-II,219601898,Verilog,16-Bit-RISC-Machine-II,102,0,2022-02-24 03:51:35+00:00,[],None
416,https://github.com/jahaziel2903/MIPS-Single-cycle.git,2019-11-16 18:50:59+00:00,,0,jahaziel2903/MIPS-Single-cycle,222144728,Verilog,MIPS-Single-cycle,1284,0,2020-10-19 14:16:22+00:00,[],None
417,https://github.com/suhaa99/LogicDesign.git,2019-10-29 08:23:11+00:00,,0,suhaa99/LogicDesign,218237611,Verilog,LogicDesign,4151,0,2019-12-10 08:09:34+00:00,[],None
418,https://github.com/wonrimjeong/LogicDesign.git,2019-10-29 09:29:25+00:00,,0,wonrimjeong/LogicDesign,218250170,Verilog,LogicDesign,2171,0,2019-12-13 09:06:29+00:00,[],None
419,https://github.com/Crane-Mocker/verilog_FPGA_design.git,2019-11-23 15:47:50+00:00,Êï∞Â≠óÈÄªËæë‰∏éEDAÂÆûÈ™å,0,Crane-Mocker/verilog_FPGA_design,223613453,Verilog,verilog_FPGA_design,1102,0,2023-01-27 21:00:15+00:00,[],None
420,https://github.com/SamWibatt/VerilogSkeleton.git,2019-11-24 01:34:23+00:00,Project framework for icestorm / verilog projects. My 13th repository! So why not a skeleton.,0,SamWibatt/VerilogSkeleton,223677319,Verilog,VerilogSkeleton,100,0,2020-01-20 16:11:56+00:00,[],https://api.github.com/licenses/gpl-3.0
421,https://github.com/viploverakheja/2-Stage-Convolutional-Neural-Network-RTL-Design-ECCE-564.git,2019-11-25 00:08:58+00:00,,0,viploverakheja/2-Stage-Convolutional-Neural-Network-RTL-Design-ECCE-564,223829394,Verilog,2-Stage-Convolutional-Neural-Network-RTL-Design-ECCE-564,8,0,2019-11-25 00:09:07+00:00,[],None
422,https://github.com/cobanior/ML-ploynomial-regression.git,2019-11-30 21:37:13+00:00,"This is a Verilog implementation of a common machine learning algorithm, called Polynomial Regression. This algorithm finds the parameters for a 3-rd degree polynomial fit of 4 data points. ",0,cobanior/ML-ploynomial-regression,225072758,Verilog,ML-ploynomial-regression,37,0,2019-12-02 00:16:13+00:00,[],None
423,https://github.com/Bbom02/ComputerArchitecture.git,2019-11-21 07:01:53+00:00,,0,Bbom02/ComputerArchitecture,223109615,Verilog,ComputerArchitecture,53,0,2019-11-21 07:07:05+00:00,[],None
424,https://github.com/jokerzww/cc3.0.git,2019-11-21 07:10:02+00:00,RAM+ROM,0,jokerzww/cc3.0,223110935,Verilog,cc3.0,2052,0,2019-11-21 07:18:51+00:00,[],None
425,https://github.com/LeeAndrew96/Channel-Arbitration.git,2019-11-25 15:52:04+00:00,,1,LeeAndrew96/Channel-Arbitration,223985912,Verilog,Channel-Arbitration,5,0,2019-12-04 20:47:23+00:00,[],None
426,https://github.com/skycity11/TFT_SDRAM.git,2019-11-23 06:20:05+00:00,Áî®SDRAMËØªÂÜô16‰ΩçRGBÊï∞ÊçÆÊòæÁ§∫Âà∞TFTÂ±è‰∏äÔºåÂÆûÁé∞È¢úËâ≤Âä®ÊÄÅÂèòÂåñ„ÄÇ,0,skycity11/TFT_SDRAM,223541723,Verilog,TFT_SDRAM,18285,0,2019-11-23 06:25:52+00:00,[],None
427,https://github.com/Chenyivi/IC74X163.git,2019-11-24 10:25:33+00:00,Using Verilog programming counter 74x163,0,Chenyivi/IC74X163,223726278,Verilog,IC74X163,226,0,2019-11-24 10:26:47+00:00,[],None
428,https://github.com/flaviomarix/EGO1.git,2019-11-24 09:36:53+00:00,FPGAËÆæËÆ°Â§ßËµõ,1,flaviomarix/EGO1,223721079,Verilog,EGO1,23,0,2019-11-24 09:42:49+00:00,[],None
429,https://github.com/tcy1999/VE370-Project3.git,2019-11-22 08:09:10+00:00,VE370: Introduction to Computer Organization FA2019 Project 3 Verilog code,0,tcy1999/VE370-Project3,223354544,Verilog,VE370-Project3,171,0,2023-01-28 09:14:42+00:00,[],None
430,https://github.com/JosephTico/proyecto-taller.git,2019-11-22 17:09:47+00:00,,0,JosephTico/proyecto-taller,223450100,Verilog,proyecto-taller,123,0,2019-11-22 17:13:14+00:00,[],None
431,https://github.com/rathitejas/multiplier.git,2019-11-21 18:56:33+00:00,,0,rathitejas/multiplier,223243016,Verilog,multiplier,3,0,2019-11-21 19:13:39+00:00,[],None
432,https://github.com/PMPascual/CSE-401.git,2019-11-20 04:12:31+00:00,Verilog files for CSE-401: Computer Architecture.  Taken Winter 2019 at CSUSB.,0,PMPascual/CSE-401,222848773,Verilog,CSE-401,34,0,2019-11-20 04:15:22+00:00,[],None
433,https://github.com/impakt73/hwtest.git,2019-11-26 04:31:24+00:00,Hardware test for protobridge,0,impakt73/hwtest,224102672,Verilog,hwtest,24,0,2019-11-26 06:38:45+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/iPogot/Ping-pong-game.git,2019-11-23 11:23:28+00:00,Ping pong game implemented on verilog for altera cyclone 4.,1,iPogot/Ping-pong-game,223577051,Verilog,Ping-pong-game,6,0,2021-05-11 21:31:56+00:00,[],None
435,https://github.com/alexbahner1/CompArchFinal.git,2019-11-26 23:16:47+00:00,,0,alexbahner1/CompArchFinal,224303313,Verilog,CompArchFinal,370,0,2019-12-10 22:16:30+00:00,[],None
436,https://github.com/woolllff/VerilogProject.git,2019-11-28 14:40:06+00:00,Lets go u punks,0,woolllff/VerilogProject,224672913,,VerilogProject,1244,0,2019-11-28 17:52:41+00:00,[],None
437,https://github.com/Samyak2/shift-rotate-alu.git,2019-11-29 04:24:11+00:00,"3rd Sem DDCO Lab project - Design and implement shift‚Äìleft, shift‚Äìright and rotate operations for the 16‚Äìbit ALU using multiplexers.",0,Samyak2/shift-rotate-alu,224776381,Verilog,shift-rotate-alu,2756,0,2021-07-08 17:51:33+00:00,[],https://api.github.com/licenses/mit
438,https://github.com/mickey1356/50.002-1D-Project.git,2019-11-05 13:18:35+00:00,,1,mickey1356/50.002-1D-Project,219749656,Verilog,50.002-1D-Project,32384,0,2019-12-05 08:23:28+00:00,[],None
439,https://github.com/nevzatsevim/32Bit_Verilog_Processor.git,2019-11-05 23:56:52+00:00,,0,nevzatsevim/32Bit_Verilog_Processor,219873465,Verilog,32Bit_Verilog_Processor,30,0,2020-03-07 23:32:52+00:00,[],None
440,https://github.com/lochej/WS2812_Avalon_Driver.git,2019-11-07 11:16:09+00:00,This repository has all the files needed to use a Avalon Intel FPGA Memory Mapped WS2812 addressable LEDs driver.,0,lochej/WS2812_Avalon_Driver,220218886,Verilog,WS2812_Avalon_Driver,3372,0,2019-11-12 12:38:05+00:00,[],None
441,https://github.com/nkrama-99/ECE241.git,2019-11-05 03:49:13+00:00,Programs created in Verilog for the ECE241 (Digital Systems) course,0,nkrama-99/ECE241,219652730,,ECE241,48808,0,2019-11-06 03:29:28+00:00,[],None
442,https://github.com/MyBug18/COSE222_Final_Project.git,2019-11-05 04:17:40+00:00,,1,MyBug18/COSE222_Final_Project,219656311,Verilog,COSE222_Final_Project,164,0,2019-11-24 09:36:39+00:00,[],None
443,https://github.com/luoshutu/-FPGA-.git,2019-11-13 07:35:40+00:00,ËØæÁ®ã‰Ωú‰∏ö,0,luoshutu/-FPGA-,221399618,Verilog,-FPGA-,8486,0,2019-11-13 07:47:12+00:00,[],None
444,https://github.com/grantguglielmo/460MLab6.git,2019-11-09 19:38:50+00:00,,0,grantguglielmo/460MLab6,220694025,Verilog,460MLab6,40,0,2019-11-15 04:28:19+00:00,[],None
445,https://github.com/aobocui/Music-Player-Combined-with-Mini-Piano.git,2019-11-11 21:23:54+00:00,"It is based on SPATEN 3E FPGA(Field-Programmable Gate Array), ISE software.",0,aobocui/Music-Player-Combined-with-Mini-Piano,221072701,Verilog,Music-Player-Combined-with-Mini-Piano,10917,0,2019-11-14 16:45:08+00:00,[],None
446,https://github.com/wmvndrscht/ASIC_KTH.git,2019-11-11 15:56:16+00:00,IL2225,0,wmvndrscht/ASIC_KTH,221016490,Verilog,ASIC_KTH,12339,0,2019-12-29 11:30:29+00:00,[],None
447,https://github.com/kibarra89/verilogp1.git,2019-11-19 02:27:16+00:00,,0,kibarra89/verilogp1,222590460,Verilog,verilogp1,1,0,2019-11-19 02:27:26+00:00,[],None
448,https://github.com/tanshinjie/ComputationStructure_16bit-ALU-Mojo.git,2019-11-05 10:48:24+00:00,,1,tanshinjie/ComputationStructure_16bit-ALU-Mojo,219721714,Verilog,ComputationStructure_16bit-ALU-Mojo,1250,0,2021-05-15 07:00:57+00:00,[],None
449,https://github.com/wngrahams/long-divider.git,2019-11-07 02:12:33+00:00,Verliog implementation of traditional long-hand division,0,wngrahams/long-divider,220131523,Verilog,long-divider,5,0,2019-11-08 00:29:39+00:00,[],None
450,https://github.com/furkan-kadioglu/Digital-Design.git,2019-11-06 16:53:50+00:00,Combinational and Behavioral Verilog Code,0,furkan-kadioglu/Digital-Design,220046486,Verilog,Digital-Design,5,0,2019-11-08 18:18:20+00:00,[],None
451,https://github.com/RKJenamani/KGP-RISC.git,2019-11-09 19:13:16+00:00,A 32-bit single-cycle CPU with limited MIPS-based instruction set,0,RKJenamani/KGP-RISC,220690913,Verilog,KGP-RISC,64,0,2019-11-14 15:31:42+00:00,[],https://api.github.com/licenses/mit
452,https://github.com/leo-alvarenga/TP2-ISL.git,2019-11-14 01:05:39+00:00,TP 2 da disciplina de ISL (CCF 251),0,leo-alvarenga/TP2-ISL,221582031,Verilog,TP2-ISL,14,0,2019-11-21 18:19:43+00:00,[],None
453,https://github.com/Valhalla-Florestal/TP2-ISL.git,2019-11-14 17:10:52+00:00,Segundo trabalho pr√°tico da disciplina CCF251-INTRODU√á√ÉO AOS SISTEMAS L√ìGICOS DIGITAIS,0,Valhalla-Florestal/TP2-ISL,221748765,Verilog,TP2-ISL,5,0,2019-11-14 17:15:46+00:00,[],None
454,https://github.com/davendramaharaj1/ece-241-project.git,2019-11-14 18:29:45+00:00,Design project ECE241 Digital Systems ,0,davendramaharaj1/ece-241-project,221762090,Verilog,ece-241-project,31,0,2021-02-12 04:41:52+00:00,[],None
455,https://github.com/udithhaputhanthri/UART_testbench.git,2019-11-20 23:12:04+00:00,This project contains the testbench for check UART transceiver and reciever,0,udithhaputhanthri/UART_testbench,223044832,Verilog,UART_testbench,2,0,2019-11-20 23:24:57+00:00,[],None
456,https://github.com/unal-edigital1-2019-2/work01-ramdp-grupo-04.git,2019-10-28 23:39:34+00:00,work01-ramdp-grupo-04 created by GitHub Classroom,1,unal-edigital1-2019-2/work01-ramdp-grupo-04,218165513,Verilog,work01-ramdp-grupo-04,1575,0,2019-11-01 07:45:43+00:00,[],None
457,https://github.com/maplenet2/f18mipscpu.git,2019-10-29 00:22:33+00:00,CPU made in MIPS architecture,0,maplenet2/f18mipscpu,218170210,Verilog,f18mipscpu,27,0,2020-02-14 04:08:07+00:00,[],None
458,https://github.com/wnyoung/LogicDesign.git,2019-10-29 06:05:32+00:00,,0,wnyoung/LogicDesign,218215576,Verilog,LogicDesign,8240,0,2019-12-07 04:18:25+00:00,[],None
459,https://github.com/Beakyewon/logic-design.git,2019-10-29 08:09:18+00:00,,1,Beakyewon/logic-design,218235031,Verilog,logic-design,876,0,2019-12-13 13:33:34+00:00,[],None
460,https://github.com/jsh5879/Logical_circuit.git,2019-11-05 02:43:47+00:00,,0,jsh5879/Logical_circuit,219642688,Verilog,Logical_circuit,925,0,2019-11-05 02:45:28+00:00,[],None
461,https://github.com/jianshitansuantong233/Dance-Dance-Revolution.git,2019-11-30 01:05:14+00:00,,0,jianshitansuantong233/Dance-Dance-Revolution,224941930,Verilog,Dance-Dance-Revolution,13,0,2019-11-30 01:07:58+00:00,[],None
462,https://github.com/TerriPeng/Verilog.git,2019-10-30 17:49:27+00:00,,0,TerriPeng/Verilog,218588404,Verilog,Verilog,71,0,2019-10-30 17:50:15+00:00,[],None
463,https://github.com/ajosyula3/ece385.git,2019-10-30 23:19:45+00:00,ECE 385 - Digital Systems Laboratory,1,ajosyula3/ece385,218643995,,ece385,173274,0,2019-12-06 21:38:23+00:00,[],None
464,https://github.com/icaroVerilog/Shift-Register.git,2019-10-29 18:20:54+00:00,,0,icaroVerilog/Shift-Register,218354488,Verilog,Shift-Register,3,0,2019-11-13 08:21:18+00:00,[],None
465,https://github.com/koo9ithub/practice01.git,2019-10-30 05:25:02+00:00,,0,koo9ithub/practice01,218449553,Verilog,practice01,2,0,2019-11-04 05:06:49+00:00,[],None
466,https://github.com/kavyagupta1107/Computer_Architecture-Labs-BITS-PILANI-.git,2019-11-01 07:28:05+00:00,,0,kavyagupta1107/Computer_Architecture-Labs-BITS-PILANI-,218935243,Verilog,Computer_Architecture-Labs-BITS-PILANI-,69,0,2020-01-08 12:52:13+00:00,[],None
467,https://github.com/doeunhye/LogicDesign.git,2019-10-29 15:18:35+00:00,,0,doeunhye/LogicDesign,218318043,Verilog,LogicDesign,25307,0,2019-12-16 00:48:22+00:00,[],None
468,https://github.com/rafatespindola/NIOS_Dlp2.git,2019-10-29 20:22:45+00:00,,0,rafatespindola/NIOS_Dlp2,218376553,Verilog,NIOS_Dlp2,724,0,2019-11-04 20:21:34+00:00,[],None
469,https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-05.git,2019-11-02 16:14:03+00:00,work02-captura-datos-0v7670-grupo-05 created by GitHub Classroom,1,unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-05,219179203,Verilog,work02-captura-datos-0v7670-grupo-05,13826,0,2019-11-25 01:56:47+00:00,[],None
470,https://github.com/pumpkinstay/FPGA-course-projects.git,2019-11-05 07:29:49+00:00,All FPGA course projects that were done during my undergraduate in ZJU,0,pumpkinstay/FPGA-course-projects,219683572,Verilog,FPGA-course-projects,3624,0,2019-11-29 02:52:36+00:00,[],None
471,https://github.com/joeljhanster/16-bit-ALU-Mojo.git,2019-11-05 05:19:54+00:00,50.002 Computation Structures - 16-bit ALU using Mojo IDE,1,joeljhanster/16-bit-ALU-Mojo,219663666,Verilog,16-bit-ALU-Mojo,602,0,2019-11-05 09:40:25+00:00,[],None
472,https://github.com/MayBMore/LogicDesign.git,2019-11-04 10:27:31+00:00,,0,MayBMore/LogicDesign,219474846,Verilog,LogicDesign,13217,0,2020-10-10 12:55:20+00:00,[],None
473,https://github.com/vexingcodes/icebreaker-build.git,2019-11-03 15:29:06+00:00,A minimal Docker build environment for the iCEBreaker FPGA development board.,0,vexingcodes/icebreaker-build,219322152,Verilog,icebreaker-build,3,0,2019-11-03 15:29:35+00:00,[],None
474,https://github.com/alnvnjr/VNN.git,2019-11-05 19:16:47+00:00,,0,alnvnjr/VNN,219831807,Verilog,VNN,24,0,2019-11-18 18:09:56+00:00,[],None
475,https://github.com/ChenkaiMao97/IsingSamplerAsicDesign.git,2019-11-06 07:35:24+00:00,MIT 6.374 final project Fall 2019,0,ChenkaiMao97/IsingSamplerAsicDesign,219938063,Verilog,IsingSamplerAsicDesign,128,0,2019-11-06 08:43:40+00:00,[],None
476,https://github.com/stellaw1/211-Lab8.git,2019-11-03 21:14:55+00:00,,0,stellaw1/211-Lab8,219366497,Verilog,211-Lab8,90,0,2022-03-17 23:48:35+00:00,[],None
477,https://github.com/luvifer03/Digital-Clock-nexys-2.git,2019-11-04 15:50:15+00:00,,0,luvifer03/Digital-Clock-nexys-2,219538231,Verilog,Digital-Clock-nexys-2,12,0,2019-11-04 16:01:00+00:00,[],None
478,https://github.com/cl600class/EventCamera.git,2019-10-27 08:21:11+00:00,,0,cl600class/EventCamera,217824935,Verilog,EventCamera,145,0,2019-10-28 14:18:42+00:00,[],None
479,https://github.com/SiwonHwang/LogicDesign.git,2019-10-28 07:52:11+00:00,,0,SiwonHwang/LogicDesign,217992921,Verilog,LogicDesign,524,0,2019-11-25 11:18:12+00:00,[],None
480,https://github.com/MayBMore/Practice01.git,2019-10-28 07:56:34+00:00,,0,MayBMore/Practice01,217993699,Verilog,Practice01,2694,0,2019-10-28 07:57:36+00:00,[],None
481,https://github.com/YZ775/Ethernet-FPGA-Direct.git,2019-11-23 13:36:00+00:00,,0,YZ775/Ethernet-FPGA-Direct,223593930,Verilog,Ethernet-FPGA-Direct,10046,0,2021-05-11 23:32:18+00:00,[],None
482,https://github.com/CnOliver-1999/FPGA-NoC-Q-lerrning.git,2019-11-24 08:00:23+00:00,,0,CnOliver-1999/FPGA-NoC-Q-lerrning,223711082,Verilog,FPGA-NoC-Q-lerrning,19,0,2019-11-24 08:02:38+00:00,[],None
483,https://github.com/ninjaco1/ECE271-Final-Project.git,2019-11-26 06:37:43+00:00,ECE final project,0,ninjaco1/ECE271-Final-Project,224120250,Verilog,ECE271-Final-Project,11851,0,2021-03-12 05:03:23+00:00,[],None
484,https://github.com/karatalee/UAS-DSD.git,2019-11-21 05:35:36+00:00,haha,0,karatalee/UAS-DSD,223096226,Verilog,UAS-DSD,5,0,2019-12-22 15:32:18+00:00,[],None
485,https://github.com/billma1998/Verilog_game.git,2019-11-26 21:06:48+00:00,,1,billma1998/Verilog_game,224286270,Verilog,Verilog_game,138535,0,2019-11-28 18:12:04+00:00,[],None
486,https://github.com/h4midf/fpga-fifo.git,2019-11-08 16:50:05+00:00,,0,h4midf/fpga-fifo,220509886,Verilog,fpga-fifo,4,0,2019-11-09 18:54:05+00:00,[],None
487,https://github.com/karthik-shanthakumar/playground.git,2019-11-08 18:53:57+00:00,Playground for anything and everything,0,karthik-shanthakumar/playground,220529294,Verilog,playground,4,0,2020-01-16 17:12:55+00:00,[],None
488,https://github.com/derrickkhuynh/ECE-M16.git,2019-11-21 23:38:19+00:00,Projects I made in ECE M16 - Winter 2019,0,derrickkhuynh/ECE-M16,223285006,Verilog,ECE-M16,15042,0,2020-01-25 06:01:01+00:00,[],None
489,https://github.com/oscarlock/5-Stage-CPU---Verilog.git,2019-11-22 01:47:16+00:00,Five stage central procesing unit using RISC architecture.,0,oscarlock/5-Stage-CPU---Verilog,223300543,Verilog,5-Stage-CPU---Verilog,11,0,2019-11-22 01:49:36+00:00,[],None
490,https://github.com/bverwey/vLabs.git,2019-11-21 02:04:12+00:00,,0,bverwey/vLabs,223066881,Verilog,vLabs,10,0,2019-12-07 00:04:55+00:00,[],None
491,https://github.com/blohmeier/ece_7387-labs-lab7.git,2019-11-22 09:08:13+00:00,,0,blohmeier/ece_7387-labs-lab7,223365413,Verilog,ece_7387-labs-lab7,9,0,2019-11-22 12:08:29+00:00,[],None
492,https://github.com/dchima/ping-pong.git,2019-11-23 15:35:54+00:00,A retro ping pong game written on DE1-SoC board with VHDL,0,dchima/ping-pong,223611544,Verilog,ping-pong,527,0,2019-11-23 15:39:01+00:00,[],None
493,https://github.com/iPogot/DES-cryptography.git,2019-11-23 11:28:06+00:00,Implementation of DES encryption in verilog. ,0,iPogot/DES-cryptography,223577647,Verilog,DES-cryptography,1,0,2019-11-23 11:29:57+00:00,[],None
494,https://github.com/itdreaman/zhenya.git,2019-11-23 02:49:46+00:00,learn,0,itdreaman/zhenya,223521122,Verilog,zhenya,6,0,2019-11-23 12:37:06+00:00,[],None
495,https://github.com/StaringWhere/ThreeColorLight.git,2019-11-23 16:07:42+00:00,,0,StaringWhere/ThreeColorLight,223616346,Verilog,ThreeColorLight,19,0,2019-11-26 15:22:53+00:00,[],None
496,https://github.com/DrYerzinia/EDL_Final_FPGA_Project.git,2019-11-16 06:20:42+00:00,,3,DrYerzinia/EDL_Final_FPGA_Project,222056568,Verilog,EDL_Final_FPGA_Project,6232,0,2019-12-17 18:32:24+00:00,[],None
497,https://github.com/ZDHJ9EZW/BDIC3004J-Lab.git,2019-11-12 12:36:47+00:00,,0,ZDHJ9EZW/BDIC3004J-Lab,221214240,Verilog,BDIC3004J-Lab,6041,0,2023-01-28 09:40:13+00:00,[],None
498,https://github.com/Ahmedyousry22/PPI-8255A-Programmable-Peripheral-Interface.git,2019-11-18 17:10:35+00:00,An implementation of the 8255 PPI chip in verilog.,0,Ahmedyousry22/PPI-8255A-Programmable-Peripheral-Interface,222501947,Verilog,PPI-8255A-Programmable-Peripheral-Interface,6,0,2019-11-18 18:38:49+00:00,[],None
499,https://github.com/bernard717/Computer_Architecture.git,2019-11-17 04:39:19+00:00,Ïª¥Ìì®ÌÑ∞Íµ¨Ï°∞ Í≥ºÏ†ú,0,bernard717/Computer_Architecture,222197789,Verilog,Computer_Architecture,19,0,2019-12-08 10:10:09+00:00,[],None
500,https://github.com/Kriyszig/scompliment.git,2019-11-18 18:39:27+00:00,Verilog code to find serial 2s compliment using a shift register,1,Kriyszig/scompliment,222518426,Verilog,scompliment,16,0,2023-07-25 14:30:41+00:00,[],https://api.github.com/licenses/apache-2.0
501,https://github.com/yulonglin/ecad.git,2019-11-29 22:26:07+00:00,,0,yulonglin/ecad,224929580,Verilog,ecad,82758,0,2023-01-28 05:55:23+00:00,[],https://api.github.com/licenses/mit
502,https://github.com/alifele/VHDL-and-verilog-for-FPGA.git,2019-11-30 17:01:16+00:00,Very High Speed Integrated Circuit Hardware Description Language and Verilog for Field-programmable gate array,0,alifele/VHDL-and-verilog-for-FPGA,225043473,Verilog,VHDL-and-verilog-for-FPGA,581,0,2020-11-22 16:58:03+00:00,[],None
503,https://github.com/HexDefenders/FullSystem.git,2019-11-11 01:05:05+00:00,,0,HexDefenders/FullSystem,220874300,Verilog,FullSystem,132,0,2020-02-06 19:50:05+00:00,[],None
504,https://github.com/jasferriyo/Hack-cpu.git,2019-11-10 12:14:41+00:00,A Verilog implementation of the Hack CPU (specified in Nand2Tetris),0,jasferriyo/Hack-cpu,220785430,,Hack-cpu,120,0,2020-01-08 17:51:50+00:00,[],None
505,https://github.com/uldrensov/475--MIPS_pipeline.git,2019-11-10 07:18:00+00:00,HDL for soft microprocessor,0,uldrensov/475--MIPS_pipeline,220755395,Verilog,475--MIPS_pipeline,480,0,2020-06-16 21:18:15+00:00,[],None
506,https://github.com/shuyi-wang/ece241.git,2019-11-22 21:08:51+00:00,final project,1,shuyi-wang/ece241,223486726,Verilog,ece241,48883,0,2019-12-02 15:48:20+00:00,[],None
507,https://github.com/azamatsiddiqui/mri_fpga.git,2019-11-23 00:04:26+00:00,,0,azamatsiddiqui/mri_fpga,223506199,Verilog,mri_fpga,29,0,2019-11-23 00:18:06+00:00,[],None
508,https://github.com/Kantouzin/wallace-tree.git,2019-11-22 06:55:50+00:00,Wallace tree by Verilog HDL,0,Kantouzin/wallace-tree,223342597,Verilog,wallace-tree,4,0,2019-11-22 07:07:30+00:00,[],https://api.github.com/licenses/mit
509,https://github.com/nekomona/blockystudio-billboard.git,2019-11-24 07:02:05+00:00,,0,nekomona/blockystudio-billboard,223705487,Verilog,blockystudio-billboard,1738,0,2019-11-25 11:28:14+00:00,[],None
510,https://github.com/Senrli/MojoVGA.git,2019-11-23 15:45:39+00:00,"VGA Module for Mojo or general Alchitry boards, written in Lucid HDL, wth usage of Xilinx CoreGen",0,Senrli/MojoVGA,223613093,Verilog,MojoVGA,4566,0,2019-11-26 04:34:47+00:00,[],https://api.github.com/licenses/mit
511,https://github.com/itdreaman/fpgachina2019.git,2019-11-23 19:08:50+00:00,learn,0,itdreaman/fpgachina2019,223639662,Verilog,fpgachina2019,12461,0,2019-11-23 19:18:19+00:00,[],None
512,https://github.com/Hyacinth2333/PIC16C57.git,2019-11-29 03:13:25+00:00,,0,Hyacinth2333/PIC16C57,224768173,Verilog,PIC16C57,11,0,2019-11-29 04:03:55+00:00,[],None
513,https://github.com/IAmRadium/Parallel_128_Bit_Adder.git,2019-10-28 12:48:16+00:00,,0,IAmRadium/Parallel_128_Bit_Adder,218045123,Verilog,Parallel_128_Bit_Adder,53,0,2020-08-02 07:15:24+00:00,[],None
514,https://github.com/Connorado9/FPGA-Reaction-Timer.git,2019-10-28 00:51:34+00:00,"Electronic devices operate at remarkably fast speeds, with the typical delay through a logic gate being less than 1 ns. This project aims to use a logic circuit to measure the speed of a much slower type of device‚Äîa person. A circuit will be designed and coded to measure the reaction time of a person to a specific event. This reaction timer will be implemented on the MAX 10 (10M50DAF484C7G) Field Programmable Gate Array (FPGA) utilizing Verilog Hardware Description Language (VHDL) and Quartus Prime. The circuit will illuminate an LED on the Terasic DE10-LITE board a random amount of time after a ‚Äústart‚Äù button is pushed and released. The goal is for the player to switch on the ‚Äústop‚Äù switch that corresponds to a randomly lit LED as quickly as possible. The reaction time will be displayed in milliseconds on the board‚Äôs seven-segment display after the ‚Äústop‚Äù switch is turned on. Furthermore, if the start or stop inputs triggered before the LED is lit, then the random timer is stopped, and everything is reset. An asynchronous reset switch will also reset the game to display the latest high score. ",0,Connorado9/FPGA-Reaction-Timer,217938313,Verilog,FPGA-Reaction-Timer,949,0,2022-05-19 07:16:06+00:00,[],None
515,https://github.com/borjaguanchesicilia/Verilog.git,2019-11-03 19:46:59+00:00,Dise√±o de una unidad aritm√©tico-l√≥gica (ALU) y simulaci√≥n de una unidad de control (UC) de una CPU simple ,0,borjaguanchesicilia/Verilog,219356121,Verilog,Verilog,1018,0,2020-09-03 11:28:53+00:00,[],None
516,https://github.com/Dharakverma/Image-Decompressor-AlteraDE2-Board.git,2019-11-13 18:05:06+00:00,Hardware Implementation of Image Decompressor,0,Dharakverma/Image-Decompressor-AlteraDE2-Board,221521642,Verilog,Image-Decompressor-AlteraDE2-Board,24576,0,2022-09-25 13:47:27+00:00,[],None
517,https://github.com/horiso0921/ComputerExperiment2.git,2019-11-13 06:07:42+00:00,,0,horiso0921/ComputerExperiment2,221385119,Verilog,ComputerExperiment2,186705,0,2019-11-22 06:31:43+00:00,[],None
518,https://github.com/gchebanov/fpga_pi_screen.git,2019-11-13 21:31:59+00:00,,0,gchebanov/fpga_pi_screen,221555505,Verilog,fpga_pi_screen,135,0,2019-11-15 20:18:45+00:00,[],None
519,https://github.com/arobinson8/dldclass.git,2019-11-14 01:15:18+00:00,and gate,0,arobinson8/dldclass,221583227,Verilog,dldclass,2,0,2019-11-14 01:26:01+00:00,[],None
520,https://github.com/hannahbrooks/super-mario_ece241.git,2019-11-11 17:29:36+00:00,Final project for ECE241 Digital Systems.,0,hannahbrooks/super-mario_ece241,221034290,Verilog,super-mario_ece241,14744,0,2020-05-18 01:01:05+00:00,[],None
521,https://github.com/1955036162/Tetris-on-MIPS-processor.git,2019-11-12 03:59:15+00:00,Duke Fundamentals of Computer Systems and Engineering Final Project,0,1955036162/Tetris-on-MIPS-processor,221126248,Verilog,Tetris-on-MIPS-processor,11383,0,2020-12-22 03:47:56+00:00,"['verilog', 'assembly', 'mips', 'fpga', 'processor', 'altera-fpga']",None
522,https://github.com/Stefan1027/MIPS.git,2019-11-11 10:46:38+00:00,,0,Stefan1027/MIPS,220959281,Verilog,MIPS,32,0,2019-11-11 11:10:28+00:00,[],None
523,https://github.com/shilela/digital_clock.git,2019-11-15 11:38:28+00:00,Áî®VerilogÂÜôÁöÑ‰∏Ä‰∏™Êï∞Â≠óÊó∂Èíü,0,shilela/digital_clock,221912089,Verilog,digital_clock,1522,0,2019-11-15 12:05:40+00:00,[],None
524,https://github.com/eecastillo/Tarea12.git,2019-11-25 04:36:45+00:00,Tarea 12 Arquitectura Computacional,0,eecastillo/Tarea12,223861900,Verilog,Tarea12,1386,0,2019-12-02 13:44:04+00:00,[],None
525,https://github.com/SalmanHakim/SnakeGame.git,2019-11-27 01:18:35+00:00,The classic snake game written in Verilog,0,SalmanHakim/SnakeGame,224317062,Verilog,SnakeGame,21,0,2021-01-30 22:52:47+00:00,[],None
526,https://github.com/AliAnilKocak/verilog-fsm-parity-detect.git,2019-10-29 17:15:26+00:00,,0,AliAnilKocak/verilog-fsm-parity-detect,218342222,Verilog,verilog-fsm-parity-detect,10,0,2019-10-29 17:18:44+00:00,[],None
527,https://github.com/Padmapriya-09/Pipelining-Simulation.git,2019-10-31 13:19:05+00:00,,0,Padmapriya-09/Pipelining-Simulation,218770593,Verilog,Pipelining-Simulation,19,0,2020-02-01 17:28:56+00:00,[],None
528,https://github.com/CyCTW/NCTU-Digital-Design.git,2019-11-27 04:53:33+00:00,,0,CyCTW/NCTU-Digital-Design,224347224,Verilog,NCTU-Digital-Design,10636,0,2020-12-15 08:32:55+00:00,[],None
529,https://github.com/Jmedici09/DSDII_FINAL.git,2019-11-28 01:11:42+00:00,Final project for DSD II,0,Jmedici09/DSDII_FINAL,224544369,Verilog,DSDII_FINAL,8263,0,2019-12-13 03:19:48+00:00,[],None
530,https://github.com/LuciusSchoenbaum/EE543_project.git,2019-11-30 03:18:27+00:00,"EE 543 project, Fall 2019 for Dr. Na Gong",0,LuciusSchoenbaum/EE543_project,224953204,Verilog,EE543_project,38,0,2019-12-04 07:34:59+00:00,"['verilog', 'verilog-hdl']",None
531,https://github.com/qbaonguyen98/Risc-V.git,2019-11-08 08:05:41+00:00,Computer Architecture Assignment,0,qbaonguyen98/Risc-V,220417425,Verilog,Risc-V,9473,0,2020-03-04 02:12:31+00:00,[],None
532,https://github.com/drinkerciku/ECE253_CourseRelatedCode.git,2019-11-02 22:30:01+00:00,Codes in Verilog and Assembly for ECE253,0,drinkerciku/ECE253_CourseRelatedCode,219222039,Verilog,ECE253_CourseRelatedCode,238,0,2020-01-05 03:29:58+00:00,"['assembly-language', 'verilog', 'ece253']",None
533,https://github.com/eugenetdr/ALU16b.git,2019-11-05 08:12:56+00:00,,0,eugenetdr/ALU16b,219691386,Verilog,ALU16b,3215,0,2019-11-13 15:31:45+00:00,[],None
534,https://github.com/rishi-tripathy/final-project-350.git,2019-11-18 20:04:51+00:00,,0,rishi-tripathy/final-project-350,222534000,Verilog,final-project-350,174067,0,2019-12-06 19:56:48+00:00,[],None
535,https://github.com/ptracton/wb_platform.git,2019-11-16 06:27:30+00:00,Wishbone based FPGA platform with a Python interface via serial port,0,ptracton/wb_platform,222057204,Verilog,wb_platform,549,0,2019-11-20 23:24:07+00:00,[],https://api.github.com/licenses/mit
536,https://github.com/misadrik/SV_Exercise.git,2019-11-17 07:08:06+00:00,,0,misadrik/SV_Exercise,222210675,Verilog,SV_Exercise,14,0,2019-11-17 07:09:07+00:00,[],None
537,https://github.com/samuelon/Quartos.git,2019-11-17 23:38:06+00:00,EECS 3201,0,samuelon/Quartos,222327697,Verilog,Quartos,2045,0,2019-12-02 06:39:21+00:00,[],None
538,https://github.com/tarrinr/pong.git,2019-11-18 21:37:10+00:00,,0,tarrinr/pong,222549501,Verilog,pong,20908,0,2019-11-27 09:22:59+00:00,[],None
539,https://github.com/NKAMLESHRAJ/FIFO-SYNC-ASYN.git,2019-11-21 09:27:34+00:00,,0,NKAMLESHRAJ/FIFO-SYNC-ASYN,223136830,Verilog,FIFO-SYNC-ASYN,71,0,2021-06-11 18:21:48+00:00,[],None
540,https://github.com/mahmoudabdelhadii/lab7.git,2019-10-28 17:14:53+00:00,,0,mahmoudabdelhadii/lab7,218103837,Verilog,lab7,386,0,2022-02-23 23:37:12+00:00,[],None
541,https://github.com/nguyentrungduong/ahblite_interconnect.git,2019-10-29 01:35:20+00:00,,0,nguyentrungduong/ahblite_interconnect,218179505,Verilog,ahblite_interconnect,16,0,2019-12-13 06:53:38+00:00,[],None
542,https://github.com/koo9ithub/practice02.git,2019-11-04 04:52:32+00:00,,0,koo9ithub/practice02,219419903,Verilog,practice02,1,0,2019-11-04 04:52:39+00:00,[],None
543,https://github.com/pprabh2007/kgp-risc.git,2019-11-04 05:08:09+00:00,,0,pprabh2007/kgp-risc,219421663,Verilog,kgp-risc,6880,0,2020-02-15 06:45:29+00:00,[],None
544,https://github.com/chaeyoungzz/LogicDesign.git,2019-11-04 10:42:32+00:00,,0,chaeyoungzz/LogicDesign,219477430,Verilog,LogicDesign,7068,0,2019-11-25 10:42:17+00:00,[],None
545,https://github.com/tsarb0mba/COSE222-02-COMPUTER-ARCHITECTURE.git,2019-11-21 01:17:21+00:00,TERM,0,tsarb0mba/COSE222-02-COMPUTER-ARCHITECTURE,223059968,Verilog,COSE222-02-COMPUTER-ARCHITECTURE,105028,0,2019-12-25 13:21:22+00:00,[],None
546,https://github.com/wany16/paper15_DPV.git,2019-11-21 02:26:30+00:00,,0,wany16/paper15_DPV,223070377,,paper15_DPV,4302,0,2020-02-06 09:57:02+00:00,[],
547,https://github.com/dmitrodem/dft-example.git,2019-11-26 17:17:16+00:00,,0,dmitrodem/dft-example,224246862,Verilog,dft-example,76,0,2019-11-26 17:17:42+00:00,[],None
548,https://github.com/asd147asd147/Logic_Circuit.git,2019-11-27 16:51:22+00:00,,0,asd147asd147/Logic_Circuit,224476932,Verilog,Logic_Circuit,48,0,2019-12-14 06:50:34+00:00,[],None
549,https://github.com/Mrjch/FPGA.git,2019-11-24 09:25:49+00:00,,0,Mrjch/FPGA,223719966,Verilog,FPGA,3,0,2019-11-24 09:35:59+00:00,[],None
550,https://github.com/TheSonders/NanoXERA.git,2019-11-24 02:14:33+00:00,The smallest working 8 bits CPU I've been able to do,0,TheSonders/NanoXERA,223680580,Verilog,NanoXERA,141,0,2021-06-10 11:31:32+00:00,[],None
551,https://github.com/ArbazAhmed786/own.git,2019-11-25 02:27:42+00:00,,0,ArbazAhmed786/own,223846002,Verilog,own,4,0,2019-11-25 02:29:01+00:00,[],None
552,https://github.com/YilunWUzzZZZ/pipelined-mips-cpu.git,2019-11-22 13:05:20+00:00,,0,YilunWUzzZZZ/pipelined-mips-cpu,223404931,Verilog,pipelined-mips-cpu,13,0,2019-11-22 13:07:08+00:00,[],None
553,https://github.com/gchebanov/fpga_uart.git,2019-11-24 13:43:59+00:00,,0,gchebanov/fpga_uart,223750755,Verilog,fpga_uart,2,0,2019-11-24 13:47:20+00:00,[],None
554,https://github.com/sowrabh-adiga/VerilogCodes.git,2019-11-17 11:36:30+00:00,"some example verilog files , run after editing makefile and running command 'make'",0,sowrabh-adiga/VerilogCodes,222238444,Verilog,VerilogCodes,4,0,2019-11-17 11:44:57+00:00,[],None
555,https://github.com/fransiskusyoga/Neural-Network-PLL.git,2019-11-11 07:21:43+00:00,,0,fransiskusyoga/Neural-Network-PLL,220923992,Verilog,Neural-Network-PLL,147417,0,2023-07-16 07:08:28+00:00,[],None
556,https://github.com/UjjwalGuin/Design-For-Security.git,2019-11-01 19:02:19+00:00,,1,UjjwalGuin/Design-For-Security,219046125,Verilog,Design-For-Security,133,0,2019-11-05 19:57:03+00:00,[],https://api.github.com/licenses/gpl-2.0
557,https://github.com/sdamico23/counter-LED.git,2019-10-31 20:32:04+00:00,,0,sdamico23/counter-LED,218856555,Verilog,counter-LED,2,0,2019-10-31 20:37:21+00:00,[],None
558,https://github.com/YCLTW1995/5-stage-MPIS-CPU.git,2019-10-27 20:55:54+00:00,Used Verilog to implement single cycle CPU and pipleline CPU,0,YCLTW1995/5-stage-MPIS-CPU,217915508,Verilog,5-stage-MPIS-CPU,11,0,2019-10-27 21:15:12+00:00,[],None
559,https://github.com/abhinav9936/CS341lab.git,2019-11-15 20:48:00+00:00,This contains the Verilog implementation of 3 staged and 4 staged pipelined datapath of MIPS processor. ,0,abhinav9936/CS341lab,222000807,Verilog,CS341lab,333,0,2019-11-15 21:02:43+00:00,[],None
560,https://github.com/Jing-You/ee6470-hw6.git,2019-11-16 07:35:02+00:00,,0,Jing-You/ee6470-hw6,222063984,Verilog,ee6470-hw6,5805,0,2019-11-17 08:15:15+00:00,[],None
561,https://github.com/DhwajKothari/Sequence-Generator-using-LFSR-Technique.git,2019-11-20 14:35:00+00:00,Pseudo Random Sequence Generator using LFSR Technique,0,DhwajKothari/Sequence-Generator-using-LFSR-Technique,222957367,Verilog,Sequence-Generator-using-LFSR-Technique,3,0,2019-11-20 15:10:29+00:00,[],None
562,https://github.com/vt-ece4530-f19/codesign-challenge-ideas.git,2019-11-21 16:25:10+00:00,,0,vt-ece4530-f19/codesign-challenge-ideas,223216308,Verilog,codesign-challenge-ideas,1665,0,2019-11-21 16:26:57+00:00,[],None
563,https://github.com/grantguglielmo/460MLab7.git,2019-11-27 18:27:50+00:00,,0,grantguglielmo/460MLab7,224493028,Verilog,460MLab7,8,0,2019-12-01 21:53:11+00:00,[],None
564,https://github.com/ipanchomx/MIPS_Processor.git,2019-11-21 02:46:25+00:00,MIPS Processor unycicle developed in Arquitectura Computacional at ITESO.,0,ipanchomx/MIPS_Processor,223073504,Verilog,MIPS_Processor,29851,0,2020-03-10 13:48:25+00:00,[],None
565,https://github.com/ianleeflc/FPGAs.git,2019-11-30 19:21:19+00:00,,0,ianleeflc/FPGAs,225059454,Verilog,FPGAs,8,0,2019-12-01 07:07:10+00:00,[],None
566,https://github.com/AbdulrhmanSobhyAlsayed/SIMPLE-ROUTER-WITH-SPI-COMMUNICATION.git,2019-11-12 08:47:44+00:00,,0,AbdulrhmanSobhyAlsayed/SIMPLE-ROUTER-WITH-SPI-COMMUNICATION,221171178,Verilog,SIMPLE-ROUTER-WITH-SPI-COMMUNICATION,4378,0,2019-11-12 09:23:43+00:00,[],None
567,https://github.com/Bhavam/QuantumGatesVerilog.git,2019-11-11 03:13:17+00:00,Verilog implementation of basic Quantum gates ,1,Bhavam/QuantumGatesVerilog,220891542,Verilog,QuantumGatesVerilog,808,0,2020-03-06 07:36:26+00:00,[],None
568,https://github.com/kse8974/LogicDesign.git,2019-10-28 11:45:22+00:00,,0,kse8974/LogicDesign,218034003,Verilog,LogicDesign,4482,0,2021-07-19 12:41:56+00:00,[],None
569,https://github.com/jay-95/Intro.-of-Circuit-Experiment.git,2019-11-03 17:46:46+00:00,,0,jay-95/Intro.-of-Circuit-Experiment,219340957,Verilog,Intro.-of-Circuit-Experiment,46,0,2019-11-03 17:54:04+00:00,[],None
570,https://github.com/andylenguyen20/chess.git,2019-11-15 23:44:12+00:00,,0,andylenguyen20/chess,222020843,,chess,842,0,2019-11-15 23:44:41+00:00,[],None
571,https://github.com/MarkG98/lab4-xx_the_tri_cyclers_xx.git,2019-11-09 18:47:53+00:00,This repository is the base for the multicycle CPU created for Olin's Computer Architecture class,0,MarkG98/lab4-xx_the_tri_cyclers_xx,220687906,Verilog,lab4-xx_the_tri_cyclers_xx,350,0,2019-12-21 22:39:06+00:00,[],None
572,https://github.com/asriram1/Computer-Organization-Labs.git,2019-11-14 04:51:32+00:00,,0,asriram1/Computer-Organization-Labs,221614299,Verilog,Computer-Organization-Labs,2186,0,2019-11-14 05:08:27+00:00,[],None
573,https://github.com/kftang/460m_lab_6.git,2019-11-13 01:43:53+00:00,,0,kftang/460m_lab_6,221348549,Verilog,460m_lab_6,15,0,2023-01-28 12:47:31+00:00,[],None
574,https://github.com/N1nt3n/new-here.git,2019-11-14 10:51:38+00:00,This repository is about what i have learned when i was 21.Good luck and have fun.,0,N1nt3n/new-here,221675100,Verilog,new-here,3,0,2024-01-01 15:33:07+00:00,[],None
575,https://github.com/HaithamWafa/Computer-Architecture-Project.git,2019-10-27 23:36:04+00:00,,0,HaithamWafa/Computer-Architecture-Project,217931302,,Computer-Architecture-Project,29,0,2020-06-07 08:15:29+00:00,[],None
576,https://github.com/unal-edigital1-2019-2/work02-captura-datos-OV7670.git,2019-10-27 22:45:04+00:00,,0,unal-edigital1-2019-2/work02-captura-datos-OV7670,217926591,Verilog,work02-captura-datos-OV7670,1891,0,2020-02-10 00:22:11+00:00,[],None
577,https://github.com/mpaterno/cs152lab2.git,2019-10-27 05:34:59+00:00,,0,mpaterno/cs152lab2,217810036,Verilog,cs152lab2,20,0,2019-10-27 05:56:32+00:00,[],None
578,https://github.com/sajjadahmed677/RV32I-chisel-version.git,2019-10-27 09:17:41+00:00,,0,sajjadahmed677/RV32I-chisel-version,217830925,Verilog,RV32I-chisel-version,133832,0,2021-04-22 12:41:12+00:00,[],None
579,https://github.com/Medo3G/Whack-A-Mole.git,2019-10-30 01:53:46+00:00,A two player version of whack-a-mole built for the Altera DE2-115,0,Medo3G/Whack-A-Mole,218421158,Verilog,Whack-A-Mole,27,0,2019-10-30 01:54:59+00:00,[],None
580,https://github.com/Simsoobin/LogicDesign.git,2019-10-29 09:26:19+00:00,,0,Simsoobin/LogicDesign,218249550,Verilog,LogicDesign,13342,0,2019-11-26 11:41:46+00:00,[],None
581,https://github.com/bddidona/ECE475-Final.git,2019-10-28 19:13:35+00:00,,0,bddidona/ECE475-Final,218126085,Verilog,ECE475-Final,6494,0,2019-10-28 19:15:07+00:00,[],None
582,https://github.com/akhil309/AES-Cryptography.git,2019-10-30 20:38:29+00:00,,0,akhil309/AES-Cryptography,218621084,Verilog,AES-Cryptography,3,0,2019-10-30 20:40:43+00:00,[],None
583,https://github.com/em-sullivan/ECE473FinalProject.git,2019-10-30 19:47:50+00:00,ECE473 Final Project: 5-Stage Pipeline MIPS processor in Verilog.,0,em-sullivan/ECE473FinalProject,218610310,Verilog,ECE473FinalProject,307519,0,2020-12-14 15:52:39+00:00,[],None
584,https://github.com/divyajainsurana/CVSD-2019-FALL.git,2019-11-07 11:51:04+00:00,,0,divyajainsurana/CVSD-2019-FALL,220225313,Verilog,CVSD-2019-FALL,11115,0,2020-10-15 14:28:37+00:00,[],None
585,https://github.com/lazarobodevan/isl-tp2.git,2019-11-14 13:11:41+00:00,Trabalho pr√°tico baseado em l√≥gica sequencial com uso de FPGA e Verilog,0,lazarobodevan/isl-tp2,221700846,Verilog,isl-tp2,3,0,2019-11-14 13:21:35+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/dbwpdls22/project.git,2019-11-14 08:43:39+00:00,,2,dbwpdls22/project,221650674,Verilog,project,111,0,2019-12-08 04:50:18+00:00,[],None
587,https://github.com/pumpkinstay/MIPS_Pipeline_CPU.git,2019-11-08 14:24:34+00:00,"Design and implement a 32-bit pipeline MIPS CPU, running on Nexys Video development board",0,pumpkinstay/MIPS_Pipeline_CPU,220482585,Verilog,MIPS_Pipeline_CPU,1535,0,2019-11-08 14:50:17+00:00,[],None
588,https://github.com/muhammedkamal/mips-processor.git,2019-11-20 12:56:11+00:00,,0,muhammedkamal/mips-processor,222937530,Verilog,mips-processor,107,0,2019-11-25 00:40:17+00:00,[],None
589,https://github.com/yqmao17/FPGA_Flappy_Bird.git,2019-11-19 03:42:22+00:00,Final project for ECE 385: Flappy Bird on FPGA (SystemVerilog),0,yqmao17/FPGA_Flappy_Bird,222602298,Verilog,FPGA_Flappy_Bird,384,0,2019-12-18 23:38:17+00:00,[],None
590,https://github.com/VladuxRTK/Verilog.git,2019-11-18 09:50:32+00:00,,0,VladuxRTK/Verilog,222415095,Verilog,Verilog,2,0,2019-11-25 09:29:56+00:00,[],None
591,https://github.com/Gituser143/DDCO-Sequential-Multiplier.git,2019-11-20 14:29:42+00:00,SEM 3 DDCO project. High level implementation of Sequential binary multiplier.,0,Gituser143/DDCO-Sequential-Multiplier,222956248,Verilog,DDCO-Sequential-Multiplier,9,0,2023-01-28 13:39:30+00:00,[],None
592,https://github.com/refikorkunarslan/Create-a-32-bit-ALU-with-1bit-ALUs-Structural.git,2019-11-27 21:41:49+00:00,Quartus II  /Cyclone III,0,refikorkunarslan/Create-a-32-bit-ALU-with-1bit-ALUs-Structural,224521552,Verilog,Create-a-32-bit-ALU-with-1bit-ALUs-Structural,3430,0,2019-11-27 22:08:15+00:00,[],None
593,https://github.com/md-aamir/MASK.git,2019-11-29 07:29:45+00:00,A game in verilog,0,md-aamir/MASK,224800336,Verilog,MASK,273,0,2019-11-29 07:54:18+00:00,[],None
594,https://github.com/monicaespinosa/Domo-Kon.git,2019-11-28 20:14:23+00:00,"Repositorio del proyecto de embebidos 2019-3, cuya tem√°tica es dom√≥tica",0,monicaespinosa/Domo-Kon,224722485,Verilog,Domo-Kon,1319,0,2020-02-06 08:33:33+00:00,[],None
595,https://github.com/samarth2317/halfprecisionMAC.git,2019-11-24 03:17:10+00:00,,0,samarth2317/halfprecisionMAC,223686087,Verilog,halfprecisionMAC,316,0,2019-11-24 03:20:23+00:00,[],None
596,https://github.com/R-Bose/EdgeA7-FPGA-Library.git,2019-11-26 12:57:30+00:00,Module library created for Edge Artix7 FPGA development board,0,R-Bose/EdgeA7-FPGA-Library,224192756,Verilog,EdgeA7-FPGA-Library,19,0,2019-11-30 17:46:04+00:00,[],https://api.github.com/licenses/gpl-3.0
597,https://github.com/penguinleo/self_def_uart_core.git,2019-11-26 13:22:30+00:00,this is a IP core designed by myself,0,penguinleo/self_def_uart_core,224197574,Verilog,self_def_uart_core,312,0,2020-07-01 14:56:29+00:00,[],None
598,https://github.com/RishiGit/ECE385.git,2019-11-22 03:05:50+00:00,"Labs and Final project from ECE 385 taken at UIUC, SP2019.",1,RishiGit/ECE385,223312760,,ECE385,155111,0,2021-04-09 05:15:35+00:00,[],None
599,https://github.com/hoatmvu1995/CSC-137.git,2019-11-23 06:28:07+00:00,,0,hoatmvu1995/CSC-137,223542571,Verilog,CSC-137,2861,0,2019-12-13 21:16:56+00:00,[],None
600,https://github.com/Ahish9009/Aryans-codes.git,2019-11-11 17:18:06+00:00,These are Aryan's codes.,0,Ahish9009/Aryans-codes,221032283,Verilog,Aryans-codes,353,0,2019-11-11 18:08:49+00:00,[],None
601,https://github.com/bhargav1236/FPGA-Project.git,2019-11-11 19:56:20+00:00,Image processing,0,bhargav1236/FPGA-Project,221059047,Verilog,FPGA-Project,4733,0,2019-11-15 07:19:25+00:00,[],None
602,https://github.com/banyi97/Labor1.git,2019-11-11 20:50:10+00:00,,0,banyi97/Labor1,221067684,Verilog,Labor1,11,0,2019-11-20 13:29:59+00:00,[],None
603,https://github.com/sujoyetc/Koblitz-Curve-Cryptoprocessor.git,2019-11-14 15:02:58+00:00,Lightweight Koblitz Curve Crypto Processor for GF(2^283),0,sujoyetc/Koblitz-Curve-Cryptoprocessor,221723913,Verilog,Koblitz-Curve-Cryptoprocessor,41,0,2019-11-14 15:13:29+00:00,[],None
604,https://github.com/zat-lab/had2019-badge-led-pwm.git,2019-11-18 01:05:54+00:00,My first attempt (it's definitely a WIP) at Verilog for the Hackaday Superconference 2019 badge,0,zat-lab/had2019-badge-led-pwm,222336119,Verilog,had2019-badge-led-pwm,6250,0,2020-03-11 06:21:24+00:00,[],None
605,https://github.com/ieeeupsb/workshop-verilog.git,2019-11-17 16:42:20+00:00,,0,ieeeupsb/workshop-verilog,222279482,Verilog,workshop-verilog,722,0,2019-11-19 23:39:10+00:00,[],None
606,https://github.com/martha-ma/SingleScan.git,2019-11-13 02:28:34+00:00,,0,martha-ma/SingleScan,221355358,Verilog,SingleScan,204644,0,2020-02-18 07:17:13+00:00,[],None
607,https://github.com/Suslikadze/VGA-FIZZ_BUZZ.git,2019-11-01 11:21:39+00:00,,0,Suslikadze/VGA-FIZZ_BUZZ,218971893,Verilog,VGA-FIZZ_BUZZ,4743,0,2019-12-25 09:36:14+00:00,[],None
608,https://github.com/meng-ubc/capstone-camera.git,2019-10-31 21:51:20+00:00,,0,meng-ubc/capstone-camera,218867534,Verilog,capstone-camera,185,0,2019-11-19 00:21:23+00:00,[],None
609,https://github.com/vitorricoy/TP-ISL-UFMG-2019-2.git,2019-11-03 19:11:23+00:00,TP da Disciplina Introdu√ß√£o aos Sistemas L√≥gicos cursada em 2019/2,1,vitorricoy/TP-ISL-UFMG-2019-2,219351784,Verilog,TP-ISL-UFMG-2019-2,11,0,2019-11-15 11:17:57+00:00,[],None
610,https://github.com/NickLi1995/MIPS-Design-MEM-.git,2019-11-05 23:35:12+00:00,"MIPS Data Memory/Write Back (MEM/WB) implementation including Verilog, MIPS and Testbench",2,NickLi1995/MIPS-Design-MEM-,219870957,Verilog,MIPS-Design-MEM-,31,0,2019-12-14 22:16:51+00:00,[],None
611,https://github.com/WilsonKoh1046/50002-16bitsALU.git,2019-11-05 19:48:01+00:00,,0,WilsonKoh1046/50002-16bitsALU,219837358,Verilog,50002-16bitsALU,43,0,2019-11-07 05:55:49+00:00,[],None
612,https://github.com/grtcoder/cs203-proj2.git,2019-11-19 20:00:08+00:00,data compression,0,grtcoder/cs203-proj2,222778762,Verilog,cs203-proj2,5,0,2021-02-03 13:54:51+00:00,[],None
613,https://github.com/rathitejas/sr2jk.git,2019-11-21 19:05:16+00:00, flip flop ,0,rathitejas/sr2jk,223244580,Verilog,sr2jk,2,0,2019-11-21 19:08:07+00:00,[],None
614,https://github.com/Chen-Yifan/2player_bomberman.git,2019-11-21 11:25:38+00:00,ECE385 uiuc digital systems lab,0,Chen-Yifan/2player_bomberman,223158253,Verilog,2player_bomberman,21772,0,2019-11-21 11:44:39+00:00,[],None
615,https://github.com/jakhuyen/base_components.git,2019-11-08 17:16:45+00:00,,0,jakhuyen/base_components,220514388,Verilog,base_components,216,0,2020-03-29 18:35:09+00:00,[],None
616,https://github.com/sergio-mndz/Practica2.git,2019-11-21 04:04:12+00:00,"Practica 2 de Arquitectura de Computadoras, donde se realizo un procesador MIPS en verilog para ejecutar el algoritmo de torres de Hanoi",0,sergio-mndz/Practica2,223085185,Verilog,Practica2,56,0,2019-11-21 04:06:25+00:00,[],None
617,https://github.com/Shangzewen/ALU16BIT.git,2019-11-05 09:17:34+00:00,,0,Shangzewen/ALU16BIT,219704259,Verilog,ALU16BIT,859,0,2019-11-05 14:04:03+00:00,[],None
618,https://github.com/austin-hua/ComputerArchitecture_SingleCycleCPU.git,2019-11-18 15:41:38+00:00,"Verilog implementation of a single cycle CPU, including a driver module, a CPU module (connecting all other modules), control, adder, PC, instruction memory, registers, mux32, mux5, sign extend, ALU, and ALU control modules.",0,austin-hua/ComputerArchitecture_SingleCycleCPU,222484255,Verilog,ComputerArchitecture_SingleCycleCPU,25,0,2022-01-16 03:24:01+00:00,[],https://api.github.com/licenses/mit
619,https://github.com/Jing-You/ICLAB_HW4.git,2019-11-20 09:05:35+00:00,,0,Jing-You/ICLAB_HW4,222895241,Verilog,ICLAB_HW4,4042,0,2019-11-23 14:02:58+00:00,[],None
620,https://github.com/Yuhang1029/final-project.git,2019-11-19 21:49:11+00:00,,0,Yuhang1029/final-project,222796384,Verilog,final-project,861,0,2019-12-11 18:42:00+00:00,[],None
621,https://github.com/tprudhvi/FPGA-Based-Math-Game.git,2019-11-21 04:23:56+00:00,,0,tprudhvi/FPGA-Based-Math-Game,223087464,Verilog,FPGA-Based-Math-Game,2906,0,2019-11-21 04:33:05+00:00,[],None
622,https://github.com/thermitex/othello.git,2019-11-19 00:54:56+00:00,Othello game written in Verilog,0,thermitex/othello,222575784,Verilog,othello,61,0,2019-12-03 04:19:48+00:00,[],None
623,https://github.com/kopinions/cpu.git,2019-11-05 06:15:35+00:00,,0,kopinions/cpu,219671538,Verilog,cpu,0,0,2019-11-05 06:16:08+00:00,[],None
624,https://github.com/tweetyzz/LogicDesign.git,2019-11-05 10:38:55+00:00,,0,tweetyzz/LogicDesign,219720062,Verilog,LogicDesign,1611,0,2019-11-26 11:54:29+00:00,[],None
625,https://github.com/kanadas/PUL.git,2019-11-01 23:32:29+00:00,,0,kanadas/PUL,219077742,Verilog,PUL,96,0,2020-09-22 17:10:12+00:00,[],None
626,https://github.com/wahby787/468_Project.git,2019-11-03 20:25:30+00:00,Repository for the Design of a Simple Processor,0,wahby787/468_Project,219360782,,468_Project,18,0,2019-11-03 20:25:32+00:00,[],None
627,https://github.com/thedavekwon/MIPS-Processor.git,2019-11-04 17:53:14+00:00,,0,thedavekwon/MIPS-Processor,219562575,Verilog,MIPS-Processor,2576,0,2019-11-18 04:42:26+00:00,[],None
628,https://github.com/uKarol/mem_ctl.git,2019-11-04 18:31:55+00:00,asynchroniczny kontroler pamiƒôci SRAM,0,uKarol/mem_ctl,219569814,Verilog,mem_ctl,288,0,2019-11-15 11:28:21+00:00,[],None
629,https://github.com/iampranayreddy/myverilog.git,2019-10-29 14:23:17+00:00,my verilog practice codes,0,iampranayreddy/myverilog,218305604,Verilog,myverilog,11,0,2020-05-12 17:57:19+00:00,[],None
630,https://github.com/firstfish1993/ARM-Wishborn-Assertion.git,2019-11-17 18:43:39+00:00,Lab 2 for Assertion in the Digital Verification Course,0,firstfish1993/ARM-Wishborn-Assertion,222294994,Verilog,ARM-Wishborn-Assertion,1159,0,2019-11-17 18:44:43+00:00,[],None
631,https://github.com/Marvel0usx/Tower-of-Babel.git,2019-11-17 18:09:50+00:00,A game that is programmed in verilog and it runs on Intel FPGA.,0,Marvel0usx/Tower-of-Babel,222290788,Verilog,Tower-of-Babel,18018,0,2020-06-27 16:01:23+00:00,[],https://api.github.com/licenses/mit
632,https://github.com/AleemaMalik/Verilog.git,2019-11-17 03:37:45+00:00,Projects Completed in Verilog,0,AleemaMalik/Verilog,222192626,Verilog,Verilog,2547,0,2019-11-17 03:58:47+00:00,[],None
633,https://github.com/raman-chumber/Intro-to-Logic-Design-.git,2019-11-11 20:41:44+00:00,,0,raman-chumber/Intro-to-Logic-Design-,221066413,Verilog,Intro-to-Logic-Design-,7584,0,2019-11-12 00:08:49+00:00,[],None
634,https://github.com/Parth-Dave/rv32i-core.git,2019-11-19 11:54:21+00:00,Risc V core implemeting rv32i base ISA in verilog,0,Parth-Dave/rv32i-core,222684860,Verilog,rv32i-core,142,0,2020-01-10 18:55:17+00:00,[],https://api.github.com/licenses/mit
635,https://github.com/skycity11/TFT_picture.git,2019-11-23 07:14:51+00:00,Â∞Ü400*240ÂàÜËæ®ÁéáÁöÑÂõæÁâáÂ≠òÂÇ®Âà∞ROM‰∏≠ÔºåËæìÂá∫Âà∞800*480ÂàÜËæ®ÁéáÁöÑTFTÊòæÁ§∫Â±è‰∏ä„ÄÇ,0,skycity11/TFT_picture,223547603,Verilog,TFT_picture,14134,0,2019-11-23 07:26:31+00:00,[],None
636,https://github.com/E-Wawrzynek/Lab2.git,2019-10-28 05:03:58+00:00,ECEN 2350 Digital Logic,0,E-Wawrzynek/Lab2,217969663,Verilog,Lab2,97,0,2019-11-22 18:53:48+00:00,[],None
637,https://github.com/sweet7799/Dice-Game.git,2019-10-28 17:43:23+00:00,,0,sweet7799/Dice-Game,218109350,Verilog,Dice-Game,3,0,2019-10-28 18:32:05+00:00,[],None
638,https://github.com/rohitkverma1998/RISC-CPU-.git,2019-11-07 16:31:45+00:00,Five stage pipeline risc cpu,0,rohitkverma1998/RISC-CPU-,220281533,Verilog,RISC-CPU-,10,0,2019-11-07 16:39:46+00:00,[],https://api.github.com/licenses/apache-2.0
639,https://github.com/vt-ece4530-f19/example-cfdf.git,2019-11-07 14:17:25+00:00,,0,vt-ece4530-f19/example-cfdf,220253229,Verilog,example-cfdf,1,0,2019-11-07 14:23:48+00:00,[],None
640,https://github.com/eugenetdr/ElectronicGame.git,2019-11-07 16:39:02+00:00,,0,eugenetdr/ElectronicGame,220282946,Verilog,ElectronicGame,290,0,2019-11-07 16:39:34+00:00,[],None
641,https://github.com/urmilmodi/Pacman.git,2019-11-08 00:40:20+00:00,A Pacman game written in Verilog,1,urmilmodi/Pacman,220355588,Verilog,Pacman,60051,0,2020-02-25 20:32:02+00:00,[],None
642,https://github.com/lhy9816/5-stage-pipeline-MIPS-CPU.git,2019-11-08 13:25:54+00:00,course project for computer organization,0,lhy9816/5-stage-pipeline-MIPS-CPU,220472024,Verilog,5-stage-pipeline-MIPS-CPU,4212,0,2019-11-08 15:16:00+00:00,[],https://api.github.com/licenses/mit
643,https://github.com/vsdevaraddi/Nonpilpelined_MIPS-processor-verilog.git,2019-11-10 06:12:21+00:00,,0,vsdevaraddi/Nonpilpelined_MIPS-processor-verilog,220749438,Verilog,Nonpilpelined_MIPS-processor-verilog,33,0,2019-12-21 16:46:38+00:00,[],None
644,https://github.com/ayush4190/Computer-Organistion-and-Architecture.git,2019-11-10 08:04:54+00:00,,0,ayush4190/Computer-Organistion-and-Architecture,220759739,Verilog,Computer-Organistion-and-Architecture,3470,0,2020-06-15 08:31:33+00:00,[],None
645,https://github.com/choihj0202/LogicDesign.git,2019-11-04 11:02:37+00:00,,0,choihj0202/LogicDesign,219481044,Verilog,LogicDesign,2554,0,2019-12-09 10:13:05+00:00,[],None
646,https://github.com/Kantouzin/full-adder.git,2019-11-04 05:58:06+00:00,Full adder by Verilog HDL,0,Kantouzin/full-adder,219428126,Verilog,full-adder,8,0,2019-11-07 04:33:29+00:00,[],https://api.github.com/licenses/mit
647,https://github.com/AryamanBhagat/VerilogAssignment.git,2019-11-10 19:46:17+00:00,,0,AryamanBhagat/VerilogAssignment,220841683,Verilog,VerilogAssignment,1,0,2019-11-10 19:48:26+00:00,[],None
648,https://github.com/SMU-Projects/CSE7381-Project.git,2019-11-01 01:48:57+00:00,,0,SMU-Projects/CSE7381-Project,218892909,Verilog,CSE7381-Project,26,0,2019-12-12 03:57:00+00:00,[],None
649,https://github.com/Tantatorn-dev/FPGA-Pong.git,2019-11-03 07:20:33+00:00,A Pong on FPGA Alinx ax309 Xilinx Spartan6,0,Tantatorn-dev/FPGA-Pong,219265408,Verilog,FPGA-Pong,61,0,2019-12-13 17:09:50+00:00,[],None
650,https://github.com/IHannibal/runoob-git-test.git,2019-11-13 07:40:25+00:00,,0,IHannibal/runoob-git-test,221400379,Verilog,runoob-git-test,4,0,2020-12-31 03:17:39+00:00,[],None
651,https://github.com/germancq/verilog_examples.git,2019-11-13 16:11:28+00:00,,0,germancq/verilog_examples,221500407,Verilog,verilog_examples,8,0,2019-11-28 17:27:54+00:00,[],None
652,https://github.com/PSoysauce/CS4341_ALU.git,2019-11-14 20:59:31+00:00,,0,PSoysauce/CS4341_ALU,221785866,Verilog,CS4341_ALU,706,0,2019-11-23 00:42:40+00:00,[],None
653,https://github.com/ellenxwchen/Cookie-Clicker.git,2019-11-27 05:49:41+00:00,Recreating Cookie Clicker game with Verilog,0,ellenxwchen/Cookie-Clicker,224354463,Verilog,Cookie-Clicker,81,0,2020-04-10 20:31:39+00:00,[],None
654,https://github.com/Adi-Levy/system-verilog-Bricks-game.git,2019-11-25 21:16:28+00:00,,0,Adi-Levy/system-verilog-Bricks-game,224043119,Verilog,system-verilog-Bricks-game,841,0,2020-04-20 11:34:38+00:00,[],None
655,https://github.com/ChenKuanghua/mips32-thu-course.git,2019-11-27 09:24:55+00:00,,0,ChenKuanghua/mips32-thu-course,224392562,,mips32-thu-course,2453,0,2020-09-16 06:32:52+00:00,[],https://api.github.com/licenses/gpl-3.0
656,https://github.com/charles-gabriel-cc/Projeto-de-SD-II.git,2019-11-27 21:59:24+00:00,,0,charles-gabriel-cc/Projeto-de-SD-II,224523795,Verilog,Projeto-de-SD-II,255,0,2020-03-22 18:20:46+00:00,[],None
657,https://github.com/belalshehab/Mips.git,2019-11-23 22:57:51+00:00,Mips implementation using verilog,0,belalshehab/Mips,223664271,Verilog,Mips,569,0,2019-11-27 16:06:16+00:00,[],None
658,https://github.com/grantguglielmo/460MLab7b.git,2019-11-28 23:46:07+00:00,,0,grantguglielmo/460MLab7b,224745431,Verilog,460MLab7b,12,0,2019-12-01 21:52:54+00:00,[],None
659,https://github.com/iWebster28/Music.git,2019-11-23 16:48:30+00:00,For Music Projects!,0,iWebster28/Music,223622164,Verilog,Music,1272,0,2020-01-12 21:29:23+00:00,[],None
660,https://github.com/nidhish1602/LD.git,2019-11-24 11:52:34+00:00,,0,nidhish1602/LD,223735997,Verilog,LD,5,0,2019-11-25 05:23:50+00:00,[],None
661,https://github.com/sebekdabek/Gsensor.git,2019-11-28 13:51:21+00:00,Level Tool written in VHDL for FPGA Terasic Board DE10 Lite,0,sebekdabek/Gsensor,224663607,Verilog,Gsensor,6497,0,2019-11-28 14:08:56+00:00,[],None
662,https://github.com/Srbao/Sdram_Controller.git,2019-10-29 05:52:27+00:00,,0,Srbao/Sdram_Controller,218213775,Verilog,Sdram_Controller,2901,0,2019-11-22 13:08:02+00:00,[],None
663,https://github.com/alainlou/FFT-H.git,2019-10-29 00:17:45+00:00,Fast Fourier Transform in Hardware,0,alainlou/FFT-H,218169676,Verilog,FFT-H,49,0,2020-09-19 18:11:08+00:00,[],None
664,https://github.com/prashyen/Scream-at-Snake.git,2019-10-27 01:49:18+00:00,,0,prashyen/Scream-at-Snake,217791889,Verilog,Scream-at-Snake,27928,0,2019-10-27 01:50:17+00:00,[],https://api.github.com/licenses/apache-2.0
665,https://github.com/soyoungna/LogicDesign.git,2019-10-29 12:44:34+00:00,,0,soyoungna/LogicDesign,218284839,Verilog,LogicDesign,46223,0,2019-11-26 11:29:49+00:00,[],None
666,https://github.com/seo1224/LosicDesign.git,2019-10-29 13:39:13+00:00,,2,seo1224/LosicDesign,218296030,Verilog,LosicDesign,2960,0,2019-12-09 20:44:11+00:00,[],None
667,https://github.com/dyudyo88/LogicDesign.git,2019-10-29 09:47:11+00:00,,0,dyudyo88/LogicDesign,218253657,Verilog,LogicDesign,11332,0,2019-11-26 11:20:45+00:00,[],None
668,https://github.com/hyunatic/cz1005.git,2019-10-30 15:06:34+00:00,,0,hyunatic/cz1005,218554862,Verilog,cz1005,4,0,2019-10-31 00:52:53+00:00,[],None
669,https://github.com/Vinayaka2k/DDCO_Proj_Verilog.git,2019-11-03 04:41:55+00:00,Implementing Shift left and Shift right operations on ALU and Register using Verilog programming language,0,Vinayaka2k/DDCO_Proj_Verilog,219252401,Verilog,DDCO_Proj_Verilog,682,0,2019-11-03 04:44:11+00:00,[],None
670,https://github.com/Rubusch/vhdl.git,2019-11-13 14:42:35+00:00,"VHDL examples and notes, mainly Altera / Intel based boards and ModelSim",0,Rubusch/vhdl,221481030,Verilog,vhdl,184213,0,2021-06-24 14:22:09+00:00,[],https://api.github.com/licenses/gpl-3.0
671,https://github.com/Chenyivi/DDS_IP_ROM.git,2019-11-13 13:11:23+00:00,"The project describes the DDS implemented by the look-up table method, and the module can realize the frequency, phase, precision, and waveform parameter configuration.",0,Chenyivi/DDS_IP_ROM,221462352,Verilog,DDS_IP_ROM,2,0,2019-11-13 13:57:22+00:00,[],None
672,https://github.com/dodgez/bits.git,2019-11-14 08:57:58+00:00,,0,dodgez/bits,221653280,Verilog,bits,3,0,2019-11-14 09:37:23+00:00,[],https://api.github.com/licenses/mit
673,https://github.com/phamngocson1408/riscv32.git,2019-11-12 05:45:43+00:00,,0,phamngocson1408/riscv32,221139485,Verilog,riscv32,22210,0,2020-04-03 09:41:58+00:00,[],None
674,https://github.com/hrushikesh890/ESE507_Project_3.git,2019-11-16 17:10:08+00:00,Project3,0,hrushikesh890/ESE507_Project_3,222132715,Verilog,ESE507_Project_3,19837,0,2019-12-22 21:46:12+00:00,[],None
675,https://github.com/eugenetdr/SNAK3D.git,2019-11-15 06:25:40+00:00,50.002 Comp Struct 1D Electronic Game,0,eugenetdr/SNAK3D,221858535,Verilog,SNAK3D,14468,0,2019-12-04 16:30:02+00:00,[],None
676,https://github.com/ken32293355/midterm_proj.git,2019-11-17 16:20:01+00:00,ee6470 midterm_proj,0,ken32293355/midterm_proj,222276336,Verilog,midterm_proj,5735,0,2019-11-18 13:05:02+00:00,[],None
677,https://github.com/0rtz/verilog-samples.git,2019-11-25 15:16:23+00:00,Verilog code for some hardware interfaces,0,0rtz/verilog-samples,223978386,Verilog,verilog-samples,4,0,2021-11-30 19:22:30+00:00,[],None
678,https://github.com/samarth2317/vending-machine.git,2019-11-24 02:32:33+00:00,,0,samarth2317/vending-machine,223682186,Verilog,vending-machine,4,0,2019-11-24 02:39:06+00:00,[],None
679,https://github.com/dixenlee99/AES_PSD.git,2019-11-24 19:04:57+00:00,,0,dixenlee99/AES_PSD,223795147,Verilog,AES_PSD,14,0,2019-11-24 19:34:49+00:00,[],None
680,https://github.com/KerkFleet/Verilog_Processor.git,2019-11-24 23:19:07+00:00,Verilog code to create a Processor,1,KerkFleet/Verilog_Processor,223824789,Verilog,Verilog_Processor,30,0,2019-12-09 22:06:36+00:00,[],None
681,https://github.com/tx19980520/se-digital-components.git,2019-11-24 03:14:51+00:00,Digital components,0,tx19980520/se-digital-components,223685917,Verilog,se-digital-components,8907,0,2019-11-24 03:17:36+00:00,[],None
682,https://github.com/whutddk/chisel-simple-project.git,2019-11-20 04:15:34+00:00,chisel simple project,0,whutddk/chisel-simple-project,222849086,Verilog,chisel-simple-project,50,0,2019-11-20 04:21:03+00:00,[],None
683,https://github.com/Yizhou-Yang/CSC258.git,2019-11-18 00:43:07+00:00,"A hardware game that runs on a primitive breadboard, not on PC. done using verilog",1,Yizhou-Yang/CSC258,222333789,Verilog,CSC258,1723,0,2020-05-17 05:30:59+00:00,[],None
684,https://github.com/tweetyzz/Project2.git,2019-11-27 05:27:15+00:00,,1,tweetyzz/Project2,224351344,Verilog,Project2,35,0,2019-12-05 14:23:40+00:00,[],None
685,https://github.com/b05902109/CA2018FALL.git,2019-11-27 12:10:32+00:00,,0,b05902109/CA2018FALL,224422676,Verilog,CA2018FALL,162,0,2019-11-27 12:33:41+00:00,[],None
686,https://github.com/kimsoobin01/LogicDesgin.git,2019-11-04 10:44:08+00:00,,0,kimsoobin01/LogicDesgin,219477715,Verilog,LogicDesgin,7309,0,2019-12-02 08:53:04+00:00,[],None
687,https://github.com/icaroVerilog/Trabalho-Pratico-ISL-2-2019.2.git,2019-11-04 21:49:03+00:00,,0,icaroVerilog/Trabalho-Pratico-ISL-2-2019.2,219603128,Verilog,Trabalho-Pratico-ISL-2-2019.2,6,0,2019-11-13 16:49:41+00:00,[],None
688,https://github.com/hectoraaroncastillo/Uob.git,2019-10-28 19:35:06+00:00,,0,hectoraaroncastillo/Uob,218129898,Verilog,Uob,1,0,2019-10-28 19:35:49+00:00,[],None
689,https://github.com/ryanwrtong/M152A_Lab4.git,2019-11-14 22:16:31+00:00,,0,ryanwrtong/M152A_Lab4,221796453,Verilog,M152A_Lab4,45,0,2019-12-03 22:04:26+00:00,[],None
690,https://github.com/KyleLEI/ECE216A-NLC.git,2019-11-23 06:21:46+00:00,UCLA ECE216A Fall 2019 Project,0,KyleLEI/ECE216A-NLC,223541892,Verilog,ECE216A-NLC,185,0,2020-01-13 01:44:06+00:00,[],None
691,https://github.com/omidgosha/TRAX.git,2019-11-27 17:06:26+00:00,Project for Digital Systems Design - Implementing the TRAX Game.,0,omidgosha/TRAX,224479549,Verilog,TRAX,19,0,2019-11-27 19:38:52+00:00,[],None
692,https://github.com/gracemontagnino/CompArchLab4.git,2019-11-19 04:55:01+00:00,,0,gracemontagnino/CompArchLab4,222611563,Verilog,CompArchLab4,2516,0,2019-11-19 05:05:16+00:00,[],None
693,https://github.com/rohitjack/KGP_RISC.git,2019-11-17 23:56:25+00:00,,0,rohitjack/KGP_RISC,222329381,Verilog,KGP_RISC,19,0,2019-11-18 00:00:05+00:00,[],None
694,https://github.com/Senrli/MojoSnake.git,2019-11-29 08:37:15+00:00,Mojo source code for the Snake game,0,Senrli/MojoSnake,224812020,Verilog,MojoSnake,4796,0,2019-12-03 22:08:51+00:00,[],None
695,https://github.com/miguelangelperezrodriguez/Nantes.git,2019-11-29 21:22:49+00:00,Proyecto microcomputador en FPGA Verilog que corra induccion por Michalsky,0,miguelangelperezrodriguez/Nantes,224923754,Verilog,Nantes,70,0,2019-11-29 21:28:48+00:00,[],None
696,https://github.com/rafatespindola/Nios_projeto.git,2019-11-29 19:59:34+00:00,,0,rafatespindola/Nios_projeto,224915143,Verilog,Nios_projeto,30527,0,2019-11-29 20:41:03+00:00,[],None
697,https://github.com/goldshakil/FPGA_XILINIX.git,2019-11-02 20:53:43+00:00,"This project implements Sorting algorithm on ""Xilinx Spartan6 FPGA (XC6SLX9-2TQG144C)"" FPGA",2,goldshakil/FPGA_XILINIX,219212620,Verilog,FPGA_XILINIX,13416,0,2020-01-06 01:37:38+00:00,[],None
698,https://github.com/spencergoles/COEN-21.git,2019-10-29 23:04:17+00:00,,0,spencergoles/COEN-21,218399734,Verilog,COEN-21,2,0,2019-10-29 23:30:52+00:00,[],None
699,https://github.com/jlee0942/LogicDesign.git,2019-10-29 08:24:25+00:00,,0,jlee0942/LogicDesign,218237815,Verilog,LogicDesign,1156,0,2020-01-19 08:47:40+00:00,[],None
700,https://github.com/brucechin/ALU-32bit-Verilog.git,2019-10-28 20:31:27+00:00,,0,brucechin/ALU-32bit-Verilog,218139685,Verilog,ALU-32bit-Verilog,24,0,2019-10-30 19:02:12+00:00,[],None
701,https://github.com/Stirgamight/UVM_Receiver.git,2019-10-29 08:32:24+00:00,,0,Stirgamight/UVM_Receiver,218239294,Verilog,UVM_Receiver,4,0,2019-10-29 08:33:14+00:00,[],None
702,https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-01.git,2019-11-05 14:25:20+00:00,work02-captura-datos-0v7670-grupo-01 created by GitHub Classroom,1,unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-01,219764430,Verilog,work02-captura-datos-0v7670-grupo-01,7335,0,2019-11-16 03:15:10+00:00,[],None
703,https://github.com/jiwonryu/Practice_LogicDesign.git,2019-11-05 09:50:03+00:00,,2,jiwonryu/Practice_LogicDesign,219710699,Verilog,Practice_LogicDesign,3185,0,2020-09-18 00:47:16+00:00,[],None
704,https://github.com/SoohyeonHong/LogicDesign.git,2019-10-28 12:33:45+00:00,,0,SoohyeonHong/LogicDesign,218042568,Verilog,LogicDesign,6590,0,2019-11-28 09:02:08+00:00,[],None
705,https://github.com/RyuJinHa/LogicDesign.git,2019-10-28 08:11:08+00:00,,0,RyuJinHa/LogicDesign,217996184,Verilog,LogicDesign,16199,0,2020-09-24 16:38:22+00:00,[],None
706,https://github.com/heewon0204/LogicDesign.git,2019-10-28 07:55:54+00:00,,0,heewon0204/LogicDesign,217993587,Verilog,LogicDesign,8811,0,2019-11-25 10:20:49+00:00,[],None
707,https://github.com/arabicman/fpga.git,2019-11-06 23:14:45+00:00,verilog for fpga,1,arabicman/fpga,220108234,Verilog,fpga,13,0,2020-05-08 18:00:00+00:00,[],None
708,https://github.com/somulu/EE469_FullProcessor.git,2019-11-06 18:47:39+00:00,,0,somulu/EE469_FullProcessor,220066733,,EE469_FullProcessor,120143,0,2019-11-18 03:07:21+00:00,[],None
709,https://github.com/DK-s-imbeded-hardware-projects/Project-06.git,2019-11-01 15:37:39+00:00,Hardware project 06,0,DK-s-imbeded-hardware-projects/Project-06,219013962,Verilog,Project-06,6881,0,2019-11-01 15:38:22+00:00,[],None
710,https://github.com/blohmeier/ece_7387-labs-lab6.git,2019-11-04 22:15:55+00:00,,0,blohmeier/ece_7387-labs-lab6,219607103,Verilog,ece_7387-labs-lab6,544,0,2019-11-14 18:21:06+00:00,[],None
711,https://github.com/DaAlbrecht/cern_general-cores.git,2019-11-01 14:31:00+00:00,,0,DaAlbrecht/cern_general-cores,219001431,Verilog,cern_general-cores,27850,0,2019-11-01 14:34:00+00:00,[],None
712,https://github.com/Kojon74/Simple-RISC-Machine.git,2019-11-01 16:57:27+00:00,,0,Kojon74/Simple-RISC-Machine,219027222,Verilog,Simple-RISC-Machine,73,0,2020-02-23 16:32:52+00:00,[],None
713,https://github.com/bit-mips/NSCSCC2019-CPU1.git,2019-10-31 07:18:54+00:00,ÂåóÁêÜÂ∑•2019Âπ¥ÈæôËäØÊùØ‰∏ÄÈòüÂèÇËµõ‰ΩúÂìÅ,2,bit-mips/NSCSCC2019-CPU1,218706936,Verilog,NSCSCC2019-CPU1,1995,0,2022-01-09 09:04:54+00:00,[],None
714,https://github.com/MipsyCola/Deployment.git,2019-11-16 17:07:32+00:00,Download Link,0,MipsyCola/Deployment,222132379,Verilog,Deployment,22943,0,2019-12-02 22:56:28+00:00,[],None
715,https://github.com/OsmiusW/SV-Calculator.git,2019-11-16 03:40:43+00:00,Scientific Calculator Created using SystemVerilog. Currently lacking a testbench.,0,OsmiusW/SV-Calculator,222042491,Verilog,SV-Calculator,61,0,2023-09-04 15:12:10+00:00,[],None
716,https://github.com/wangyixu14/SinglecycleProcesser.git,2019-11-14 16:58:02+00:00,,0,wangyixu14/SinglecycleProcesser,221746212,Verilog,SinglecycleProcesser,20,0,2020-10-20 04:11:16+00:00,[],None
717,https://github.com/MichaelBlais1/Undergraduate-Coursework.git,2019-11-17 05:03:43+00:00,,0,MichaelBlais1/Undergraduate-Coursework,222199775,Verilog,Undergraduate-Coursework,34,0,2019-11-17 05:47:48+00:00,[],None
718,https://github.com/akshatmathur16/RTLDesigns.git,2019-11-24 04:09:49+00:00,Contains RTL designs and architecture ,0,akshatmathur16/RTLDesigns,223690587,Verilog,RTLDesigns,6,0,2019-11-28 16:39:32+00:00,[],None
719,https://github.com/smartsensorlab/DigitalLogic-ModelSim-Tutorial.git,2019-11-28 08:29:01+00:00,This is the code 2019-2 semester digital logic ModelSim tutorial.,0,smartsensorlab/DigitalLogic-ModelSim-Tutorial,224605439,Verilog,DigitalLogic-ModelSim-Tutorial,217,0,2019-11-28 12:58:00+00:00,[],None
720,https://github.com/linusboyle/codmips.git,2019-11-23 10:53:23+00:00,,0,linusboyle/codmips,223573618,Verilog,codmips,14009,0,2019-12-02 14:30:19+00:00,[],None
721,https://github.com/Urtii/FPGA-Pinball-game.git,2019-11-29 08:42:34+00:00,,0,Urtii/FPGA-Pinball-game,224812963,Verilog,FPGA-Pinball-game,195,0,2019-11-29 09:28:24+00:00,[],None
722,https://github.com/Shashwatha-Mitra/verilog-assignment.git,2019-11-29 06:11:39+00:00,A collection of assignments in verilog programming,0,Shashwatha-Mitra/verilog-assignment,224788401,Verilog,verilog-assignment,19,0,2019-11-29 06:55:31+00:00,[],None
723,https://github.com/koo9ithub/project.git,2019-11-18 12:59:35+00:00,,0,koo9ithub/project,222450040,Verilog,project,32,0,2019-12-07 20:36:21+00:00,[],None
724,https://github.com/Muhammad-Feili/BoothMultiplication.git,2019-11-22 09:17:04+00:00,Booth Algorithm to multiply two binary numbers in verilog code.,0,Muhammad-Feili/BoothMultiplication,223367052,Verilog,BoothMultiplication,42,0,2019-11-22 09:19:18+00:00,[],None
725,https://github.com/Muhammad-Feili/ALU.git,2019-11-22 09:37:25+00:00,8-bit ALU implementation in verilog.,0,Muhammad-Feili/ALU,223370854,Verilog,ALU,75,0,2019-11-22 09:42:34+00:00,[],None
726,https://github.com/chanho096/student-verilog.git,2019-11-22 09:29:51+00:00,Verilog HDL Î°ú Íµ¨ÌòÑÌïú Ïò§ÎîîÏò§ Ïû¨ÏÉù/ÎÖπÏùå Ïû•Ïπò,0,chanho096/student-verilog,223369356,Verilog,student-verilog,18862,0,2022-04-23 13:16:12+00:00,[],None
727,https://github.com/mhmohona/Verilog-code-for-FSM.git,2019-11-26 04:42:19+00:00,Verilog code for FSM,0,mhmohona/Verilog-code-for-FSM,224104084,Verilog,Verilog-code-for-FSM,292,0,2019-11-26 04:49:45+00:00,[],None
728,https://github.com/TenzinCHW/GTARaceEdition.git,2019-11-26 14:27:31+00:00,,0,TenzinCHW/GTARaceEdition,224211284,Verilog,GTARaceEdition,130,0,2019-12-02 17:55:10+00:00,[],None
729,https://github.com/suhaa99/13_structure.git,2019-11-26 06:20:44+00:00,,0,suhaa99/13_structure,224117474,Verilog,13_structure,58,0,2019-12-12 06:14:16+00:00,[],None
730,https://github.com/ZhiyuanGu/scalable-multiplier.git,2019-11-29 17:33:22+00:00,scalable multiplier using carry-save adders (ECE1388 assignment 3),1,ZhiyuanGu/scalable-multiplier,224897522,Verilog,scalable-multiplier,1,0,2019-11-29 19:14:12+00:00,[],None
731,https://github.com/eduardobbgf/bancoDeRegistradores.git,2019-11-27 14:37:15+00:00,,0,eduardobbgf/bancoDeRegistradores,224450844,Verilog,bancoDeRegistradores,306,0,2019-12-04 12:12:17+00:00,[],None
732,https://github.com/jnadolski/ECE369Project.git,2019-11-18 23:05:36+00:00,,0,jnadolski/ECE369Project,222562233,Verilog,ECE369Project,32993,0,2019-12-11 03:27:02+00:00,[],None
733,https://github.com/cvetkovic/vlsi.git,2019-11-19 23:20:24+00:00,VLSI Computer Systems,0,cvetkovic/vlsi,222808794,Verilog,vlsi,294,0,2020-07-12 11:14:16+00:00,[],None
734,https://github.com/gannaramu/Digital-System-Design-Fall2019.git,2019-11-19 14:48:18+00:00,Digital System Design Lab,0,gannaramu/Digital-System-Design-Fall2019,222719485,Verilog,Digital-System-Design-Fall2019,21697,0,2019-11-19 15:07:23+00:00,[],None
735,https://github.com/mshah0722/Mini-Soccer-On-FPGA.git,2019-11-11 03:08:22+00:00,‚öΩ Arcade-styled Soccer Game on the FPGA Board - Verilog & other tools,0,mshah0722/Mini-Soccer-On-FPGA,220890838,Verilog,Mini-Soccer-On-FPGA,8933,0,2020-02-21 14:14:58+00:00,[],None
736,https://github.com/YangZhi1/Electronic-Game-Deisgn.git,2019-11-20 14:29:46+00:00,Electronic game designed using lucid and specific hardware which includes Mojo FPGA and an 8x8 LED Matrix,0,YangZhi1/Electronic-Game-Deisgn,222956265,Verilog,Electronic-Game-Deisgn,14405,0,2019-12-31 15:53:27+00:00,[],None
737,https://github.com/ptracton/formal.git,2019-11-23 19:22:43+00:00,Going through the ZipCPU formal training materials,0,ptracton/formal,223641229,Verilog,formal,4440,0,2019-11-27 05:37:37+00:00,[],https://api.github.com/licenses/mit
738,https://github.com/E-Wawrzynek/Lab3.git,2019-11-22 18:54:35+00:00,ECEN 2350 Digital Logic,0,E-Wawrzynek/Lab3,223466663,Verilog,Lab3,59,0,2019-12-12 02:36:04+00:00,[],None
739,https://github.com/careylzh/theSkyIsFalling.git,2019-11-27 05:57:32+00:00,FPGA-based Arcade Game via Lucid HDL,0,careylzh/theSkyIsFalling,224355622,Verilog,theSkyIsFalling,8814,0,2021-01-06 08:00:07+00:00,[],None
740,https://github.com/Kowsika-Ponnusamy/32-bit-ALU_verilog.git,2019-11-26 14:14:20+00:00,Computer Organization,0,Kowsika-Ponnusamy/32-bit-ALU_verilog,224208339,Verilog,32-bit-ALU_verilog,821,0,2020-02-07 23:18:40+00:00,[],None
741,https://github.com/robert1003/CA2019_project.git,2019-11-26 14:53:15+00:00,CA2019_project,1,robert1003/CA2019_project,224217002,Verilog,CA2019_project,3863,0,2020-09-06 13:43:13+00:00,[],None
742,https://github.com/TommyPinto/CPE487FinalProject.git,2019-11-21 17:58:07+00:00,This is the GitHub for Group 4's Final Project Code for Digital System Design(CPE487) at Steven's Institute of Technology,0,TommyPinto/CPE487FinalProject,223233107,Verilog,CPE487FinalProject,7353,0,2019-11-21 18:11:45+00:00,[],None
743,https://github.com/hyeyeonkang/LogicDesign.git,2019-10-28 10:00:01+00:00,,0,hyeyeonkang/LogicDesign,218016368,Verilog,LogicDesign,5381,0,2019-12-06 16:58:09+00:00,[],None
744,https://github.com/subcriticalia/Github.git,2019-11-12 09:07:34+00:00,Documentos Creados o Modificados por Jaime P√©rez,0,subcriticalia/Github,221175034,Verilog,Github,2120,0,2019-12-03 23:23:27+00:00,[],None
745,https://github.com/YBergerJCT/Files.git,2019-11-13 07:29:53+00:00,,0,YBergerJCT/Files,221398637,Verilog,Files,94,0,2022-02-16 18:10:19+00:00,[],None
746,https://github.com/Mamoanwar97/Pipeline-processor.git,2019-11-09 18:31:33+00:00,Pipleline MIPS processor - Verilog application,0,Mamoanwar97/Pipeline-processor,220685900,Verilog,Pipeline-processor,1373,0,2020-05-05 13:23:03+00:00,[],None
747,https://github.com/bstassens/verilogLabs.git,2019-11-07 01:43:07+00:00,,0,bstassens/verilogLabs,220127010,Verilog,verilogLabs,34,0,2019-12-05 01:30:54+00:00,[],None
748,https://github.com/nguyen-r1/verliog_lesson1.git,2019-11-07 01:43:09+00:00,,0,nguyen-r1/verliog_lesson1,220127017,Verilog,verliog_lesson1,2,0,2019-11-07 02:46:26+00:00,[],None
749,https://github.com/jiseon0702/LogicDesign.git,2019-11-11 08:45:43+00:00,,0,jiseon0702/LogicDesign,220937687,,LogicDesign,98,0,2021-06-22 11:06:18+00:00,[],None
750,https://github.com/johnbumgardner/RTL_CPU_Design.git,2019-11-11 22:01:50+00:00,,1,johnbumgardner/RTL_CPU_Design,221078117,Verilog,RTL_CPU_Design,5,0,2019-12-07 15:33:10+00:00,[],None
751,https://github.com/luiscastro8/ALUProject.git,2019-11-14 21:35:26+00:00,,0,luiscastro8/ALUProject,221790851,Verilog,ALUProject,37,0,2019-11-22 02:25:00+00:00,[],https://api.github.com/licenses/gpl-3.0
752,https://github.com/larryworm1127/Pong.git,2019-11-14 20:23:58+00:00,U of T CSC258 Final Project,0,larryworm1127/Pong,221780411,Verilog,Pong,170,0,2020-08-29 16:55:45+00:00,[],None
753,https://github.com/xdkxsquirrel/UARTFPGALED.git,2019-11-13 22:11:53+00:00,,0,xdkxsquirrel/UARTFPGALED,221561350,Verilog,UARTFPGALED,746,0,2019-11-14 22:13:53+00:00,[],None
754,https://github.com/gnodipac886/Pokemon-SystemVerilog-Edition.git,2019-11-14 22:52:34+00:00,System Verilog Pokemon for ECE 385 Final Project,0,gnodipac886/Pokemon-SystemVerilog-Edition,221800807,Verilog,Pokemon-SystemVerilog-Edition,469766,0,2020-02-21 06:33:39+00:00,[],https://api.github.com/licenses/mit
755,https://github.com/lukemetz1234/224-Codes.git,2019-11-11 03:14:14+00:00,,0,lukemetz1234/224-Codes,220891675,Verilog,224-Codes,21,0,2019-12-11 06:28:58+00:00,[],None
756,https://github.com/Charlotte2000s/FPGA_ElecDoorBell_Verilog.git,2019-11-15 08:37:46+00:00,,0,Charlotte2000s/FPGA_ElecDoorBell_Verilog,221880689,Verilog,FPGA_ElecDoorBell_Verilog,10,0,2019-12-12 02:38:33+00:00,[],None
757,https://github.com/ioComk/snake_game_box.git,2019-11-14 04:29:59+00:00,„Ç≤„Éº„Éü„É≥„Ç∞Ë≤ØÈáëÁÆ±,0,ioComk/snake_game_box,221611711,Verilog,snake_game_box,25,0,2021-01-26 03:41:40+00:00,[],None
758,https://github.com/xfoxfu/ECOP-MIPS-CPU.git,2019-11-20 08:28:59+00:00,single cycle & pipelined CPU with a subset of MIPS ISA,0,xfoxfu/ECOP-MIPS-CPU,222887921,Verilog,ECOP-MIPS-CPU,52,0,2023-01-28 15:34:16+00:00,[],None
759,https://github.com/manitbaser/Signed-Wallace-Multiplier.git,2019-11-19 16:47:09+00:00,A 4x4 Signed Wallace Multiplier design for an area-efficient strategy for high-speed multiplication.,0,manitbaser/Signed-Wallace-Multiplier,222743922,Verilog,Signed-Wallace-Multiplier,694,0,2020-11-08 02:29:52+00:00,[],None
760,https://github.com/eunjizz97/LogicDesignProject.git,2019-11-23 17:05:15+00:00,,0,eunjizz97/LogicDesignProject,223624323,Verilog,LogicDesignProject,61357,0,2019-12-10 17:10:37+00:00,[],None
761,https://github.com/Kevin-Gallifrey/FPGA_practice.git,2019-11-22 09:48:59+00:00,FPGAËØæÁ®ãÂÆûÈ™å,0,Kevin-Gallifrey/FPGA_practice,223372994,Verilog,FPGA_practice,90,0,2021-09-13 04:35:46+00:00,[],None
762,https://github.com/Verdvana/CORDIC_Atan.git,2019-11-23 12:46:36+00:00,CORDICÁÆóÊ≥ï‰πãÁõ¥ËßíÂùêÊ†áÊ±ÇÂèçÊ≠£ÂàáËßí,1,Verdvana/CORDIC_Atan,223587290,Verilog,CORDIC_Atan,8,0,2019-11-23 13:00:38+00:00,[],None
763,https://github.com/jiangce734/fpga.git,2019-11-24 07:17:33+00:00,,0,jiangce734/fpga,223706988,Verilog,fpga,7,0,2019-11-24 08:29:24+00:00,[],None
764,https://github.com/CSMYang/CSC258.git,2019-11-30 23:58:18+00:00,,0,CSMYang/CSC258,225084960,Verilog,CSC258,35591,0,2019-12-01 00:16:24+00:00,[],None
765,https://github.com/Dinngger/UART_HDL.git,2019-11-06 04:04:37+00:00,UART model in verilog.,0,Dinngger/UART_HDL,219909079,Verilog,UART_HDL,1,0,2019-11-06 04:05:21+00:00,[],None
766,https://github.com/Codetector1374/rama2200-verilog.git,2019-11-05 18:52:06+00:00,,0,Codetector1374/rama2200-verilog,219827367,Verilog,rama2200-verilog,457,0,2020-01-03 14:54:24+00:00,[],None
767,https://github.com/koo9ithub/practice06.git,2019-10-28 12:02:42+00:00,,0,koo9ithub/practice06,218037077,Verilog,practice06,31,0,2019-11-25 10:18:01+00:00,[],None
768,https://github.com/clh910936/register_file.git,2019-11-04 01:34:32+00:00,I created a 32 register system with 32 bits per register,0,clh910936/register_file,219393281,Verilog,register_file,2,0,2019-11-04 01:36:32+00:00,[],None
769,https://github.com/ayansky/CNNhardware.git,2019-11-04 11:05:43+00:00,,1,ayansky/CNNhardware,219481575,Verilog,CNNhardware,8032,0,2020-04-21 14:46:52+00:00,[],None
770,https://github.com/DK-s-imbeded-hardware-projects/Project-02.git,2019-11-01 15:32:48+00:00,hardware project 02,0,DK-s-imbeded-hardware-projects/Project-02,219013096,Verilog,Project-02,2488,0,2019-11-01 15:33:46+00:00,[],None
771,https://github.com/blohmeier/otherFPGAprojects.git,2019-11-02 19:17:48+00:00,,0,blohmeier/otherFPGAprojects,219202263,Verilog,otherFPGAprojects,4,0,2019-11-02 19:22:26+00:00,[],None
772,https://github.com/cinnamon-rolling/16BitALU.git,2019-11-03 15:29:36+00:00,16 bit ALU,0,cinnamon-rolling/16BitALU,219322238,Verilog,16BitALU,1022,0,2019-11-05 12:04:02+00:00,[],None
773,https://github.com/dustinkn/ECE473.git,2019-11-03 16:36:25+00:00,,1,dustinkn/ECE473,219331616,Verilog,ECE473,14585,0,2019-11-03 18:27:18+00:00,[],None
774,https://github.com/pateldhairya0328/Morse-Code-Verilog.git,2019-11-02 01:14:44+00:00,Implement morse code in verilog for numbers 0-9 and letters A-Z using a set of binary inputs.,0,pateldhairya0328/Morse-Code-Verilog,219086325,Verilog,Morse-Code-Verilog,2,0,2019-11-02 01:15:21+00:00,[],None
775,https://github.com/leo-alvarenga/TP1-ISL.git,2019-11-13 16:40:16+00:00,TP1 da disciplina de ISL (CCF251),0,leo-alvarenga/TP1-ISL,221506283,Verilog,TP1-ISL,7,0,2019-11-13 16:44:17+00:00,[],None
776,https://github.com/zhuyh128/OFDM_ISE.git,2019-10-29 01:42:41+00:00,,0,zhuyh128/OFDM_ISE,218180598,,OFDM_ISE,4510,0,2019-10-29 05:55:09+00:00,[],None
777,https://github.com/NaNaworld00/LogicDesign.git,2019-10-29 12:58:55+00:00,,0,NaNaworld00/LogicDesign,218287711,Verilog,LogicDesign,848,0,2019-12-13 12:31:55+00:00,[],None
778,https://github.com/HONOR-HRS/public.git,2019-10-30 09:31:05+00:00,,0,HONOR-HRS/public,218490762,Verilog,public,16,0,2020-07-02 03:49:18+00:00,[],None
779,https://github.com/MayankRaj18/Four-Stage-Pipelined-Controller.git,2019-11-25 10:40:29+00:00,,0,MayankRaj18/Four-Stage-Pipelined-Controller,223923966,Verilog,Four-Stage-Pipelined-Controller,9,0,2019-11-25 10:41:16+00:00,[],None
780,https://github.com/JoseCSNeto/PSDi.git,2019-11-26 13:34:13+00:00,Projeto Final Projeto de Sistemas Digitais,1,JoseCSNeto/PSDi,224199907,Verilog,PSDi,5,0,2019-11-26 13:46:56+00:00,[],None
781,https://github.com/tangshi706/test.git,2019-11-15 02:11:58+00:00,ÊµãËØïGithubÊòØÂê¶Ê≠£Â∏∏,0,tangshi706/test,221824959,Verilog,test,1,0,2022-03-31 02:56:58+00:00,[],None
782,https://github.com/negishubham3503/4-bit-wallace-tree-multiplier.git,2019-11-15 06:59:45+00:00,,0,negishubham3503/4-bit-wallace-tree-multiplier,221863853,Verilog,4-bit-wallace-tree-multiplier,1,0,2019-11-15 07:00:41+00:00,[],None
783,https://github.com/TingyiZhang/Single-Cycle-ARM-Data-Path.git,2019-11-19 01:34:03+00:00,,0,TingyiZhang/Single-Cycle-ARM-Data-Path,222581808,Verilog,Single-Cycle-ARM-Data-Path,382,0,2019-12-06 00:16:05+00:00,[],None
784,https://github.com/tallerdigitales2019s2/proyecto.git,2019-11-18 21:44:39+00:00,,0,tallerdigitales2019s2/proyecto,222550599,Verilog,proyecto,139524,0,2019-11-22 01:52:34+00:00,[],None
785,https://github.com/samster82/FinalProject.git,2019-11-16 00:03:20+00:00,,0,samster82/FinalProject,222022637,Verilog,FinalProject,1553,0,2019-11-19 00:04:34+00:00,[],None
786,https://github.com/guanjiew/CSC258FinalProject.git,2019-11-16 00:04:28+00:00,,0,guanjiew/CSC258FinalProject,222022731,Verilog,CSC258FinalProject,163418,0,2020-02-26 18:23:16+00:00,[],None
787,https://github.com/annagriffin/AESencryption_comparchFinal.git,2019-11-17 19:05:29+00:00,,0,annagriffin/AESencryption_comparchFinal,222297646,Verilog,AESencryption_comparchFinal,7417,0,2019-12-10 00:05:58+00:00,[],None
788,https://github.com/priyavratb/full_adder.git,2019-11-27 08:39:40+00:00,,0,priyavratb/full_adder,224383452,Verilog,full_adder,3,0,2019-11-27 10:03:28+00:00,[],None
789,https://github.com/gannaramu/Digital-System-Design.git,2019-11-06 00:00:27+00:00,,0,gannaramu/Digital-System-Design,219873894,Verilog,Digital-System-Design,3405,0,2019-11-06 00:00:44+00:00,[],None
790,https://github.com/Vithop/MAC_Image_Decompressor.git,2019-11-06 06:50:41+00:00,Hardware Implementation of an Image Decompressor build for McMaster's 3DQ5 course,1,Vithop/MAC_Image_Decompressor,219930772,Verilog,MAC_Image_Decompressor,45801,0,2019-11-26 00:26:07+00:00,[],None
791,https://github.com/mohammedBadawi/MIPS.git,2019-10-31 14:23:53+00:00,,2,mohammedBadawi/MIPS,218784128,Verilog,MIPS,1961,0,2019-12-28 15:39:40+00:00,[],None
792,https://github.com/lei1320719647/FPGA_Source.git,2019-10-31 07:38:45+00:00,FPGA innovation contest original source code,0,lei1320719647/FPGA_Source,218710263,Verilog,FPGA_Source,18,0,2019-10-31 08:20:17+00:00,[],None
793,https://github.com/Jungtion/electronic_circuit_experiment.git,2019-10-28 07:55:25+00:00,,0,Jungtion/electronic_circuit_experiment,217993500,Verilog,electronic_circuit_experiment,5077,0,2019-11-25 11:19:02+00:00,[],None
794,https://github.com/kimseowoo/LogicDesign.git,2019-10-28 08:03:50+00:00,,0,kimseowoo/LogicDesign,217994925,Verilog,LogicDesign,5572,0,2019-12-02 18:40:07+00:00,[],None
795,https://github.com/baikesun/LogicDesign.git,2019-10-28 07:53:25+00:00,2019-2 LogicDesign,0,baikesun/LogicDesign,217993149,Verilog,LogicDesign,8361,0,2019-12-07 12:12:24+00:00,[],None
796,https://github.com/SRKX0A/ECE241-Project.git,2019-11-11 00:31:40+00:00,Stealth/Platformer Game,0,SRKX0A/ECE241-Project,220870918,Verilog,ECE241-Project,95962,0,2020-10-15 00:06:40+00:00,[],None
797,https://github.com/LengSicong/CS-1D-Game.git,2019-11-11 11:06:12+00:00,,0,LengSicong/CS-1D-Game,220962602,Verilog,CS-1D-Game,15807,0,2019-12-09 02:47:40+00:00,[],None
798,https://github.com/tsg3/Pac-ARM.git,2019-11-13 06:08:40+00:00,,1,tsg3/Pac-ARM,221385260,Verilog,Pac-ARM,51,0,2019-11-26 16:53:53+00:00,[],None
799,https://github.com/djcranshaw/firmware-tests.git,2019-11-12 17:01:09+00:00,Suite of firmware tests for HLS-verilog L1Tracking firmware,0,djcranshaw/firmware-tests,221268990,Verilog,firmware-tests,97,0,2019-11-19 16:59:28+00:00,[],None
800,https://github.com/danielkluzner/ece154a_lab04.git,2019-11-07 03:33:49+00:00,,0,danielkluzner/ece154a_lab04,220144446,Verilog,ece154a_lab04,3094,0,2020-09-23 07:13:26+00:00,[],None
801,https://github.com/RoyalRaisins/SE345-1.git,2019-11-08 05:48:34+00:00,repo for digital component engineering,0,RoyalRaisins/SE345-1,220395686,Verilog,SE345-1,27630,0,2019-11-08 05:51:33+00:00,[],None
802,https://github.com/captaindane/swt16.git,2019-11-07 21:17:21+00:00,"A 16-bit, 5-stage RISC processor. RTL description in Verilog. Includes assembler, simulator, and example programs.",1,captaindane/swt16,220330507,Verilog,swt16,1251,0,2020-02-05 21:22:48+00:00,"['processor', '16-bit', 'verilog', 'simulation', '5-stage-pipeline', 'rtl-description', 'isa', 'risc', 'assembler']",https://api.github.com/licenses/gpl-3.0
803,https://github.com/mingweisoo/1DALU50.002ComputationStructures.git,2019-11-07 05:08:36+00:00,,0,mingweisoo/1DALU50.002ComputationStructures,220156156,Verilog,1DALU50.002ComputationStructures,1042,0,2019-11-07 05:14:44+00:00,[],None
804,https://github.com/JonahSpicher/Lab4-ImprovedCPU.git,2019-11-09 23:56:40+00:00,,0,JonahSpicher/Lab4-ImprovedCPU,220719031,Verilog,Lab4-ImprovedCPU,1108,0,2019-11-19 05:27:08+00:00,[],None
805,https://github.com/myfortune/assembly.git,2019-11-10 04:03:37+00:00,,0,myfortune/assembly,220739063,Verilog,assembly,27,0,2019-11-10 04:06:20+00:00,[],None
806,https://github.com/alizand1992/cmpe_125_lab_8.git,2019-11-11 23:39:21+00:00,,0,alizand1992/cmpe_125_lab_8,221089986,Verilog,cmpe_125_lab_8,15,0,2020-06-21 22:12:54+00:00,[],None
807,https://github.com/yanjiuntw/polar_bp_decoder.git,2019-11-23 07:41:58+00:00,,0,yanjiuntw/polar_bp_decoder,223550882,Verilog,polar_bp_decoder,398,0,2019-11-23 07:42:54+00:00,[],None
808,https://github.com/zhenguo624/kobelowkey.git,2019-11-24 12:17:05+00:00,,0,zhenguo624/kobelowkey,223739134,Verilog,kobelowkey,18198,0,2019-11-24 12:54:36+00:00,[],None
809,https://github.com/samarth2317/Automatic-Traffic-Controller.git,2019-11-24 02:39:37+00:00,,0,samarth2317/Automatic-Traffic-Controller,223682815,Verilog,Automatic-Traffic-Controller,2,0,2019-12-19 21:11:44+00:00,[],None
810,https://github.com/Tiff678/BetaArchitecture.git,2019-11-30 10:05:47+00:00,,0,Tiff678/BetaArchitecture,224992793,Verilog,BetaArchitecture,244,0,2019-11-30 10:08:14+00:00,[],None
811,https://github.com/DK-s-imbeded-hardware-projects/Project-01.git,2019-11-01 15:31:15+00:00,hardware project 1,0,DK-s-imbeded-hardware-projects/Project-01,219012793,Verilog,Project-01,4436,0,2019-11-01 15:32:16+00:00,[],None
812,https://github.com/infinitelytimelesstech/verilog-labs.git,2019-11-21 02:20:10+00:00,Verilog Labs for ENGR 250,0,infinitelytimelesstech/verilog-labs,223069387,Verilog,verilog-labs,19,0,2019-12-06 23:44:10+00:00,[],None
813,https://github.com/marygem/and_gate.git,2019-11-19 21:46:40+00:00,And_gate implementation using verilog,0,marygem/and_gate,222796014,Verilog,and_gate,5,0,2019-11-19 22:10:58+00:00,[],None
814,https://github.com/vogon101/ECAD.git,2019-11-27 17:39:23+00:00,,0,vogon101/ECAD,224485238,Verilog,ECAD,473,0,2019-12-03 14:11:43+00:00,[],None
815,https://github.com/pavankalyan1006/DFT_Project.git,2019-11-29 21:37:09+00:00,,0,pavankalyan1006/DFT_Project,224925185,Verilog,DFT_Project,5,0,2019-11-29 21:43:33+00:00,[],None
816,https://github.com/rohitkverma1998/Power-Efficient-Multiplier.git,2019-11-07 16:13:50+00:00,Using Ternary adder,0,rohitkverma1998/Power-Efficient-Multiplier,220277996,Verilog,Power-Efficient-Multiplier,6,0,2019-11-07 16:17:16+00:00,[],https://api.github.com/licenses/apache-2.0
817,https://github.com/davetropeano/lattice-icestick-blink.git,2019-11-03 02:20:47+00:00,Hello World for lattice iceStick FPGA board. Fixes code in https://medium.com/p/56a9026fc516/edit,0,davetropeano/lattice-icestick-blink,219240456,Verilog,lattice-icestick-blink,1,0,2019-11-03 02:22:58+00:00,[],None
818,https://github.com/ClariceWen/Tetris_FPGA.git,2019-11-21 15:47:38+00:00,,0,ClariceWen/Tetris_FPGA,223208931,Verilog,Tetris_FPGA,12,0,2023-10-02 21:40:55+00:00,[],None
819,https://github.com/568713197/ZhiNengLaJiTong.git,2019-11-24 02:28:32+00:00,FPGAÂàõÊñ∞ËÆæËÆ°Â§ßËµõ‰ΩúÂìÅ,1,568713197/ZhiNengLaJiTong,223681825,Verilog,ZhiNengLaJiTong,35,0,2019-11-24 04:44:00+00:00,[],None
820,https://github.com/dzqiu/StereVO.git,2019-11-24 03:45:05+00:00,A stere visual odometry accelerated with FPGA.,0,dzqiu/StereVO,223688497,Verilog,StereVO,30,0,2019-11-24 06:25:57+00:00,[],None
821,https://github.com/eecastillo/Practica2.git,2019-11-20 00:37:28+00:00,Algoritmo de Hanoi MIPS,0,eecastillo/Practica2,222817412,Verilog,Practica2,6931,0,2019-11-28 00:32:49+00:00,[],None
822,https://github.com/ClariceWen/milestone1-delete-clear-line-rotate-and-score.git,2019-11-20 01:04:12+00:00,,0,ClariceWen/milestone1-delete-clear-line-rotate-and-score,222820866,Verilog,milestone1-delete-clear-line-rotate-and-score,7,0,2023-10-02 21:40:25+00:00,[],None
823,https://github.com/gisellegk/ECEN2350-lab3.git,2019-11-21 23:49:25+00:00,use your blinker!!!,0,gisellegk/ECEN2350-lab3,223286212,Verilog,ECEN2350-lab3,125,0,2019-12-11 06:44:47+00:00,[],None
824,https://github.com/SARAMAG/Sara.git,2019-11-20 18:58:32+00:00,"Digital IC design,verification Engineer ",0,SARAMAG/Sara,223006492,Verilog,Sara,13,0,2021-03-04 15:24:11+00:00,[],None
825,https://github.com/Dragonsa15/VerilogProject.git,2019-11-25 09:39:50+00:00,Mips Non Pipelined 32 bit,0,Dragonsa15/VerilogProject,223912354,Verilog,VerilogProject,1279,0,2019-12-10 17:47:26+00:00,[],None
826,https://github.com/xiaoxiao-coder/FPGA.git,2019-11-24 14:50:02+00:00,bisai,0,xiaoxiao-coder/FPGA,223760484,Verilog,FPGA,27183,0,2019-11-24 14:57:22+00:00,[],None
827,https://github.com/suzcan/es3f1_camera.git,2019-11-30 12:33:18+00:00,,0,suzcan/es3f1_camera,225009498,Verilog,es3f1_camera,35988,0,2020-01-08 12:32:14+00:00,[],None
828,https://github.com/ritushreesahu/NAME_SEQUENCE_DETECTOR.git,2019-11-27 15:40:04+00:00,Detecting a given pattern or phrase in a long chain of inputs using Finite State Machine. .,0,ritushreesahu/NAME_SEQUENCE_DETECTOR,224463190,Verilog,NAME_SEQUENCE_DETECTOR,3,0,2019-11-27 16:32:08+00:00,[],None
829,https://github.com/kimyyy/RISC-V.git,2019-11-08 09:35:08+00:00,processor implementation based on risc-v,0,kimyyy/RISC-V,220433957,Verilog,RISC-V,7,0,2019-12-21 15:34:59+00:00,[],None
830,https://github.com/nzzlinh/HDL-Vending-Machine.git,2019-10-29 14:44:52+00:00,B√†i LAB m√¥n C·∫•u Tr√∫c M√°y T√≠nh,0,nzzlinh/HDL-Vending-Machine,218310413,Verilog,HDL-Vending-Machine,2,0,2020-02-21 08:20:25+00:00,[],None
831,https://github.com/zhengs81/csc258.git,2019-10-29 15:43:13+00:00,Uoft CSC258 verilog files,0,zhengs81/csc258,218323558,,csc258,19979,0,2019-11-26 03:19:43+00:00,[],None
832,https://github.com/michaelpearson/ws2812b-verilog.git,2019-11-03 02:14:23+00:00,Simple verilog module to drive ws2812b LEDs,0,michaelpearson/ws2812b-verilog,219239931,Verilog,ws2812b-verilog,8,0,2019-11-03 05:14:48+00:00,[],None
833,https://github.com/AlliBusa/CompArchFinal_SPI.git,2019-11-19 15:10:04+00:00,,0,AlliBusa/CompArchFinal_SPI,222724284,Verilog,CompArchFinal_SPI,389,0,2019-12-10 07:20:02+00:00,[],None
834,https://github.com/koo9ithub/practice08.git,2019-11-18 10:24:27+00:00,,0,koo9ithub/practice08,222421633,Verilog,practice08,3,0,2019-11-18 10:24:35+00:00,[],None
835,https://github.com/billma1998/T-Rex-Dino-Game.git,2019-11-17 17:53:23+00:00,Chrome dino game written in verilog,0,billma1998/T-Rex-Dino-Game,222288836,,T-Rex-Dino-Game,4,0,2019-11-17 17:53:25+00:00,[],None
836,https://github.com/RahulGargUCLA/M216A_PROJECT_ADC.git,2019-11-15 00:45:45+00:00,M216A Project (Fall 2019): Non Linearity Correction for ADC ,0,RahulGargUCLA/M216A_PROJECT_ADC,221813364,Verilog,M216A_PROJECT_ADC,694,0,2019-12-07 02:16:17+00:00,[],None
837,https://github.com/hez2010/SingleCycleCPU.git,2019-11-18 16:59:49+00:00,Single Cycle MIPS CPU,0,hez2010/SingleCycleCPU,222499921,Verilog,SingleCycleCPU,1680,0,2020-05-15 13:14:53+00:00,[],None
838,https://github.com/lvd2/1801vm1_playground.git,2019-11-18 18:04:00+00:00,Some games to play with vslav's reverse-engineered 1801vm1,1,lvd2/1801vm1_playground,222511835,Verilog,1801vm1_playground,7381,0,2020-02-07 18:50:36+00:00,[],https://api.github.com/licenses/gpl-3.0
839,https://github.com/1813252/LOGICDESIGN.git,2019-11-05 10:57:27+00:00,,0,1813252/LOGICDESIGN,219723376,Verilog,LOGICDESIGN,553,0,2019-12-10 00:02:04+00:00,[],None
840,https://github.com/bentodvictor/ufsm-embedded-systems-design-II.git,2019-11-05 18:44:38+00:00,Embedded Systems Design II material from 7th semester of Computer Engineering - UFSM.,0,bentodvictor/ufsm-embedded-systems-design-II,219826136,Verilog,ufsm-embedded-systems-design-II,9045,0,2021-05-16 02:00:56+00:00,[],None
841,https://github.com/yuminchoi/LogicDesign.git,2019-10-28 07:53:50+00:00,,0,yuminchoi/LogicDesign,217993219,Verilog,LogicDesign,9693,0,2019-11-25 10:46:32+00:00,[],None
842,https://github.com/grantguglielmo/460M_lab5.git,2019-10-30 19:17:28+00:00,,0,grantguglielmo/460M_lab5,218604420,Verilog,460M_lab5,55,0,2019-11-01 03:06:28+00:00,[],None
843,https://github.com/Shubhayu-Das/MIPS-processor.git,2019-11-05 13:14:36+00:00,End semester project for Computer Architecture course(2019-EG201),0,Shubhayu-Das/MIPS-processor,219748840,Verilog,MIPS-processor,57,0,2019-12-08 04:57:51+00:00,[],None
844,https://github.com/YangZhi1/MojoMovement.git,2019-11-22 17:06:10+00:00,"Simple code which uses bit shift logic and a register to select rows to ""move"" a bit around (which will be displayed on the IO shield of the Mojo FPGA",0,YangZhi1/MojoMovement,223449462,Verilog,MojoMovement,845,0,2019-11-22 17:35:47+00:00,[],None
845,https://github.com/jungeun0/logic_design.git,2019-10-29 12:13:30+00:00,,1,jungeun0/logic_design,218278995,Verilog,logic_design,23012,0,2021-07-05 10:58:13+00:00,[],None
846,https://github.com/storyinvisible/CS_ALU.git,2019-11-01 02:15:48+00:00,Computational Structure ALU check off,0,storyinvisible/CS_ALU,218896515,Verilog,CS_ALU,2095,0,2019-11-07 09:02:30+00:00,[],None
847,https://github.com/MatthewHardin/Team34-Assignment3.git,2019-11-01 02:44:21+00:00,,1,MatthewHardin/Team34-Assignment3,218900396,,Team34-Assignment3,17,0,2019-11-01 02:44:23+00:00,[],None
848,https://github.com/mfHarrison/CSIS220Tutorials.git,2019-10-27 19:28:54+00:00,,2,mfHarrison/CSIS220Tutorials,217905367,Verilog,CSIS220Tutorials,1084,0,2019-12-29 21:27:46+00:00,[],None
849,https://github.com/tjrwldnjs/LogicDesign.git,2019-10-29 09:29:10+00:00,,0,tjrwldnjs/LogicDesign,218250127,Verilog,LogicDesign,13194,0,2019-12-10 11:36:27+00:00,[],None
850,https://github.com/CodiWanKenobi/EE460M-Lab5.git,2019-10-31 20:52:46+00:00,,0,CodiWanKenobi/EE460M-Lab5,218860065,Verilog,EE460M-Lab5,6,0,2019-10-31 20:54:08+00:00,[],None
851,https://github.com/EvangelionZero/i2c_try2.git,2019-11-08 09:22:01+00:00,hellomoto,0,EvangelionZero/i2c_try2,220431533,Verilog,i2c_try2,866,0,2019-11-14 13:16:59+00:00,[],None
852,https://github.com/kaplanz/ece241-veridog.git,2019-11-07 19:00:02+00:00,A dog-themed Verilog Tamagotchi,0,kaplanz/ece241-veridog,220308440,Verilog,ece241-veridog,2569,0,2022-02-14 02:26:47+00:00,"['tamagotchi', 'verilog']",None
853,https://github.com/ufv-ciencia-da-computacao/TP02-CCF251.git,2019-11-08 22:30:40+00:00,,0,ufv-ciencia-da-computacao/TP02-CCF251,220557739,Verilog,TP02-CCF251,324,0,2019-11-14 18:38:56+00:00,[],None
854,https://github.com/AiDSl/my_quartus_library.git,2019-11-15 05:10:49+00:00,just lots thing I made,0,AiDSl/my_quartus_library,221848542,Verilog,my_quartus_library,115,0,2019-11-15 09:00:44+00:00,[],None
855,https://github.com/vt-ece4530-f19/example-nios-sdram-cordic.git,2019-11-14 13:46:21+00:00,,0,vt-ece4530-f19/example-nios-sdram-cordic,221707735,Verilog,example-nios-sdram-cordic,1045,0,2019-11-14 13:48:44+00:00,[],None
856,https://github.com/jamieaobrien/Comp-Arch-Multicycle-CPU.git,2019-11-15 19:37:01+00:00,,0,jamieaobrien/Comp-Arch-Multicycle-CPU,221990984,Verilog,Comp-Arch-Multicycle-CPU,269,0,2019-11-19 06:28:02+00:00,[],None
857,https://github.com/Polaris000/CS_F342.git,2019-11-08 15:03:54+00:00,Lab assignments and some practise done for the Computer Architecture course at BITS Pilani,0,Polaris000/CS_F342,220490274,Verilog,CS_F342,112,0,2024-02-14 09:30:49+00:00,"['assembly', 'verilog', 'labs', 'bits-pilani', 'practise', 'computer-architecture', 'comparch']",None
858,https://github.com/david-xhk/mojo-16bit-alu.git,2019-11-06 00:06:21+00:00,Our 16-bit ALU for the MOJO FPGA.,0,david-xhk/mojo-16bit-alu,219874462,Verilog,mojo-16bit-alu,5321,0,2019-11-06 00:52:56+00:00,[],None
859,https://github.com/Tompson11/Commu_Expe.git,2019-11-01 09:25:47+00:00,,0,Tompson11/Commu_Expe,218954685,Verilog,Commu_Expe,783,0,2020-07-14 16:18:33+00:00,[],None
860,https://github.com/jay-95/Digital-Design.git,2019-11-03 17:40:45+00:00,,0,jay-95/Digital-Design,219340197,Verilog,Digital-Design,29467,0,2019-11-03 17:44:08+00:00,[],None
861,https://github.com/xpbeyo/CSC258-Final-Project.git,2019-11-18 23:17:42+00:00,,0,xpbeyo/CSC258-Final-Project,222563733,Verilog,CSC258-Final-Project,221,0,2019-12-06 02:04:40+00:00,[],None
862,https://github.com/AndrewCrittenden/CPE480_Team42.git,2019-11-18 19:47:03+00:00,,0,AndrewCrittenden/CPE480_Team42,222530841,Verilog,CPE480_Team42,306,0,2019-12-17 23:23:22+00:00,[],None
863,https://github.com/vt-ece4530-f19/example-nios-sdram.git,2019-11-12 02:22:50+00:00,,1,vt-ece4530-f19/example-nios-sdram,221111606,Verilog,example-nios-sdram,991,0,2019-11-12 16:26:08+00:00,[],None
864,https://github.com/esbirol/EC413-Processor.git,2019-11-11 19:14:47+00:00,Single Cycle CPU,0,esbirol/EC413-Processor,221052011,Verilog,EC413-Processor,1016,0,2020-02-09 00:44:06+00:00,[],None
865,https://github.com/18tbr/trois_briques.git,2019-11-13 16:13:52+00:00,"Un d√©p√¥t Git pour travailler sur le projet d'√©l√©ctronique ""trois briques"" contenant le code que les groupes ont fournis et des impl√©mentations possibles de trois briques.",1,18tbr/trois_briques,221500873,Verilog,trois_briques,132,0,2019-11-13 16:46:55+00:00,[],None
866,https://github.com/tristengeven/cohort_schmohort_project.git,2019-11-11 14:43:09+00:00,This repository holds the files for the F19 4341.001 final group project.,0,tristengeven/cohort_schmohort_project,221002193,Verilog,cohort_schmohort_project,843,0,2023-01-27 19:38:44+00:00,[],None
867,https://github.com/koo9ithub/practice07.git,2019-11-11 11:16:51+00:00,,0,koo9ithub/practice07,220964313,Verilog,practice07,3,0,2019-11-14 04:15:38+00:00,[],None
868,https://github.com/adj006/CSE_140L.git,2019-11-20 22:25:26+00:00,,0,adj006/CSE_140L,223038802,Verilog,CSE_140L,13390,0,2019-11-20 22:26:44+00:00,[],None
869,https://github.com/danielkluzner/ece154a_lab05.git,2019-11-21 00:47:04+00:00,,0,danielkluzner/ece154a_lab05,223055908,Verilog,ece154a_lab05,4212,0,2020-09-23 07:13:05+00:00,[],None
870,https://github.com/kimsoobin01/Practice08.git,2019-11-18 10:59:40+00:00,,0,kimsoobin01/Practice08,222428094,Verilog,Practice08,3,0,2019-11-18 11:04:43+00:00,[],None
871,https://github.com/apookash55/DDCOProject.git,2019-11-30 11:26:27+00:00,,0,apookash55/DDCOProject,225001762,Verilog,DDCOProject,8,0,2019-11-30 11:28:56+00:00,[],None
872,https://github.com/mawetpiv/OLD_8bit-CPU-forFun.git,2019-11-30 21:13:39+00:00,verilog design and assembler for simple 8 bit cpu,0,mawetpiv/OLD_8bit-CPU-forFun,225070566,Verilog,OLD_8bit-CPU-forFun,1746,0,2020-09-15 13:24:45+00:00,[],None
873,https://github.com/coconut-piglet/Digital_Design_Labs.git,2019-11-01 13:55:37+00:00,SE-345 Êï∞Â≠óÈÉ®‰ª∂ËÆæËÆ°ÁöÑÂÆûÈ™å,0,coconut-piglet/Digital_Design_Labs,218995159,Verilog,Digital_Design_Labs,8396,0,2023-01-28 14:17:50+00:00,[],None
874,https://github.com/Cristianlopez0718/Pong-in-FPGA.git,2019-10-27 18:00:58+00:00,"Implemented a VGA controller to get a connection between a FPGA and a monitor. Begun the project by establishing static objects for the ball, paddle and the wall. Then took input from a switch to move the paddle up or down and changed the ball movement depending on the boundaries reached. ",0,Cristianlopez0718/Pong-in-FPGA,217894615,Verilog,Pong-in-FPGA,10,0,2019-10-27 18:28:20+00:00,[],None
875,https://github.com/wjlee0908/mips-cpu.git,2019-11-04 12:14:42+00:00,Pipelined MIPS CPU code implemented in Verilog. 2019-2 Computer architecture project,0,wjlee0908/mips-cpu,219493950,Verilog,mips-cpu,47328,0,2019-12-25 12:47:25+00:00,[],None
876,https://github.com/prnv07/-2-2-Branch-Predictor.git,2019-11-09 12:19:27+00:00,,0,prnv07/-2-2-Branch-Predictor,220638001,Verilog,-2-2-Branch-Predictor,4,0,2019-11-12 14:11:43+00:00,[],None
877,https://github.com/alainlou/HelloWorld.git,2019-11-08 01:32:43+00:00,I have an FPGA!,0,alainlou/HelloWorld,220362175,Verilog,HelloWorld,2,0,2019-11-08 01:57:56+00:00,[],None
878,https://github.com/liuweiseu/wr_cores_panoseti_Pub.git,2019-11-07 23:53:36+00:00,,0,liuweiseu/wr_cores_panoseti_Pub,220350565,Verilog,wr_cores_panoseti_Pub,154656,0,2019-11-08 01:09:48+00:00,[],None
879,https://github.com/apseng03/My_VCode.git,2019-11-30 04:50:24+00:00,,0,apseng03/My_VCode,224961093,Verilog,My_VCode,7,0,2019-11-30 04:53:09+00:00,[],None
880,https://github.com/Ojjie/DDCO-Lab-Project.git,2019-11-30 13:00:50+00:00,A combinational circuit to count the number of 1's in a 16 bit binary number.,0,Ojjie/DDCO-Lab-Project,225013025,Verilog,DDCO-Lab-Project,152,0,2021-11-18 05:26:02+00:00,[],None
881,https://github.com/dbwpdls22/logicDesign.git,2019-10-29 08:10:21+00:00,,0,dbwpdls22/logicDesign,218235257,Verilog,logicDesign,35370,0,2021-07-19 12:06:44+00:00,[],None
882,https://github.com/nitin10101999/Car-Parking-System-In-Verilog.git,2019-11-04 08:53:09+00:00,,0,nitin10101999/Car-Parking-System-In-Verilog,219456888,Verilog,Car-Parking-System-In-Verilog,2,0,2019-11-04 08:56:53+00:00,[],None
883,https://github.com/marioxe301/Orga_Comp_Q5_Evaluaciones.git,2019-11-06 00:18:14+00:00,,0,marioxe301/Orga_Comp_Q5_Evaluaciones,219875896,Verilog,Orga_Comp_Q5_Evaluaciones,15,0,2021-09-21 05:31:55+00:00,[],None
884,https://github.com/leandhusar/ARMv8.git,2019-11-06 03:30:55+00:00,Simple implementation of an ARMv8 unicycle processor design,0,leandhusar/ARMv8,219904604,Verilog,ARMv8,14,0,2020-08-24 04:02:17+00:00,[],None
885,https://github.com/MrHate/SJTU-SE345.git,2019-11-11 09:30:48+00:00,[SE345] digital component homework with FPGA and verilog.,0,MrHate/SJTU-SE345,220945933,Verilog,SJTU-SE345,1428,0,2023-01-28 11:52:58+00:00,"['fpga', 'verilog']",None
886,https://github.com/IPINGCHOU/ALU32.git,2019-11-12 09:55:52+00:00,,0,IPINGCHOU/ALU32,221184690,Verilog,ALU32,67,0,2020-03-07 15:40:31+00:00,[],None
887,https://github.com/AmiyaPanda001/Cruise-Control-System---Verilog-Implementation.git,2019-11-17 02:53:25+00:00,from RTL to PnR,0,AmiyaPanda001/Cruise-Control-System---Verilog-Implementation,222188660,Verilog,Cruise-Control-System---Verilog-Implementation,1160,0,2019-12-01 23:31:18+00:00,[],None
888,https://github.com/Kantouzin/adder-subtractor.git,2019-11-15 07:19:38+00:00,Adder-subtractor by Verilog HDL,0,Kantouzin/adder-subtractor,221866948,Verilog,adder-subtractor,4,0,2019-11-15 07:22:11+00:00,[],https://api.github.com/licenses/mit
889,https://github.com/Guru227/Booth-Multiplier-in-iverilog.git,2019-11-16 18:54:04+00:00,,4,Guru227/Booth-Multiplier-in-iverilog,222145077,Verilog,Booth-Multiplier-in-iverilog,13,0,2022-11-30 10:51:30+00:00,[],None
890,https://github.com/AhmedMoamen62/PipeLine-Mips-Processor.git,2019-11-26 15:04:19+00:00,implement mips processor using hardware description language ( verilog ) and develop a simulator using qt c++ gui ,0,AhmedMoamen62/PipeLine-Mips-Processor,224219561,Verilog,PipeLine-Mips-Processor,25,0,2019-11-26 15:09:54+00:00,[],None
891,https://github.com/IcaroGSiqueira/rtl_results.git,2019-11-27 23:58:47+00:00,,0,IcaroGSiqueira/rtl_results,224536861,Verilog,rtl_results,106815,0,2020-11-28 10:54:11+00:00,[],None
892,https://github.com/cinnamon-rolling/Mastermind.git,2019-11-25 15:39:04+00:00,,0,cinnamon-rolling/Mastermind,223983240,Verilog,Mastermind,8272,0,2019-12-03 18:31:09+00:00,[],None
893,https://github.com/koo9ithub/practice09.git,2019-11-25 10:20:19+00:00,,0,koo9ithub/practice09,223920322,Verilog,practice09,137,0,2019-11-25 10:24:31+00:00,[],None
894,https://github.com/Muhammad-Feili/StackMemory.git,2019-11-22 09:32:40+00:00,Implementation of Stack Memory in verilog code.,0,Muhammad-Feili/StackMemory,223369907,Verilog,StackMemory,19,0,2019-11-22 09:33:22+00:00,[],None
895,https://github.com/poojitha93/poojitha.murahari.git,2019-11-23 01:35:33+00:00,student at portland state university,0,poojitha93/poojitha.murahari,223514184,Verilog,poojitha.murahari,2,0,2019-11-29 00:43:15+00:00,[],None
896,https://github.com/sidharth3/2Hands1Brain.git,2019-11-22 04:12:47+00:00,An electronic game prototype built for 50.002 1D,0,sidharth3/2Hands1Brain,223321756,Verilog,2Hands1Brain,29394,0,2019-12-13 19:04:59+00:00,[],None
897,https://github.com/vinsnex/Sophomore_Quartus.git,2019-11-28 10:46:04+00:00,,0,vinsnex/Sophomore_Quartus,224631239,Verilog,Sophomore_Quartus,157672,0,2022-03-16 07:01:28+00:00,[],None
898,https://github.com/hsuan197/MINESWEEPER.git,2019-11-09 03:59:09+00:00,,0,hsuan197/MINESWEEPER,220588714,Verilog,MINESWEEPER,5,0,2023-11-27 08:08:49+00:00,[],None
