# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/B input Logic.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/FullAdder.vhd" \
"../../../../assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd" \
"../../../../assignment_2.srcs/sim_1/new/au_tb.vhd" \

# Do not sort compile order
nosort
