{"position": "Senior Hardware Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Hardware Design Engineer Intel Corporation December 2014  \u2013 Present (9 months) Folsom, CA Board design engineer for Mobile Computing Group. Senior Hardware Design Engineer Hewlett-Packard January 2001  \u2013  November 2014  (13 years 11 months) Roseville, CA Lead hardware design engineer for high-availability computer servers, specializing in Integrated Lights-Out Server Management, Server Architecture, High Speed Signal Integrity and DC-DC power design/power management technologies. Main tools are Cadence Concept/Allegro for board design and Ansoft HFSS, SiWave, Designer for simulations. EE team leader and main interface for many Far East ODM/CM contractors. Consistently ranked top performer. Hardware Design Engineer Corona Networks January 2000  \u2013  December 2000  (1 year) Milpitas, CA Hardware design engineer for edge aggregation broadband routers. Developed multi-core PowerPC based user module and SONET compliant timing board. Hardware Design Engineer American Multiplexer Corp May 1997  \u2013  January 2000  (2 years 9 months) Sunnyvale, CA Hardware design engineer for digital telephony, pair-gain multiplexers. Senior Hardware Design Engineer Intel Corporation December 2014  \u2013 Present (9 months) Folsom, CA Board design engineer for Mobile Computing Group. Senior Hardware Design Engineer Intel Corporation December 2014  \u2013 Present (9 months) Folsom, CA Board design engineer for Mobile Computing Group. Senior Hardware Design Engineer Hewlett-Packard January 2001  \u2013  November 2014  (13 years 11 months) Roseville, CA Lead hardware design engineer for high-availability computer servers, specializing in Integrated Lights-Out Server Management, Server Architecture, High Speed Signal Integrity and DC-DC power design/power management technologies. Main tools are Cadence Concept/Allegro for board design and Ansoft HFSS, SiWave, Designer for simulations. EE team leader and main interface for many Far East ODM/CM contractors. Consistently ranked top performer. Senior Hardware Design Engineer Hewlett-Packard January 2001  \u2013  November 2014  (13 years 11 months) Roseville, CA Lead hardware design engineer for high-availability computer servers, specializing in Integrated Lights-Out Server Management, Server Architecture, High Speed Signal Integrity and DC-DC power design/power management technologies. Main tools are Cadence Concept/Allegro for board design and Ansoft HFSS, SiWave, Designer for simulations. EE team leader and main interface for many Far East ODM/CM contractors. Consistently ranked top performer. Hardware Design Engineer Corona Networks January 2000  \u2013  December 2000  (1 year) Milpitas, CA Hardware design engineer for edge aggregation broadband routers. Developed multi-core PowerPC based user module and SONET compliant timing board. Hardware Design Engineer Corona Networks January 2000  \u2013  December 2000  (1 year) Milpitas, CA Hardware design engineer for edge aggregation broadband routers. Developed multi-core PowerPC based user module and SONET compliant timing board. Hardware Design Engineer American Multiplexer Corp May 1997  \u2013  January 2000  (2 years 9 months) Sunnyvale, CA Hardware design engineer for digital telephony, pair-gain multiplexers. Hardware Design Engineer American Multiplexer Corp May 1997  \u2013  January 2000  (2 years 9 months) Sunnyvale, CA Hardware design engineer for digital telephony, pair-gain multiplexers. Skills Firmware Hardware Architecture Simulations Servers Hardware Embedded Systems Debugging Embedded Software Testing System Architecture Computer Architecture ARM Storage Operating Systems Signal Integrity Device Drivers Processors See 2+ \u00a0 \u00a0 See less Skills  Firmware Hardware Architecture Simulations Servers Hardware Embedded Systems Debugging Embedded Software Testing System Architecture Computer Architecture ARM Storage Operating Systems Signal Integrity Device Drivers Processors See 2+ \u00a0 \u00a0 See less Firmware Hardware Architecture Simulations Servers Hardware Embedded Systems Debugging Embedded Software Testing System Architecture Computer Architecture ARM Storage Operating Systems Signal Integrity Device Drivers Processors See 2+ \u00a0 \u00a0 See less Firmware Hardware Architecture Simulations Servers Hardware Embedded Systems Debugging Embedded Software Testing System Architecture Computer Architecture ARM Storage Operating Systems Signal Integrity Device Drivers Processors See 2+ \u00a0 \u00a0 See less ", "Summary I have extensive knowledge and experience in solving signal integrity challenges in a practical manner.  \nMy recent emphasis has been on PCB technology and high frequency measurement and modeling, but I have experience in virtually all aspects of signal integrity and system design. Summary I have extensive knowledge and experience in solving signal integrity challenges in a practical manner.  \nMy recent emphasis has been on PCB technology and high frequency measurement and modeling, but I have experience in virtually all aspects of signal integrity and system design. I have extensive knowledge and experience in solving signal integrity challenges in a practical manner.  \nMy recent emphasis has been on PCB technology and high frequency measurement and modeling, but I have experience in virtually all aspects of signal integrity and system design. I have extensive knowledge and experience in solving signal integrity challenges in a practical manner.  \nMy recent emphasis has been on PCB technology and high frequency measurement and modeling, but I have experience in virtually all aspects of signal integrity and system design. Experience Signal Integrity Lead Intel Corporation July 2005  \u2013  June 2015  (10 years) DuPont, Washington Lead Intel's \"PCB Electrical Performance Work Group\"\u200b, responsible for setting the direction of PCB material and manufacturing technologies, balancing performance vs. cost. Also technical lead of \"DuPont Intel Signal Integrity Lab\", responsible for ensuring measurement accuracy  \nof many varied system interconnect components using primarily VNA and TDR. \nPlatform Signal Integrity Lead for 5 Intel server designs including architecture, design, troubleshooting, and validation. Also lead the Intel-wide Fiberweave and Flex Feasibility Work Groups to address fundamental issues in server signal integrity. Senior Hardware Design Engineer Intel Corporation August 1999  \u2013  July 2005  (6 years) DuPont, Washington Lead Signal Integrity and Design Engineer for probing solutions of Intel's first high-speed differential busses, including interposers, top-side probe solutions, and PCIe LAI footprint. Designs routinely used advanced rigid materials, flex, and coax interconnects. \nAlso responsible for modeling and measurement (including correlation) of all interconnect designs. Senior Hardware Design Engineer Intel Corporation April 1998  \u2013  July 1999  (1 year 4 months) DuPont, Washington Workstation Board Designer and Validation Engineer, 133MHz Front Side Bus Signal Integrity Engineer. Hardware and Software Engineer Intel Corporation April 1995  \u2013  April 1998  (3 years 1 month) Chandler, Arizona Hardware, VHDL, and Software Engineer, designing i960\"RP2\" RISC processor validation platform (emulation validation of PCI bridge functionality). Validation platform utilized i960Jx processors (programmed in \"C\" and assembly) and FPGA's (VHDL) to create and accept PCI traffic and report any transaction errors. Software Design Engineer Intel Corporation April 1994  \u2013  April 1995  (1 year 1 month) Chandler, Arizona Wrote \"C\" and i960 Assembly code to validate functionality of i960 Jx & Cx RISC microprocessors. Test Equipment Engineer/Supervisor Intel Corporation April 1992  \u2013  April 1994  (2 years 1 month) Chandler, Arizona Equipment and Process Engineer responsible for 20 Trillium testers, including SR10 controller upgrade and network administration. Supervised 10 technicians. \n Signal Integrity Lead Intel Corporation July 2005  \u2013  June 2015  (10 years) DuPont, Washington Lead Intel's \"PCB Electrical Performance Work Group\"\u200b, responsible for setting the direction of PCB material and manufacturing technologies, balancing performance vs. cost. Also technical lead of \"DuPont Intel Signal Integrity Lab\", responsible for ensuring measurement accuracy  \nof many varied system interconnect components using primarily VNA and TDR. \nPlatform Signal Integrity Lead for 5 Intel server designs including architecture, design, troubleshooting, and validation. Also lead the Intel-wide Fiberweave and Flex Feasibility Work Groups to address fundamental issues in server signal integrity. Signal Integrity Lead Intel Corporation July 2005  \u2013  June 2015  (10 years) DuPont, Washington Lead Intel's \"PCB Electrical Performance Work Group\"\u200b, responsible for setting the direction of PCB material and manufacturing technologies, balancing performance vs. cost. Also technical lead of \"DuPont Intel Signal Integrity Lab\", responsible for ensuring measurement accuracy  \nof many varied system interconnect components using primarily VNA and TDR. \nPlatform Signal Integrity Lead for 5 Intel server designs including architecture, design, troubleshooting, and validation. Also lead the Intel-wide Fiberweave and Flex Feasibility Work Groups to address fundamental issues in server signal integrity. Senior Hardware Design Engineer Intel Corporation August 1999  \u2013  July 2005  (6 years) DuPont, Washington Lead Signal Integrity and Design Engineer for probing solutions of Intel's first high-speed differential busses, including interposers, top-side probe solutions, and PCIe LAI footprint. Designs routinely used advanced rigid materials, flex, and coax interconnects. \nAlso responsible for modeling and measurement (including correlation) of all interconnect designs. Senior Hardware Design Engineer Intel Corporation August 1999  \u2013  July 2005  (6 years) DuPont, Washington Lead Signal Integrity and Design Engineer for probing solutions of Intel's first high-speed differential busses, including interposers, top-side probe solutions, and PCIe LAI footprint. Designs routinely used advanced rigid materials, flex, and coax interconnects. \nAlso responsible for modeling and measurement (including correlation) of all interconnect designs. Senior Hardware Design Engineer Intel Corporation April 1998  \u2013  July 1999  (1 year 4 months) DuPont, Washington Workstation Board Designer and Validation Engineer, 133MHz Front Side Bus Signal Integrity Engineer. Senior Hardware Design Engineer Intel Corporation April 1998  \u2013  July 1999  (1 year 4 months) DuPont, Washington Workstation Board Designer and Validation Engineer, 133MHz Front Side Bus Signal Integrity Engineer. Hardware and Software Engineer Intel Corporation April 1995  \u2013  April 1998  (3 years 1 month) Chandler, Arizona Hardware, VHDL, and Software Engineer, designing i960\"RP2\" RISC processor validation platform (emulation validation of PCI bridge functionality). Validation platform utilized i960Jx processors (programmed in \"C\" and assembly) and FPGA's (VHDL) to create and accept PCI traffic and report any transaction errors. Hardware and Software Engineer Intel Corporation April 1995  \u2013  April 1998  (3 years 1 month) Chandler, Arizona Hardware, VHDL, and Software Engineer, designing i960\"RP2\" RISC processor validation platform (emulation validation of PCI bridge functionality). Validation platform utilized i960Jx processors (programmed in \"C\" and assembly) and FPGA's (VHDL) to create and accept PCI traffic and report any transaction errors. Software Design Engineer Intel Corporation April 1994  \u2013  April 1995  (1 year 1 month) Chandler, Arizona Wrote \"C\" and i960 Assembly code to validate functionality of i960 Jx & Cx RISC microprocessors. Software Design Engineer Intel Corporation April 1994  \u2013  April 1995  (1 year 1 month) Chandler, Arizona Wrote \"C\" and i960 Assembly code to validate functionality of i960 Jx & Cx RISC microprocessors. Test Equipment Engineer/Supervisor Intel Corporation April 1992  \u2013  April 1994  (2 years 1 month) Chandler, Arizona Equipment and Process Engineer responsible for 20 Trillium testers, including SR10 controller upgrade and network administration. Supervised 10 technicians. \n Test Equipment Engineer/Supervisor Intel Corporation April 1992  \u2013  April 1994  (2 years 1 month) Chandler, Arizona Equipment and Process Engineer responsible for 20 Trillium testers, including SR10 controller upgrade and network administration. Supervised 10 technicians. \n Skills Signal Integrity PCB Design PCB Materials VNA TDR HFSS PLTS Matlab SPICE Agilent ADS SET2DIL Insertion Loss Copper Roughness Immersion Cooling Environmental Impacts... Fiberweave Effect Package Design Flex Circuits S-parameters See 4+ \u00a0 \u00a0 See less Skills  Signal Integrity PCB Design PCB Materials VNA TDR HFSS PLTS Matlab SPICE Agilent ADS SET2DIL Insertion Loss Copper Roughness Immersion Cooling Environmental Impacts... Fiberweave Effect Package Design Flex Circuits S-parameters See 4+ \u00a0 \u00a0 See less Signal Integrity PCB Design PCB Materials VNA TDR HFSS PLTS Matlab SPICE Agilent ADS SET2DIL Insertion Loss Copper Roughness Immersion Cooling Environmental Impacts... Fiberweave Effect Package Design Flex Circuits S-parameters See 4+ \u00a0 \u00a0 See less Signal Integrity PCB Design PCB Materials VNA TDR HFSS PLTS Matlab SPICE Agilent ADS SET2DIL Insertion Loss Copper Roughness Immersion Cooling Environmental Impacts... Fiberweave Effect Package Design Flex Circuits S-parameters See 4+ \u00a0 \u00a0 See less Education Arizona State University Bachelor's degree,  Electrical and Electronics Engineering 1988  \u2013 1991 Arizona State University Bachelor's degree,  Electrical and Electronics Engineering 1988  \u2013 1991 Arizona State University Bachelor's degree,  Electrical and Electronics Engineering 1988  \u2013 1991 Arizona State University Bachelor's degree,  Electrical and Electronics Engineering 1988  \u2013 1991 ", "Experience Senior Hardware Design Engineer Intel Corporation March 2004  \u2013  May 2014  (10 years 3 months) Guadalajara Area, Mexico Senior Hardware Design Engineer Intel Corporation March 2004  \u2013  May 2014  (10 years 3 months) Guadalajara Area, Mexico Senior Hardware Design Engineer Intel Corporation March 2004  \u2013  May 2014  (10 years 3 months) Guadalajara Area, Mexico Skills Verilog Debugging ASIC SoC Semiconductors FPGA Embedded Systems Hardware Architecture PCB Design Microcontrollers Analog Circuit Design PCIe Skills  Verilog Debugging ASIC SoC Semiconductors FPGA Embedded Systems Hardware Architecture PCB Design Microcontrollers Analog Circuit Design PCIe Verilog Debugging ASIC SoC Semiconductors FPGA Embedded Systems Hardware Architecture PCB Design Microcontrollers Analog Circuit Design PCIe Verilog Debugging ASIC SoC Semiconductors FPGA Embedded Systems Hardware Architecture PCB Design Microcontrollers Analog Circuit Design PCIe ", "Summary I am an experienced professional with 8 yrs of design and verification experience in Semiconductor industry. I am thorough with complete ASIC design cycle and have taken up various challenging tasks in my field. I like to take initiatives and lead from front to get the job done. \nMy favorite area of work is specification, architecture and design of SoC HW blocks. I like to come up with efficient, thorough solutions to functional requirements while keeping area, performance and power in mind. Summary I am an experienced professional with 8 yrs of design and verification experience in Semiconductor industry. I am thorough with complete ASIC design cycle and have taken up various challenging tasks in my field. I like to take initiatives and lead from front to get the job done. \nMy favorite area of work is specification, architecture and design of SoC HW blocks. I like to come up with efficient, thorough solutions to functional requirements while keeping area, performance and power in mind. I am an experienced professional with 8 yrs of design and verification experience in Semiconductor industry. I am thorough with complete ASIC design cycle and have taken up various challenging tasks in my field. I like to take initiatives and lead from front to get the job done. \nMy favorite area of work is specification, architecture and design of SoC HW blocks. I like to come up with efficient, thorough solutions to functional requirements while keeping area, performance and power in mind. I am an experienced professional with 8 yrs of design and verification experience in Semiconductor industry. I am thorough with complete ASIC design cycle and have taken up various challenging tasks in my field. I like to take initiatives and lead from front to get the job done. \nMy favorite area of work is specification, architecture and design of SoC HW blocks. I like to come up with efficient, thorough solutions to functional requirements while keeping area, performance and power in mind. Experience Verification Engineer (Contract) Cisco October 2013  \u2013 Present (1 year 11 months) San Jose, California IP verification of Packet Buffer Complex (Cisco proprietary) in next-gen switching SoC using System Verilog and VMM methodology.. Verification Engineer (Contract) Broadcom July 2012  \u2013  September 2013  (1 year 3 months) Bangalore Area, India SoC verification of 2D Graphics Accelerator, Smart Card Interface and D1W Controller in secure payment / voip / industrial-control SoC, using System Verilog, C-APIs and NSX menthodology (Broadcom Internal).. Senior Hardware Design Engineer Intel Corporation February 2011  \u2013  June 2012  (1 year 5 months) Bengaluru Area, India Specification, Architecture and Design of Input System for Camera Sub System in mobility devices SoC. The design requirements were to capture parallel data streams coming from multiple camera sensors, buffering the data locally as well writing it out to DDR via DMA, later convert it into pixels as per various image formats and stream it out to rest of the sub-system for further image processing Senior Hardware Design Engineer Silicon Hive (acquired by Intel in February 2011) February 2008  \u2013  January 2011  (3 years) Bengaluru Area, India - Comprehensive Architectural review and upgrade of Video Sub System IP, targeting audio-video requirements in SoCs. The IP consisted of multiple Silicon Hive's highly parallel vector processors and host of other sub-system blocks. Keeping requirements of end application in mind major updates were made w.r.t bus subsystem, DMA, processor template, custom instruction set etc to meet the high data-crunching performance, low area and power requirements. \n- Invention and Design of highly specialized 2D Memory to address the single cycle block based data-access needs of image / video algorithms. Patent (P86498US00) was filed for the invention. \n- Design of protocol converters from CIO (Silicon Hive proprietary) to AXI and OCP. Also initiated and lead the effort to revise CIO protocol and extend it with new features / signals. HW Design Verification Engineer Conexant July 2006  \u2013  January 2008  (1 year 7 months) Hyderabad Area, India Verification of Fractional and Integer scalar in video pipeline of set-top box SoC, using Verilog and C model. Did unit, block and silicon level validation Verification Engineer (Contract) Cisco October 2013  \u2013 Present (1 year 11 months) San Jose, California IP verification of Packet Buffer Complex (Cisco proprietary) in next-gen switching SoC using System Verilog and VMM methodology.. Verification Engineer (Contract) Cisco October 2013  \u2013 Present (1 year 11 months) San Jose, California IP verification of Packet Buffer Complex (Cisco proprietary) in next-gen switching SoC using System Verilog and VMM methodology.. Verification Engineer (Contract) Broadcom July 2012  \u2013  September 2013  (1 year 3 months) Bangalore Area, India SoC verification of 2D Graphics Accelerator, Smart Card Interface and D1W Controller in secure payment / voip / industrial-control SoC, using System Verilog, C-APIs and NSX menthodology (Broadcom Internal).. Verification Engineer (Contract) Broadcom July 2012  \u2013  September 2013  (1 year 3 months) Bangalore Area, India SoC verification of 2D Graphics Accelerator, Smart Card Interface and D1W Controller in secure payment / voip / industrial-control SoC, using System Verilog, C-APIs and NSX menthodology (Broadcom Internal).. Senior Hardware Design Engineer Intel Corporation February 2011  \u2013  June 2012  (1 year 5 months) Bengaluru Area, India Specification, Architecture and Design of Input System for Camera Sub System in mobility devices SoC. The design requirements were to capture parallel data streams coming from multiple camera sensors, buffering the data locally as well writing it out to DDR via DMA, later convert it into pixels as per various image formats and stream it out to rest of the sub-system for further image processing Senior Hardware Design Engineer Intel Corporation February 2011  \u2013  June 2012  (1 year 5 months) Bengaluru Area, India Specification, Architecture and Design of Input System for Camera Sub System in mobility devices SoC. The design requirements were to capture parallel data streams coming from multiple camera sensors, buffering the data locally as well writing it out to DDR via DMA, later convert it into pixels as per various image formats and stream it out to rest of the sub-system for further image processing Senior Hardware Design Engineer Silicon Hive (acquired by Intel in February 2011) February 2008  \u2013  January 2011  (3 years) Bengaluru Area, India - Comprehensive Architectural review and upgrade of Video Sub System IP, targeting audio-video requirements in SoCs. The IP consisted of multiple Silicon Hive's highly parallel vector processors and host of other sub-system blocks. Keeping requirements of end application in mind major updates were made w.r.t bus subsystem, DMA, processor template, custom instruction set etc to meet the high data-crunching performance, low area and power requirements. \n- Invention and Design of highly specialized 2D Memory to address the single cycle block based data-access needs of image / video algorithms. Patent (P86498US00) was filed for the invention. \n- Design of protocol converters from CIO (Silicon Hive proprietary) to AXI and OCP. Also initiated and lead the effort to revise CIO protocol and extend it with new features / signals. Senior Hardware Design Engineer Silicon Hive (acquired by Intel in February 2011) February 2008  \u2013  January 2011  (3 years) Bengaluru Area, India - Comprehensive Architectural review and upgrade of Video Sub System IP, targeting audio-video requirements in SoCs. The IP consisted of multiple Silicon Hive's highly parallel vector processors and host of other sub-system blocks. Keeping requirements of end application in mind major updates were made w.r.t bus subsystem, DMA, processor template, custom instruction set etc to meet the high data-crunching performance, low area and power requirements. \n- Invention and Design of highly specialized 2D Memory to address the single cycle block based data-access needs of image / video algorithms. Patent (P86498US00) was filed for the invention. \n- Design of protocol converters from CIO (Silicon Hive proprietary) to AXI and OCP. Also initiated and lead the effort to revise CIO protocol and extend it with new features / signals. HW Design Verification Engineer Conexant July 2006  \u2013  January 2008  (1 year 7 months) Hyderabad Area, India Verification of Fractional and Integer scalar in video pipeline of set-top box SoC, using Verilog and C model. Did unit, block and silicon level validation HW Design Verification Engineer Conexant July 2006  \u2013  January 2008  (1 year 7 months) Hyderabad Area, India Verification of Fractional and Integer scalar in video pipeline of set-top box SoC, using Verilog and C model. Did unit, block and silicon level validation Languages Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Native or bilingual proficiency Full professional proficiency Skills Logic Synthesis Low-power Design SoC ASIC Verilog RTL coding Cadence VHDL Processors Semiconductors SystemVerilog Debugging Hardware Architecture VLSI Functional Verification NCSim Logic Design Embedded Systems Simulations AMBA AHB Microarchitecture Open Verification... Perl Digital Electronics RTL design C Image Processing RTL Design RTL Coding See 14+ \u00a0 \u00a0 See less Skills  Logic Synthesis Low-power Design SoC ASIC Verilog RTL coding Cadence VHDL Processors Semiconductors SystemVerilog Debugging Hardware Architecture VLSI Functional Verification NCSim Logic Design Embedded Systems Simulations AMBA AHB Microarchitecture Open Verification... Perl Digital Electronics RTL design C Image Processing RTL Design RTL Coding See 14+ \u00a0 \u00a0 See less Logic Synthesis Low-power Design SoC ASIC Verilog RTL coding Cadence VHDL Processors Semiconductors SystemVerilog Debugging Hardware Architecture VLSI Functional Verification NCSim Logic Design Embedded Systems Simulations AMBA AHB Microarchitecture Open Verification... Perl Digital Electronics RTL design C Image Processing RTL Design RTL Coding See 14+ \u00a0 \u00a0 See less Logic Synthesis Low-power Design SoC ASIC Verilog RTL coding Cadence VHDL Processors Semiconductors SystemVerilog Debugging Hardware Architecture VLSI Functional Verification NCSim Logic Design Embedded Systems Simulations AMBA AHB Microarchitecture Open Verification... Perl Digital Electronics RTL design C Image Processing RTL Design RTL Coding See 14+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Kharagpur Dual Degree (Btech + Mtech),  Electronics 2001  \u2013 2006 sports, event management, hostel / college management activities Activities and Societies:\u00a0 IIT Kgp Hockey team ,  various Hostel sports teams ,  Hostel President ,  Spring Festival Security & Cultural teams.. Mercy Memorial, Kanpur Class 12th,  Physica , Chemistry,  Maths 1986  \u2013 2000 gymnastics, sports, quiz team Indian Institute of Technology, Kharagpur Dual Degree (Btech + Mtech),  Electronics 2001  \u2013 2006 sports, event management, hostel / college management activities Activities and Societies:\u00a0 IIT Kgp Hockey team ,  various Hostel sports teams ,  Hostel President ,  Spring Festival Security & Cultural teams.. Indian Institute of Technology, Kharagpur Dual Degree (Btech + Mtech),  Electronics 2001  \u2013 2006 sports, event management, hostel / college management activities Activities and Societies:\u00a0 IIT Kgp Hockey team ,  various Hostel sports teams ,  Hostel President ,  Spring Festival Security & Cultural teams.. Indian Institute of Technology, Kharagpur Dual Degree (Btech + Mtech),  Electronics 2001  \u2013 2006 sports, event management, hostel / college management activities Activities and Societies:\u00a0 IIT Kgp Hockey team ,  various Hostel sports teams ,  Hostel President ,  Spring Festival Security & Cultural teams.. Mercy Memorial, Kanpur Class 12th,  Physica , Chemistry,  Maths 1986  \u2013 2000 gymnastics, sports, quiz team Mercy Memorial, Kanpur Class 12th,  Physica , Chemistry,  Maths 1986  \u2013 2000 gymnastics, sports, quiz team Mercy Memorial, Kanpur Class 12th,  Physica , Chemistry,  Maths 1986  \u2013 2000 gymnastics, sports, quiz team Honors & Awards Freedom of the Hall LLR Hall of IIT Kharagpur March 2006 Highest student award for services and contribution to the hostel during entire duration of stay (in my case 4 years). I served at various secretary, general secretary posts, and finally graduated as Hall President of LLR Hall. The award gives lifetime \"freedom\" to stay in the hostel whenever the recipient visits their Alma matter. It is decided by Hostel Committee Members - comprising of various secretaries, hostel warden (Professor in the Institute) and few prominent residents. Spontaneous Recognition Award July 2007 Awarded for spontaneity and technical acumen among recent hires. I was awarded this during my first year of professional experience by the management Freedom of the Hall LLR Hall of IIT Kharagpur March 2006 Highest student award for services and contribution to the hostel during entire duration of stay (in my case 4 years). I served at various secretary, general secretary posts, and finally graduated as Hall President of LLR Hall. The award gives lifetime \"freedom\" to stay in the hostel whenever the recipient visits their Alma matter. It is decided by Hostel Committee Members - comprising of various secretaries, hostel warden (Professor in the Institute) and few prominent residents. Freedom of the Hall LLR Hall of IIT Kharagpur March 2006 Highest student award for services and contribution to the hostel during entire duration of stay (in my case 4 years). I served at various secretary, general secretary posts, and finally graduated as Hall President of LLR Hall. The award gives lifetime \"freedom\" to stay in the hostel whenever the recipient visits their Alma matter. It is decided by Hostel Committee Members - comprising of various secretaries, hostel warden (Professor in the Institute) and few prominent residents. Freedom of the Hall LLR Hall of IIT Kharagpur March 2006 Highest student award for services and contribution to the hostel during entire duration of stay (in my case 4 years). I served at various secretary, general secretary posts, and finally graduated as Hall President of LLR Hall. The award gives lifetime \"freedom\" to stay in the hostel whenever the recipient visits their Alma matter. It is decided by Hostel Committee Members - comprising of various secretaries, hostel warden (Professor in the Institute) and few prominent residents. Spontaneous Recognition Award July 2007 Awarded for spontaneity and technical acumen among recent hires. I was awarded this during my first year of professional experience by the management Spontaneous Recognition Award July 2007 Awarded for spontaneity and technical acumen among recent hires. I was awarded this during my first year of professional experience by the management Spontaneous Recognition Award July 2007 Awarded for spontaneity and technical acumen among recent hires. I was awarded this during my first year of professional experience by the management ", "Experience System Integration Execution Lead Intel Corporation November 2014  \u2013 Present (10 months) Bellevue, WA Senior Technical Marketing Engineer Intel Corporation November 2013  \u2013  November 2014  (1 year 1 month) Seattle, WA Software Development Team Lead Intel Corporation September 2009  \u2013  November 2013  (4 years 3 months) Dupont, WA Senior Hardware Design Engineer Intel Corporation July 2004  \u2013  September 2009  (5 years 3 months) Dupont, WA System Integration Execution Lead Intel Corporation November 2014  \u2013 Present (10 months) Bellevue, WA System Integration Execution Lead Intel Corporation November 2014  \u2013 Present (10 months) Bellevue, WA Senior Technical Marketing Engineer Intel Corporation November 2013  \u2013  November 2014  (1 year 1 month) Seattle, WA Senior Technical Marketing Engineer Intel Corporation November 2013  \u2013  November 2014  (1 year 1 month) Seattle, WA Software Development Team Lead Intel Corporation September 2009  \u2013  November 2013  (4 years 3 months) Dupont, WA Software Development Team Lead Intel Corporation September 2009  \u2013  November 2013  (4 years 3 months) Dupont, WA Senior Hardware Design Engineer Intel Corporation July 2004  \u2013  September 2009  (5 years 3 months) Dupont, WA Senior Hardware Design Engineer Intel Corporation July 2004  \u2013  September 2009  (5 years 3 months) Dupont, WA Skills Hardware Architecture Debugging ASIC SoC Embedded Systems Computer Architecture PCIe Software Development Processors Firmware Software Engineering Integration C Semiconductors Testing C++ See 1+ \u00a0 \u00a0 See less Skills  Hardware Architecture Debugging ASIC SoC Embedded Systems Computer Architecture PCIe Software Development Processors Firmware Software Engineering Integration C Semiconductors Testing C++ See 1+ \u00a0 \u00a0 See less Hardware Architecture Debugging ASIC SoC Embedded Systems Computer Architecture PCIe Software Development Processors Firmware Software Engineering Integration C Semiconductors Testing C++ See 1+ \u00a0 \u00a0 See less Hardware Architecture Debugging ASIC SoC Embedded Systems Computer Architecture PCIe Software Development Processors Firmware Software Engineering Integration C Semiconductors Testing C++ See 1+ \u00a0 \u00a0 See less Education University of Washington Master of Science,  Electrical Engineering 2002  \u2013 2004 University of Washington Bachelor of Science,  Electrical Engineering 1998  \u2013 2002 University of Washington Master of Science,  Electrical Engineering 2002  \u2013 2004 University of Washington Master of Science,  Electrical Engineering 2002  \u2013 2004 University of Washington Master of Science,  Electrical Engineering 2002  \u2013 2004 University of Washington Bachelor of Science,  Electrical Engineering 1998  \u2013 2002 University of Washington Bachelor of Science,  Electrical Engineering 1998  \u2013 2002 University of Washington Bachelor of Science,  Electrical Engineering 1998  \u2013 2002 ", "Experience Senior Hardware Design Engineer Intel Corporation 2003  \u2013 Present (12 years) Austin, Texas Area Senior Hardware Design Engineer Intel Corporation 2003  \u2013 Present (12 years) Austin, Texas Area Senior Hardware Design Engineer Intel Corporation 2003  \u2013 Present (12 years) Austin, Texas Area Education University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign University of Illinois at Urbana-Champaign ", "Summary 6.0 years\u2019 experience in embedded product development, designing smart products for rich & efficient consumer applications in the area of smart computation, healthcare, power electronics & NFC based payments. This includes four years of extensive experience with Intel Corporation and SIEMENS Corporate Research & Technology in R&D activities related to computation and rural healthcare solutions respectively. At present, embedded H/W architect- in Intel Corporation, working on the development of next generation portable All-in-ones PCs. Pursued B.Tech (Electrical Engg) and M.Tech (instrumentation Engg.), both (Dual Degree) from IIT Kharagpur. Developed experience in embedded hardware system architecture design with Hands-on experience in applying quality procedures in a professional product development environment. Summary 6.0 years\u2019 experience in embedded product development, designing smart products for rich & efficient consumer applications in the area of smart computation, healthcare, power electronics & NFC based payments. This includes four years of extensive experience with Intel Corporation and SIEMENS Corporate Research & Technology in R&D activities related to computation and rural healthcare solutions respectively. At present, embedded H/W architect- in Intel Corporation, working on the development of next generation portable All-in-ones PCs. Pursued B.Tech (Electrical Engg) and M.Tech (instrumentation Engg.), both (Dual Degree) from IIT Kharagpur. Developed experience in embedded hardware system architecture design with Hands-on experience in applying quality procedures in a professional product development environment. 6.0 years\u2019 experience in embedded product development, designing smart products for rich & efficient consumer applications in the area of smart computation, healthcare, power electronics & NFC based payments. This includes four years of extensive experience with Intel Corporation and SIEMENS Corporate Research & Technology in R&D activities related to computation and rural healthcare solutions respectively. At present, embedded H/W architect- in Intel Corporation, working on the development of next generation portable All-in-ones PCs. Pursued B.Tech (Electrical Engg) and M.Tech (instrumentation Engg.), both (Dual Degree) from IIT Kharagpur. Developed experience in embedded hardware system architecture design with Hands-on experience in applying quality procedures in a professional product development environment. 6.0 years\u2019 experience in embedded product development, designing smart products for rich & efficient consumer applications in the area of smart computation, healthcare, power electronics & NFC based payments. This includes four years of extensive experience with Intel Corporation and SIEMENS Corporate Research & Technology in R&D activities related to computation and rural healthcare solutions respectively. At present, embedded H/W architect- in Intel Corporation, working on the development of next generation portable All-in-ones PCs. Pursued B.Tech (Electrical Engg) and M.Tech (instrumentation Engg.), both (Dual Degree) from IIT Kharagpur. Developed experience in embedded hardware system architecture design with Hands-on experience in applying quality procedures in a professional product development environment. Experience Senior Hardware Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Bengaluru Area, India Intel Client Computing group-Invention Development Vehicle division Senior Hardware Design Engineer KanhaTech Solutions Ltd May 2012  \u2013  June 2013  (1 year 2 months) Bengaluru Area, India http://www.kanhatech.com/ \n \nIt is Start up initiative funded by Reliance Industries Ltd. Research engineer Siemens June 2009  \u2013  May 2011  (2 years) siemens corporate research and technology Senior Hardware Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Bengaluru Area, India Intel Client Computing group-Invention Development Vehicle division Senior Hardware Design Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Bengaluru Area, India Intel Client Computing group-Invention Development Vehicle division Senior Hardware Design Engineer KanhaTech Solutions Ltd May 2012  \u2013  June 2013  (1 year 2 months) Bengaluru Area, India http://www.kanhatech.com/ \n \nIt is Start up initiative funded by Reliance Industries Ltd. Senior Hardware Design Engineer KanhaTech Solutions Ltd May 2012  \u2013  June 2013  (1 year 2 months) Bengaluru Area, India http://www.kanhatech.com/ \n \nIt is Start up initiative funded by Reliance Industries Ltd. Research engineer Siemens June 2009  \u2013  May 2011  (2 years) siemens corporate research and technology Research engineer Siemens June 2009  \u2013  May 2011  (2 years) siemens corporate research and technology Languages English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency English Full professional proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Management: Experience... Cryptography:... Programming Languages:... Hardware Expertise:... Embedded Platform:... Embedded Design tools... Development... Protocols: I2C, SPI, RS... Skills  Management: Experience... Cryptography:... Programming Languages:... Hardware Expertise:... Embedded Platform:... Embedded Design tools... Development... Protocols: I2C, SPI, RS... Management: Experience... Cryptography:... Programming Languages:... Hardware Expertise:... Embedded Platform:... Embedded Design tools... Development... Protocols: I2C, SPI, RS... Management: Experience... Cryptography:... Programming Languages:... Hardware Expertise:... Embedded Platform:... Embedded Design tools... Development... Protocols: I2C, SPI, RS... Education Indian Institute of Technology, Kharagpur B.tech,  Electrical and Electronics Engineering 2004  \u2013 2009 Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Instrumentation Technology 2004  \u2013 2009 Dual Degree (BTech +M.Tech 5 yrs integrated course) Indian Institute of Technology, Kharagpur B.tech,  Electrical and Electronics Engineering 2004  \u2013 2009 Indian Institute of Technology, Kharagpur B.tech,  Electrical and Electronics Engineering 2004  \u2013 2009 Indian Institute of Technology, Kharagpur B.tech,  Electrical and Electronics Engineering 2004  \u2013 2009 Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Instrumentation Technology 2004  \u2013 2009 Dual Degree (BTech +M.Tech 5 yrs integrated course) Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Instrumentation Technology 2004  \u2013 2009 Dual Degree (BTech +M.Tech 5 yrs integrated course) Indian Institute of Technology, Kharagpur Master of Technology (M.Tech.),  Instrumentation Technology 2004  \u2013 2009 Dual Degree (BTech +M.Tech 5 yrs integrated course) ", "Summary Experienced engineering executive with a solid record for inspiring teams to deliver superb results on time and on budget. Motivating communicator who declares bold goals and defines a can-do culture. Best at leading teams on do-or-die projects in highly ambiguous environments and on aggressive schedules. Proven ability to lead in adverse situations. Established record of inquiry, refinement and delivery of game-changing technologies to market. Adept at global team management across multiple international sites. Experienced engineer with strong analytical skills and a solid analog and digital hardware design background. Skillful, diplomatic and savvy. Curious, passionate, high-energy self-starter. Summary Experienced engineering executive with a solid record for inspiring teams to deliver superb results on time and on budget. Motivating communicator who declares bold goals and defines a can-do culture. Best at leading teams on do-or-die projects in highly ambiguous environments and on aggressive schedules. Proven ability to lead in adverse situations. Established record of inquiry, refinement and delivery of game-changing technologies to market. Adept at global team management across multiple international sites. Experienced engineer with strong analytical skills and a solid analog and digital hardware design background. Skillful, diplomatic and savvy. Curious, passionate, high-energy self-starter. Experienced engineering executive with a solid record for inspiring teams to deliver superb results on time and on budget. Motivating communicator who declares bold goals and defines a can-do culture. Best at leading teams on do-or-die projects in highly ambiguous environments and on aggressive schedules. Proven ability to lead in adverse situations. Established record of inquiry, refinement and delivery of game-changing technologies to market. Adept at global team management across multiple international sites. Experienced engineer with strong analytical skills and a solid analog and digital hardware design background. Skillful, diplomatic and savvy. Curious, passionate, high-energy self-starter. Experienced engineering executive with a solid record for inspiring teams to deliver superb results on time and on budget. Motivating communicator who declares bold goals and defines a can-do culture. Best at leading teams on do-or-die projects in highly ambiguous environments and on aggressive schedules. Proven ability to lead in adverse situations. Established record of inquiry, refinement and delivery of game-changing technologies to market. Adept at global team management across multiple international sites. Experienced engineer with strong analytical skills and a solid analog and digital hardware design background. Skillful, diplomatic and savvy. Curious, passionate, high-energy self-starter. Experience Director, Technical Programs, Corporate Strategy Office Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, OR Coordinated a cross-Intel innovation portfolio review for Intel\u2019s president and her staff to evaluate Intel\u2019s strategic health and to assure deep and relevant future-looking product and technology pipelines for each business unit. Crafted innovation strategies with general managers for their businesses. Director, Technical Programs, Corporate Strategy Office Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, OR Coordinated a cross-Intel innovation portfolio review for Intel\u2019s president and her staff to evaluate Intel\u2019s strategic health and to assure deep and relevant future-looking product and technology pipelines for each business unit. Crafted innovation strategies with general managers for their businesses. Director, Technical Programs, Corporate Strategy Office Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, OR Coordinated a cross-Intel innovation portfolio review for Intel\u2019s president and her staff to evaluate Intel\u2019s strategic health and to assure deep and relevant future-looking product and technology pipelines for each business unit. Crafted innovation strategies with general managers for their businesses. Languages   Skills Leadership Strategy Global Management Strategic Alliances Project Management Supplier Negotiation Strategic Planning Leadership Development Team Building Technical Recruiting Cross-functional Team... Product Management Business Planning Planning Budgeting &... Performance Management Team Leadership Project Team Management Strategic Partnerships Systems Engineering Embedded Systems Hardware Architecture Hardware Analog Debugging ASIC Network Architecture Wireless Ethernet SoC Integrated Circuit... Wireless Networking Intel Design for Manufacturing Semiconductors Silicon Validation Testing See 21+ \u00a0 \u00a0 See less Skills  Leadership Strategy Global Management Strategic Alliances Project Management Supplier Negotiation Strategic Planning Leadership Development Team Building Technical Recruiting Cross-functional Team... Product Management Business Planning Planning Budgeting &... Performance Management Team Leadership Project Team Management Strategic Partnerships Systems Engineering Embedded Systems Hardware Architecture Hardware Analog Debugging ASIC Network Architecture Wireless Ethernet SoC Integrated Circuit... Wireless Networking Intel Design for Manufacturing Semiconductors Silicon Validation Testing See 21+ \u00a0 \u00a0 See less Leadership Strategy Global Management Strategic Alliances Project Management Supplier Negotiation Strategic Planning Leadership Development Team Building Technical Recruiting Cross-functional Team... Product Management Business Planning Planning Budgeting &... Performance Management Team Leadership Project Team Management Strategic Partnerships Systems Engineering Embedded Systems Hardware Architecture Hardware Analog Debugging ASIC Network Architecture Wireless Ethernet SoC Integrated Circuit... Wireless Networking Intel Design for Manufacturing Semiconductors Silicon Validation Testing See 21+ \u00a0 \u00a0 See less Leadership Strategy Global Management Strategic Alliances Project Management Supplier Negotiation Strategic Planning Leadership Development Team Building Technical Recruiting Cross-functional Team... Product Management Business Planning Planning Budgeting &... Performance Management Team Leadership Project Team Management Strategic Partnerships Systems Engineering Embedded Systems Hardware Architecture Hardware Analog Debugging ASIC Network Architecture Wireless Ethernet SoC Integrated Circuit... Wireless Networking Intel Design for Manufacturing Semiconductors Silicon Validation Testing See 21+ \u00a0 \u00a0 See less ", "Summary I have over ten years of experience designing software and hardware as well as extensive experience working with customers. I have a strong passion for creating new products and a meticulous drive for producing quality work. Summary I have over ten years of experience designing software and hardware as well as extensive experience working with customers. I have a strong passion for creating new products and a meticulous drive for producing quality work. I have over ten years of experience designing software and hardware as well as extensive experience working with customers. I have a strong passion for creating new products and a meticulous drive for producing quality work. I have over ten years of experience designing software and hardware as well as extensive experience working with customers. I have a strong passion for creating new products and a meticulous drive for producing quality work. Experience Software Engineer Riot Games December 2010  \u2013 Present (4 years 9 months) St. Louis, MO Software Engineer Scottrade October 2009  \u2013  December 2010  (1 year 3 months) St. Louis, MO Software Engineer Consulting November 2008  \u2013  October 2009  (1 year) Portland, OR Senior Software Engineer (IZ-ON Media) Premier Retail Networks May 2005  \u2013  October 2008  (3 years 6 months) San Francisco, CA Field Application Engineer Beach Solutions December 2003  \u2013  February 2005  (1 year 3 months) San Jose, CA Software Engineer Quicknet Technologies, Inc. April 2000  \u2013  July 2002  (2 years 4 months) San Francisco, CA Field Application Engineer Cadence Design Systems July 1998  \u2013  March 2000  (1 year 9 months) San Jose, CA Senior Hardware Design Engineer Intel Corporation December 1993  \u2013  July 1998  (4 years 8 months) Santa Clara, CA Software Engineer Riot Games December 2010  \u2013 Present (4 years 9 months) St. Louis, MO Software Engineer Riot Games December 2010  \u2013 Present (4 years 9 months) St. Louis, MO Software Engineer Scottrade October 2009  \u2013  December 2010  (1 year 3 months) St. Louis, MO Software Engineer Scottrade October 2009  \u2013  December 2010  (1 year 3 months) St. Louis, MO Software Engineer Consulting November 2008  \u2013  October 2009  (1 year) Portland, OR Software Engineer Consulting November 2008  \u2013  October 2009  (1 year) Portland, OR Senior Software Engineer (IZ-ON Media) Premier Retail Networks May 2005  \u2013  October 2008  (3 years 6 months) San Francisco, CA Senior Software Engineer (IZ-ON Media) Premier Retail Networks May 2005  \u2013  October 2008  (3 years 6 months) San Francisco, CA Field Application Engineer Beach Solutions December 2003  \u2013  February 2005  (1 year 3 months) San Jose, CA Field Application Engineer Beach Solutions December 2003  \u2013  February 2005  (1 year 3 months) San Jose, CA Software Engineer Quicknet Technologies, Inc. April 2000  \u2013  July 2002  (2 years 4 months) San Francisco, CA Software Engineer Quicknet Technologies, Inc. April 2000  \u2013  July 2002  (2 years 4 months) San Francisco, CA Field Application Engineer Cadence Design Systems July 1998  \u2013  March 2000  (1 year 9 months) San Jose, CA Field Application Engineer Cadence Design Systems July 1998  \u2013  March 2000  (1 year 9 months) San Jose, CA Senior Hardware Design Engineer Intel Corporation December 1993  \u2013  July 1998  (4 years 8 months) Santa Clara, CA Senior Hardware Design Engineer Intel Corporation December 1993  \u2013  July 1998  (4 years 8 months) Santa Clara, CA Skills Erlang Java C MySQL Ruby Bash Linux Mac Perl Git iOS Skills  Erlang Java C MySQL Ruby Bash Linux Mac Perl Git iOS Erlang Java C MySQL Ruby Bash Linux Mac Perl Git iOS Erlang Java C MySQL Ruby Bash Linux Mac Perl Git iOS Education University of Missouri-Columbia BS,  Electrical Engineering 1989  \u2013 1993 University of Missouri-Columbia BS,  Electrical Engineering 1989  \u2013 1993 University of Missouri-Columbia BS,  Electrical Engineering 1989  \u2013 1993 University of Missouri-Columbia BS,  Electrical Engineering 1989  \u2013 1993 ", "Experience Senior Hardware Design Engineer Intel Corporation May 2011  \u2013 Present (4 years 4 months) Thermal Analysis and Integration Engineer Intel Corporation January 2010  \u2013  May 2011  (1 year 5 months) Notebook System Integrator/Arch Engineer Intel Corporation January 2007  \u2013  January 2010  (3 years 1 month) santa clara, ca Senior Hardware Design Engineer Intel Corporation July 2000  \u2013  January 2007  (6 years 7 months) santa clara, ca System Validation Engineer Intel Corporation May 1999  \u2013  July 2000  (1 year 3 months) santa clara, ca Hardware Design Engineer Intel Corporation June 1998  \u2013  May 1999  (1 year) dupont, wa Senior Hardware Design Engineer Intel Corporation May 2011  \u2013 Present (4 years 4 months) Senior Hardware Design Engineer Intel Corporation May 2011  \u2013 Present (4 years 4 months) Thermal Analysis and Integration Engineer Intel Corporation January 2010  \u2013  May 2011  (1 year 5 months) Thermal Analysis and Integration Engineer Intel Corporation January 2010  \u2013  May 2011  (1 year 5 months) Notebook System Integrator/Arch Engineer Intel Corporation January 2007  \u2013  January 2010  (3 years 1 month) santa clara, ca Notebook System Integrator/Arch Engineer Intel Corporation January 2007  \u2013  January 2010  (3 years 1 month) santa clara, ca Senior Hardware Design Engineer Intel Corporation July 2000  \u2013  January 2007  (6 years 7 months) santa clara, ca Senior Hardware Design Engineer Intel Corporation July 2000  \u2013  January 2007  (6 years 7 months) santa clara, ca System Validation Engineer Intel Corporation May 1999  \u2013  July 2000  (1 year 3 months) santa clara, ca System Validation Engineer Intel Corporation May 1999  \u2013  July 2000  (1 year 3 months) santa clara, ca Hardware Design Engineer Intel Corporation June 1998  \u2013  May 1999  (1 year) dupont, wa Hardware Design Engineer Intel Corporation June 1998  \u2013  May 1999  (1 year) dupont, wa Skills PCB Design Signal Integrity Thermal Analysis Platform Integration Hardware Architecture Computer Architecture Debugging Embedded Systems PCB design SoC Verilog Intel Microprocessors Skills  PCB Design Signal Integrity Thermal Analysis Platform Integration Hardware Architecture Computer Architecture Debugging Embedded Systems PCB design SoC Verilog Intel Microprocessors PCB Design Signal Integrity Thermal Analysis Platform Integration Hardware Architecture Computer Architecture Debugging Embedded Systems PCB design SoC Verilog Intel Microprocessors PCB Design Signal Integrity Thermal Analysis Platform Integration Hardware Architecture Computer Architecture Debugging Embedded Systems PCB design SoC Verilog Intel Microprocessors Education University of Washington Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1995  \u2013 1998 University of Washington Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1995  \u2013 1998 University of Washington Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1995  \u2013 1998 University of Washington Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1995  \u2013 1998 ", "Experience Senior Silicon Architect Microsoft January 2013  \u2013 Present (2 years 8 months) Mountain View Senior Silicon Architect Microsoft January 2013  \u2013 Present (2 years 8 months) Mountain View Senior Silicon Architect Microsoft January 2013  \u2013 Present (2 years 8 months) Mountain View Languages   Skills Skills     ", "Experience Senior Hardware Design Engineer Intel Corporation (Softcom Microsystems) May 1999  \u2013  April 2004  (5 years) Hardware Design Engineer VTEL (CLI) June 1996  \u2013  May 1999  (3 years) Senior Hardware Design Engineer Intel Corporation (Softcom Microsystems) May 1999  \u2013  April 2004  (5 years) Senior Hardware Design Engineer Intel Corporation (Softcom Microsystems) May 1999  \u2013  April 2004  (5 years) Hardware Design Engineer VTEL (CLI) June 1996  \u2013  May 1999  (3 years) Hardware Design Engineer VTEL (CLI) June 1996  \u2013  May 1999  (3 years) Skills Manufacturing Embedded Systems Engineering Management RTL design Hardware Architecture Processors SoC Product Management Skills  Manufacturing Embedded Systems Engineering Management RTL design Hardware Architecture Processors SoC Product Management Manufacturing Embedded Systems Engineering Management RTL design Hardware Architecture Processors SoC Product Management Manufacturing Embedded Systems Engineering Management RTL design Hardware Architecture Processors SoC Product Management Education California Polytechnic State University-San Luis Obispo Electronic Engineering,  Computer Architecture 1992  \u2013 1996 California Polytechnic State University-San Luis Obispo Electronic Engineering,  Computer Architecture 1992  \u2013 1996 California Polytechnic State University-San Luis Obispo Electronic Engineering,  Computer Architecture 1992  \u2013 1996 California Polytechnic State University-San Luis Obispo Electronic Engineering,  Computer Architecture 1992  \u2013 1996 ", "Summary An electrical engineer who has worked extensively at designing and developing microprocessors and other innovations, at major technology companies in silicon valley, such as Sun, Intel and Unisys.  \n \nInvolved with providing design, verification and validation consultancy / contracting services, \nto companies in the San Francisco bay area. \n \nSpecialties: FPGA, ASIC, Board, Systems Summary An electrical engineer who has worked extensively at designing and developing microprocessors and other innovations, at major technology companies in silicon valley, such as Sun, Intel and Unisys.  \n \nInvolved with providing design, verification and validation consultancy / contracting services, \nto companies in the San Francisco bay area. \n \nSpecialties: FPGA, ASIC, Board, Systems An electrical engineer who has worked extensively at designing and developing microprocessors and other innovations, at major technology companies in silicon valley, such as Sun, Intel and Unisys.  \n \nInvolved with providing design, verification and validation consultancy / contracting services, \nto companies in the San Francisco bay area. \n \nSpecialties: FPGA, ASIC, Board, Systems An electrical engineer who has worked extensively at designing and developing microprocessors and other innovations, at major technology companies in silicon valley, such as Sun, Intel and Unisys.  \n \nInvolved with providing design, verification and validation consultancy / contracting services, \nto companies in the San Francisco bay area. \n \nSpecialties: FPGA, ASIC, Board, Systems Experience Contracting and Consulting TQR Technology / GL Group / Oclaro / NeoPhotonics 2006  \u2013 Present (9 years) Fremont, California Providing Hardware Design, Validate and Test consultancy / contracting services to companies in the SF bay area. \n \nServices: FPGA RTL Design, Validate & Test \nPCB Design & Test \nSoC Block Design, Simulate & Test \n \nCompleted: 10G Optical/Electrical Transceiver Board (TOSA, ROSA,  \nVCSEL Driver, Transimpedance Amp, MCU) \nReConfigurable Optical Add Drop Multiplexer (ROADM) \n(AWG, VOP, PWM, PD, ADC, FPGA) \nFPGA Subsystem Boards (Virtex7-2) Staff Engineer SiRF Technology 2004  \u2013  2006  (2 years) San Jose, California Translated GPS - ASIC Verilog RTL into 2 Xilinx Virtex-II FPGA. \n \nWritten ARM7 bus wrapper and RTL for external multiple FPGA modules for functional checking. \n \nBuilt an ASIC bring-up FPGA station and written RTL for its all interfacing ports. Principal Electrical Design Engineer Silicon Packets / Cypress Semiconductor 2001  \u2013  2003  (2 years) San Jose, California Ethernet 10G over SONET / SDH Framer: Designed ASIC/RTL Verilog for SPI-4.2 block of ethernet / OC-192 framer. \n \nASIC Verification: Wrote FPGA/RTL to connect FPGA with the framer's all interfaces. \n \nDesigned a bring-up board for a PCI bus to host the FPGA, the Framer and two OC-192 Transponders, (12 Layer Board LVDS/LVTTL, Xilinx's Virtex-II, ACE CF/JTAG, LVPECL Frequency Synthesizer). Member of Technical Staff Sun Microsystems 1999  \u2013  2001  (2 years) Sunnyvale, California UltraSparc3Plus Microprocessor:  \nRedesigned sub blocks which were not meeting the timing.  \n(~4 logic bugs and several timing bugs/problems were identified and corrected), utilizing Synopsys' VCS and DC, TI's 1 GHz 0.18um custom and standard 8 layer process. \n \nStatic timing checks through Cadence PEARL, at each major synthesis and gate level simulation, drivability, repeaters, placement and routing issues (OPUS) \n \nAlso wrote Diags in Sparc Assembly. Senior Hardware Design Engineer Intel Corporation / Pyramid / Micron 1994  \u2013  1999  (5 years) San Jose, California Video / Graphic Controller ASIC: Designed Window Generator block and processor interface block using VHDL. \n \nVerification at Pipe and ULT level using Modelsim, Cosim and Fulsim / Runsim simulators. \n \nSynthesis based on SynopsysDC and 0.18u process. \n \nFlat Panel Processor / Controller ASIC: Designed SGRAM and SDRAM Controller block (Utilized Denali Model), Pixel Packer block and Timer block and VHDL. \n \nLocal and frequency range analysis / design of an I/O cell utilizing HSPICE Senior Design Engineer Unisys 1988  \u2013  1994  (6 years) San Jose, California Multi Processor Pentium or P6 Based Server (U6000/500): Contributed to architecture and design of a server based on 6 processors, MESI, PCI and EISA buses. \n \nDesigned a third level cache controller ASIC based on Intel P6 and GTL/TTL cache/DRAM interface. \n \nWorked on Ethernet interface using PLX 9032 and Intels 92596. Also defined an interface to SCI. IC Design Engineer Hitachi Micro Systems 1984  \u2013  1988  (4 years) San Jose, CA Digital Signal Processor (DSP HD3216HSP): \nDefined Branch Prediction Look-ahead (a precursor)  \nLogic/Circuit design of 30K gate block, including 2 super scalar FSM \nDefined an algorithm for Multi Precision Multiplication \n \nDesigned and fab of a 32 bit DMA Controller (HD644132) \n \nDesigned and fab of Multiprocessor Communication Buffer (HD63310) Contracting and Consulting TQR Technology / GL Group / Oclaro / NeoPhotonics 2006  \u2013 Present (9 years) Fremont, California Providing Hardware Design, Validate and Test consultancy / contracting services to companies in the SF bay area. \n \nServices: FPGA RTL Design, Validate & Test \nPCB Design & Test \nSoC Block Design, Simulate & Test \n \nCompleted: 10G Optical/Electrical Transceiver Board (TOSA, ROSA,  \nVCSEL Driver, Transimpedance Amp, MCU) \nReConfigurable Optical Add Drop Multiplexer (ROADM) \n(AWG, VOP, PWM, PD, ADC, FPGA) \nFPGA Subsystem Boards (Virtex7-2) Contracting and Consulting TQR Technology / GL Group / Oclaro / NeoPhotonics 2006  \u2013 Present (9 years) Fremont, California Providing Hardware Design, Validate and Test consultancy / contracting services to companies in the SF bay area. \n \nServices: FPGA RTL Design, Validate & Test \nPCB Design & Test \nSoC Block Design, Simulate & Test \n \nCompleted: 10G Optical/Electrical Transceiver Board (TOSA, ROSA,  \nVCSEL Driver, Transimpedance Amp, MCU) \nReConfigurable Optical Add Drop Multiplexer (ROADM) \n(AWG, VOP, PWM, PD, ADC, FPGA) \nFPGA Subsystem Boards (Virtex7-2) Staff Engineer SiRF Technology 2004  \u2013  2006  (2 years) San Jose, California Translated GPS - ASIC Verilog RTL into 2 Xilinx Virtex-II FPGA. \n \nWritten ARM7 bus wrapper and RTL for external multiple FPGA modules for functional checking. \n \nBuilt an ASIC bring-up FPGA station and written RTL for its all interfacing ports. Staff Engineer SiRF Technology 2004  \u2013  2006  (2 years) San Jose, California Translated GPS - ASIC Verilog RTL into 2 Xilinx Virtex-II FPGA. \n \nWritten ARM7 bus wrapper and RTL for external multiple FPGA modules for functional checking. \n \nBuilt an ASIC bring-up FPGA station and written RTL for its all interfacing ports. Principal Electrical Design Engineer Silicon Packets / Cypress Semiconductor 2001  \u2013  2003  (2 years) San Jose, California Ethernet 10G over SONET / SDH Framer: Designed ASIC/RTL Verilog for SPI-4.2 block of ethernet / OC-192 framer. \n \nASIC Verification: Wrote FPGA/RTL to connect FPGA with the framer's all interfaces. \n \nDesigned a bring-up board for a PCI bus to host the FPGA, the Framer and two OC-192 Transponders, (12 Layer Board LVDS/LVTTL, Xilinx's Virtex-II, ACE CF/JTAG, LVPECL Frequency Synthesizer). Principal Electrical Design Engineer Silicon Packets / Cypress Semiconductor 2001  \u2013  2003  (2 years) San Jose, California Ethernet 10G over SONET / SDH Framer: Designed ASIC/RTL Verilog for SPI-4.2 block of ethernet / OC-192 framer. \n \nASIC Verification: Wrote FPGA/RTL to connect FPGA with the framer's all interfaces. \n \nDesigned a bring-up board for a PCI bus to host the FPGA, the Framer and two OC-192 Transponders, (12 Layer Board LVDS/LVTTL, Xilinx's Virtex-II, ACE CF/JTAG, LVPECL Frequency Synthesizer). Member of Technical Staff Sun Microsystems 1999  \u2013  2001  (2 years) Sunnyvale, California UltraSparc3Plus Microprocessor:  \nRedesigned sub blocks which were not meeting the timing.  \n(~4 logic bugs and several timing bugs/problems were identified and corrected), utilizing Synopsys' VCS and DC, TI's 1 GHz 0.18um custom and standard 8 layer process. \n \nStatic timing checks through Cadence PEARL, at each major synthesis and gate level simulation, drivability, repeaters, placement and routing issues (OPUS) \n \nAlso wrote Diags in Sparc Assembly. Member of Technical Staff Sun Microsystems 1999  \u2013  2001  (2 years) Sunnyvale, California UltraSparc3Plus Microprocessor:  \nRedesigned sub blocks which were not meeting the timing.  \n(~4 logic bugs and several timing bugs/problems were identified and corrected), utilizing Synopsys' VCS and DC, TI's 1 GHz 0.18um custom and standard 8 layer process. \n \nStatic timing checks through Cadence PEARL, at each major synthesis and gate level simulation, drivability, repeaters, placement and routing issues (OPUS) \n \nAlso wrote Diags in Sparc Assembly. Senior Hardware Design Engineer Intel Corporation / Pyramid / Micron 1994  \u2013  1999  (5 years) San Jose, California Video / Graphic Controller ASIC: Designed Window Generator block and processor interface block using VHDL. \n \nVerification at Pipe and ULT level using Modelsim, Cosim and Fulsim / Runsim simulators. \n \nSynthesis based on SynopsysDC and 0.18u process. \n \nFlat Panel Processor / Controller ASIC: Designed SGRAM and SDRAM Controller block (Utilized Denali Model), Pixel Packer block and Timer block and VHDL. \n \nLocal and frequency range analysis / design of an I/O cell utilizing HSPICE Senior Hardware Design Engineer Intel Corporation / Pyramid / Micron 1994  \u2013  1999  (5 years) San Jose, California Video / Graphic Controller ASIC: Designed Window Generator block and processor interface block using VHDL. \n \nVerification at Pipe and ULT level using Modelsim, Cosim and Fulsim / Runsim simulators. \n \nSynthesis based on SynopsysDC and 0.18u process. \n \nFlat Panel Processor / Controller ASIC: Designed SGRAM and SDRAM Controller block (Utilized Denali Model), Pixel Packer block and Timer block and VHDL. \n \nLocal and frequency range analysis / design of an I/O cell utilizing HSPICE Senior Design Engineer Unisys 1988  \u2013  1994  (6 years) San Jose, California Multi Processor Pentium or P6 Based Server (U6000/500): Contributed to architecture and design of a server based on 6 processors, MESI, PCI and EISA buses. \n \nDesigned a third level cache controller ASIC based on Intel P6 and GTL/TTL cache/DRAM interface. \n \nWorked on Ethernet interface using PLX 9032 and Intels 92596. Also defined an interface to SCI. Senior Design Engineer Unisys 1988  \u2013  1994  (6 years) San Jose, California Multi Processor Pentium or P6 Based Server (U6000/500): Contributed to architecture and design of a server based on 6 processors, MESI, PCI and EISA buses. \n \nDesigned a third level cache controller ASIC based on Intel P6 and GTL/TTL cache/DRAM interface. \n \nWorked on Ethernet interface using PLX 9032 and Intels 92596. Also defined an interface to SCI. IC Design Engineer Hitachi Micro Systems 1984  \u2013  1988  (4 years) San Jose, CA Digital Signal Processor (DSP HD3216HSP): \nDefined Branch Prediction Look-ahead (a precursor)  \nLogic/Circuit design of 30K gate block, including 2 super scalar FSM \nDefined an algorithm for Multi Precision Multiplication \n \nDesigned and fab of a 32 bit DMA Controller (HD644132) \n \nDesigned and fab of Multiprocessor Communication Buffer (HD63310) IC Design Engineer Hitachi Micro Systems 1984  \u2013  1988  (4 years) San Jose, CA Digital Signal Processor (DSP HD3216HSP): \nDefined Branch Prediction Look-ahead (a precursor)  \nLogic/Circuit design of 30K gate block, including 2 super scalar FSM \nDefined an algorithm for Multi Precision Multiplication \n \nDesigned and fab of a 32 bit DMA Controller (HD644132) \n \nDesigned and fab of Multiprocessor Communication Buffer (HD63310) Skills FPGA ASIC PCB design Xilinx NC-Verilog VHDL VHDL-AMS Perl ModelSim C DDR VCS Altera Quartus Sun UltraSparc3Plus... Intel Multiprocessor... Digital Signal... Verilog Logic Synthesis Processors NCSim Cadence Veritas Cluster Server Orcad RTL design SoC Project Management System Validation Integrated Circuit... Static Timing Analysis Microcontrollers Microprocessors SPICE VLSI SystemVerilog EDA CMOS PCB Design RTL Design See 23+ \u00a0 \u00a0 See less Skills  FPGA ASIC PCB design Xilinx NC-Verilog VHDL VHDL-AMS Perl ModelSim C DDR VCS Altera Quartus Sun UltraSparc3Plus... Intel Multiprocessor... Digital Signal... Verilog Logic Synthesis Processors NCSim Cadence Veritas Cluster Server Orcad RTL design SoC Project Management System Validation Integrated Circuit... Static Timing Analysis Microcontrollers Microprocessors SPICE VLSI SystemVerilog EDA CMOS PCB Design RTL Design See 23+ \u00a0 \u00a0 See less FPGA ASIC PCB design Xilinx NC-Verilog VHDL VHDL-AMS Perl ModelSim C DDR VCS Altera Quartus Sun UltraSparc3Plus... Intel Multiprocessor... Digital Signal... Verilog Logic Synthesis Processors NCSim Cadence Veritas Cluster Server Orcad RTL design SoC Project Management System Validation Integrated Circuit... Static Timing Analysis Microcontrollers Microprocessors SPICE VLSI SystemVerilog EDA CMOS PCB Design RTL Design See 23+ \u00a0 \u00a0 See less FPGA ASIC PCB design Xilinx NC-Verilog VHDL VHDL-AMS Perl ModelSim C DDR VCS Altera Quartus Sun UltraSparc3Plus... Intel Multiprocessor... Digital Signal... Verilog Logic Synthesis Processors NCSim Cadence Veritas Cluster Server Orcad RTL design SoC Project Management System Validation Integrated Circuit... Static Timing Analysis Microcontrollers Microprocessors SPICE VLSI SystemVerilog EDA CMOS PCB Design RTL Design See 23+ \u00a0 \u00a0 See less Education Santa Clara University MS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Thesis: Scalable Coherent Interface IEEE-1596 ,  Switch Processor ASIC (Fat Tree Algorithm ,  DDR ,  LVDS) Stanford University SITN , Electrical Engineering 1989  \u2013 1991 Stony Brook University BE,  Electrical Engineering 1980  \u2013 1984 Activities and Societies:\u00a0 Senior Year:\nEnvironmental Temperature Control Board (Unix) for DEC 11 780 - VAX Santa Clara University MS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Thesis: Scalable Coherent Interface IEEE-1596 ,  Switch Processor ASIC (Fat Tree Algorithm ,  DDR ,  LVDS) Santa Clara University MS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Thesis: Scalable Coherent Interface IEEE-1596 ,  Switch Processor ASIC (Fat Tree Algorithm ,  DDR ,  LVDS) Santa Clara University MS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Thesis: Scalable Coherent Interface IEEE-1596 ,  Switch Processor ASIC (Fat Tree Algorithm ,  DDR ,  LVDS) Stanford University SITN , Electrical Engineering 1989  \u2013 1991 Stanford University SITN , Electrical Engineering 1989  \u2013 1991 Stanford University SITN , Electrical Engineering 1989  \u2013 1991 Stony Brook University BE,  Electrical Engineering 1980  \u2013 1984 Activities and Societies:\u00a0 Senior Year:\nEnvironmental Temperature Control Board (Unix) for DEC 11 780 - VAX Stony Brook University BE,  Electrical Engineering 1980  \u2013 1984 Activities and Societies:\u00a0 Senior Year:\nEnvironmental Temperature Control Board (Unix) for DEC 11 780 - VAX Stony Brook University BE,  Electrical Engineering 1980  \u2013 1984 Activities and Societies:\u00a0 Senior Year:\nEnvironmental Temperature Control Board (Unix) for DEC 11 780 - VAX ", "Skills Debugging Hardware Intel Semiconductors Microcontrollers Processors Logic Design Firmware Functional Verification IC VHDL Hardware Architecture X86 EDA Verilog System Architecture VLSI FPGA Product Management Microprocessors ASIC C Computer Architecture Embedded Systems Simulations Electronics SoC Device Drivers ARM Systems Engineering PCB design Ethernet PCIe Signal Integrity Embedded Software See 20+ \u00a0 \u00a0 See less Skills  Debugging Hardware Intel Semiconductors Microcontrollers Processors Logic Design Firmware Functional Verification IC VHDL Hardware Architecture X86 EDA Verilog System Architecture VLSI FPGA Product Management Microprocessors ASIC C Computer Architecture Embedded Systems Simulations Electronics SoC Device Drivers ARM Systems Engineering PCB design Ethernet PCIe Signal Integrity Embedded Software See 20+ \u00a0 \u00a0 See less Debugging Hardware Intel Semiconductors Microcontrollers Processors Logic Design Firmware Functional Verification IC VHDL Hardware Architecture X86 EDA Verilog System Architecture VLSI FPGA Product Management Microprocessors ASIC C Computer Architecture Embedded Systems Simulations Electronics SoC Device Drivers ARM Systems Engineering PCB design Ethernet PCIe Signal Integrity Embedded Software See 20+ \u00a0 \u00a0 See less Debugging Hardware Intel Semiconductors Microcontrollers Processors Logic Design Firmware Functional Verification IC VHDL Hardware Architecture X86 EDA Verilog System Architecture VLSI FPGA Product Management Microprocessors ASIC C Computer Architecture Embedded Systems Simulations Electronics SoC Device Drivers ARM Systems Engineering PCB design Ethernet PCIe Signal Integrity Embedded Software See 20+ \u00a0 \u00a0 See less ", "Experience Principal Engineer Cavium Inc May 2014  \u2013 Present (1 year 4 months) Marlborough, Ma Senior Hardware Design Engineer Intel Corporation 2013  \u2013  April 2014  (1 year) Intel Xeon Server Design Senior Hardware Engineer Intel Corporation 2008  \u2013  2012  (4 years) Intel Xeon Microprocessor Design Hardware Engineer Intel Inc 2003  \u2013  2007  (4 years) Intel Itanium Microprocessor Design Hardware Engineer Compaq August 2000  \u2013  December 2002  (2 years 5 months) DEC-Alpha Microprocessor Design Principal Engineer Cavium Inc May 2014  \u2013 Present (1 year 4 months) Marlborough, Ma Principal Engineer Cavium Inc May 2014  \u2013 Present (1 year 4 months) Marlborough, Ma Senior Hardware Design Engineer Intel Corporation 2013  \u2013  April 2014  (1 year) Intel Xeon Server Design Senior Hardware Design Engineer Intel Corporation 2013  \u2013  April 2014  (1 year) Intel Xeon Server Design Senior Hardware Engineer Intel Corporation 2008  \u2013  2012  (4 years) Intel Xeon Microprocessor Design Senior Hardware Engineer Intel Corporation 2008  \u2013  2012  (4 years) Intel Xeon Microprocessor Design Hardware Engineer Intel Inc 2003  \u2013  2007  (4 years) Intel Itanium Microprocessor Design Hardware Engineer Intel Inc 2003  \u2013  2007  (4 years) Intel Itanium Microprocessor Design Hardware Engineer Compaq August 2000  \u2013  December 2002  (2 years 5 months) DEC-Alpha Microprocessor Design Hardware Engineer Compaq August 2000  \u2013  December 2002  (2 years 5 months) DEC-Alpha Microprocessor Design Skills VLSI Circuit Design Computer Architecture Verilog Processors Intel IC RTL design SoC Static Timing Analysis EDA TCL Hardware Architecture SystemVerilog ASIC Semiconductors Microprocessors Logic Design PCIe Hardware See 5+ \u00a0 \u00a0 See less Skills  VLSI Circuit Design Computer Architecture Verilog Processors Intel IC RTL design SoC Static Timing Analysis EDA TCL Hardware Architecture SystemVerilog ASIC Semiconductors Microprocessors Logic Design PCIe Hardware See 5+ \u00a0 \u00a0 See less VLSI Circuit Design Computer Architecture Verilog Processors Intel IC RTL design SoC Static Timing Analysis EDA TCL Hardware Architecture SystemVerilog ASIC Semiconductors Microprocessors Logic Design PCIe Hardware See 5+ \u00a0 \u00a0 See less VLSI Circuit Design Computer Architecture Verilog Processors Intel IC RTL design SoC Static Timing Analysis EDA TCL Hardware Architecture SystemVerilog ASIC Semiconductors Microprocessors Logic Design PCIe Hardware See 5+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Madras B.Tech,  Electrical & Electronics Engg 1994  \u2013 1998 Indian Institute of Technology, Madras B.Tech,  Electrical & Electronics Engg 1994  \u2013 1998 Indian Institute of Technology, Madras B.Tech,  Electrical & Electronics Engg 1994  \u2013 1998 Indian Institute of Technology, Madras B.Tech,  Electrical & Electronics Engg 1994  \u2013 1998 ", "Experience Technical Program Manager Intel Corporation July 2015  \u2013 Present (2 months) Penang, Malaysia Product/Tester Program Management and still leading the technical efforts!! :) MES Program Manager Intel Corporation August 2012  \u2013 Present (3 years 1 month) 1. Leading Customer Technical Service and Support \n2. Leading System/Process Improvement Project \n3. Providing training and new project enabling Senior Hardware Design Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) 1.Drive supplier improvements and review supplier board quality. \n2.Design, develop, integrate, and deploy total design for test hardware for high volume manufacturing. \n3.Leading LEAN initiatives, lean improvement projects for design and development and sustaining. Technical Program Manager Intel Corporation July 2015  \u2013 Present (2 months) Penang, Malaysia Product/Tester Program Management and still leading the technical efforts!! :) Technical Program Manager Intel Corporation July 2015  \u2013 Present (2 months) Penang, Malaysia Product/Tester Program Management and still leading the technical efforts!! :) MES Program Manager Intel Corporation August 2012  \u2013 Present (3 years 1 month) 1. Leading Customer Technical Service and Support \n2. Leading System/Process Improvement Project \n3. Providing training and new project enabling MES Program Manager Intel Corporation August 2012  \u2013 Present (3 years 1 month) 1. Leading Customer Technical Service and Support \n2. Leading System/Process Improvement Project \n3. Providing training and new project enabling Senior Hardware Design Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) 1.Drive supplier improvements and review supplier board quality. \n2.Design, develop, integrate, and deploy total design for test hardware for high volume manufacturing. \n3.Leading LEAN initiatives, lean improvement projects for design and development and sustaining. Senior Hardware Design Engineer Intel Corporation January 2005  \u2013 Present (10 years 8 months) 1.Drive supplier improvements and review supplier board quality. \n2.Design, develop, integrate, and deploy total design for test hardware for high volume manufacturing. \n3.Leading LEAN initiatives, lean improvement projects for design and development and sustaining. Skills Process Improvement Lean Manufacturing Manufacturing SoC Project Management Verilog Integration Intel Electronics Engineering Mixed Signal PCB design Semiconductors Engineering Management Six Sigma Signal Integrity See 1+ \u00a0 \u00a0 See less Skills  Process Improvement Lean Manufacturing Manufacturing SoC Project Management Verilog Integration Intel Electronics Engineering Mixed Signal PCB design Semiconductors Engineering Management Six Sigma Signal Integrity See 1+ \u00a0 \u00a0 See less Process Improvement Lean Manufacturing Manufacturing SoC Project Management Verilog Integration Intel Electronics Engineering Mixed Signal PCB design Semiconductors Engineering Management Six Sigma Signal Integrity See 1+ \u00a0 \u00a0 See less Process Improvement Lean Manufacturing Manufacturing SoC Project Management Verilog Integration Intel Electronics Engineering Mixed Signal PCB design Semiconductors Engineering Management Six Sigma Signal Integrity See 1+ \u00a0 \u00a0 See less Education M.Eng,  Electrics and Electronics 2003  \u2013 2005 B.Eng,  MEdical Electronics 1999  \u2013 2003 M.Eng,  Electrics and Electronics 2003  \u2013 2005 M.Eng,  Electrics and Electronics 2003  \u2013 2005 M.Eng,  Electrics and Electronics 2003  \u2013 2005 B.Eng,  MEdical Electronics 1999  \u2013 2003 B.Eng,  MEdical Electronics 1999  \u2013 2003 B.Eng,  MEdical Electronics 1999  \u2013 2003 ", "Summary Specialties:Senior ASIC Design Engineer experienced in chipset/cpu design Summary Specialties:Senior ASIC Design Engineer experienced in chipset/cpu design Specialties:Senior ASIC Design Engineer experienced in chipset/cpu design Specialties:Senior ASIC Design Engineer experienced in chipset/cpu design Experience Staff Engineer XPliant Inc. July 2012  \u2013 Present (3 years 2 months) Senior Hardware Design Engineer Intel Corporation September 2001  \u2013  July 2012  (10 years 11 months) Santa Clara, CA Senior ASIC design engineer for Intel server cpu and Intel northbridge/southbridge chipset projects. Responsible for taking a chip from specification to silcon market release. This includes micro-architecture, RTL coding/synthesis, pre/post-silcon validation, pre/post-silcon debug. \n \n2007-'11 RTL designer for SandyBridge-E extreme CPU. Currently Intel's fastest CPU. \n \n2006-'07 RTL designer for X58 chipset, Intel's first QPI chipset \n \n2004-'06 RTL designer for Clarksboro chips, 4-socket Xeon chipset \n \n2003-'04 validation engineer for ESB2 (southbridge w/ ICH6) \n \n2001-'03 RTL designer for e8500 chipset (Intel's 1st server chipset) Summer Internship Hewlett-Packard June 2000  \u2013  August 2000  (3 months) wrote automated routing tool for generated netlist. Staff Engineer XPliant Inc. July 2012  \u2013 Present (3 years 2 months) Staff Engineer XPliant Inc. July 2012  \u2013 Present (3 years 2 months) Senior Hardware Design Engineer Intel Corporation September 2001  \u2013  July 2012  (10 years 11 months) Santa Clara, CA Senior ASIC design engineer for Intel server cpu and Intel northbridge/southbridge chipset projects. Responsible for taking a chip from specification to silcon market release. This includes micro-architecture, RTL coding/synthesis, pre/post-silcon validation, pre/post-silcon debug. \n \n2007-'11 RTL designer for SandyBridge-E extreme CPU. Currently Intel's fastest CPU. \n \n2006-'07 RTL designer for X58 chipset, Intel's first QPI chipset \n \n2004-'06 RTL designer for Clarksboro chips, 4-socket Xeon chipset \n \n2003-'04 validation engineer for ESB2 (southbridge w/ ICH6) \n \n2001-'03 RTL designer for e8500 chipset (Intel's 1st server chipset) Senior Hardware Design Engineer Intel Corporation September 2001  \u2013  July 2012  (10 years 11 months) Santa Clara, CA Senior ASIC design engineer for Intel server cpu and Intel northbridge/southbridge chipset projects. Responsible for taking a chip from specification to silcon market release. This includes micro-architecture, RTL coding/synthesis, pre/post-silcon validation, pre/post-silcon debug. \n \n2007-'11 RTL designer for SandyBridge-E extreme CPU. Currently Intel's fastest CPU. \n \n2006-'07 RTL designer for X58 chipset, Intel's first QPI chipset \n \n2004-'06 RTL designer for Clarksboro chips, 4-socket Xeon chipset \n \n2003-'04 validation engineer for ESB2 (southbridge w/ ICH6) \n \n2001-'03 RTL designer for e8500 chipset (Intel's 1st server chipset) Summer Internship Hewlett-Packard June 2000  \u2013  August 2000  (3 months) wrote automated routing tool for generated netlist. Summer Internship Hewlett-Packard June 2000  \u2013  August 2000  (3 months) wrote automated routing tool for generated netlist. Languages Mandrin - Chinese Native or bilingual proficiency Cantonese - Chinese Native or bilingual proficiency Body Language Native or bilingual proficiency Mandrin - Chinese Native or bilingual proficiency Cantonese - Chinese Native or bilingual proficiency Body Language Native or bilingual proficiency Mandrin - Chinese Native or bilingual proficiency Cantonese - Chinese Native or bilingual proficiency Body Language Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Debugging Processors Intel RTL PCIe Logic Design RTL design Verilog ASIC SoC Microprocessors Computer Architecture VHDL Simulations C++ IC See 1+ \u00a0 \u00a0 See less Skills  Debugging Processors Intel RTL PCIe Logic Design RTL design Verilog ASIC SoC Microprocessors Computer Architecture VHDL Simulations C++ IC See 1+ \u00a0 \u00a0 See less Debugging Processors Intel RTL PCIe Logic Design RTL design Verilog ASIC SoC Microprocessors Computer Architecture VHDL Simulations C++ IC See 1+ \u00a0 \u00a0 See less Debugging Processors Intel RTL PCIe Logic Design RTL design Verilog ASIC SoC Microprocessors Computer Architecture VHDL Simulations C++ IC See 1+ \u00a0 \u00a0 See less Education University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering 1997  \u2013 2001 Academy of Art University Master of Fine Arts (M.F.A.),  Figurative Oil Painting University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering 1997  \u2013 2001 University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering 1997  \u2013 2001 University of Illinois at Urbana-Champaign Bachelor of Science (B.S.),  Computer Engineering 1997  \u2013 2001 Academy of Art University Master of Fine Arts (M.F.A.),  Figurative Oil Painting Academy of Art University Master of Fine Arts (M.F.A.),  Figurative Oil Painting Academy of Art University Master of Fine Arts (M.F.A.),  Figurative Oil Painting ", "Summary Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. \nSelf-Learner with Over 13+ Years of work experience in semiconductor industry with demonstrated successes in Business Development,Marketing,Operations, Supply chain Management and Design.  \n \nExcellent communication and analytical skills.  \nBusiness M&A experience. \n \nSpecialties:  \n\u25cf Strategic Planning\t\u25cf Market Segmentation / Analysis \n\u25cf Process Development / Design\t\u25cf Demand Analysis / Forecasting \n\u25cf Risk Analysis\t\u25cf Business Process Re-Engineering \n\u25cf Revenue Management\t\u25cf Cross-Functional / Cross-Cultural Teams \n\u25cf Statistical Analysis\t\u25cf Merger and Acquisition Experience. Summary Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. \nSelf-Learner with Over 13+ Years of work experience in semiconductor industry with demonstrated successes in Business Development,Marketing,Operations, Supply chain Management and Design.  \n \nExcellent communication and analytical skills.  \nBusiness M&A experience. \n \nSpecialties:  \n\u25cf Strategic Planning\t\u25cf Market Segmentation / Analysis \n\u25cf Process Development / Design\t\u25cf Demand Analysis / Forecasting \n\u25cf Risk Analysis\t\u25cf Business Process Re-Engineering \n\u25cf Revenue Management\t\u25cf Cross-Functional / Cross-Cultural Teams \n\u25cf Statistical Analysis\t\u25cf Merger and Acquisition Experience. Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. \nSelf-Learner with Over 13+ Years of work experience in semiconductor industry with demonstrated successes in Business Development,Marketing,Operations, Supply chain Management and Design.  \n \nExcellent communication and analytical skills.  \nBusiness M&A experience. \n \nSpecialties:  \n\u25cf Strategic Planning\t\u25cf Market Segmentation / Analysis \n\u25cf Process Development / Design\t\u25cf Demand Analysis / Forecasting \n\u25cf Risk Analysis\t\u25cf Business Process Re-Engineering \n\u25cf Revenue Management\t\u25cf Cross-Functional / Cross-Cultural Teams \n\u25cf Statistical Analysis\t\u25cf Merger and Acquisition Experience. Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. \nSelf-Learner with Over 13+ Years of work experience in semiconductor industry with demonstrated successes in Business Development,Marketing,Operations, Supply chain Management and Design.  \n \nExcellent communication and analytical skills.  \nBusiness M&A experience. \n \nSpecialties:  \n\u25cf Strategic Planning\t\u25cf Market Segmentation / Analysis \n\u25cf Process Development / Design\t\u25cf Demand Analysis / Forecasting \n\u25cf Risk Analysis\t\u25cf Business Process Re-Engineering \n\u25cf Revenue Management\t\u25cf Cross-Functional / Cross-Cultural Teams \n\u25cf Statistical Analysis\t\u25cf Merger and Acquisition Experience. Experience Product Marketing Manager Microchip Technology October 2014  \u2013 Present (11 months) 32 bit microcontrollers Product Line Marketing Manager ON Semiconductor August 2011  \u2013  October 2014  (3 years 3 months) Phoenix, Arizona Area Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. Supply Chain Manager ON Semiconductor June 2008  \u2013  August 2011  (3 years 3 months) Business Operations Manager Marvell Semiconductors January 2007  \u2013  February 2008  (1 year 2 months) Business Operations manager accountable for revenue management and demand forecasting of Marvell Semiconductor\u2019s cellular and handheld group. \nBusiness process re-engineering expert responsible for increasing process accuracies by 30%, reducing cost by $75M and integrating market analysis and statistical analysis into demand forecasting. Product Marketing Analyst Intel Corporation August 2005  \u2013  December 2006  (1 year 5 months) 1) Re-engineering demand forecasting efforts to align Booking historicals, TAM/SOM top-down analysis and bottoms-up slaes forecasting. \n2) Partnering with Analytics team to develop analytics to aid demand forecast. \n3) Partnering with Finance team to develop a deep down quarterly financial forecast for the group. \n4) Developed a database in Ms-Access to aid demand forecast activities. Senior Hardware Design Engineer Intel Corporation January 2005  \u2013  August 2005  (8 months) Worked on the synthesis team designing next generation microprocessors for handheld PDA\u2019s and cell phones.  \n-Led the automation effort by pro-actively developing tools and driving methodologies across the entire team \n- Responsible for validating timing and frequency for 4 blocks of the Processor. Hardware Design Engineer Intel Corporation July 2002  \u2013  December 2004  (2 years 6 months) -Owned logic design of a Level1 cache for an Intel X-scale\u2122 Microprocessor and also developed the specification document for the same. \n- Developed a logic design based low power validation methodology and co-authored the paper detailing the methodology, which was presented at Intel\u2019s Design and Technology Conference in 2004. Validation Engineer Intel Corporation October 1999  \u2013  July 2002  (2 years 10 months) -Led a technical team that did Pre-Silicon System validation for the design of two hard drive chipset processors \n-Developed a validation component for a project that has been successfully re-used in many other following projects. \n-Architected a system level validation methodology based on a new tool. Product Marketing Manager Microchip Technology October 2014  \u2013 Present (11 months) 32 bit microcontrollers Product Marketing Manager Microchip Technology October 2014  \u2013 Present (11 months) 32 bit microcontrollers Product Line Marketing Manager ON Semiconductor August 2011  \u2013  October 2014  (3 years 3 months) Phoenix, Arizona Area Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. Product Line Marketing Manager ON Semiconductor August 2011  \u2013  October 2014  (3 years 3 months) Phoenix, Arizona Area Segment Marketing Manager Responsible for Portfolio Management, Pricing , Business Operations and Business Development of semiconductor product line at ON Semiconductor with Annual Revenue of +$120M .  \nResponsible for New product P&L . Achieved new product revenue +$3M in 2013.(10X Annual Gwth). Sucessfully Proposed and Developed a new product portfolio to grow revenue 4X ($12M) in 2014 . \nWorking on strategic partnership initiatives to expand product portfolio. \nStrong Business Operations Manager with excellent analytical skills. Identified an opportunity to reduce cost of legacy portfolio and directed the manafucturing team to implement actions tthat could increase margins by +$10M. Supply Chain Manager ON Semiconductor June 2008  \u2013  August 2011  (3 years 3 months) Supply Chain Manager ON Semiconductor June 2008  \u2013  August 2011  (3 years 3 months) Business Operations Manager Marvell Semiconductors January 2007  \u2013  February 2008  (1 year 2 months) Business Operations manager accountable for revenue management and demand forecasting of Marvell Semiconductor\u2019s cellular and handheld group. \nBusiness process re-engineering expert responsible for increasing process accuracies by 30%, reducing cost by $75M and integrating market analysis and statistical analysis into demand forecasting. Business Operations Manager Marvell Semiconductors January 2007  \u2013  February 2008  (1 year 2 months) Business Operations manager accountable for revenue management and demand forecasting of Marvell Semiconductor\u2019s cellular and handheld group. \nBusiness process re-engineering expert responsible for increasing process accuracies by 30%, reducing cost by $75M and integrating market analysis and statistical analysis into demand forecasting. Product Marketing Analyst Intel Corporation August 2005  \u2013  December 2006  (1 year 5 months) 1) Re-engineering demand forecasting efforts to align Booking historicals, TAM/SOM top-down analysis and bottoms-up slaes forecasting. \n2) Partnering with Analytics team to develop analytics to aid demand forecast. \n3) Partnering with Finance team to develop a deep down quarterly financial forecast for the group. \n4) Developed a database in Ms-Access to aid demand forecast activities. Product Marketing Analyst Intel Corporation August 2005  \u2013  December 2006  (1 year 5 months) 1) Re-engineering demand forecasting efforts to align Booking historicals, TAM/SOM top-down analysis and bottoms-up slaes forecasting. \n2) Partnering with Analytics team to develop analytics to aid demand forecast. \n3) Partnering with Finance team to develop a deep down quarterly financial forecast for the group. \n4) Developed a database in Ms-Access to aid demand forecast activities. Senior Hardware Design Engineer Intel Corporation January 2005  \u2013  August 2005  (8 months) Worked on the synthesis team designing next generation microprocessors for handheld PDA\u2019s and cell phones.  \n-Led the automation effort by pro-actively developing tools and driving methodologies across the entire team \n- Responsible for validating timing and frequency for 4 blocks of the Processor. Senior Hardware Design Engineer Intel Corporation January 2005  \u2013  August 2005  (8 months) Worked on the synthesis team designing next generation microprocessors for handheld PDA\u2019s and cell phones.  \n-Led the automation effort by pro-actively developing tools and driving methodologies across the entire team \n- Responsible for validating timing and frequency for 4 blocks of the Processor. Hardware Design Engineer Intel Corporation July 2002  \u2013  December 2004  (2 years 6 months) -Owned logic design of a Level1 cache for an Intel X-scale\u2122 Microprocessor and also developed the specification document for the same. \n- Developed a logic design based low power validation methodology and co-authored the paper detailing the methodology, which was presented at Intel\u2019s Design and Technology Conference in 2004. Hardware Design Engineer Intel Corporation July 2002  \u2013  December 2004  (2 years 6 months) -Owned logic design of a Level1 cache for an Intel X-scale\u2122 Microprocessor and also developed the specification document for the same. \n- Developed a logic design based low power validation methodology and co-authored the paper detailing the methodology, which was presented at Intel\u2019s Design and Technology Conference in 2004. Validation Engineer Intel Corporation October 1999  \u2013  July 2002  (2 years 10 months) -Led a technical team that did Pre-Silicon System validation for the design of two hard drive chipset processors \n-Developed a validation component for a project that has been successfully re-used in many other following projects. \n-Architected a system level validation methodology based on a new tool. Validation Engineer Intel Corporation October 1999  \u2013  July 2002  (2 years 10 months) -Led a technical team that did Pre-Silicon System validation for the design of two hard drive chipset processors \n-Developed a validation component for a project that has been successfully re-used in many other following projects. \n-Architected a system level validation methodology based on a new tool. Languages English Native or bilingual proficiency Hindi Professional working proficiency Tamil Full professional proficiency English Native or bilingual proficiency Hindi Professional working proficiency Tamil Full professional proficiency English Native or bilingual proficiency Hindi Professional working proficiency Tamil Full professional proficiency Native or bilingual proficiency Professional working proficiency Full professional proficiency Skills Cross-functional Team... Analysis Strategic Planning Process Improvement Forecasting Business Process... Supply Chain Management Supply Chain Product Marketing Manufacturing Product Development Strategic Partnerships Strategy Semiconductors Business Development Skills  Cross-functional Team... Analysis Strategic Planning Process Improvement Forecasting Business Process... Supply Chain Management Supply Chain Product Marketing Manufacturing Product Development Strategic Partnerships Strategy Semiconductors Business Development Cross-functional Team... Analysis Strategic Planning Process Improvement Forecasting Business Process... Supply Chain Management Supply Chain Product Marketing Manufacturing Product Development Strategic Partnerships Strategy Semiconductors Business Development Cross-functional Team... Analysis Strategic Planning Process Improvement Forecasting Business Process... Supply Chain Management Supply Chain Product Marketing Manufacturing Product Development Strategic Partnerships Strategy Semiconductors Business Development Education Arizona State University, W. P. Carey School of Business MBA,  Marketing/SupplyChain Mgmt 2005  \u2013 2007 Strategic and Organizational Management, Supply Chain Focus University of Houston MS,  computer engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Teaching Assistant for the entire duration of the graduate study. Annamalai University BE,  Electronics and Instrumentation Engineering 1993  \u2013 1997 Arizona State University, W. P. Carey School of Business MBA,  Marketing/SupplyChain Mgmt 2005  \u2013 2007 Strategic and Organizational Management, Supply Chain Focus Arizona State University, W. P. Carey School of Business MBA,  Marketing/SupplyChain Mgmt 2005  \u2013 2007 Strategic and Organizational Management, Supply Chain Focus Arizona State University, W. P. Carey School of Business MBA,  Marketing/SupplyChain Mgmt 2005  \u2013 2007 Strategic and Organizational Management, Supply Chain Focus University of Houston MS,  computer engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Teaching Assistant for the entire duration of the graduate study. University of Houston MS,  computer engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Teaching Assistant for the entire duration of the graduate study. University of Houston MS,  computer engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Teaching Assistant for the entire duration of the graduate study. Annamalai University BE,  Electronics and Instrumentation Engineering 1993  \u2013 1997 Annamalai University BE,  Electronics and Instrumentation Engineering 1993  \u2013 1997 Annamalai University BE,  Electronics and Instrumentation Engineering 1993  \u2013 1997 ", "Summary \u2022 Software architect and developer with a wide range of technology skills. \n \n\u2022 Proven ability to lead and motivate project teams, identify new initiatives, define architectures, develop and manage detailed plans, and follow through every stage of product release cycle. \n \n\u2022 Proficient in the design and implementation of programming interfaces and protocols to support building of high performance, robust, and scalable applications. \n \n\u2022 Expertise in multi-threaded, client-server, multi-tiered, and distributed computing environments. \n \n\u2022 Proficient in C/C++. Programming experience in Java, JavaScript, PHP, Perl, Lisp, APL, and several assembly languages. \n \n\u2022 Strong interest in parallel SQL execution and query optimization, distributed databases, Big Data, and NoSQL databases. Summary \u2022 Software architect and developer with a wide range of technology skills. \n \n\u2022 Proven ability to lead and motivate project teams, identify new initiatives, define architectures, develop and manage detailed plans, and follow through every stage of product release cycle. \n \n\u2022 Proficient in the design and implementation of programming interfaces and protocols to support building of high performance, robust, and scalable applications. \n \n\u2022 Expertise in multi-threaded, client-server, multi-tiered, and distributed computing environments. \n \n\u2022 Proficient in C/C++. Programming experience in Java, JavaScript, PHP, Perl, Lisp, APL, and several assembly languages. \n \n\u2022 Strong interest in parallel SQL execution and query optimization, distributed databases, Big Data, and NoSQL databases. \u2022 Software architect and developer with a wide range of technology skills. \n \n\u2022 Proven ability to lead and motivate project teams, identify new initiatives, define architectures, develop and manage detailed plans, and follow through every stage of product release cycle. \n \n\u2022 Proficient in the design and implementation of programming interfaces and protocols to support building of high performance, robust, and scalable applications. \n \n\u2022 Expertise in multi-threaded, client-server, multi-tiered, and distributed computing environments. \n \n\u2022 Proficient in C/C++. Programming experience in Java, JavaScript, PHP, Perl, Lisp, APL, and several assembly languages. \n \n\u2022 Strong interest in parallel SQL execution and query optimization, distributed databases, Big Data, and NoSQL databases. \u2022 Software architect and developer with a wide range of technology skills. \n \n\u2022 Proven ability to lead and motivate project teams, identify new initiatives, define architectures, develop and manage detailed plans, and follow through every stage of product release cycle. \n \n\u2022 Proficient in the design and implementation of programming interfaces and protocols to support building of high performance, robust, and scalable applications. \n \n\u2022 Expertise in multi-threaded, client-server, multi-tiered, and distributed computing environments. \n \n\u2022 Proficient in C/C++. Programming experience in Java, JavaScript, PHP, Perl, Lisp, APL, and several assembly languages. \n \n\u2022 Strong interest in parallel SQL execution and query optimization, distributed databases, Big Data, and NoSQL databases. Experience Staff Engineer 2 Pivotal Software, Inc. July 2015  \u2013 Present (2 months) Palo Alto, CA Principal Technical Staff Oracle September 1993  \u2013  July 2015  (21 years 11 months) Redwood City, CA Lead engineer in the Database Access and Protocols group. \n \n\u2022 Oracle 12c: Designed and led the implementation of the recently released Node.js driver for Oracle, node-oracledb. Node.js is a platform for executing JavaScript in the middle tier for building fast, scalable web applications. The node-oracledb driver provides access to Oracle RDBMS from a Node.js application. \n \n\u2022 Oracle 12c: Designed and led the implementation of MySQL Client Library Driver for Oracle, liboramysql. The liboramysql library implements the MySQL C API enabling MySQL applications and tools developed for MySQL to connect to Oracle database. \n \n\u2022 Oracle 11g: Participated in the development of Client Result Cache. The Oracle Client Result Cache implements client-side caching of SQL query result sets in client memory. The cache is transparent to the applications, and the cached result set is kept consistent with session or database changes that affect the result set data. \n \n\u2022 Oracle 10g: Designed and implemented the Oracle Instant Client. The Oracle Instant client reduced the installation and operation of Oracle client from more than a thousand files to only three files. The Oracle Instant Client is one of top downloads from Oracle with millions of downloads. \n \n\u2022 Oracle 9i: Designed, and implemented Oracle C++ Call Interface, OCCI. The Oracle C++ API provides access to both relational and object data in the Oracle database. \n \n\u2022 Oracle 8: Designed and implemented client-side of Oracle Call Interface, OCI. In particular, implemented the SQL execution APIs, data conversion, thread-safety, capability exchange protocol, and user-defined callbacks. \n \n\u2022 Oracle 7.3 Thread-safety: Implemented the mutex ordering and serialization protocol for all public and recursive calls and their associated internal data structures. \n \n\u2022 Oracle 7.2: Wrote Database Gateways configuration file translation utility. Worked on integration of Oracle Transparent Gateways with Oracle remote database access protocol. Senior Software Engineer IBM: Metaphor Computer Systems Division May 1988  \u2013  August 1993  (5 years 4 months) Mountain View, CA Software developer in the Database Gateways and Communications Server groups. \n \n\u2022 Designed and implemented Metaphor\u2019s vendor-independent SQL Access Architecture and APIs. \n \n\u2022 Designed and implemented SQL access layer for OS/2 DBM and Sybase RDBMS. \n \n\u2022 Developed communications gateway to allow XNS (a competitive networking protocol to TCP/IP) access to IBM hosts using APPC (IBM\u2019s client-server protocol). This allowed Metaphor clients running XNS protocol to make remote procedure calls to IBM mainframe hosts and do large data transfers and out-of-band communication. \n \n\u2022 Enhanced OS/2 database gateway and OS/2 Ethernet device drivers. Research Assistant Stanford University January 1985  \u2013  September 1987  (2 years 9 months) Space, Telecommunication, and Radio Science Laboratory Designed and implemented the Stanford Uplink Radio Processor architecture. The Stanford Uplink Radio Processor was a specialized digital signal processor for space-borne analysis of radio astronomy data. I successfully built and tested the prototype. Senior Hardware Design Engineer Intel Corporation June 1980  \u2013  September 1984  (4 years 4 months) Hillsboro, OR Designed and built ICE-386 and EMV-50 in-circuit emulators for 80386 and 8050 microprocessors. An in-circuit emulator is a hardware debugging tool that replaces the target microprocessor by an emulator that allows real-time breakpoints, instruction tracing, and interrogation of processor state. The ICE-386 implementation used nine parallel state machines and dual ported memories. \n \nThe EMV-50 implementation used a programmable logic array (PLA) to implement configurable microcode so that the same hardware could be used for multiple microcontrollers with minimal changes to the hardware. \n \nPerformed design evaluation and testing of Intel\u2019s iPDS Personal Development Systems, iUP-200 Universal Prom Programmer, and iSBC 215 and iSBC 220 disk controllers supporting multiple heads doing parallel disk access. Staff Engineer 2 Pivotal Software, Inc. July 2015  \u2013 Present (2 months) Palo Alto, CA Staff Engineer 2 Pivotal Software, Inc. July 2015  \u2013 Present (2 months) Palo Alto, CA Principal Technical Staff Oracle September 1993  \u2013  July 2015  (21 years 11 months) Redwood City, CA Lead engineer in the Database Access and Protocols group. \n \n\u2022 Oracle 12c: Designed and led the implementation of the recently released Node.js driver for Oracle, node-oracledb. Node.js is a platform for executing JavaScript in the middle tier for building fast, scalable web applications. The node-oracledb driver provides access to Oracle RDBMS from a Node.js application. \n \n\u2022 Oracle 12c: Designed and led the implementation of MySQL Client Library Driver for Oracle, liboramysql. The liboramysql library implements the MySQL C API enabling MySQL applications and tools developed for MySQL to connect to Oracle database. \n \n\u2022 Oracle 11g: Participated in the development of Client Result Cache. The Oracle Client Result Cache implements client-side caching of SQL query result sets in client memory. The cache is transparent to the applications, and the cached result set is kept consistent with session or database changes that affect the result set data. \n \n\u2022 Oracle 10g: Designed and implemented the Oracle Instant Client. The Oracle Instant client reduced the installation and operation of Oracle client from more than a thousand files to only three files. The Oracle Instant Client is one of top downloads from Oracle with millions of downloads. \n \n\u2022 Oracle 9i: Designed, and implemented Oracle C++ Call Interface, OCCI. The Oracle C++ API provides access to both relational and object data in the Oracle database. \n \n\u2022 Oracle 8: Designed and implemented client-side of Oracle Call Interface, OCI. In particular, implemented the SQL execution APIs, data conversion, thread-safety, capability exchange protocol, and user-defined callbacks. \n \n\u2022 Oracle 7.3 Thread-safety: Implemented the mutex ordering and serialization protocol for all public and recursive calls and their associated internal data structures. \n \n\u2022 Oracle 7.2: Wrote Database Gateways configuration file translation utility. Worked on integration of Oracle Transparent Gateways with Oracle remote database access protocol. Principal Technical Staff Oracle September 1993  \u2013  July 2015  (21 years 11 months) Redwood City, CA Lead engineer in the Database Access and Protocols group. \n \n\u2022 Oracle 12c: Designed and led the implementation of the recently released Node.js driver for Oracle, node-oracledb. Node.js is a platform for executing JavaScript in the middle tier for building fast, scalable web applications. The node-oracledb driver provides access to Oracle RDBMS from a Node.js application. \n \n\u2022 Oracle 12c: Designed and led the implementation of MySQL Client Library Driver for Oracle, liboramysql. The liboramysql library implements the MySQL C API enabling MySQL applications and tools developed for MySQL to connect to Oracle database. \n \n\u2022 Oracle 11g: Participated in the development of Client Result Cache. The Oracle Client Result Cache implements client-side caching of SQL query result sets in client memory. The cache is transparent to the applications, and the cached result set is kept consistent with session or database changes that affect the result set data. \n \n\u2022 Oracle 10g: Designed and implemented the Oracle Instant Client. The Oracle Instant client reduced the installation and operation of Oracle client from more than a thousand files to only three files. The Oracle Instant Client is one of top downloads from Oracle with millions of downloads. \n \n\u2022 Oracle 9i: Designed, and implemented Oracle C++ Call Interface, OCCI. The Oracle C++ API provides access to both relational and object data in the Oracle database. \n \n\u2022 Oracle 8: Designed and implemented client-side of Oracle Call Interface, OCI. In particular, implemented the SQL execution APIs, data conversion, thread-safety, capability exchange protocol, and user-defined callbacks. \n \n\u2022 Oracle 7.3 Thread-safety: Implemented the mutex ordering and serialization protocol for all public and recursive calls and their associated internal data structures. \n \n\u2022 Oracle 7.2: Wrote Database Gateways configuration file translation utility. Worked on integration of Oracle Transparent Gateways with Oracle remote database access protocol. Senior Software Engineer IBM: Metaphor Computer Systems Division May 1988  \u2013  August 1993  (5 years 4 months) Mountain View, CA Software developer in the Database Gateways and Communications Server groups. \n \n\u2022 Designed and implemented Metaphor\u2019s vendor-independent SQL Access Architecture and APIs. \n \n\u2022 Designed and implemented SQL access layer for OS/2 DBM and Sybase RDBMS. \n \n\u2022 Developed communications gateway to allow XNS (a competitive networking protocol to TCP/IP) access to IBM hosts using APPC (IBM\u2019s client-server protocol). This allowed Metaphor clients running XNS protocol to make remote procedure calls to IBM mainframe hosts and do large data transfers and out-of-band communication. \n \n\u2022 Enhanced OS/2 database gateway and OS/2 Ethernet device drivers. Senior Software Engineer IBM: Metaphor Computer Systems Division May 1988  \u2013  August 1993  (5 years 4 months) Mountain View, CA Software developer in the Database Gateways and Communications Server groups. \n \n\u2022 Designed and implemented Metaphor\u2019s vendor-independent SQL Access Architecture and APIs. \n \n\u2022 Designed and implemented SQL access layer for OS/2 DBM and Sybase RDBMS. \n \n\u2022 Developed communications gateway to allow XNS (a competitive networking protocol to TCP/IP) access to IBM hosts using APPC (IBM\u2019s client-server protocol). This allowed Metaphor clients running XNS protocol to make remote procedure calls to IBM mainframe hosts and do large data transfers and out-of-band communication. \n \n\u2022 Enhanced OS/2 database gateway and OS/2 Ethernet device drivers. Research Assistant Stanford University January 1985  \u2013  September 1987  (2 years 9 months) Space, Telecommunication, and Radio Science Laboratory Designed and implemented the Stanford Uplink Radio Processor architecture. The Stanford Uplink Radio Processor was a specialized digital signal processor for space-borne analysis of radio astronomy data. I successfully built and tested the prototype. Research Assistant Stanford University January 1985  \u2013  September 1987  (2 years 9 months) Space, Telecommunication, and Radio Science Laboratory Designed and implemented the Stanford Uplink Radio Processor architecture. The Stanford Uplink Radio Processor was a specialized digital signal processor for space-borne analysis of radio astronomy data. I successfully built and tested the prototype. Senior Hardware Design Engineer Intel Corporation June 1980  \u2013  September 1984  (4 years 4 months) Hillsboro, OR Designed and built ICE-386 and EMV-50 in-circuit emulators for 80386 and 8050 microprocessors. An in-circuit emulator is a hardware debugging tool that replaces the target microprocessor by an emulator that allows real-time breakpoints, instruction tracing, and interrogation of processor state. The ICE-386 implementation used nine parallel state machines and dual ported memories. \n \nThe EMV-50 implementation used a programmable logic array (PLA) to implement configurable microcode so that the same hardware could be used for multiple microcontrollers with minimal changes to the hardware. \n \nPerformed design evaluation and testing of Intel\u2019s iPDS Personal Development Systems, iUP-200 Universal Prom Programmer, and iSBC 215 and iSBC 220 disk controllers supporting multiple heads doing parallel disk access. Senior Hardware Design Engineer Intel Corporation June 1980  \u2013  September 1984  (4 years 4 months) Hillsboro, OR Designed and built ICE-386 and EMV-50 in-circuit emulators for 80386 and 8050 microprocessors. An in-circuit emulator is a hardware debugging tool that replaces the target microprocessor by an emulator that allows real-time breakpoints, instruction tracing, and interrogation of processor state. The ICE-386 implementation used nine parallel state machines and dual ported memories. \n \nThe EMV-50 implementation used a programmable logic array (PLA) to implement configurable microcode so that the same hardware could be used for multiple microcontrollers with minimal changes to the hardware. \n \nPerformed design evaluation and testing of Intel\u2019s iPDS Personal Development Systems, iUP-200 Universal Prom Programmer, and iSBC 215 and iSBC 220 disk controllers supporting multiple heads doing parallel disk access. Skills Distributed Systems Scalability Software Development Software Engineering Oracle SOA Cloud Computing XML Hadoop C Java Agile Methodologies Big Data Architecture Software Design Object Oriented Design Mobile Applications Databases MySQL C++ PHP SQL Web Services REST Java Enterprise Edition Unix SaaS Enterprise Software APIs Technical Leadership Web Applications Algorithms Linux API Design Database Design Eclipse System Architecture See 22+ \u00a0 \u00a0 See less Skills  Distributed Systems Scalability Software Development Software Engineering Oracle SOA Cloud Computing XML Hadoop C Java Agile Methodologies Big Data Architecture Software Design Object Oriented Design Mobile Applications Databases MySQL C++ PHP SQL Web Services REST Java Enterprise Edition Unix SaaS Enterprise Software APIs Technical Leadership Web Applications Algorithms Linux API Design Database Design Eclipse System Architecture See 22+ \u00a0 \u00a0 See less Distributed Systems Scalability Software Development Software Engineering Oracle SOA Cloud Computing XML Hadoop C Java Agile Methodologies Big Data Architecture Software Design Object Oriented Design Mobile Applications Databases MySQL C++ PHP SQL Web Services REST Java Enterprise Edition Unix SaaS Enterprise Software APIs Technical Leadership Web Applications Algorithms Linux API Design Database Design Eclipse System Architecture See 22+ \u00a0 \u00a0 See less Distributed Systems Scalability Software Development Software Engineering Oracle SOA Cloud Computing XML Hadoop C Java Agile Methodologies Big Data Architecture Software Design Object Oriented Design Mobile Applications Databases MySQL C++ PHP SQL Web Services REST Java Enterprise Edition Unix SaaS Enterprise Software APIs Technical Leadership Web Applications Algorithms Linux API Design Database Design Eclipse System Architecture See 22+ \u00a0 \u00a0 See less Education Stanford University Engineer's Degree (equivalent to Doctor of Engineering),  Electrical Engineering 1986  \u2013 1991 Thesis: A Functional Demonstration Unit for Uplink Signal Processing Stanford University M.S.,  Electrical Engineering 1984  \u2013 1986 Syracuse University B.S.,  Computer Engineering 1976  \u2013 1980 University Valedictorian Adamjee College Preparatory Higher Secondary Certificate 1973  \u2013 1975 St. Patrick's School Senior Secondary Certificate 1973 Stanford University Engineer's Degree (equivalent to Doctor of Engineering),  Electrical Engineering 1986  \u2013 1991 Thesis: A Functional Demonstration Unit for Uplink Signal Processing Stanford University Engineer's Degree (equivalent to Doctor of Engineering),  Electrical Engineering 1986  \u2013 1991 Thesis: A Functional Demonstration Unit for Uplink Signal Processing Stanford University Engineer's Degree (equivalent to Doctor of Engineering),  Electrical Engineering 1986  \u2013 1991 Thesis: A Functional Demonstration Unit for Uplink Signal Processing Stanford University M.S.,  Electrical Engineering 1984  \u2013 1986 Stanford University M.S.,  Electrical Engineering 1984  \u2013 1986 Stanford University M.S.,  Electrical Engineering 1984  \u2013 1986 Syracuse University B.S.,  Computer Engineering 1976  \u2013 1980 University Valedictorian Syracuse University B.S.,  Computer Engineering 1976  \u2013 1980 University Valedictorian Syracuse University B.S.,  Computer Engineering 1976  \u2013 1980 University Valedictorian Adamjee College Preparatory Higher Secondary Certificate 1973  \u2013 1975 Adamjee College Preparatory Higher Secondary Certificate 1973  \u2013 1975 Adamjee College Preparatory Higher Secondary Certificate 1973  \u2013 1975 St. Patrick's School Senior Secondary Certificate 1973 St. Patrick's School Senior Secondary Certificate 1973 St. Patrick's School Senior Secondary Certificate 1973 Honors & Awards Awarded 7 patents in the areas of programming interfaces, database access, and memory management. University Valedictorian (GPA 4.0/4.0) in the undergraduate class of more than 3,000 students at Syracuse University. Top performer in the Stanford CS 346 (Database System Implementation) I/O Efficiency Contest for SQL optimizer/execution. In CS 346, I built a complete single-user relational database system. Frequent speaker at Oracle Open World. Outstanding Senior Award for Technical Distinction. Top Sophomore Award. Ranked number 17th among 8,000 students taking the HSC exam. Awarded 7 patents in the areas of programming interfaces, database access, and memory management. Awarded 7 patents in the areas of programming interfaces, database access, and memory management. Awarded 7 patents in the areas of programming interfaces, database access, and memory management. University Valedictorian (GPA 4.0/4.0) in the undergraduate class of more than 3,000 students at Syracuse University. University Valedictorian (GPA 4.0/4.0) in the undergraduate class of more than 3,000 students at Syracuse University. University Valedictorian (GPA 4.0/4.0) in the undergraduate class of more than 3,000 students at Syracuse University. Top performer in the Stanford CS 346 (Database System Implementation) I/O Efficiency Contest for SQL optimizer/execution. In CS 346, I built a complete single-user relational database system. Top performer in the Stanford CS 346 (Database System Implementation) I/O Efficiency Contest for SQL optimizer/execution. In CS 346, I built a complete single-user relational database system. Top performer in the Stanford CS 346 (Database System Implementation) I/O Efficiency Contest for SQL optimizer/execution. In CS 346, I built a complete single-user relational database system. Frequent speaker at Oracle Open World. Frequent speaker at Oracle Open World. Frequent speaker at Oracle Open World. Outstanding Senior Award for Technical Distinction. Outstanding Senior Award for Technical Distinction. Outstanding Senior Award for Technical Distinction. Top Sophomore Award. Top Sophomore Award. Top Sophomore Award. Ranked number 17th among 8,000 students taking the HSC exam. Ranked number 17th among 8,000 students taking the HSC exam. Ranked number 17th among 8,000 students taking the HSC exam. ", "Summary 6+years of experience  \nAreas of Digital Design: \n- Floor planning \n- Synthesis \n- Place and Route \n- Formal verification \n- Lint check Summary 6+years of experience  \nAreas of Digital Design: \n- Floor planning \n- Synthesis \n- Place and Route \n- Formal verification \n- Lint check 6+years of experience  \nAreas of Digital Design: \n- Floor planning \n- Synthesis \n- Place and Route \n- Formal verification \n- Lint check 6+years of experience  \nAreas of Digital Design: \n- Floor planning \n- Synthesis \n- Place and Route \n- Formal verification \n- Lint check Experience Component Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Senior Design and Verification Engineer Smartplay Technologies March 2009  \u2013  November 2010  (1 year 9 months) consultant Qualcomm 2009  \u2013  2010  (1 year) Senior. Hardware Design Engineer Conexant systems India Pvt. Ltd January 2006  \u2013  September 2008  (2 years 9 months) Component Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Component Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Senior Design and Verification Engineer Smartplay Technologies March 2009  \u2013  November 2010  (1 year 9 months) Senior Design and Verification Engineer Smartplay Technologies March 2009  \u2013  November 2010  (1 year 9 months) consultant Qualcomm 2009  \u2013  2010  (1 year) consultant Qualcomm 2009  \u2013  2010  (1 year) Senior. Hardware Design Engineer Conexant systems India Pvt. Ltd January 2006  \u2013  September 2008  (2 years 9 months) Senior. Hardware Design Engineer Conexant systems India Pvt. Ltd January 2006  \u2013  September 2008  (2 years 9 months) Skills ASIC RTL Verilog SoC Scripting SystemVerilog Logic Synthesis Formal Verification Integrated Circuit... Static Timing Analysis VLSI Hardware Architecture Place & Route Functional Verification Physical Design TCL Timing Closure RTL Design See 3+ \u00a0 \u00a0 See less Skills  ASIC RTL Verilog SoC Scripting SystemVerilog Logic Synthesis Formal Verification Integrated Circuit... Static Timing Analysis VLSI Hardware Architecture Place & Route Functional Verification Physical Design TCL Timing Closure RTL Design See 3+ \u00a0 \u00a0 See less ASIC RTL Verilog SoC Scripting SystemVerilog Logic Synthesis Formal Verification Integrated Circuit... Static Timing Analysis VLSI Hardware Architecture Place & Route Functional Verification Physical Design TCL Timing Closure RTL Design See 3+ \u00a0 \u00a0 See less ASIC RTL Verilog SoC Scripting SystemVerilog Logic Synthesis Formal Verification Integrated Circuit... Static Timing Analysis VLSI Hardware Architecture Place & Route Functional Verification Physical Design TCL Timing Closure RTL Design See 3+ \u00a0 \u00a0 See less Education Uttar Pradesh Technical University B.tech,  Electonics and communication 2001  \u2013 2004 MKGH school Uttar Pradesh Technical University B.tech,  Electonics and communication 2001  \u2013 2004 Uttar Pradesh Technical University B.tech,  Electonics and communication 2001  \u2013 2004 Uttar Pradesh Technical University B.tech,  Electonics and communication 2001  \u2013 2004 MKGH school MKGH school MKGH school ", "Experience Senior Hardware Design Engineer Intel Corporation February 1997  \u2013 Present (18 years 7 months) Senior Hardware Design Engineer Intel Corporation February 1997  \u2013 Present (18 years 7 months) Senior Hardware Design Engineer Intel Corporation February 1997  \u2013 Present (18 years 7 months) Languages Spanish Spanish Spanish Skills Debugging Semiconductors PCB design Computer Architecture Embedded Systems IC PCIe Intel Signal Integrity Processors Skills  Debugging Semiconductors PCB design Computer Architecture Embedded Systems IC PCIe Intel Signal Integrity Processors Debugging Semiconductors PCB design Computer Architecture Embedded Systems IC PCIe Intel Signal Integrity Processors Debugging Semiconductors PCB design Computer Architecture Embedded Systems IC PCIe Intel Signal Integrity Processors Education University of Florida Bachelor of Science (B.S.) 1992  \u2013 1996 University of Florida Bachelor of Science (B.S.) 1992  \u2013 1996 University of Florida Bachelor of Science (B.S.) 1992  \u2013 1996 University of Florida Bachelor of Science (B.S.) 1992  \u2013 1996 ", "Experience Program Manager MST EPDM Enterprise Windchill System Lockheed Martin October 2009  \u2013 Present (5 years 11 months) Liverpool, NY \u2022\tLeading the Lockheed MST enterprise in the conversion, deployment, training and adoption of Enterprise Product Data Management from multiple legacy site based systems and processes \n\u2022\tProduct Data Management (PDM) system configuration, implementation, deployment and sustainment to meet enterprise needs \n\u2022\tEngineering Project Management with a focus on earned value management \n\u2022\tRequirements based engineering design of complex electronic systems \n \n\u2022\tApplications: Windchill 10.1, Over 8,000 hours on Pro/Engineer-Creo 2, Solidworks 2004, AutoCAD, PDM Works, Intralink, Pro/PDM, Pro/Mechanica, MATLAB, Labview, MS Office, MS Project, ANSYS, many others. Hardware Engineeringing Tools and Infrastructure Manager Lockheed Martin January 2007  \u2013  March 2008  (1 year 3 months) Liverpool, NY \u2022\tDepartment manager responsible for Engineering Tools Support team \n\u2022\tManaged 24 software engineers with responsibility for software and hardware engineering tools and environments \n\u2022\tIdentified and led continuous improvements in support, new tool deployment, and tool standardization Senior Hardware Design Engineer Lockheed Martin February 2003  \u2013  September 2007  (4 years 8 months) Syracuse, NY \u2022\tAir born electronics lead design engineer for Advanced Hawkeye (AHE) Transmitter auxiliary rack mechanical. Responsible for all hardware design of a liquid cooled air born electronics rack. Rack contains custom ruggedized backplanes, custom conduction cooled modules, and structurally efficient brazed coldplates \n\u2022\tDirected and performed mechanical design of machined components, 20+ layer high reliability digital and analog backplanes, custom power supplies and custom ruggedized cable assemblies and precision high strength structural chassis to meet extreme vibration, shock, and temperature requirements. \n\u2022\tLed Mechanical design team in the development of all required documentation, drawing and modeling data packages, and requirements verification efforts \n\u2022\tLed and directed Thermal Analysts, Structural Analysts, Draftsmen, and Assembly Technicians in development effort. Hardware Design and Drafting Manager Lockheed Martin December 2006  \u2013  January 2007  (2 months) Syracuse, NY \u2022\tDepartment manager for 65 Mechanical and Electrical Designers \n\u2022\tRapidly grew staff from 45 Designers to 65 to support business needs, utilizing permanent and temporary employees \n\u2022\tManaged multiple priorities in a dynamic environment to meet programmatic deliveries and critical business milestones \n\u2022\tLed direct technical oversight, quality control, and continuous process improvements for Pro/Engineer, AutoCAD and Cadence design practices and procedures Senior Hardware Design Engineer Avidyne January 2002  \u2013  February 2003  (1 year 2 months) Lexington, MA \u2022\tDesigned avionics for general aviation aircraft in a fast paced startup environment. \n\u2022\tContributed to team design effort on avionics control panels, instrument panels, moving map displays, and primary flight displays.  \n\u2022\tDesigned flight critical hardware with challenging design, prototyping, and certification schedules. \n\u2022\tReduced cost by utilizing commercial components and design techniques, while maintaining design integrity. Performed vibration, shock, and thermal testing to verify designs. \n\u2022\tGenerated 3D models and design documentation using Solidworks 2001 plus and PDM Works. \n\u2022\tProduct launch support, including building and testing products, shipping and receiving products, supporting tradeshow and demonstration efforts. Senior Hardware Design Engineer Intel Corporation November 1999  \u2013  December 2001  (2 years 2 months) Bedford, MA \u2022\tLead Hardware design engineer for VPN product line. Performed all phases of product development from planning and scheduling through product launch. Responsible for all mechanical design, using Pro/Engineer, Mechanica, and Intralink. Directed and supported all environmental testing, compliance testing and performed all DVT testing. Led Electrical, Software and Firmware engineers for VPN products. \n\u2022\tSingle Mechanical engineer on site responsible for over 15 separate products. Responsible for new product design and Manufacturing support (ECO\u2019s, BOM\u2019s, etc) for volume production. Continuously developed and implemented product improvements. \n\u2022\tDeveloped mechanical packaging architecture, proposals, 3D modeling, presentations, and developed prototype units. Generated mechanical packaging requirement documentation for cross site mulit-media platform architectural development effort.  \n\u2022\tFamiliar with NEBS requirements, Compact PCI and IEEE 1101 Specifications, Infiniband Specifications, and all Intel architecture product lines. Attended Standards Committee conferences and seminars for strategic product development and planning initiatives.  \n\u2022\tInstalled and maintained Pro/Engineer and Intralink environment. Collaborated with corporate Intel Pro/Engineer support team as beta tester for new releases of ProE, customized windows 2000 builds, and new workstation hardware configurations. Associate Hardware Engineer Lockheed Martin Control Systems January 1998  \u2013  November 1999  (1 year 11 months) Johnson City, NY \u2022\tMechanical Design lead for prototype hybrid electric FMTV. Supported customer demonstrations and marking campaign for prototype truck. http://defense-update.com/features/du-3-05/feature-HED-trucks.htm \n \n\u2022\tPerformed a wide variety of mechanical design tasks, including designing and building custom hardware for a military hybrid electric prototype vehicle, designing fixtures and tools for calibration and testing of high power electric traction motors, and various electronics packaging tasks. \n\u2022\tSupported hardware product design with detailed Pro/Engineer modeling and design, ANSYS modeling and analysis, pre-production assembly, product documentation, and production following. Program Manager MST EPDM Enterprise Windchill System Lockheed Martin October 2009  \u2013 Present (5 years 11 months) Liverpool, NY \u2022\tLeading the Lockheed MST enterprise in the conversion, deployment, training and adoption of Enterprise Product Data Management from multiple legacy site based systems and processes \n\u2022\tProduct Data Management (PDM) system configuration, implementation, deployment and sustainment to meet enterprise needs \n\u2022\tEngineering Project Management with a focus on earned value management \n\u2022\tRequirements based engineering design of complex electronic systems \n \n\u2022\tApplications: Windchill 10.1, Over 8,000 hours on Pro/Engineer-Creo 2, Solidworks 2004, AutoCAD, PDM Works, Intralink, Pro/PDM, Pro/Mechanica, MATLAB, Labview, MS Office, MS Project, ANSYS, many others. Program Manager MST EPDM Enterprise Windchill System Lockheed Martin October 2009  \u2013 Present (5 years 11 months) Liverpool, NY \u2022\tLeading the Lockheed MST enterprise in the conversion, deployment, training and adoption of Enterprise Product Data Management from multiple legacy site based systems and processes \n\u2022\tProduct Data Management (PDM) system configuration, implementation, deployment and sustainment to meet enterprise needs \n\u2022\tEngineering Project Management with a focus on earned value management \n\u2022\tRequirements based engineering design of complex electronic systems \n \n\u2022\tApplications: Windchill 10.1, Over 8,000 hours on Pro/Engineer-Creo 2, Solidworks 2004, AutoCAD, PDM Works, Intralink, Pro/PDM, Pro/Mechanica, MATLAB, Labview, MS Office, MS Project, ANSYS, many others. Hardware Engineeringing Tools and Infrastructure Manager Lockheed Martin January 2007  \u2013  March 2008  (1 year 3 months) Liverpool, NY \u2022\tDepartment manager responsible for Engineering Tools Support team \n\u2022\tManaged 24 software engineers with responsibility for software and hardware engineering tools and environments \n\u2022\tIdentified and led continuous improvements in support, new tool deployment, and tool standardization Hardware Engineeringing Tools and Infrastructure Manager Lockheed Martin January 2007  \u2013  March 2008  (1 year 3 months) Liverpool, NY \u2022\tDepartment manager responsible for Engineering Tools Support team \n\u2022\tManaged 24 software engineers with responsibility for software and hardware engineering tools and environments \n\u2022\tIdentified and led continuous improvements in support, new tool deployment, and tool standardization Senior Hardware Design Engineer Lockheed Martin February 2003  \u2013  September 2007  (4 years 8 months) Syracuse, NY \u2022\tAir born electronics lead design engineer for Advanced Hawkeye (AHE) Transmitter auxiliary rack mechanical. Responsible for all hardware design of a liquid cooled air born electronics rack. Rack contains custom ruggedized backplanes, custom conduction cooled modules, and structurally efficient brazed coldplates \n\u2022\tDirected and performed mechanical design of machined components, 20+ layer high reliability digital and analog backplanes, custom power supplies and custom ruggedized cable assemblies and precision high strength structural chassis to meet extreme vibration, shock, and temperature requirements. \n\u2022\tLed Mechanical design team in the development of all required documentation, drawing and modeling data packages, and requirements verification efforts \n\u2022\tLed and directed Thermal Analysts, Structural Analysts, Draftsmen, and Assembly Technicians in development effort. Senior Hardware Design Engineer Lockheed Martin February 2003  \u2013  September 2007  (4 years 8 months) Syracuse, NY \u2022\tAir born electronics lead design engineer for Advanced Hawkeye (AHE) Transmitter auxiliary rack mechanical. Responsible for all hardware design of a liquid cooled air born electronics rack. Rack contains custom ruggedized backplanes, custom conduction cooled modules, and structurally efficient brazed coldplates \n\u2022\tDirected and performed mechanical design of machined components, 20+ layer high reliability digital and analog backplanes, custom power supplies and custom ruggedized cable assemblies and precision high strength structural chassis to meet extreme vibration, shock, and temperature requirements. \n\u2022\tLed Mechanical design team in the development of all required documentation, drawing and modeling data packages, and requirements verification efforts \n\u2022\tLed and directed Thermal Analysts, Structural Analysts, Draftsmen, and Assembly Technicians in development effort. Hardware Design and Drafting Manager Lockheed Martin December 2006  \u2013  January 2007  (2 months) Syracuse, NY \u2022\tDepartment manager for 65 Mechanical and Electrical Designers \n\u2022\tRapidly grew staff from 45 Designers to 65 to support business needs, utilizing permanent and temporary employees \n\u2022\tManaged multiple priorities in a dynamic environment to meet programmatic deliveries and critical business milestones \n\u2022\tLed direct technical oversight, quality control, and continuous process improvements for Pro/Engineer, AutoCAD and Cadence design practices and procedures Hardware Design and Drafting Manager Lockheed Martin December 2006  \u2013  January 2007  (2 months) Syracuse, NY \u2022\tDepartment manager for 65 Mechanical and Electrical Designers \n\u2022\tRapidly grew staff from 45 Designers to 65 to support business needs, utilizing permanent and temporary employees \n\u2022\tManaged multiple priorities in a dynamic environment to meet programmatic deliveries and critical business milestones \n\u2022\tLed direct technical oversight, quality control, and continuous process improvements for Pro/Engineer, AutoCAD and Cadence design practices and procedures Senior Hardware Design Engineer Avidyne January 2002  \u2013  February 2003  (1 year 2 months) Lexington, MA \u2022\tDesigned avionics for general aviation aircraft in a fast paced startup environment. \n\u2022\tContributed to team design effort on avionics control panels, instrument panels, moving map displays, and primary flight displays.  \n\u2022\tDesigned flight critical hardware with challenging design, prototyping, and certification schedules. \n\u2022\tReduced cost by utilizing commercial components and design techniques, while maintaining design integrity. Performed vibration, shock, and thermal testing to verify designs. \n\u2022\tGenerated 3D models and design documentation using Solidworks 2001 plus and PDM Works. \n\u2022\tProduct launch support, including building and testing products, shipping and receiving products, supporting tradeshow and demonstration efforts. Senior Hardware Design Engineer Avidyne January 2002  \u2013  February 2003  (1 year 2 months) Lexington, MA \u2022\tDesigned avionics for general aviation aircraft in a fast paced startup environment. \n\u2022\tContributed to team design effort on avionics control panels, instrument panels, moving map displays, and primary flight displays.  \n\u2022\tDesigned flight critical hardware with challenging design, prototyping, and certification schedules. \n\u2022\tReduced cost by utilizing commercial components and design techniques, while maintaining design integrity. Performed vibration, shock, and thermal testing to verify designs. \n\u2022\tGenerated 3D models and design documentation using Solidworks 2001 plus and PDM Works. \n\u2022\tProduct launch support, including building and testing products, shipping and receiving products, supporting tradeshow and demonstration efforts. Senior Hardware Design Engineer Intel Corporation November 1999  \u2013  December 2001  (2 years 2 months) Bedford, MA \u2022\tLead Hardware design engineer for VPN product line. Performed all phases of product development from planning and scheduling through product launch. Responsible for all mechanical design, using Pro/Engineer, Mechanica, and Intralink. Directed and supported all environmental testing, compliance testing and performed all DVT testing. Led Electrical, Software and Firmware engineers for VPN products. \n\u2022\tSingle Mechanical engineer on site responsible for over 15 separate products. Responsible for new product design and Manufacturing support (ECO\u2019s, BOM\u2019s, etc) for volume production. Continuously developed and implemented product improvements. \n\u2022\tDeveloped mechanical packaging architecture, proposals, 3D modeling, presentations, and developed prototype units. Generated mechanical packaging requirement documentation for cross site mulit-media platform architectural development effort.  \n\u2022\tFamiliar with NEBS requirements, Compact PCI and IEEE 1101 Specifications, Infiniband Specifications, and all Intel architecture product lines. Attended Standards Committee conferences and seminars for strategic product development and planning initiatives.  \n\u2022\tInstalled and maintained Pro/Engineer and Intralink environment. Collaborated with corporate Intel Pro/Engineer support team as beta tester for new releases of ProE, customized windows 2000 builds, and new workstation hardware configurations. Senior Hardware Design Engineer Intel Corporation November 1999  \u2013  December 2001  (2 years 2 months) Bedford, MA \u2022\tLead Hardware design engineer for VPN product line. Performed all phases of product development from planning and scheduling through product launch. Responsible for all mechanical design, using Pro/Engineer, Mechanica, and Intralink. Directed and supported all environmental testing, compliance testing and performed all DVT testing. Led Electrical, Software and Firmware engineers for VPN products. \n\u2022\tSingle Mechanical engineer on site responsible for over 15 separate products. Responsible for new product design and Manufacturing support (ECO\u2019s, BOM\u2019s, etc) for volume production. Continuously developed and implemented product improvements. \n\u2022\tDeveloped mechanical packaging architecture, proposals, 3D modeling, presentations, and developed prototype units. Generated mechanical packaging requirement documentation for cross site mulit-media platform architectural development effort.  \n\u2022\tFamiliar with NEBS requirements, Compact PCI and IEEE 1101 Specifications, Infiniband Specifications, and all Intel architecture product lines. Attended Standards Committee conferences and seminars for strategic product development and planning initiatives.  \n\u2022\tInstalled and maintained Pro/Engineer and Intralink environment. Collaborated with corporate Intel Pro/Engineer support team as beta tester for new releases of ProE, customized windows 2000 builds, and new workstation hardware configurations. Associate Hardware Engineer Lockheed Martin Control Systems January 1998  \u2013  November 1999  (1 year 11 months) Johnson City, NY \u2022\tMechanical Design lead for prototype hybrid electric FMTV. Supported customer demonstrations and marking campaign for prototype truck. http://defense-update.com/features/du-3-05/feature-HED-trucks.htm \n \n\u2022\tPerformed a wide variety of mechanical design tasks, including designing and building custom hardware for a military hybrid electric prototype vehicle, designing fixtures and tools for calibration and testing of high power electric traction motors, and various electronics packaging tasks. \n\u2022\tSupported hardware product design with detailed Pro/Engineer modeling and design, ANSYS modeling and analysis, pre-production assembly, product documentation, and production following. Associate Hardware Engineer Lockheed Martin Control Systems January 1998  \u2013  November 1999  (1 year 11 months) Johnson City, NY \u2022\tMechanical Design lead for prototype hybrid electric FMTV. Supported customer demonstrations and marking campaign for prototype truck. http://defense-update.com/features/du-3-05/feature-HED-trucks.htm \n \n\u2022\tPerformed a wide variety of mechanical design tasks, including designing and building custom hardware for a military hybrid electric prototype vehicle, designing fixtures and tools for calibration and testing of high power electric traction motors, and various electronics packaging tasks. \n\u2022\tSupported hardware product design with detailed Pro/Engineer modeling and design, ANSYS modeling and analysis, pre-production assembly, product documentation, and production following. Education Rensselaer Polytechnic Institute Bachelor of Science (B.S.),  Mechanical Engineering 1993  \u2013 1997 Activities and Societies:\u00a0 Sigma Phi Epsilon Rensselaer Polytechnic Institute Bachelor of Science (B.S.),  Mechanical Engineering 1993  \u2013 1997 Activities and Societies:\u00a0 Sigma Phi Epsilon Rensselaer Polytechnic Institute Bachelor of Science (B.S.),  Mechanical Engineering 1993  \u2013 1997 Activities and Societies:\u00a0 Sigma Phi Epsilon Rensselaer Polytechnic Institute Bachelor of Science (B.S.),  Mechanical Engineering 1993  \u2013 1997 Activities and Societies:\u00a0 Sigma Phi Epsilon "]}