# Lab6: Workload Optimized SoC â€“ baseline

## The following files are contributed:  
```
./pics/*
./testbench/fmqu/fmqu.c
./testbench/fmqu/fmqu_tb.v
```

## The following files are modified from course materials:
```
./rtl/user/user_proj_example.v
./rtl/user/user_proj_wrapper_fmqu.v
./testbench/fmqu/include.rtl.list
./testbench/fmqu/run_sim
./testbench/uart/uart_tb.v
./vivado/vvd_caravel_fpga_40mhz.tcl
```
