

================================================================
== Vitis HLS Report for 'Configurable_PE'
================================================================
* Date:           Thu Mar 27 00:01:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.802 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.136 us|  0.136 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MUL_MOD_3_fu_67  |MUL_MOD_3  |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
        +---------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    227|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    1467|   1149|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     32|    -|
|Register         |        -|    -|    1033|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2500|   1536|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+------+------+-----+
    |       Instance      |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+----------------+---------+----+------+------+-----+
    |grp_MUL_MOD_3_fu_67  |MUL_MOD_3       |        0|   9|  1467|  1121|    0|
    |mux_3_2_31_1_0_U391  |mux_3_2_31_1_0  |        0|   0|     0|    14|    0|
    |mux_3_2_31_1_0_U392  |mux_3_2_31_1_0  |        0|   0|     0|    14|    0|
    +---------------------+----------------+---------+----+------+------+-----+
    |Total                |                |        0|   9|  1467|  1149|    0|
    +---------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |res1_temp_7_fu_143_p2  |         +|   0|  0|  39|          32|          32|
    |res1_temp_fu_89_p2     |         +|   0|  0|  39|          32|          32|
    |res1_temp_3_fu_114_p2  |         -|   0|  0|  39|          32|          32|
    |res1_temp_6_fu_77_p2   |         -|   0|  0|  39|          32|          32|
    |icmp_ln76_fu_108_p2    |      icmp|   0|  0|  39|          32|          32|
    |res1_temp_4_fu_120_p3  |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 227|         161|         192|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_phi_ln215_phi_fu_57_p8       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter16_phi_ln215_reg_54  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter17_phi_ln215_reg_54  |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  32|          7|   96|        224|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                       |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_152                  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter10_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_phi_ln215_reg_54  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln215_reg_54   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln215_reg_54   |  32|   0|   32|          0|
    |input1_val_int_reg                      |  32|   0|   32|          0|
    |input1_val_read_reg_166                 |  32|   0|   32|          0|
    |input2_val_int_reg                      |  32|   0|   32|          0|
    |input2_val_read_reg_159                 |  32|   0|   32|          0|
    |op_int_reg                              |   2|   0|    2|          0|
    |op_read_reg_148                         |   2|   0|    2|          0|
    |res1_temp_4_reg_183                     |  32|   0|   32|          0|
    |res1_temp_5_reg_193                     |  32|   0|   32|          0|
    |res1_temp_6_reg_173                     |  32|   0|   32|          0|
    |tmp_reg_179                             |   1|   0|    1|          0|
    |MOD_INDEX_read_reg_152                  |  64|  32|    2|          0|
    |input1_val_read_reg_166                 |  64|  32|   32|          0|
    |input2_val_read_reg_159                 |  64|  32|   32|          0|
    |op_read_reg_148                         |  64|  32|    2|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1033| 128|  845|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------+-----+-----+------------+-----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  Configurable_PE|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|  Configurable_PE|  return value|
|input1_val  |   in|   32|     ap_none|       input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|       input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|        MOD_INDEX|        scalar|
|op          |   in|    2|     ap_none|               op|        scalar|
+------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 18, States = { 1 4 5 6 7 8 9 10 11 12 13 14 15 16 17 2 3 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 3 
3 --> 18 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%op_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %op"   --->   Operation 19 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX"   --->   Operation 20 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val"   --->   Operation 21 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val"   --->   Operation 22 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.86ns)   --->   "%switch_ln190 = switch i2 %op_read, void %if.then, i2 2, void %if.then5, i2 1, void %if.then2" [Arithmetic.cpp:190]   --->   Operation 23 'switch' 'switch_ln190' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 24 [17/17] (3.12ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 24 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 15> <Delay = 5.80>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%res1_temp_6 = sub i32 %input1_val_read, i32 %input2_val_read" [Arithmetic.cpp:86->Arithmetic.cpp:194]   --->   Operation 25 'sub' 'res1_temp_6' <Predicate = (op_read == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res1_temp_6, i32 31" [Arithmetic.cpp:88->Arithmetic.cpp:194]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%br_ln88 = br i1 %tmp, void %if.end59, void %if.then.i116" [Arithmetic.cpp:88->Arithmetic.cpp:194]   --->   Operation 27 'br' 'br_ln88' <Predicate = (op_read == 1)> <Delay = 1.82>
ST_2 : Operation 28 [2/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 28 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%res1_temp = add i32 %input2_val_read, i32 %input1_val_read" [Arithmetic.cpp:73->Arithmetic.cpp:191]   --->   Operation 29 'add' 'res1_temp' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.70ns)   --->   "%zext_ln76_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:76->Arithmetic.cpp:191]   --->   Operation 30 'mux' 'zext_ln76_cast' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %zext_ln76_cast" [Arithmetic.cpp:76->Arithmetic.cpp:191]   --->   Operation 31 'zext' 'zext_ln76' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln76 = icmp_slt  i32 %res1_temp, i32 %zext_ln76" [Arithmetic.cpp:76->Arithmetic.cpp:191]   --->   Operation 32 'icmp' 'icmp_ln76' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.55ns)   --->   "%res1_temp_3 = sub i32 %res1_temp, i32 %zext_ln76" [Arithmetic.cpp:77->Arithmetic.cpp:191]   --->   Operation 33 'sub' 'res1_temp_3' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%res1_temp_4 = select i1 %icmp_ln76, i32 %res1_temp, i32 %res1_temp_3" [Arithmetic.cpp:76->Arithmetic.cpp:191]   --->   Operation 34 'select' 'res1_temp_4' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 16> <Delay = 4.21>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node res1_temp_7)   --->   "%zext_ln89_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:89->Arithmetic.cpp:194]   --->   Operation 35 'mux' 'zext_ln89_cast' <Predicate = (op_read == 1 & tmp)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node res1_temp_7)   --->   "%zext_ln89 = zext i31 %zext_ln89_cast" [Arithmetic.cpp:89->Arithmetic.cpp:194]   --->   Operation 36 'zext' 'zext_ln89' <Predicate = (op_read == 1 & tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns) (out node of the LUT)   --->   "%res1_temp_7 = add i32 %zext_ln89, i32 %res1_temp_6" [Arithmetic.cpp:89->Arithmetic.cpp:194]   --->   Operation 37 'add' 'res1_temp_7' <Predicate = (op_read == 1 & tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%br_ln90 = br void %if.end59" [Arithmetic.cpp:90->Arithmetic.cpp:194]   --->   Operation 38 'br' 'br_ln90' <Predicate = (op_read == 1 & tmp)> <Delay = 1.82>
ST_3 : Operation 39 [1/17] (4.21ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 39 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%br_ln193 = br void %if.end59" [Arithmetic.cpp:193]   --->   Operation 40 'br' 'br_ln193' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 1.82>

State 4 <SV = 1> <Delay = 5.58>
ST_4 : Operation 41 [16/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 41 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 5.58>
ST_5 : Operation 42 [15/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 42 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 5.58>
ST_6 : Operation 43 [14/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 43 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 5.58>
ST_7 : Operation 44 [13/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 44 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 5.58>
ST_8 : Operation 45 [12/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 45 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 5.58>
ST_9 : Operation 46 [11/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 46 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 5.58>
ST_10 : Operation 47 [10/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 47 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 5.58>
ST_11 : Operation 48 [9/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 48 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 5.58>
ST_12 : Operation 49 [8/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 49 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 5.58>
ST_13 : Operation 50 [7/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 50 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 5.58>
ST_14 : Operation 51 [6/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 51 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 5.58>
ST_15 : Operation 52 [5/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 52 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 5.58>
ST_16 : Operation 53 [4/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 53 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 5.58>
ST_17 : Operation 54 [3/17] (5.58ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [Arithmetic.cpp:197]   --->   Operation 54 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 5.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.82>
ST_18 : Operation 55 [1/1] (1.82ns)   --->   "%br_ln199 = br void %if.end59" [Arithmetic.cpp:199]   --->   Operation 55 'br' 'br_ln199' <Predicate = (op_read == 2)> <Delay = 1.82>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln215 = phi i32 %res1_temp_4, void %if.then, i32 %res1_temp_7, void %if.then.i116, i32 %res1_temp_6, void %if.then2, i32 %res1_temp_5, void %if.then5"   --->   Operation 56 'phi' 'phi_ln215' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln215 = ret i32 %phi_ln215" [Arithmetic.cpp:215]   --->   Operation 57 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read         (read     ) [ 0111111111111111111]
MOD_INDEX_read  (read     ) [ 0111111111111111110]
input2_val_read (read     ) [ 0111111111111111110]
input1_val_read (read     ) [ 0111111111111111110]
switch_ln190    (switch   ) [ 0000000000000000000]
res1_temp_6     (sub      ) [ 0111000000000000001]
tmp             (bitselect) [ 0101000000000000000]
br_ln88         (br       ) [ 0111000000000000001]
res1_temp       (add      ) [ 0000000000000000000]
zext_ln76_cast  (mux      ) [ 0000000000000000000]
zext_ln76       (zext     ) [ 0000000000000000000]
icmp_ln76       (icmp     ) [ 0000000000000000000]
res1_temp_3     (sub      ) [ 0000000000000000000]
res1_temp_4     (select   ) [ 0111000000000000001]
zext_ln89_cast  (mux      ) [ 0000000000000000000]
zext_ln89       (zext     ) [ 0000000000000000000]
res1_temp_7     (add      ) [ 0111000000000000001]
br_ln90         (br       ) [ 0111000000000000001]
res1_temp_5     (call     ) [ 0111000000000000001]
br_ln193        (br       ) [ 0111000000000000001]
br_ln199        (br       ) [ 0000000000000000000]
phi_ln215       (phi      ) [ 0100000000000000001]
ret_ln215       (ret      ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD.3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="op_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="2" slack="0"/>
<pin id="32" dir="0" index="1" bw="2" slack="0"/>
<pin id="33" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="MOD_INDEX_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="2" slack="0"/>
<pin id="38" dir="0" index="1" bw="2" slack="0"/>
<pin id="39" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="input2_val_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="input1_val_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="phi_ln215_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln215 (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="phi_ln215_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="2"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="32" slack="1"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="0" index="4" bw="32" slack="2"/>
<pin id="63" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="32" slack="1"/>
<pin id="65" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="8" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln215/18 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_MUL_MOD_3_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="2" slack="0"/>
<pin id="72" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res1_temp_5/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="res1_temp_6_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="15"/>
<pin id="79" dir="0" index="1" bw="32" slack="15"/>
<pin id="80" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_6/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="res1_temp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="15"/>
<pin id="91" dir="0" index="1" bw="32" slack="15"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="zext_ln76_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="31" slack="0"/>
<pin id="95" dir="0" index="1" bw="31" slack="0"/>
<pin id="96" dir="0" index="2" bw="31" slack="0"/>
<pin id="97" dir="0" index="3" bw="31" slack="0"/>
<pin id="98" dir="0" index="4" bw="2" slack="15"/>
<pin id="99" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln76_cast/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln76_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="31" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln76_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="res1_temp_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="31" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="res1_temp_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res1_temp_4/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln89_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="0" index="1" bw="31" slack="0"/>
<pin id="131" dir="0" index="2" bw="31" slack="0"/>
<pin id="132" dir="0" index="3" bw="31" slack="0"/>
<pin id="133" dir="0" index="4" bw="2" slack="16"/>
<pin id="134" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln89_cast/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln89_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="res1_temp_7_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="31" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp_7/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="op_read_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="152" class="1005" name="MOD_INDEX_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="input2_val_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input2_val_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="input1_val_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input1_val_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="res1_temp_6_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="183" class="1005" name="res1_temp_4_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="res1_temp_4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="res1_temp_7_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_7 "/>
</bind>
</comp>

<comp id="193" class="1005" name="res1_temp_5_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="74"><net_src comp="48" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="75"><net_src comp="42" pin="2"/><net_sink comp="67" pin=2"/></net>

<net id="76"><net_src comp="36" pin="2"/><net_sink comp="67" pin=3"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="77" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="107"><net_src comp="93" pin="5"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="89" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="89" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="104" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="89" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="142"><net_src comp="128" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="30" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="67" pin=3"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="162"><net_src comp="42" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="169"><net_src comp="48" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="176"><net_src comp="77" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="57" pin=4"/></net>

<net id="182"><net_src comp="81" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="120" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="191"><net_src comp="143" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="196"><net_src comp="67" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="57" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input1_val | {}
	Port: input2_val | {}
 - Input state : 
	Port: Configurable_PE : input1_val | {1 }
	Port: Configurable_PE : input2_val | {1 }
	Port: Configurable_PE : MOD_INDEX | {1 }
	Port: Configurable_PE : op | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln88 : 2
		zext_ln76 : 1
		icmp_ln76 : 2
		res1_temp_3 : 2
		res1_temp_4 : 3
	State 3
		zext_ln89 : 1
		res1_temp_7 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		phi_ln215 : 1
		ret_ln215 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_MUL_MOD_3_fu_67    |    9    |  5.1219 |   871   |   823   |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |      res1_temp_6_fu_77     |    0    |    0    |    0    |    39   |
|          |     res1_temp_3_fu_114     |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |       res1_temp_fu_89      |    0    |    0    |    0    |    39   |
|          |     res1_temp_7_fu_143     |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln76_fu_108      |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|  select  |     res1_temp_4_fu_120     |    0    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|---------|
|    mux   |    zext_ln76_cast_fu_93    |    0    |    0    |    0    |    14   |
|          |    zext_ln89_cast_fu_128   |    0    |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     op_read_read_fu_30     |    0    |    0    |    0    |    0    |
|   read   |  MOD_INDEX_read_read_fu_36 |    0    |    0    |    0    |    0    |
|          | input2_val_read_read_fu_42 |    0    |    0    |    0    |    0    |
|          | input1_val_read_read_fu_48 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|          tmp_fu_81         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |      zext_ln76_fu_104      |    0    |    0    |    0    |    0    |
|          |      zext_ln89_fu_139      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    9    |  5.1219 |   871   |   1078  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| MOD_INDEX_read_reg_152|    2   |
|input1_val_read_reg_166|   32   |
|input2_val_read_reg_159|   32   |
|    op_read_reg_148    |    2   |
|    phi_ln215_reg_54   |   32   |
|  res1_temp_4_reg_183  |   32   |
|  res1_temp_5_reg_193  |   32   |
|  res1_temp_6_reg_173  |   32   |
|  res1_temp_7_reg_188  |   32   |
|      tmp_reg_179      |    1   |
+-----------------------+--------+
|         Total         |   229  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_MUL_MOD_3_fu_67 |  p1  |   2  |  32  |   64   ||    9    |
| grp_MUL_MOD_3_fu_67 |  p2  |   2  |  32  |   64   ||    9    |
| grp_MUL_MOD_3_fu_67 |  p3  |   2  |   2  |    4   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   132  ||  4.764  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    5   |   871  |  1078  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    9   |  1100  |  1105  |
+-----------+--------+--------+--------+--------+
