==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=false
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=false
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=false
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=0
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/Top.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/InterfaceModule.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO: [HLS 200-10] Analyzing design file 'MBKM-Tutorial5/ComputationModule.cpp' ... 
WARNING: [HLS 207-5324] unused parameter 'name': MBKM-Tutorial5/Stream.h:354:35
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:500:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:502:9
WARNING: [HLS 207-1535] 'Resource' is deprecated, and it will be removed in future release: MBKM-Tutorial5/Stream.h:504:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::stream()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::stream()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' (MBKM-Tutorial5/Stream.h:112:48)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<int, 16ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:495:36)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*, unsigned long, hlslib::Storage)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*)' (MBKM-Tutorial5/Stream.h:91:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::write(hlslib::DataPack<signed char, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<signed char, 16> const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<signed char, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<signed char, 16> const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<signed char, 16> const&)' into 'VecReader(hlslib::DataPack<signed char, 16>*, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/InterfaceModule.cpp:7:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read(hlslib::DataPack<signed char, 16>&)' into 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<signed char, 16>, 0>::read()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<128>::operator=(ap_uint<128> const&)' into 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' (MBKM-Tutorial5/DataPack.h:55:8)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::DataPackProxy(hlslib::DataPack<signed char, 16>&, int)' into 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' (MBKM-Tutorial5/DataPack.h:241:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::ap_range_ref(ap_int_base<128, false>*, int, int)' into 'ap_int_base<128, false>::range(int, int) const' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<128, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<128, false>(ap_range_ref<128, false> const&)' into 'ap_uint<8>::ap_uint<128, false>(ap_range_ref<128, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int.h:240:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<128, false>::range(int, int) const' into 'hlslib::DataPack<signed char, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<128, false>(ap_range_ref<128, false> const&)' into 'hlslib::DataPack<signed char, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' (MBKM-Tutorial5/DataPack.h:226:15)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::DataPackProxy(hlslib::DataPack<short, 16>&, int)' into 'hlslib::DataPack<short, 16>::operator[](unsigned long)' (MBKM-Tutorial5/DataPack.h:241:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::ap_range_ref(ap_int_base<256, false>*, int, int)' into 'ap_int_base<256, false>::range(int, int)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:903:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_range_ref<256, false>& ap_range_ref<256, false>::operator=<16, false>(ap_int_base<16, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::range(int, int)' into 'hlslib::DataPack<short, 16>::Set(int, short)' (MBKM-Tutorial5/DataPack.h:95:11)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>& ap_range_ref<256, false>::operator=<16, false>(ap_int_base<16, false> const&)' into 'hlslib::DataPack<short, 16>::Set(int, short)' (MBKM-Tutorial5/DataPack.h:95:49)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::Set(int, short)' into 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator=(short&&)' (MBKM-Tutorial5/DataPack.h:211:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::write(hlslib::DataPack<short, 16> const&)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<short, 16> const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::WriteBlocking(hlslib::DataPack<short, 16> const&, unsigned long)' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<short, 16> const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:13:15)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::write(hlslib::DataPack<short, 16> const&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:23:9)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator=(short&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:10)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:2)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:22)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:22)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<signed char, 16>::operator signed char() const' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator[](unsigned long)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:14:8)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>::read()' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:14:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<signed char, 16>::operator=(hlslib::DataPack<signed char, 16>&&)' into 'EWiseMultipiler(hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<signed char, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:13:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::read(hlslib::DataPack<short, 16>&)' into 'hls::stream<hlslib::DataPack<short, 16>, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<hlslib::DataPack<short, 16>, 0>::read()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<256>::operator=(ap_uint<256> const&)' into 'hlslib::DataPack<short, 16>::operator=(hlslib::DataPack<short, 16>&&)' (MBKM-Tutorial5/DataPack.h:55:8)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::ap_range_ref(ap_int_base<256, false>*, int, int)' into 'ap_int_base<256, false>::range(int, int) const' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:910:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<256, false>::get() const' into 'ap_int_base<16, false>::ap_int_base<256, false>(ap_range_ref<256, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<256, false>(ap_range_ref<256, false> const&)' into 'ap_uint<16>::ap_uint<256, false>(ap_range_ref<256, false> const&)' (D:/xilinx/vitis/2020.1/common/technology/autopilot\ap_int.h:240:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<256, false>::range(int, int) const' into 'hlslib::DataPack<short, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<256, false>(ap_range_ref<256, false> const&)' into 'hlslib::DataPack<short, 16>::Get(int) const' (MBKM-Tutorial5/DataPack.h:81:16)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::Get(int) const' into 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' (MBKM-Tutorial5/DataPack.h:226:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::WriteBlocking(int const&, unsigned long)' (MBKM-Tutorial5/Stream.h:404:10)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::WriteBlocking(int const&, unsigned long)' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' (MBKM-Tutorial5/Stream.h:175:2)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>::read()' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:38:18)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:62:13)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:25)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:25)
INFO: [HLS 214-131] Inlining function 'hlslib::(anonymous namespace)::DataPackProxy<short, 16>::operator short() const' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator[](unsigned long)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:43:13)
INFO: [HLS 214-131] Inlining function 'hlslib::DataPack<short, 16>::operator=(hlslib::DataPack<short, 16>&&)' into 'AdderTree(hlslib::Stream<hlslib::DataPack<short, 16>, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::ReadBlocking()' (MBKM-Tutorial5/Stream.h:199:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::ReadBlocking()' into 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' (MBKM-Tutorial5/Stream.h:163:9)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' into 'Accumulator(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:72:17)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::write(int const&)' into 'Accumulator(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int)' (MBKM-Tutorial5/ComputationModule.cpp:76:12)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::read()' into 'ScaWriter(hlslib::Stream<int, 0ul, (hlslib::Storage)0>&, int*)' (MBKM-Tutorial5/InterfaceModule.cpp:12:16)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:12:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<signed char, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:13:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<hlslib::DataPack<short, 16>, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:14:30)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 16ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:15:29)
INFO: [HLS 214-131] Inlining function 'hlslib::Stream<int, 0ul, (hlslib::Storage)0>::Stream(char const*)' into 'VecDotProduct(hlslib::DataPack<signed char, 16>*, hlslib::DataPack<signed char, 16>*, int*, int)' (MBKM-Tutorial5/Top.cpp:16:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_2' (MBKM-Tutorial5/ComputationModule.cpp:17:20) in function 'EWiseMultipiler' completely with a factor of 16 (MBKM-Tutorial5/ComputationModule.cpp:17:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_2' (MBKM-Tutorial5/ComputationModule.cpp:41:20) in function 'AdderTree' completely with a factor of 8 (MBKM-Tutorial5/ComputationModule.cpp:41:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (MBKM-Tutorial5/ComputationModule.cpp:47:20) in function 'AdderTree' completely with a factor of 4 (MBKM-Tutorial5/ComputationModule.cpp:47:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (MBKM-Tutorial5/ComputationModule.cpp:53:20) in function 'AdderTree' completely with a factor of 2 (MBKM-Tutorial5/ComputationModule.cpp:53:20)
INFO: [HLS 214-115] Burst read of variable length and bit width 128 has been inferred on port 'ddr0' (MBKM-Tutorial5/InterfaceModule.cpp:4:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:01:25 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:01:25 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:01:26 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:01:26 . Memory (MB): peak = 997.863 ; gain = 879.828
WARNING: [HLS 200-805] An internal stream 'fifoC3.stream_' (MBKM-Tutorial5/Top.cpp:16) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'VecDotProduct'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'VecDotProduct', detected/extracted 7 process function(s): 
	 'VecDotProduct.entry4'
	 'VecReader'
	 'VecReader1'
	 'EWiseMultipiler'
	 'AdderTree'
	 'Accumulator'
	 'ScaWriter'.
INFO: [XFORM 203-11] Balancing expressions in function 'AdderTree' (MBKM-Tutorial5/ComputationModule.cpp:27:1)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:01:31 . Memory (MB): peak = 997.863 ; gain = 879.828
WARNING: [HLS 200-1449] Process VecReader has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process VecReader1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:33 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'VecDotProduct' ...
WARNING: [SYN 201-103] Legalizing function name 'VecDotProduct.entry43' to 'VecDotProduct_entry43'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecDotProduct_entry43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.119 seconds; current allocated memory: 229.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 229.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecReader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 229.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 229.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecReader1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 229.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 229.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EWiseMultipiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 230.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 230.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AdderTree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 230.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 230.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 230.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 231.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ScaWriter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 231.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 231.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecDotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 231.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 231.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecDotProduct_entry43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecDotProduct_entry43'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 231.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecReader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecReader'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 232.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecReader1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecReader1'.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 233.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EWiseMultipiler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'EWiseMultipiler'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 234.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AdderTree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AdderTree'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 236.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator'.
INFO: [HLS 200-111]  Elapsed time: 0.913 seconds; current allocated memory: 237.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ScaWriter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ScaWriter'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 237.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecDotProduct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/ddr2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/vecA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/vecB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/scaC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'VecDotProduct/readRep' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'VecDotProduct' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'readRep' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'vecA', 'vecB', 'scaC' and 'return' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecDotProduct'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 240.133 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'VecDotProduct_mul_8s_8s_16_1_1_Multiplier_0'
INFO: [RTMG 210-285] Implementing FIFO 'vecA_c_U(VecDotProduct_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'vecB_c_U(VecDotProduct_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scaC_c_U(VecDotProduct_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifoA_stream_s_U(VecDotProduct_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifoB_stream_s_U(VecDotProduct_fifo_w128_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifoC1_stream_s_U(VecDotProduct_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifoC2_stream_s_U(VecDotProduct_fifo_w32_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifoC3_stream_s_U(VecDotProduct_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ScaWriter_U0_U(VecDotProduct_start_for_ScaWriter_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_EWiseMultipiler_U0_U(VecDotProduct_start_for_EWiseMultipiler_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AdderTree_U0_U(VecDotProduct_start_for_AdderTree_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_U0_U(VecDotProduct_start_for_Accumulator_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:01:53 . Memory (MB): peak = 997.863 ; gain = 879.828
INFO: [VHDL 208-304] Generating VHDL RTL for VecDotProduct.
INFO: [VLOG 209-307] Generating Verilog RTL for VecDotProduct.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 113.227 seconds; peak allocated memory: 240.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -clock_enable=false
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_auto_max_ports=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_bitwidth=1024
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_read_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_write_burst_length=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_min_bitwidth=8
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_read_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_num_write_outstanding=16
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=off
INFO: [HLS 200-1464] Running solution command: config_interface -register_io=off
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_data64=0
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'ddr0' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'ddr1' has a depth of '10000'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-368] AXI_master port 'ddr2' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
