#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  9 15:40:05 2020
# Process ID: 12651
# Current directory: /home/miguel/Desktop/PSD/PSD_lab1
# Command line: vivado
# Log file: /home/miguel/Desktop/PSD/PSD_lab1/vivado.log
# Journal file: /home/miguel/Desktop/PSD/PSD_lab1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/miguel/Desktop/PSD/PSD_lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 7036.887 ; gain = 28.039 ; free physical = 1648 ; free virtual = 5401
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj datapath_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 0 elements ; expected 8 [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datapath_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 7067.035 ; gain = 0.000 ; free physical = 1595 ; free virtual = 5351
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj datapath_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 0 elements ; expected 8 [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datapath_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7069.035 ; gain = 0.000 ; free physical = 1580 ; free virtual = 5336
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Oct  9 15:44:13 2020] Launched synth_1...
Run output will be captured here: /home/miguel/Desktop/PSD/PSD_lab1/Lab1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: finalCircuit
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7097.176 ; gain = 0.000 ; free physical = 1143 ; free virtual = 4977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'finalCircuit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:44]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (1#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:103]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:106]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:109]
INFO: [Synth 8-3491] module 'disp7' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:113]
INFO: [Synth 8-638] synthesizing module 'disp7' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (2#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-3491] module 'clkdiv' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:127]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-113] binding component instance 'BUFG_INST1' to cell 'BUFG' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:41]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-3491] module 'controlUnit' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:37' bound to instance 'inst_controlUnit' of component 'controlUnit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:132]
INFO: [Synth 8-638] synthesizing module 'controlUnit' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'controlUnit' (4#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/controlUnit.vhd:47]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:37' bound to instance 'inst_datapath' of component 'datapath' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:141]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'datapath' (5#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'finalCircuit' (6#1) [/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/finalCircuit.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7103.051 ; gain = 5.875 ; free physical = 1177 ; free virtual = 5012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7120.863 ; gain = 23.688 ; free physical = 1172 ; free virtual = 5007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7120.863 ; gain = 23.688 ; free physical = 1172 ; free virtual = 5007
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7127.801 ; gain = 0.000 ; free physical = 1164 ; free virtual = 4999
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7245.629 ; gain = 0.000 ; free physical = 1089 ; free virtual = 4924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 7282.301 ; gain = 185.125 ; free physical = 1047 ; free virtual = 4887
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 7282.301 ; gain = 185.125 ; free physical = 1047 ; free virtual = 4887
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj datapath_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/PSD/PSD_lab1/Lab1.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 0cd527afc77f4187a023976c892304b6 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavior of entity xil_defaultlib.datapath_tb
Built simulation snapshot datapath_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/miguel/Desktop/PSD/PSD_lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_tb_behav -key {Behavioral:sim_1:Functional:datapath_tb} -tclbatch {datapath_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source datapath_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7340.965 ; gain = 58.664 ; free physical = 981 ; free virtual = 4889
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 7340.965 ; gain = 58.664 ; free physical = 981 ; free virtual = 4889
