{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526348360019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348360020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:39:19 2018 " "Processing started: Mon May 14 22:39:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348360020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526348360020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526348360020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526348360295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-behav " "Found design unit 1: toplevel-behav" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360707 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348360707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/register16bits/register16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/register16bits/register16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16bits-behav " "Found design unit 1: register16bits-behav" {  } { { "../register16bits/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/register16bits/register16bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360710 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16bits " "Found entity 1: register16bits" {  } { { "../register16bits/register16bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/register16bits/register16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348360710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/count8bits/count8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/count8bits/count8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8bits-behav " "Found design unit 1: count8bits-behav" {  } { { "../count8bits/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/count8bits/count8bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360713 ""} { "Info" "ISGN_ENTITY_NAME" "1 count8bits " "Found entity 1: count8bits" {  } { { "../count8bits/count8bits.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/count8bits/count8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348360713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits0/countbits0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits0/countbits0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits0-behav " "Found design unit 1: countBits0-behav" {  } { { "../countBits0/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits0/countBits0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360716 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits0 " "Found entity 1: countBits0" {  } { { "../countBits0/countBits0.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits0/countBits0.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348360716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits1/countbits1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/contadorbits/countbits1/countbits1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countBits1-behav " "Found design unit 1: countBits1-behav" {  } { { "../countBits1/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits1/countBits1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360719 ""} { "Info" "ISGN_ENTITY_NAME" "1 countBits1 " "Found entity 1: countBits1" {  } { { "../countBits1/countBits1.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/countBits1/countBits1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526348360719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526348360719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526348360745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8bits count8bits:contador_interno " "Elaborating entity \"count8bits\" for hierarchy \"count8bits:contador_interno\"" {  } { { "toplevel.vhd" "contador_interno" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348360772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits0 countBits0:contador_bits_0 " "Elaborating entity \"countBits0\" for hierarchy \"countBits0:contador_bits_0\"" {  } { { "toplevel.vhd" "contador_bits_0" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348360775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countBits1 countBits1:contador_bits_1 " "Elaborating entity \"countBits1\" for hierarchy \"countBits1:contador_bits_1\"" {  } { { "toplevel.vhd" "contador_bits_1" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348360777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16bits register16bits:state " "Elaborating entity \"register16bits\" for hierarchy \"register16bits:state\"" {  } { { "toplevel.vhd" "state" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526348360779 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[0\] " "Converted tri-state buffer \"state_input\[0\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[1\] " "Converted tri-state buffer \"state_input\[1\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[2\] " "Converted tri-state buffer \"state_input\[2\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[3\] " "Converted tri-state buffer \"state_input\[3\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[4\] " "Converted tri-state buffer \"state_input\[4\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[5\] " "Converted tri-state buffer \"state_input\[5\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[6\] " "Converted tri-state buffer \"state_input\[6\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[7\] " "Converted tri-state buffer \"state_input\[7\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[8\] " "Converted tri-state buffer \"state_input\[8\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "state_input\[9\] " "Converted tri-state buffer \"state_input\[9\]\" feeding internal logic into a wire" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 60 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1526348360883 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1526348360883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526348361438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526348361438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_en " "No output dependent on input pin \"write_en\"" {  } { { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526348361493 "|toplevel|write_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526348361493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526348361493 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526348361493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526348361493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526348361493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348361535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:39:21 2018 " "Processing ended: Mon May 14 22:39:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348361535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348361535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348361535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526348361535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526348363252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348363252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:39:22 2018 " "Processing started: Mon May 14 22:39:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348363252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1526348363252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1526348363253 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1526348363312 ""}
{ "Info" "0" "" "Project  = toplevel" {  } {  } 0 0 "Project  = toplevel" 0 0 "Fitter" 0 0 1526348363312 ""}
{ "Info" "0" "" "Revision = toplevel" {  } {  } 0 0 "Revision = toplevel" 0 0 "Fitter" 0 0 1526348363312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1526348363386 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1526348363392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526348363421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1526348363421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1526348363483 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1526348363492 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526348363980 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1526348363980 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1526348363980 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526348363982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526348363982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1526348363982 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1526348363982 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[0\] " "Pin read_bus\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[0] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[1\] " "Pin read_bus\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[1] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[2\] " "Pin read_bus\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[2] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[3\] " "Pin read_bus\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[3] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[4\] " "Pin read_bus\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[4] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[5\] " "Pin read_bus\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[5] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[6\] " "Pin read_bus\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[6] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[7\] " "Pin read_bus\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[7] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[8\] " "Pin read_bus\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[8] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[9\] " "Pin read_bus\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[9] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[10\] " "Pin read_bus\[10\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[10] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[11\] " "Pin read_bus\[11\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[11] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[12\] " "Pin read_bus\[12\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[12] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[13\] " "Pin read_bus\[13\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[13] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[14\] " "Pin read_bus\[14\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[14] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_bus\[15\] " "Pin read_bus\[15\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_bus[15] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 15 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_en " "Pin write_en not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_en } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 12 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[13\] " "Pin write_bus\[13\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[13] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_en " "Pin read_en not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { read_en } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 13 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[15\] " "Pin write_bus\[15\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[15] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[14\] " "Pin write_bus\[14\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[14] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 10 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 11 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[4\] " "Pin write_bus\[4\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[4] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[10\] " "Pin write_bus\[10\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[10] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[11\] " "Pin write_bus\[11\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[11] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[12\] " "Pin write_bus\[12\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[12] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[9\] " "Pin write_bus\[9\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[9] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[8\] " "Pin write_bus\[8\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[8] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[5\] " "Pin write_bus\[5\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[5] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[3\] " "Pin write_bus\[3\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[3] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[0\] " "Pin write_bus\[0\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[0] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[1\] " "Pin write_bus\[1\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[1] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[2\] " "Pin write_bus\[2\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[2] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[6\] " "Pin write_bus\[6\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[6] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_bus\[7\] " "Pin write_bus\[7\] not assigned to an exact location on the device" {  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { write_bus[7] } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 14 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1526348364103 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1526348364103 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1526348364275 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1526348364276 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1526348364306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526348364321 ""}  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 10 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526348364321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node rst (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1526348364321 ""}  } { { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/pin_planner.ppl" { rst } } } { "toplevel.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/toplevel.vhd" 11 0 0 } } { "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/arquivos de programa (x86)/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1526348364321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1526348364374 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526348364374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1526348364374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526348364374 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1526348364375 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1526348364375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1526348364375 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1526348364375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1526348364401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1526348364402 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1526348364402 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 18 16 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1526348364403 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1526348364403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1526348364403 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1526348364404 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1526348364404 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1526348364404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526348364442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1526348365178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526348365326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1526348365400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1526348366334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526348366334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1526348366384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1526348368282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1526348368282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526348368417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1526348368419 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1526348368419 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1526348368487 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526348368489 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[0\] 0 " "Pin \"read_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[1\] 0 " "Pin \"read_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[2\] 0 " "Pin \"read_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[3\] 0 " "Pin \"read_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[4\] 0 " "Pin \"read_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[5\] 0 " "Pin \"read_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[6\] 0 " "Pin \"read_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[7\] 0 " "Pin \"read_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[8\] 0 " "Pin \"read_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[9\] 0 " "Pin \"read_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[10\] 0 " "Pin \"read_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[11\] 0 " "Pin \"read_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[12\] 0 " "Pin \"read_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[13\] 0 " "Pin \"read_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[14\] 0 " "Pin \"read_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_bus\[15\] 0 " "Pin \"read_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1526348368491 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1526348368491 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526348368606 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1526348368627 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1526348368698 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1526348368972 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1526348369069 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/output_files/toplevel.fit.smsg " "Generated suppressed messages file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1526348369207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348369449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:39:29 2018 " "Processing ended: Mon May 14 22:39:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348369449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348369449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348369449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1526348369449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1526348370690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348370691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:39:30 2018 " "Processing started: Mon May 14 22:39:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348370691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1526348370691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1526348370691 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1526348371914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1526348371967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348372469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:39:32 2018 " "Processing ended: Mon May 14 22:39:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348372469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348372469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348372469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1526348372469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1526348373045 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1526348373408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:39:33 2018 " "Processing started: Mon May 14 22:39:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348373408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526348373408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta toplevel -c toplevel " "Command: quartus_sta toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526348373408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1526348373468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526348373580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526348373615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1526348373615 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "toplevel.sdc " "Synopsys Design Constraints File file not found: 'toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1526348373754 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1526348373754 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1526348373756 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1526348373767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1526348373777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.834 " "Worst-case setup slack is -0.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.834        -4.508 clk  " "   -0.834        -4.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348373784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.666 " "Worst-case hold slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666         0.000 clk  " "    0.666         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348373792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1526348373799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1526348373806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348373812 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1526348373970 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1526348373971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.177 " "Worst-case setup slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 clk  " "    0.177         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348373987 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 clk  " "    0.330         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348373997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348373997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1526348374007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1526348374016 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1526348374016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348374026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348374026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -19.380 clk  " "   -1.380       -19.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1526348374026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1526348374026 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1526348374068 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526348374544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1526348374545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348374662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:39:34 2018 " "Processing ended: Mon May 14 22:39:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348374662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348374662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348374662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526348374662 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526348375850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526348375851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 22:39:35 2018 " "Processing started: Mon May 14 22:39:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526348375851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526348375851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off toplevel -c toplevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526348375851 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "toplevel.vho\", \"toplevel_fast.vho toplevel_vhd.sdo toplevel_vhd_fast.sdo D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/simulation/modelsim/ simulation " "Generated files \"toplevel.vho\", \"toplevel_fast.vho\", \"toplevel_vhd.sdo\" and \"toplevel_vhd_fast.sdo\" in directory \"D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1526348376185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526348376249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 22:39:36 2018 " "Processing ended: Mon May 14 22:39:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526348376249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526348376249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526348376249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526348376249 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526348376865 ""}
