Reading OpenROAD database at '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/39-openroad-repairantennas/1-diodeinsertion/LUT4AB.odb'…
Reading library file at '/home/kelvin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/381vlqh72qv21j2s2ssfql1j0vg3f44v-FABulous-env/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 32 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   LUT4AB
Die area:                 ( 0 0 ) ( 500000 500000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6149
Number of terminals:      510
Number of snets:          2
Number of nets:           2550

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 194.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 99273.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 21163.
[INFO DRT-0033] via shape region query size = 3600.
[INFO DRT-0033] met2 shape region query size = 2398.
[INFO DRT-0033] via2 shape region query size = 2880.
[INFO DRT-0033] met3 shape region query size = 2430.
[INFO DRT-0033] via3 shape region query size = 2880.
[INFO DRT-0033] met4 shape region query size = 768.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 687 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 188 unique inst patterns.
[INFO DRT-0084]   Complete 1791 groups.
#scanned instances     = 6149
#unique  instances     = 194
#stdCellGenAp          = 5267
#stdCellValidPlanarAp  = 69
#stdCellValidViaAp     = 4113
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7578
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:01, memory = 170.34 (MB), peak = 165.39 (MB)

[INFO DRT-0157] Number of guides:     22696

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 72 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 72 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 6751.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6441.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3936.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 419.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 35.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 10722 vertical wires in 2 frboxes and 6860 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 814 vertical wires in 2 frboxes and 1982 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 210.55 (MB), peak = 205.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 210.61 (MB), peak = 205.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 396.62 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 388.34 (MB).
    Completing 30% with 309 violations.
    elapsed time = 00:00:00, memory = 483.24 (MB).
    Completing 40% with 309 violations.
    elapsed time = 00:00:00, memory = 500.58 (MB).
    Completing 50% with 309 violations.
    elapsed time = 00:00:01, memory = 512.55 (MB).
    Completing 60% with 575 violations.
    elapsed time = 00:00:02, memory = 591.59 (MB).
    Completing 70% with 575 violations.
    elapsed time = 00:00:02, memory = 602.46 (MB).
    Completing 80% with 798 violations.
    elapsed time = 00:00:02, memory = 712.37 (MB).
    Completing 90% with 798 violations.
    elapsed time = 00:00:03, memory = 729.29 (MB).
    Completing 100% with 1063 violations.
    elapsed time = 00:00:03, memory = 657.13 (MB).
[INFO DRT-0199]   Number of violations = 1161.
Viol/Layer         li1   mcon   met1    via   met2   met3
Metal Spacing        7      0    159      0     57     13
Recheck              1      0     64      0     33      0
Short                0      2    759      1     65      0
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:04, memory = 998.71 (MB), peak = 994.04 (MB)
Total wire length = 187936 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83368 um.
Total wire length on LAYER met2 = 92310 um.
Total wire length on LAYER met3 = 9311 um.
Total wire length on LAYER met4 = 2945 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18484.
Up-via summary (total 18484):

------------------------
 FR_MASTERSLICE        0
            li1     7581
           met1    10217
           met2      613
           met3       73
           met4        0
------------------------
                   18484


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1161 violations.
    elapsed time = 00:00:00, memory = 1043.06 (MB).
    Completing 20% with 1161 violations.
    elapsed time = 00:00:00, memory = 1043.34 (MB).
    Completing 30% with 966 violations.
    elapsed time = 00:00:01, memory = 1130.05 (MB).
    Completing 40% with 966 violations.
    elapsed time = 00:00:01, memory = 1137.42 (MB).
    Completing 50% with 966 violations.
    elapsed time = 00:00:01, memory = 1147.44 (MB).
    Completing 60% with 813 violations.
    elapsed time = 00:00:01, memory = 1201.17 (MB).
    Completing 70% with 813 violations.
    elapsed time = 00:00:01, memory = 1209.20 (MB).
    Completing 80% with 689 violations.
    elapsed time = 00:00:02, memory = 1216.13 (MB).
    Completing 90% with 689 violations.
    elapsed time = 00:00:02, memory = 1256.13 (MB).
    Completing 100% with 522 violations.
    elapsed time = 00:00:03, memory = 1269.15 (MB).
[INFO DRT-0199]   Number of violations = 524.
Viol/Layer        met1   met2
Metal Spacing       81     38
Recheck              1      3
Short              380     21
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:03, memory = 1272.14 (MB), peak = 1267.81 (MB)
Total wire length = 187691 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83204 um.
Total wire length on LAYER met2 = 92203 um.
Total wire length on LAYER met3 = 9340 um.
Total wire length on LAYER met4 = 2943 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18493.
Up-via summary (total 18493):

------------------------
 FR_MASTERSLICE        0
            li1     7579
           met1    10219
           met2      625
           met3       70
           met4        0
------------------------
                   18493


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 524 violations.
    elapsed time = 00:00:00, memory = 1272.14 (MB).
    Completing 20% with 524 violations.
    elapsed time = 00:00:00, memory = 1284.82 (MB).
    Completing 30% with 490 violations.
    elapsed time = 00:00:00, memory = 1289.77 (MB).
    Completing 40% with 490 violations.
    elapsed time = 00:00:00, memory = 1290.86 (MB).
    Completing 50% with 490 violations.
    elapsed time = 00:00:01, memory = 1318.09 (MB).
    Completing 60% with 425 violations.
    elapsed time = 00:00:02, memory = 1318.09 (MB).
    Completing 70% with 425 violations.
    elapsed time = 00:00:02, memory = 1318.09 (MB).
    Completing 80% with 398 violations.
    elapsed time = 00:00:02, memory = 1339.58 (MB).
    Completing 90% with 398 violations.
    elapsed time = 00:00:02, memory = 1339.58 (MB).
    Completing 100% with 378 violations.
    elapsed time = 00:00:03, memory = 1373.68 (MB).
[INFO DRT-0199]   Number of violations = 378.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     78     30
Short                0    259     10
[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:03, memory = 1374.05 (MB), peak = 1385.56 (MB)
Total wire length = 187514 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83146 um.
Total wire length on LAYER met2 = 92008 um.
Total wire length on LAYER met3 = 9401 um.
Total wire length on LAYER met4 = 2958 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18452.
Up-via summary (total 18452):

------------------------
 FR_MASTERSLICE        0
            li1     7579
           met1    10190
           met2      612
           met3       71
           met4        0
------------------------
                   18452


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 378 violations.
    elapsed time = 00:00:00, memory = 1374.05 (MB).
    Completing 20% with 378 violations.
    elapsed time = 00:00:00, memory = 1374.05 (MB).
    Completing 30% with 301 violations.
    elapsed time = 00:00:01, memory = 1385.90 (MB).
    Completing 40% with 301 violations.
    elapsed time = 00:00:01, memory = 1390.00 (MB).
    Completing 50% with 301 violations.
    elapsed time = 00:00:01, memory = 1399.68 (MB).
    Completing 60% with 215 violations.
    elapsed time = 00:00:02, memory = 1399.68 (MB).
    Completing 70% with 215 violations.
    elapsed time = 00:00:02, memory = 1399.68 (MB).
    Completing 80% with 117 violations.
    elapsed time = 00:00:03, memory = 1401.14 (MB).
    Completing 90% with 117 violations.
    elapsed time = 00:00:03, memory = 1411.73 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:03, memory = 1413.75 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1
Metal Spacing       11
Short               10
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:03, memory = 1413.75 (MB), peak = 1425.60 (MB)
Total wire length = 187483 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81800 um.
Total wire length on LAYER met2 = 91840 um.
Total wire length on LAYER met3 = 10750 um.
Total wire length on LAYER met4 = 3091 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18696.
Up-via summary (total 18696):

------------------------
 FR_MASTERSLICE        0
            li1     7579
           met1    10221
           met2      810
           met3       86
           met4        0
------------------------
                   18696


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 1413.75 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 1417.11 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 1423.03 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 1423.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1432.30 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:00, memory = 1432.30 (MB), peak = 1427.37 (MB)
Total wire length = 187479 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81796 um.
Total wire length on LAYER met2 = 91836 um.
Total wire length on LAYER met3 = 10754 um.
Total wire length on LAYER met4 = 3091 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18699.
Up-via summary (total 18699):

------------------------
 FR_MASTERSLICE        0
            li1     7579
           met1    10221
           met2      813
           met3       86
           met4        0
------------------------
                   18699


[INFO DRT-0198] Complete detail routing.
Total wire length = 187479 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81796 um.
Total wire length on LAYER met2 = 91836 um.
Total wire length on LAYER met3 = 10754 um.
Total wire length on LAYER met4 = 3091 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 18699.
Up-via summary (total 18699):

------------------------
 FR_MASTERSLICE        0
            li1     7579
           met1    10221
           met2      813
           met3       86
           met4        0
------------------------
                   18699


[INFO DRT-0267] cpu time = 00:03:19, elapsed time = 00:00:15, memory = 1432.30 (MB), peak = 1427.37 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               358    1343.79
  Tap cell                               3348    4189.02
  Antenna cell                            147     367.85
  Buffer                                  224     994.70
  Timing Repair Buffer                    660    5157.45
  Inverter                                 61     228.97
  Sequential cell                         624    9409.02
  Multi-Input combinational cell          727   11771.29
  Total                                  6149   33462.09
Writing OpenROAD database to '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/41-openroad-detailedrouting/LUT4AB.odb'…
Writing netlist to '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/41-openroad-detailedrouting/LUT4AB.nl.v'…
Writing powered netlist to '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/41-openroad-detailedrouting/LUT4AB.pnl.v'…
Writing layout to '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/41-openroad-detailedrouting/LUT4AB.def'…
Writing timing constraints to '/home/kelvin/FABulous_fork.worktrees/gds-flow/demo/Tile/LUT4AB/macro/runs/RUN_2025-09-18_23-54-43/41-openroad-detailedrouting/LUT4AB.sdc'…
