git clone --depth 1 --no-tags https://github.com/noemiabril/Orao_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554957575
git clone --depth 1 --no-tags https://github.com/yuzheng91/DSD_HW1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553023394
git clone --depth 1 --no-tags https://github.com/Rufaida-Kassem/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551989563
git clone --depth 1 --no-tags https://github.com/zacyangs/audio_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551754807
git clone --depth 1 --no-tags https://github.com/Felucco/Es5_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551896536
git clone --depth 1 --no-tags https://github.com/YongSinPark/-FPGA-Fan_PWM_control_IP_chip_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552237673
git clone --depth 1 --no-tags https://github.com/YangZiyi121/gradient_krnl_tcp_ip_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552363212
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/4300_Cryptography_ASCON.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555960373
git clone --depth 1 --no-tags https://github.com/ViteErick/DigitalElectronic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553821476
git clone --depth 1 --no-tags https://github.com/Vinit5893/Summation-of-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547965216
git clone --depth 1 --no-tags https://github.com/3442/conspiracion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552761997
git clone --depth 1 --no-tags https://github.com/aswaniar/eafb1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548760619
git clone --depth 1 --no-tags https://github.com/andrsmllr/sky130-physical-verification-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549822451
git clone --depth 1 --no-tags https://github.com/JCLosano/arqui-tp1-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549787309
git clone --depth 1 --no-tags https://github.com/Bell2U/Customised-machine-learning-inference-on-FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548111369
git clone --depth 1 --no-tags https://github.com/LynnTaka/ALU_WAVE_LCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548230807
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547476931
git clone --depth 1 --no-tags https://github.com/ksudra/arm_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548885851
git clone --depth 1 --no-tags https://github.com/shuny42657/6.205_lab04b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550288393
git clone --depth 1 --no-tags https://github.com/flaviens/mortycrash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550750857
git clone --depth 1 --no-tags https://github.com/gilCE98/Pipeline-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550656953
git clone --depth 1 --no-tags https://github.com/Raghul1879/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549544196
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/EGD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549616878
git clone --depth 1 --no-tags https://github.com/kingyeonsu/FND-up-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549489566
git clone --depth 1 --no-tags https://github.com/316415/FSM_Motor_PWM_control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551335166
git clone --depth 1 --no-tags https://github.com/MazdakFatahi/Getting_Ready_For_BASYS3_Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552472329
git clone --depth 1 --no-tags https://github.com/PatrickChen0717/Reduced_Instruction_Set_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555171539
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_FND_LED_MOTOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553685532
git clone --depth 1 --no-tags https://github.com/Chigook/IP_FNDController_enable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554695743
git clone --depth 1 --no-tags https://github.com/whoni159789/IP_AXI4_FND_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554675982
git clone --depth 1 --no-tags https://github.com/CristiGosa/7segments-display-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554724815
git clone --depth 1 --no-tags https://github.com/brad-herring/CPU4BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554848553
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/3-Bit-Counter-in-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552062695
git clone --depth 1 --no-tags https://github.com/Animesh-Gupta2001/N-bit-Ripple-Carry-Adder-in-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552066628
git clone --depth 1 --no-tags https://github.com/thunderous77/CPU-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552254764
git clone --depth 1 --no-tags https://github.com/Integralsat/you3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552334772
git clone --depth 1 --no-tags https://github.com/CarazoSteph/desencriptador-de-imagenes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553986139
git clone --depth 1 --no-tags https://github.com/noemiabril/CoCo2_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555817051
git clone --depth 1 --no-tags https://github.com/IamYipi/USAL-GII-compi-CONTADOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554450232
git clone --depth 1 --no-tags https://github.com/czj0xyz/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551843409
git clone --depth 1 --no-tags https://github.com/mridul21harish/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546565381
git clone --depth 1 --no-tags https://github.com/Stradito/FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546463559
git clone --depth 1 --no-tags https://github.com/Kang9609/BCD_to_FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453139
git clone --depth 1 --no-tags https://github.com/parkertedlee/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453148
git clone --depth 1 --no-tags https://github.com/rhoblackEdu/AdderSubt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545915929
git clone --depth 1 --no-tags https://github.com/POORNISH/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551559959
git clone --depth 1 --no-tags https://github.com/kingyeonsu/singleRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552701475
git clone --depth 1 --no-tags https://github.com/whoni159789/SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552703546
git clone --depth 1 --no-tags https://github.com/bob-dpi/pccore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551106292
git clone --depth 1 --no-tags https://github.com/fiumad/RPI-Independent-Study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551628233
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_FndAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546474969
git clone --depth 1 --no-tags https://github.com/yeodowon/BCD_to_FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453237
git clone --depth 1 --no-tags https://github.com/kishanpentyala/MasterslaveDFF_mixedsignal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547683715
git clone --depth 1 --no-tags https://github.com/JesseHuhhc/mysoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547722546
git clone --depth 1 --no-tags https://github.com/ekgh2002/adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545808200
git clone --depth 1 --no-tags https://github.com/Tanakorn13/6310110197-3HA04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546667425
git clone --depth 1 --no-tags https://github.com/fben-ali/caravel_tutorial_130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546562395
git clone --depth 1 --no-tags https://github.com/LeoAbraham123456789/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548488583
git clone --depth 1 --no-tags https://github.com/YassineRouchad/Verilog_design_and_verification_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549160449
git clone --depth 1 --no-tags https://github.com/jakeraven/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547391232
git clone --depth 1 --no-tags https://github.com/MaryamMagdy570/UART-RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548820746
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548804584
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Digital-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548874367
git clone --depth 1 --no-tags https://github.com/sadikoglutaner/Full_Adder_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549472785
git clone --depth 1 --no-tags https://github.com/Chigook/LedUpCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549475954
git clone --depth 1 --no-tags https://github.com/ekgh2002/pwm_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550830548
git clone --depth 1 --no-tags https://github.com/Easycoder-lin/Workstation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550996913
git clone --depth 1 --no-tags https://github.com/riya-deokar/Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550490036
git clone --depth 1 --no-tags https://github.com/Emoic/216A-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553889600
git clone --depth 1 --no-tags https://github.com/alexanderjacobsen/TFE4152-prosjekt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554064230
git clone --depth 1 --no-tags https://github.com/Esenju/Counter_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552697161
git clone --depth 1 --no-tags https://github.com/armanizuniga/Digital-Logic-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552694880
git clone --depth 1 --no-tags https://github.com/V-Emanuel/Verilog_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552188338
git clone --depth 1 --no-tags https://github.com/DouglasYu/ECE411_OutOfOrderCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551538704
git clone --depth 1 --no-tags https://github.com/grussdorian/mini-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553472008
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab04-Simple-Recurrent-Neural-Network-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554331319
git clone --depth 1 --no-tags https://github.com/amruth-sn/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554500534
git clone --depth 1 --no-tags https://github.com/noemiabril/MegaCD_MiSTer-SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554786400
git clone --depth 1 --no-tags https://github.com/XwX12596/iverilogStudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553034963
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/-Counting-the-number-of-vertex-covers-by-set-theoretic-operations-of-multiple-circle-graph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549640415
git clone --depth 1 --no-tags https://github.com/BuyingXiaomi/tangram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552292948
git clone --depth 1 --no-tags https://github.com/mykytafabrykator/mathlab_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553130765
git clone --depth 1 --no-tags https://github.com/sxsxsx636363/checkpoint3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551280465
git clone --depth 1 --no-tags https://github.com/MahsaRsti/FPGA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551903097
git clone --depth 1 --no-tags https://github.com/zouyingcao/minisys-1A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554658433
git clone --depth 1 --no-tags https://github.com/Michael-Lloyd/MachineVisionSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555139173
git clone --depth 1 --no-tags https://github.com/binhkieudo/TSP_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555210888
git clone --depth 1 --no-tags https://github.com/stevengigi/-HDLBits_Practice_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555774359
git clone --depth 1 --no-tags https://github.com/ULTIMATE-Mystery/Logic-Design-Project-Group-3-Semester-221-HCMUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555392541
git clone --depth 1 --no-tags https://github.com/elise394/RISC-V-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555670392
git clone --depth 1 --no-tags https://github.com/chungen04/NTU-Computer-Architecture-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552244105
git clone --depth 1 --no-tags https://github.com/GaoqiangIrvine/openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553295451
git clone --depth 1 --no-tags https://github.com/Adog64/RISC-V-32I-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555678584
git clone --depth 1 --no-tags https://github.com/noemiabril/EDSAC_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555819444
git clone --depth 1 --no-tags https://github.com/Kirito-Ming/Grammatophyllum-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554679210
git clone --depth 1 --no-tags https://github.com/dhh1213/Projects-Record.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554649116
