---------------------------------------------------
-- An FPGA version of the Craps Dice Game
-- Author: 	Sean Burke, Brad Jones
-- Student ID: 	B00776071, B00
-- File Name: 	PulseGenerator.vhd
-- Description: 
-- Acknowledgements:
---------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

entity PulseGenerator is
	port (
		roll	:	in std_logic;
		reset :	in std_logic;
		win	:	out std_logic;
		loss	:	out std_logic
	);
end PulseGenerator;

architecture gate of PulseGenerator is
	component Counter
		port (
			x :	in std_logic;
			y	:	out std_logic
		);
	end component;
	signal	internal	:	std_logic_vector(2 downto 0);
begin
	internal(0) <= x nand internal(2);
	internal(1) <= internal(0) nand internal(0);
	internal(2) <= internal(1) nand internal(1);
	y <= internal(1);
end gate;