/*
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*! ============================================================================
 *   \file  cslr_gmacsw_port.h
 *
 *   @path  $(CSLPATH)\inc
 *
 *   @desc  This file contains the Register Descriptions for GMAC_SW
 *
 *  ============================================================================
 */

#ifndef CSLR_GMACSW_PORT_H_
#define CSLR_GMACSW_PORT_H_

#ifdef __cplusplus
extern "C" {
#endif


/*---------------------------------------------------------------------------*\
|                                Header Files                                 |
\*---------------------------------------------------------------------------*/

/* Standard language headers */
#include <stdlib.h>
#include <stdint.h>

/* OS/Posix headers */

/* Project dependency headers */


/*---------------------------------------------------------------------------*\
|                           Global Typedefs/Enums                             |
\*---------------------------------------------------------------------------*/
#if defined(DEVICE_CENTAURUS)
typedef struct
{
    volatile uint32_t P0_MAX_BLKS;
    volatile uint32_t P0_BLK_CNT;
    volatile uint32_t P0_TX_IN_CTL;
    volatile uint32_t P0_PORT_VLAN;
    volatile uint32_t P0_TX_PRI_MAP;
    volatile uint32_t P0_CPDMA_TX_PRI_MAP;
    volatile uint32_t P0_CPDMA_RX_CH_MAP;
    volatile uint8_t  RSVD1[12];
}
CSL_GMACSW_cpdmaPortRegs;

typedef struct
{
    volatile uint32_t P_MAX_BLKS;
    volatile uint32_t P_BLK_CNT;
    volatile uint32_t P_TX_IN_CTL;
    volatile uint32_t P_PORT_VLAN;
    volatile uint32_t P_TX_PRI_MAP;
    volatile uint32_t P_TS_CTL;
    volatile uint32_t P_TS_SEQ_LTYPE;
    volatile uint32_t P_TS_VLAN;
    volatile uint32_t P_SA_LO;
    volatile uint32_t P_SA_HI;
    volatile uint32_t P_SEND_PERCENT;
    volatile uint8_t  RSVD1[20];
}
CSL_GMACSW_macPortRegs;
#else
typedef struct
{
    volatile uint32_t P0_CONTROL;               /* (0x00000000U) */
    volatile uint8_t  RSVD1[4];
    volatile uint32_t P0_MAX_BLKS;
    volatile uint32_t P0_BLK_CNT;
    volatile uint32_t P0_TX_IN_CTL;             /* (0x00000010U) */
    volatile uint32_t P0_PORT_VLAN;
    volatile uint32_t P0_TX_PRI_MAP;
    volatile uint32_t P0_CPDMA_TX_PRI_MAP;
    volatile uint32_t P0_CPDMA_RX_CH_MAP;       /* (0x00000020U) */
    volatile uint8_t  RSVD2[12];
    volatile uint32_t P0_RX_DSCP_PRI_MAP[8];    /* (0x00000030U) */
    volatile uint32_t P0_IDLE2LPI;              /* (0x00000050U) */
    volatile uint32_t P0_LPI2WAKE;
    volatile uint8_t  RSVD3[168];               /* (0x00000058U) */
}
CSL_GMACSW_cpdmaPortRegs;

typedef struct
{
    volatile uint32_t P_CONTROL;                /* (0x00000000U) */
    volatile uint8_t  P_TS_CTL2;
    volatile uint32_t P_MAX_BLKS;
    volatile uint32_t P_BLK_CNT;
    volatile uint32_t P_TX_IN_CTL;              /* (0x00000010U) */
    volatile uint32_t P_PORT_VLAN;
    volatile uint32_t P_TX_PRI_MAP;
    volatile uint32_t P_TS_SEQ_MTYPE;
    volatile uint32_t P_SA_LO;                  /* (0x00000020U) */
    volatile uint32_t P_SA_HI;
    volatile uint32_t P_SEND_PERCENT;
    volatile uint8_t  RSVD2[4];
    volatile uint32_t P_RX_DSCP_PRI_MAP[8];     /* (0x00000030U) */
    volatile uint32_t P_IDLE2LPI;               /* (0x00000050U) */
    volatile uint32_t P_LPI2WAKE;
    volatile uint8_t  RSVD3[168];               /* (0x00000058U) */
}
CSL_GMACSW_macPortRegs;
#endif


typedef struct
{
#if defined(DEVICE_CENTAURUS)
    volatile uint8_t            RSVD0[0x28U];   /* offset since union is used for Centaurus */
#endif
    CSL_GMACSW_cpdmaPortRegs    CPDMA_PORT;
    CSL_GMACSW_macPortRegs      MAC_PORT[2];
}
CSL_GMACSW_portRegs;


/*---------------------------------------------------------------------------*\
|                           Global Macros/Defines                             |
\*---------------------------------------------------------------------------*/

/* Field Definition Macros */

/* P0_MAX_BLKS */

#define CSL_GMACSW_P0_MAX_BLKS_P0_TX_MAX_BLKS_MASK (0x000001F0U)
#define CSL_GMACSW_P0_MAX_BLKS_P0_TX_MAX_BLKS_SHIFT (0x00000004U)
#define CSL_GMACSW_P0_MAX_BLKS_P0_TX_MAX_BLKS_RESETVAL (0x00000010U)

#define CSL_GMACSW_P0_MAX_BLKS_P0_RX_MAX_BLKS_MASK (0x0000000FU)
#define CSL_GMACSW_P0_MAX_BLKS_P0_RX_MAX_BLKS_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_MAX_BLKS_P0_RX_MAX_BLKS_RESETVAL (0x00000004U)

#define CSL_GMACSW_P0_MAX_BLKS_RESETVAL (0x00000104U)


/* P0_BLK_CNT */

#define CSL_GMACSW_P0_BLK_CNT_P0_TX_BLK_CNT_MASK (0x000001F0U)
#define CSL_GMACSW_P0_BLK_CNT_P0_TX_BLK_CNT_SHIFT (0x00000004U)
#define CSL_GMACSW_P0_BLK_CNT_P0_TX_BLK_CNT_RESETVAL (0x00000004U)

#define CSL_GMACSW_P0_BLK_CNT_P0_RX_BLK_CNT_MASK (0x0000000FU)
#define CSL_GMACSW_P0_BLK_CNT_P0_RX_BLK_CNT_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_BLK_CNT_P0_RX_BLK_CNT_RESETVAL (0x00000001U)

#define CSL_GMACSW_P0_BLK_CNT_RESETVAL (0x00000041U)


/* P0_PORT_VLAN */

#define CSL_GMACSW_P0_PORT_VLAN_PORT_PRI_MASK (0x0000E000U)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_PRI_SHIFT (0x0000000DU)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_PRI_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_PORT_VLAN_PORT_CFI_MASK (0x00001000U)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_CFI_SHIFT (0x0000000CU)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_CFI_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_PORT_VLAN_PORT_VID_MASK (0x00000FFFU)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_VID_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_PORT_VLAN_PORT_VID_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_PORT_VLAN_RESETVAL (0x00000000U)


/* P0_TX_PRI_MAP */

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI7_MASK (0x30000000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI7_SHIFT (0x0000001CU)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI7_RESETVAL (0x00000003U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI6_MASK (0x03000000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI6_SHIFT (0x00000018U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI6_RESETVAL (0x00000003U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI5_MASK (0x00300000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI5_SHIFT (0x00000014U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI5_RESETVAL (0x00000002U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI4_MASK (0x00030000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI4_SHIFT (0x00000010U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI4_RESETVAL (0x00000002U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI3_MASK (0x00003000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI3_SHIFT (0x0000000CU)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI3_RESETVAL (0x00000001U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI2_MASK (0x00000300U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI2_SHIFT (0x00000008U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI2_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI1_MASK (0x00000030U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI1_SHIFT (0x00000004U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI1_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_TX_PRI_MAP_PRI0_MASK (0x00000003U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI0_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_TX_PRI_MAP_PRI0_RESETVAL (0x00000001U)

#define CSL_GMACSW_P0_TX_PRI_MAP_RESETVAL (0x33221001U)


/* P0_CPDMA_TX_PRI_MAP */

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI7_MASK (0x70000000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI7_SHIFT (0x0000001CU)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI7_RESETVAL (0x00000007U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI6_MASK (0x07000000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI6_SHIFT (0x00000018U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI6_RESETVAL (0x00000006U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI5_MASK (0x00700000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI5_SHIFT (0x00000014U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI5_RESETVAL (0x00000005U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI4_MASK (0x00070000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI4_SHIFT (0x00000010U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI4_RESETVAL (0x00000004U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI3_MASK (0x00007000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI3_SHIFT (0x0000000CU)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI3_RESETVAL (0x00000003U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI2_MASK (0x00000700U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI2_SHIFT (0x00000008U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI2_RESETVAL (0x00000002U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI1_MASK (0x00000070U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI1_SHIFT (0x00000004U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI1_RESETVAL (0x00000001U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI0_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI0_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_PRI0_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_TX_PRI_MAP_RESETVAL (0x76543210U)


/* P0_CPDMA_RX_CH_MAP */

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI3_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI3_SHIFT (0x0000001CU)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI3_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI2_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI2_SHIFT (0x00000018U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI2_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI1_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI1_SHIFT (0x00000014U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI1_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI0_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI0_SHIFT (0x00000010U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P2_PRI0_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI3_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI3_SHIFT (0x0000000CU)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI3_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI2_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI2_SHIFT (0x00000008U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI2_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI1_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI1_SHIFT (0x00000004U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI1_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI0_MASK (0x00000007U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI0_SHIFT (0x00000000U)
#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_P1_PRI0_RESETVAL (0x00000000U)

#define CSL_GMACSW_P0_CPDMA_RX_CH_MAP_RESETVAL (0x00000000U)

#if defined(DEVICE_CENTAURUS)
/* P_TS_CTL */

#define CSL_GMACSW_P_TS_CTL_TS_MSG_TYPE_EN_MASK (0xFFFF0000U)
#define CSL_GMACSW_P_TS_CTL_TS_MSG_TYPE_EN_SHIFT (0x000000010U)
#define CSL_GMACSW_P_TS_CTL_TS_MSG_TYPE_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE2_EN_MASK (0x00000040U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE2_EN_SHIFT (0x00000006U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE2_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE1_EN_MASK (0x00000020U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE1_EN_SHIFT (0x00000005U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_VLAN_LTYPE1_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_TX_EN_MASK (0x00000010U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_EN_SHIFT (0x00000004U)
#define CSL_GMACSW_P_TS_CTL_TS_TX_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE2_EN_MASK (0x00000004U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE2_EN_SHIFT (0x00000002U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE2_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE1_EN_MASK (0x00000002U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE1_EN_SHIFT (0x00000001U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_VLAN_LTYPE1_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_CTL_TS_RX_EN_MASK (0x00000001U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_EN_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TS_CTL_TS_RX_EN_RESETVAL (0x00000000U)


/* P_TS_SEQ_LTYPE */

#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_SEQ_ID_OFFSET_MASK (0x003F0000U)
#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_SEQ_ID_OFFSET_SHIFT (0x00000010U)
#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_SEQ_ID_OFFSET_RESETVAL (0x0000001EU)

#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_LTYPE_MASK (0x0000FFFFU)
#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_LTYPE_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TS_SEQ_LTYPE_P_TS_LTYPE_RESETVAL (0x00000000U)


/* P_TS_VLAN */

#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE2_MASK (0xFFFF0000U)
#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE2_SHIFT (0x00000010U)
#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE2_RESETVAL (0x00008100U)

#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE1_MASK (0x0000FFFFU)
#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE1_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TS_VLAN_TS_VLAN_LTYPE1_RESETVAL (0x00008100U)


#endif

#if !defined(DEVICE_CENTAURUS)

/* P_CONTROL */

#define CSL_GMACSW_P_CONTROL_PASS_PRI_TAGGED_MASK   (0x01000000U)
#define CSL_GMACSW_P_CONTROL_PASS_PRI_TAGGED_SHIFT  (0x00000018U)

#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE2_EN_MASK (0x00200000U)
#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE2_EN_SHIFT (0x00000015U)
#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE2_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE1_EN_MASK (0x00100000U)
#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE1_EN_SHIFT (0x00000014U)
#define CSL_GMACSW_P_CONTROL_VLAN_LTYPE1_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_DSCP_PRI_EN_MASK (0x00010000U)
#define CSL_GMACSW_P_CONTROL_DSCP_PRI_EN_SHIFT (0x00000010U)
#define CSL_GMACSW_P_CONTROL_DSCP_PRI_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_320_MASK            (0x00004000U)
#define CSL_GMACSW_P_CONTROL_TS_320_SHIFT           (0x0000000Eu)

#define CSL_GMACSW_P_CONTROL_TS_319_MASK            (0x00002000U)
#define CSL_GMACSW_P_CONTROL_TS_319_SHIFT           (0x0000000Du)

#define CSL_GMACSW_P_CONTROL_TS_132_MASK            (0x00001000U)
#define CSL_GMACSW_P_CONTROL_TS_132_SHIFT           (0x0000000Cu)

#define CSL_GMACSW_P_CONTROL_TS_131_MASK            (0x00000800U)
#define CSL_GMACSW_P_CONTROL_TS_131_SHIFT           (0x0000000Bu)

#define CSL_GMACSW_P_CONTROL_TS_130_MASK            (0x00000400U)
#define CSL_GMACSW_P_CONTROL_TS_130_SHIFT           (0x0000000Au)

#define CSL_GMACSW_P_CONTROL_TS_129_MASK            (0x00000200U)
#define CSL_GMACSW_P_CONTROL_TS_129_SHIFT           (0x00000009U)

#define CSL_GMACSW_P_CONTROL_TS_TTL_NONZERO_MASK (0x00000100U)
#define CSL_GMACSW_P_CONTROL_TS_TTL_NONZERO_SHIFT (0x00000008U)
#define CSL_GMACSW_P_CONTROL_TS_TTL_NONZERO_RESETVAL (0x00000008U)

#define CSL_GMACSW_P_CONTROL_TS_UNI_EN_MASK (0x00000080U)
#define CSL_GMACSW_P_CONTROL_TS_UNI_EN_SHIFT (0x00000007U)
#define CSL_GMACSW_P_CONTROL_TS_UNI_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_ANNEX_F_EN_MASK (0x00000040U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_F_EN_SHIFT (0x00000006U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_F_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_ANNEX_E_EN_MASK (0x00000020U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_E_EN_SHIFT (0x00000005U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_E_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_ANNEX_D_EN_MASK (0x00000010U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_D_EN_SHIFT (0x00000004U)
#define CSL_GMACSW_P_CONTROL_TS_ANNEX_D_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_LTYPE2_EN_MASK (0x00000008U)
#define CSL_GMACSW_P_CONTROL_TS_LTYPE2_EN_SHIFT (0x00000003U)
#define CSL_GMACSW_P_CONTROL_TS_LTYPE2_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_LTYPE1_EN_MASK (0x00000004U)
#define CSL_GMACSW_P_CONTROL_TS_LTYPE1_EN_SHIFT (0x00000002U)
#define CSL_GMACSW_P_CONTROL_TS_LTYPE2_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_TX_EN_MASK (0x00000002U)
#define CSL_GMACSW_P_CONTROL_TS_TX_EN_SHIFT (0x00000001U)
#define CSL_GMACSW_P_CONTROL_TS_TX_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_CONTROL_TS_RX_EN_MASK (0x00000001U)
#define CSL_GMACSW_P_CONTROL_TS_RX_EN_SHIFT (0x00000000U)
#define CSL_GMACSW_P_CONTROL_TS_RX_EN_RESETVAL (0x00000000U)

#endif

/* P_MAX_BLKS */

#define CSL_GMACSW_P_MAX_BLKS_P_TX_MAX_BLKS_MASK (0x000001F0U)
#define CSL_GMACSW_P_MAX_BLKS_P_TX_MAX_BLKS_SHIFT (0x00000004U)
#define CSL_GMACSW_P_MAX_BLKS_P_TX_MAX_BLKS_RESETVAL (0x00000011U)

#define CSL_GMACSW_P_MAX_BLKS_P_RX_MAX_BLKS_MASK (0x0000000FU)
#define CSL_GMACSW_P_MAX_BLKS_P_RX_MAX_BLKS_SHIFT (0x00000000U)
#define CSL_GMACSW_P_MAX_BLKS_P_RX_MAX_BLKS_RESETVAL (0x00000003U)

#define CSL_GMACSW_P_MAX_BLKS_RESETVAL (0x00000113U)


/* P_BLK_CNT */

#define CSL_GMACSW_P_BLK_CNT_P_TX_BLK_CNT_MASK (0x000001F0U)
#define CSL_GMACSW_P_BLK_CNT_P_TX_BLK_CNT_SHIFT (0x00000004U)
#define CSL_GMACSW_P_BLK_CNT_P_TX_BLK_CNT_RESETVAL (0x00000004U)

#define CSL_GMACSW_P_BLK_CNT_P_RX_BLK_CNT_MASK (0x0000000FU)
#define CSL_GMACSW_P_BLK_CNT_P_RX_BLK_CNT_SHIFT (0x00000000U)
#define CSL_GMACSW_P_BLK_CNT_P_RX_BLK_CNT_RESETVAL (0x00000001U)

#define CSL_GMACSW_P_BLK_CNT_RESETVAL (0x00000041U)

/* P_TX_IN_CTL */

#define CSL_GMACSW_P_TX_IN_CTL_HOST_BLKS_REM_MASK (0x0F000000U)
#define CSL_GMACSW_P_TX_IN_CTL_HOST_BLKS_REM_SHIFT (0x00000018U)
#define CSL_GMACSW_P_TX_IN_CTL_HOST_BLKS_REM_RESETVAL (0x00000008U)

#define CSL_GMACSW_P_TX_IN_CTL_TX_RATE_EN_MASK (0x00F00000U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_RATE_EN_SHIFT (0x00000014U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_RATE_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TX_IN_CTL_TX_IN_SEL_MASK (0x00030000U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_IN_SEL_SHIFT (0x00000010U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_IN_SEL_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TX_IN_CTL_TX_BLKS_REM_MASK (0x0000F000U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_BLKS_REM_SHIFT (0x0000000CU)
#define CSL_GMACSW_P_TX_IN_CTL_TX_BLKS_REM_RESETVAL (0x00000004U)

#define CSL_GMACSW_P_TX_IN_CTL_TX_PRI_WDS_MASK (0x000003FFU)
#define CSL_GMACSW_P_TX_IN_CTL_TX_PRI_WDS_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TX_IN_CTL_TX_PRI_WDS_RESETVAL (0x00000000U)

/* P_PORT_VLAN */

#define CSL_GMACSW_P_PORT_VLAN_PORT_PRI_MASK (0x0000E000U)
#define CSL_GMACSW_P_PORT_VLAN_PORT_PRI_SHIFT (0x0000000DU)
#define CSL_GMACSW_P_PORT_VLAN_PORT_PRI_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_PORT_VLAN_PORT_CFI_MASK (0x00001000U)
#define CSL_GMACSW_P_PORT_VLAN_PORT_CFI_SHIFT (0x0000000CU)
#define CSL_GMACSW_P_PORT_VLAN_PORT_CFI_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_PORT_VLAN_PORT_VID_MASK (0x00000FFFU)
#define CSL_GMACSW_P_PORT_VLAN_PORT_VID_SHIFT (0x00000000U)
#define CSL_GMACSW_P_PORT_VLAN_PORT_VID_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_PORT_VLAN_RESETVAL (0x00000000U)


/* P_TX_PRI_MAP */

#define CSL_GMACSW_P_TX_PRI_MAP_PRI7_MASK (0x30000000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI7_SHIFT (0x0000001CU)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI7_RESETVAL (0x00000003U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI6_MASK (0x03000000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI6_SHIFT (0x00000018U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI6_RESETVAL (0x00000003U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI5_MASK (0x00300000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI5_SHIFT (0x00000014U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI5_RESETVAL (0x00000002U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI4_MASK (0x00030000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI4_SHIFT (0x00000010U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI4_RESETVAL (0x00000002U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI3_MASK (0x00003000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI3_SHIFT (0x0000000CU)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI3_RESETVAL (0x00000001U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI2_MASK (0x00000300U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI2_SHIFT (0x00000008U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI2_RESETVAL (0x00000000U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI1_MASK (0x00000030U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI1_SHIFT (0x00000004U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI1_RESETVAL (0x00000000U)


#define CSL_GMACSW_P_TX_PRI_MAP_PRI0_MASK (0x00000003U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI0_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TX_PRI_MAP_PRI0_RESETVAL (0x00000001U)

#define CSL_GMACSW_P_TX_PRI_MAP_RESETVAL (0x33221001U)

/* P_TS_SEQ_MTYPE */

#define CSL_GMACSW_P_TS_MSG_TYPE_EN_MASK (0x0000FFFFU)
#define CSL_GMACSW_P_TS_MSG_TYPE_EN_SHIFT (0x00000000U)
#define CSL_GMACSW_P_TS_MSG_TYPE_EN_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_TS_SEQ_ID_OFFSET_MASK (0x003F0000U)
#define CSL_GMACSW_P_TS_SEQ_ID_OFFSET_SHIFT (0x00000010U)
#define CSL_GMACSW_P_TS_SEQ_ID_OFFSET_RESETVAL (0x0000001EU)

/* P_SA_LO */

#define CSL_GMACSW_P_SA_LO_MACSRCADDR0_MASK (0x0000FF00U)
#define CSL_GMACSW_P_SA_LO_MACSRCADDR0_SHIFT (0x00000008U)
#define CSL_GMACSW_P_SA_LO_MACSRCADDR0_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_LO_MACSRCADDR1_MASK (0x000000FFU)
#define CSL_GMACSW_P_SA_LO_MACSRCADDR1_SHIFT (0x00000000U)
#define CSL_GMACSW_P_SA_LO_MACSRCADDR1_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_LO_RESETVAL (0x00000000U)

/* P_SA_HI */

#define CSL_GMACSW_P_SA_HI_MACSRCADDR2_MASK (0xFF000000U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR2_SHIFT (0x00000018U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR2_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_HI_MACSRCADDR3_MASK (0x00FF0000U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR3_SHIFT (0x00000010U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR3_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_HI_MACSRCADDR4_MASK (0x0000FF00U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR4_SHIFT (0x00000008U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR4_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_HI_MACSRCADDR5_MASK (0x000000FFU)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR5_SHIFT (0x00000000U)
#define CSL_GMACSW_P_SA_HI_MACSRCADDR5_RESETVAL (0x00000000U)

#define CSL_GMACSW_P_SA_HI_RESETVAL (0x00000000U)


/*---------------------------------------------------------------------------*\
|                                 End of File                                 |
\*---------------------------------------------------------------------------*/

#ifdef __cplusplus
}
#endif

#endif /* CSLR_GMACSW_PORT_H_ */

