--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Suma_Display.twx Suma_Display.ncd -o Suma_Display.twr
Suma_Display.pcf -ucf UCF.ucf

Design file:              Suma_Display.ncd
Physical constraint file: Suma_Display.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.320|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |D<0>           |   14.514|
A<0>           |D<1>           |   14.689|
A<0>           |D<2>           |   14.898|
A<0>           |D<3>           |   14.502|
A<0>           |D<4>           |   13.161|
A<0>           |D<5>           |   14.258|
A<0>           |D<6>           |   14.258|
A<1>           |D<0>           |   13.658|
A<1>           |D<1>           |   13.833|
A<1>           |D<2>           |   14.042|
A<1>           |D<3>           |   13.646|
A<1>           |D<4>           |   12.305|
A<1>           |D<5>           |   13.402|
A<1>           |D<6>           |   13.402|
A<2>           |D<0>           |   11.947|
A<2>           |D<1>           |   12.122|
A<2>           |D<2>           |   12.331|
A<2>           |D<3>           |   11.935|
A<2>           |D<4>           |   10.594|
A<2>           |D<5>           |   11.691|
A<2>           |D<6>           |   11.691|
A<3>           |D<0>           |   11.625|
A<3>           |D<1>           |   11.800|
A<3>           |D<2>           |   12.009|
A<3>           |D<3>           |   11.613|
A<3>           |D<4>           |   10.272|
A<3>           |D<5>           |   11.369|
A<3>           |D<6>           |   11.369|
B<0>           |D<0>           |   13.858|
B<0>           |D<1>           |   14.033|
B<0>           |D<2>           |   14.242|
B<0>           |D<3>           |   13.846|
B<0>           |D<4>           |   12.505|
B<0>           |D<5>           |   13.602|
B<0>           |D<6>           |   13.602|
B<1>           |D<0>           |   13.693|
B<1>           |D<1>           |   13.868|
B<1>           |D<2>           |   14.077|
B<1>           |D<3>           |   13.681|
B<1>           |D<4>           |   12.340|
B<1>           |D<5>           |   13.437|
B<1>           |D<6>           |   13.437|
B<2>           |D<0>           |   12.953|
B<2>           |D<1>           |   13.128|
B<2>           |D<2>           |   13.337|
B<2>           |D<3>           |   12.941|
B<2>           |D<4>           |   11.600|
B<2>           |D<5>           |   12.697|
B<2>           |D<6>           |   12.697|
B<3>           |D<0>           |   12.063|
B<3>           |D<1>           |   12.238|
B<3>           |D<2>           |   12.447|
B<3>           |D<3>           |   12.051|
B<3>           |D<4>           |   10.710|
B<3>           |D<5>           |   11.807|
B<3>           |D<6>           |   11.807|
---------------+---------------+---------+


Analysis completed Tue Oct 15 10:15:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



