# Rohan Jain
# ECE 382N19 Microarchitecture Spring 2024
# Generate a Verilog using lib based on input truth table

