// Seed: 1740084892
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_6;
  logic id_8 = id_2, id_9, id_10;
  logic id_11 = -1'h0;
  assign module_1.id_3 = 0;
  parameter id_12 = 1;
  id_13 :
  assert property (@(negedge -1) "" < 1)
  else;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input wand id_13
    , id_34,
    input supply1 id_14,
    output tri1 id_15,
    output uwire id_16,
    output wand id_17,
    input uwire id_18,
    output supply1 id_19
    , id_35,
    input tri0 id_20,
    input supply0 id_21,
    output wire id_22,
    input tri1 id_23,
    input wand id_24,
    output uwire id_25,
    output wor id_26,
    output tri0 id_27,
    input tri1 id_28,
    input wand id_29,
    input tri0 id_30,
    input tri0 id_31,
    input tri0 id_32
);
  module_0 modCall_1 (
      id_34,
      id_34,
      id_35,
      id_35,
      id_35,
      id_35,
      id_35
  );
endmodule
