
         Lattice Mapping Report File for Design Module 'topgeneric00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t FPBGA484 -s 4 -oc Commercial
     GENERIC00_GENERIC00.ngd -o GENERIC00_GENERIC00_map.ncd -pr
     GENERIC00_GENERIC00.prf -mp GENERIC00_GENERIC00.mrp -lpf C:/Users/Diego
     EG/Desktop/ArqPracticas/GENERIC00/GENERIC00_GENERIC00_synplify.lpf -lpf
     C:/Users/Diego EG/Desktop/ArqPracticas/GENERIC00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HEFPBGA484
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond Version 3.9.0.99.2
Mapped on:  11/23/17  00:36:55

Design Summary
--------------

   Number of registers:     56 out of  7869 (1%)
      PFU registers:           47 out of  6864 (1%)
      PIO registers:            9 out of  1005 (1%)
   Number of SLICEs:        55 out of  3432 (2%)
      SLICEs as Logic/ROM:     55 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:        105 out of  6864 (2%)
      Number used as logic LUTs:         83
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 37 + 4(JTAG) out of 335 (12%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net G00.sclk_0: 37 loads, 37 rising, 0 falling (Driver: G00/UD00/OSCInst0 )
     
   Number of Clock Enables:  5

                                    Page 1




Design:  topgeneric00                                  Date:  11/23/17  00:36:55

Design Summary (cont)
---------------------
     Net aux_RNI7UC91: 8 loads, 0 LSLICEs
     Net un1_outdiv_0_sqmuxa_1_3_RNI5BNV: 8 loads, 7 LSLICEs
     Net G01/aux_RNIARMF1: 4 loads, 4 LSLICEs
     Net G02/outgx_1ce[0]: 4 loads, 4 LSLICEs
     Net G03/aux_RNO: 1 loads, 1 LSLICEs
   Number of LSRs:  2
     Net enableg0_pad_RNINU371: 8 loads, 0 LSLICEs
     Net G00/UD01/un1_outdiv37_RNIJJJ21: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net G00/UD01/un1_outdiv37_RNIJJJ21: 11 loads
     Net un1_outdiv_0_sqmuxa_1_3_RNI5BNV: 11 loads
     Net codopg0_c[1]: 10 loads
     Net N_38: 10 loads
     Net G01/N_41: 9 loads
     Net G01/outga_cl[7]: 9 loads
     Net G02.outgx_cl[7]: 9 loads
     Net aux_RNI7UC91: 8 loads
     Net enableg0_pad_RNINU371: 8 loads
     Net cdiv0_c[0]: 7 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| inFlagg0            | BIDIR     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outg0[7]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[6]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[5]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[4]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[3]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  topgeneric00                                  Date:  11/23/17  00:36:55

IO (PIO) Attributes (cont)
--------------------------
| outg0[2]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[1]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outg0[0]            | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| portgB0[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgB0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| portgA0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagg0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codopg0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codopg0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codopg0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codopg0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| codopg0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| enableg0            | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  topgeneric00                                  Date:  11/23/17  00:36:55

IO (PIO) Attributes (cont)
--------------------------
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block G00/UD01/VCC undriven or does not drive anything - clipped.
Block G03/GND undriven or does not drive anything - clipped.
Block G03/VCC undriven or does not drive anything - clipped.
Block G02/GND undriven or does not drive anything - clipped.
Block G02/VCC undriven or does not drive anything - clipped.
Block G01/GND undriven or does not drive anything - clipped.
Block G01/VCC undriven or does not drive anything - clipped.
Signal G00/UD00/GND undriven or does not drive anything - clipped.
Signal G00/UD01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal G00/UD00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal G00/UD01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal G00/UD01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal G00/UD01/N_1 undriven or does not drive anything - clipped.
Block G00/UD00/GND was optimized away.
Block G00/UD01/GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                G00/UD00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     G00.sclk_0
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: G00/UD00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  

                                    Page 4




Design:  topgeneric00                                  Date:  11/23/17  00:36:55

Run Time and Memory Usage (cont)
--------------------------------
   Total REAL Time: 0 secs  
   Peak Memory Usage: 28 MB
        






















































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
