INFO-FLOW: Workspace /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW opened at Sat Mar 11 11:25:35 CST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu50-fsvh2104-2L-e 
Execute       create_platform xcu50-fsvh2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
Command       create_platform done; 0.45 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.51 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files 
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files
Execute     config_export -output=/mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.53 sec.
Execute   set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
Execute     create_platform xcu50-fsvh2104-2L-e -board  
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/HLSNAS/03.aGBUtS/Vitis-Tutorials/Getting_Started/Vitis_HLS_Analysis/reference-files -rtl verilog 
Execute   source ./dct_prj/DATAFLOW/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dct_prj/DATAFLOW/directives.tcl
Execute     set_directive_top -name dct dct 
INFO: [HLS 200-1510] Running: set_directive_top -name dct dct 
Execute     set_directive_dataflow dct 
INFO: [HLS 200-1510] Running: set_directive_dataflow dct 
Execute     set_directive_pipeline -II 2 dct_2d 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 dct_2d 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file 'Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp -foptimization-record-file=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.cpp.clang.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dct -name=dct 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/clang.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.18 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/.systemc_flag -fix-errors /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/all.directive.json -fix-errors /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.18 sec.
Command       clang_tidy done; 0.18 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.17 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.05 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.35 seconds; current allocated memory: 207.824 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc -args  "/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.g.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.53 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.54 sec.
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dct -reflow-float-conversion -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.48 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.48 sec.
Execute       run_link_or_opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dct -mllvm -hls-db-dir -mllvm /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.3 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-291] Loop 'Xpose_Col_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4)
INFO: [HLS 214-291] Loop 'Xpose_Col_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7)
INFO: [HLS 214-291] Loop 'Col_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4)
INFO: [HLS 214-291] Loop 'Xpose_Row_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7)
INFO: [HLS 214-291] Loop 'Row_DCT_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4)
INFO: [HLS 214-291] Loop 'DCT_Outer_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4)
INFO: [HLS 214-291] Loop 'DCT_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:63:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Col_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:65:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Col_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:58:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:52:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Xpose_Row_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:54:7) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'Row_DCT_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:47:4) in function 'dct_2d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Outer_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:28:4) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-186] Unrolling loop 'DCT_Inner_Loop' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:30:7) in function 'dct_1d' completely with a factor of 8 (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:20:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'row_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_inbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'col_outbuf' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_in' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'buf_2d_out' due to pipeline pragma (/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:8:9)
INFO: [HLS 214-248] Applying array_partition to 'row_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:41:15)
INFO: [HLS 214-248] Applying array_partition to 'col_outbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:15)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:42:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_in': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:97:10)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:98:10)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/../../../kernel.xml -> /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.82 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.164 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dct -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.0.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 211.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.1.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.2.prechk.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 214.348 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.g.1.bc to /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.1.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'WR_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'RD_Loop_Row' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'WR_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:84) in function 'write_data' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'RD_Loop_Col' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71) in function 'read_data' completely with a factor of 8.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:94), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'read_data'
	 'dct_2d'
	 'write_data'.
Command         transform done; 0.56 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.1.tmp.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76:7) to (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4) in function 'read_data'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'read_data' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71:4)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dct_1d' (Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22:1)...24 expression(s) balanced.
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 239.516 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.2.bc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 304.195 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.08 sec.
Command     elaborate done; 5.27 sec.
Execute     ap_eval exec zip -j /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
Execute       ap_set_top_model dct 
Execute       get_model_list dct -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dct 
Execute       preproc_iomode -model write_data 
Execute       preproc_iomode -model write_data_Pipeline_WR_Loop_Row 
Execute       preproc_iomode -model dct_2d 
Execute       preproc_iomode -model dct_1d 
Execute       preproc_iomode -model read_data 
Execute       preproc_iomode -model read_data_Pipeline_RD_Loop_Row 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_data_Pipeline_RD_Loop_Row ...
Execute       set_default_model read_data_Pipeline_RD_Loop_Row 
Execute       apply_spec_resource_limit read_data_Pipeline_RD_Loop_Row 
INFO-FLOW: Configuring Module : read_data ...
Execute       set_default_model read_data 
Execute       apply_spec_resource_limit read_data 
INFO-FLOW: Configuring Module : dct_1d ...
Execute       set_default_model dct_1d 
Execute       apply_spec_resource_limit dct_1d 
INFO-FLOW: Configuring Module : dct_2d ...
Execute       set_default_model dct_2d 
Execute       apply_spec_resource_limit dct_2d 
INFO-FLOW: Configuring Module : write_data_Pipeline_WR_Loop_Row ...
Execute       set_default_model write_data_Pipeline_WR_Loop_Row 
Execute       apply_spec_resource_limit write_data_Pipeline_WR_Loop_Row 
INFO-FLOW: Configuring Module : write_data ...
Execute       set_default_model write_data 
Execute       apply_spec_resource_limit write_data 
INFO-FLOW: Configuring Module : dct ...
Execute       set_default_model dct 
Execute       apply_spec_resource_limit dct 
INFO-FLOW: Model list for preprocess: entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_data_Pipeline_RD_Loop_Row ...
Execute       set_default_model read_data_Pipeline_RD_Loop_Row 
Execute       cdfg_preprocess -model read_data_Pipeline_RD_Loop_Row 
Execute       rtl_gen_preprocess read_data_Pipeline_RD_Loop_Row 
INFO-FLOW: Preprocessing Module: read_data ...
Execute       set_default_model read_data 
Execute       cdfg_preprocess -model read_data 
Execute       rtl_gen_preprocess read_data 
INFO-FLOW: Preprocessing Module: dct_1d ...
Execute       set_default_model dct_1d 
Execute       cdfg_preprocess -model dct_1d 
Execute       rtl_gen_preprocess dct_1d 
INFO-FLOW: Preprocessing Module: dct_2d ...
Execute       set_default_model dct_2d 
Execute       cdfg_preprocess -model dct_2d 
Execute       rtl_gen_preprocess dct_2d 
INFO-FLOW: Preprocessing Module: write_data_Pipeline_WR_Loop_Row ...
Execute       set_default_model write_data_Pipeline_WR_Loop_Row 
Execute       cdfg_preprocess -model write_data_Pipeline_WR_Loop_Row 
Execute       rtl_gen_preprocess write_data_Pipeline_WR_Loop_Row 
INFO-FLOW: Preprocessing Module: write_data ...
Execute       set_default_model write_data 
Execute       cdfg_preprocess -model write_data 
Execute       rtl_gen_preprocess write_data 
INFO-FLOW: Preprocessing Module: dct ...
Execute       set_default_model dct 
Execute       cdfg_preprocess -model dct 
Execute       rtl_gen_preprocess dct 
INFO-FLOW: Model list for synthesis: entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 304.980 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.090 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data_Pipeline_RD_Loop_Row 
Execute       schedule -model read_data_Pipeline_RD_Loop_Row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 309.773 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.sched.adb -f 
INFO-FLOW: Finish scheduling read_data_Pipeline_RD_Loop_Row.
Execute       set_default_model read_data_Pipeline_RD_Loop_Row 
Execute       bind -model read_data_Pipeline_RD_Loop_Row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 309.773 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.bind.adb -f 
INFO-FLOW: Finish binding read_data_Pipeline_RD_Loop_Row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data 
Execute       schedule -model read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 309.777 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.
Execute       set_default_model read_data 
Execute       bind -model read_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 309.777 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.bind.adb -f 
INFO-FLOW: Finish binding read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_1d 
Execute       schedule -model dct_1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln22_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'dct_1d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 6, function 'dct_1d'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 311.496 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.sched.adb -f 
INFO-FLOW: Finish scheduling dct_1d.
Execute       set_default_model dct_1d 
Execute       bind -model dct_1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 311.496 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.bind.adb -f 
INFO-FLOW: Finish binding dct_1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct_2d 
Execute       schedule -model dct_2d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dct_2d'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 14, function 'dct_2d'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 312.375 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.sched.adb -f 
INFO-FLOW: Finish scheduling dct_2d.
Execute       set_default_model dct_2d 
Execute       bind -model dct_2d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 313.156 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.bind.adb -f 
INFO-FLOW: Finish binding dct_2d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_data_Pipeline_WR_Loop_Row 
Execute       schedule -model write_data_Pipeline_WR_Loop_Row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WR_Loop_Row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 315.348 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.sched.adb -f 
INFO-FLOW: Finish scheduling write_data_Pipeline_WR_Loop_Row.
Execute       set_default_model write_data_Pipeline_WR_Loop_Row 
Execute       bind -model write_data_Pipeline_WR_Loop_Row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 315.348 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.bind.adb -f 
INFO-FLOW: Finish binding write_data_Pipeline_WR_Loop_Row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_data 
Execute       schedule -model write_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 315.348 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.sched.adb -f 
INFO-FLOW: Finish scheduling write_data.
Execute       set_default_model write_data 
Execute       bind -model write_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 315.348 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.bind.adb -f 
INFO-FLOW: Finish binding write_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dct 
Execute       schedule -model dct 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO output_r_c (from entry_proc_U0 to write_data_U0) to 9 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.883 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.sched.adb -f 
INFO-FLOW: Finish scheduling dct.
Execute       set_default_model dct 
Execute       bind -model dct 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 316.883 MB.
Execute       syn_report -verbosereport -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.51 sec.
Execute       db_write -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.bind.adb -f 
INFO-FLOW: Finish binding dct.
Execute       get_model_list dct -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_data_Pipeline_RD_Loop_Row 
Execute       rtl_gen_preprocess read_data 
Execute       rtl_gen_preprocess dct_1d 
Execute       rtl_gen_preprocess dct_2d 
Execute       rtl_gen_preprocess write_data_Pipeline_WR_Loop_Row 
Execute       rtl_gen_preprocess write_data 
Execute       rtl_gen_preprocess dct 
INFO-FLOW: Model list for RTL generation: entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 316.996 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_RD_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data_Pipeline_RD_Loop_Row -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_RD_Loop_Row' pipeline 'RD_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'read_data_Pipeline_RD_Loop_Row/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_RD_Loop_Row'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 319.852 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data_Pipeline_RD_Loop_Row -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_read_data_Pipeline_RD_Loop_Row 
Execute       gen_rtl read_data_Pipeline_RD_Loop_Row -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_read_data_Pipeline_RD_Loop_Row 
Execute       syn_report -csynth -model read_data_Pipeline_RD_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/read_data_Pipeline_RD_Loop_Row_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data_Pipeline_RD_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/read_data_Pipeline_RD_Loop_Row_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data_Pipeline_RD_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model read_data_Pipeline_RD_Loop_Row -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.adb 
Execute       db_write -model read_data_Pipeline_RD_Loop_Row -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data_Pipeline_RD_Loop_Row -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 341.656 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_read_data 
Execute       gen_rtl read_data -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_read_data 
Execute       syn_report -csynth -model read_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/read_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/read_data_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model read_data -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.adb 
Execute       db_write -model read_data -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dct_1d -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_13ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_16s_16s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_14ns_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_14ns_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_12ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_17s_13ns_29s_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_13ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_14ns_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_14ns_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_15s_29_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_12ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_13ns_29_4_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_1d'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 343.020 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_1d -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_dct_1d 
Execute       gen_rtl dct_1d -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_dct_1d 
Execute       syn_report -csynth -model dct_1d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_1d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dct_1d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_1d_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dct_1d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dct_1d -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.adb 
Execute       db_write -model dct_1d -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_1d -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dct_2d -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dct_2d' pipeline 'dct_2d' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dct_2d' in module 'dct_2d'. Estimated max control fanout for pipeline is 8192.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 364.961 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct_2d -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_dct_2d 
Execute       gen_rtl dct_2d -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_dct_2d 
Execute       syn_report -csynth -model dct_2d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_2d_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dct_2d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_2d_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dct_2d -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -model dct_2d -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.adb 
Execute       db_write -model dct_2d -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct_2d -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data_Pipeline_WR_Loop_Row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_data_Pipeline_WR_Loop_Row -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data_Pipeline_WR_Loop_Row' pipeline 'WR_Loop_Row' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_data_Pipeline_WR_Loop_Row/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_84_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data_Pipeline_WR_Loop_Row'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 367.969 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_data_Pipeline_WR_Loop_Row -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_write_data_Pipeline_WR_Loop_Row 
Execute       gen_rtl write_data_Pipeline_WR_Loop_Row -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_write_data_Pipeline_WR_Loop_Row 
Execute       syn_report -csynth -model write_data_Pipeline_WR_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/write_data_Pipeline_WR_Loop_Row_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_data_Pipeline_WR_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/write_data_Pipeline_WR_Loop_Row_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_data_Pipeline_WR_Loop_Row -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_data_Pipeline_WR_Loop_Row -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.adb 
Execute       db_write -model write_data_Pipeline_WR_Loop_Row -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_data_Pipeline_WR_Loop_Row -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_data -top_prefix dct_ -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 369.723 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_data -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct_write_data 
Execute       gen_rtl write_data -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct_write_data 
Execute       syn_report -csynth -model write_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/write_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/write_data_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_data -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_data -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.adb 
Execute       db_write -model write_data -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_data -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dct -top_prefix  -sub_prefix dct_ -mg_file /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 377.934 MB.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       gen_rtl dct -istop -style xilinx -f -lang vhdl -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/vhdl/dct 
Command       gen_rtl done; 0.37 sec.
Execute       gen_rtl dct -istop -style xilinx -f -lang vlog -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/verilog/dct 
Command       gen_rtl done; 0.18 sec.
Execute       syn_report -csynth -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -rtlxml -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/dct_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       syn_report -verbosereport -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.68 sec.
Execute       db_write -model dct -f -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model dct -bindview -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dct -p /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct 
Execute       export_constraint_db -f -tool general -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.constraint.tcl 
Execute       syn_report -designview -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.design.xml 
Command       syn_report done; 0.51 sec.
Execute       syn_report -csynthDesign -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dct -o /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dct 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dct 
INFO-FLOW: Model list for RTL component generation: entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_data_Pipeline_RD_Loop_Row] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.compgen.tcl 
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_data] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.compgen.tcl 
INFO-FLOW: Handling components in module [dct_1d] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.compgen.tcl 
INFO-FLOW: Found component dct_mul_mul_16s_14ns_29_4_0.
INFO-FLOW: Append model dct_mul_mul_16s_14ns_29_4_0
INFO-FLOW: Found component dct_mul_mul_16s_15s_29_4_0.
INFO-FLOW: Append model dct_mul_mul_16s_15s_29_4_0
INFO-FLOW: Found component dct_ama_submuladd_16s_16s_12ns_29s_29_4_0.
INFO-FLOW: Append model dct_ama_submuladd_16s_16s_12ns_29s_29_4_0
INFO-FLOW: Found component dct_mul_mul_17s_13ns_29_4_0.
INFO-FLOW: Append model dct_mul_mul_17s_13ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_18s_14ns_13ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_18s_14ns_13ns_29_4_0
INFO-FLOW: Found component dct_ama_submuladd_16s_16s_13ns_29s_29_4_0.
INFO-FLOW: Append model dct_ama_submuladd_16s_16s_13ns_29s_29_4_0
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29s_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29s_29_4_0
INFO-FLOW: Found component dct_mul_mul_17s_12ns_29_4_0.
INFO-FLOW: Append model dct_mul_mul_17s_12ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_18s_13ns_13ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_18s_13ns_13ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_16s_14ns_29s_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_16s_14ns_29s_29_4_0
INFO-FLOW: Found component dct_mac_muladd_16s_14ns_29ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_16s_14ns_29ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_16s_15s_13ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_13ns_29_4_0
INFO-FLOW: Found component dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0.
INFO-FLOW: Append model dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_17s_12ns_29s_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_17s_12ns_29s_29_4_0
INFO-FLOW: Found component dct_mac_muladd_16s_15s_29ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_16s_15s_29ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_17s_13ns_13ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_17s_13ns_13ns_29_4_0
INFO-FLOW: Found component dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0.
INFO-FLOW: Append model dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0
INFO-FLOW: Found component dct_mac_muladd_17s_13ns_29s_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_17s_13ns_29s_29_4_0
INFO-FLOW: Found component dct_mac_muladd_17s_12ns_13ns_29_4_0.
INFO-FLOW: Append model dct_mac_muladd_17s_12ns_13ns_29_4_0
INFO-FLOW: Handling components in module [dct_2d] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.compgen.tcl 
INFO-FLOW: Found component dct_frp_fifoout.
INFO-FLOW: Append model dct_frp_fifoout
INFO-FLOW: Found component dct_frp_pipeline_valid.
INFO-FLOW: Append model dct_frp_pipeline_valid
INFO-FLOW: Handling components in module [write_data_Pipeline_WR_Loop_Row] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.compgen.tcl 
INFO-FLOW: Found component dct_mux_84_16_1_1.
INFO-FLOW: Append model dct_mux_84_16_1_1
INFO-FLOW: Found component dct_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_data] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.compgen.tcl 
INFO-FLOW: Handling components in module [dct] ... 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.tcl 
INFO-FLOW: Found component dct_fifo_w64_d9_S.
INFO-FLOW: Append model dct_fifo_w64_d9_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_fifo_w16_d2_S.
INFO-FLOW: Append model dct_fifo_w16_d2_S
INFO-FLOW: Found component dct_gmem_m_axi.
INFO-FLOW: Append model dct_gmem_m_axi
INFO-FLOW: Found component dct_control_s_axi.
INFO-FLOW: Append model dct_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_data_Pipeline_RD_Loop_Row
INFO-FLOW: Append model read_data
INFO-FLOW: Append model dct_1d
INFO-FLOW: Append model dct_2d
INFO-FLOW: Append model write_data_Pipeline_WR_Loop_Row
INFO-FLOW: Append model write_data
INFO-FLOW: Append model dct
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dct_flow_control_loop_pipe_sequential_init dct_mul_mul_16s_14ns_29_4_0 dct_mul_mul_16s_15s_29_4_0 dct_ama_submuladd_16s_16s_12ns_29s_29_4_0 dct_mul_mul_17s_13ns_29_4_0 dct_mac_muladd_18s_14ns_13ns_29_4_0 dct_ama_submuladd_16s_16s_13ns_29s_29_4_0 dct_mac_muladd_16s_15s_29s_29_4_0 dct_mul_mul_17s_12ns_29_4_0 dct_mac_muladd_18s_13ns_13ns_29_4_0 dct_mac_muladd_16s_14ns_29s_29_4_0 dct_mac_muladd_16s_14ns_29ns_29_4_0 dct_mac_muladd_16s_15s_13ns_29_4_0 dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0 dct_mac_muladd_17s_12ns_29s_29_4_0 dct_mac_muladd_16s_15s_29ns_29_4_0 dct_mac_muladd_17s_13ns_13ns_29_4_0 dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0 dct_mac_muladd_17s_13ns_29s_29_4_0 dct_mac_muladd_17s_12ns_13ns_29_4_0 dct_frp_fifoout dct_frp_pipeline_valid dct_mux_84_16_1_1 dct_flow_control_loop_pipe_sequential_init dct_fifo_w64_d9_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_fifo_w16_d2_S dct_gmem_m_axi dct_control_s_axi entry_proc read_data_Pipeline_RD_Loop_Row read_data dct_1d dct_2d write_data_Pipeline_WR_Loop_Row write_data dct
INFO-FLOW: Generating /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_mul_mul_16s_14ns_29_4_0
INFO-FLOW: To file: write model dct_mul_mul_16s_15s_29_4_0
INFO-FLOW: To file: write model dct_ama_submuladd_16s_16s_12ns_29s_29_4_0
INFO-FLOW: To file: write model dct_mul_mul_17s_13ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_18s_14ns_13ns_29_4_0
INFO-FLOW: To file: write model dct_ama_submuladd_16s_16s_13ns_29s_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29s_29_4_0
INFO-FLOW: To file: write model dct_mul_mul_17s_12ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_18s_13ns_13ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_16s_14ns_29s_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_16s_14ns_29ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_13ns_29_4_0
INFO-FLOW: To file: write model dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_17s_12ns_29s_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_16s_15s_29ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_17s_13ns_13ns_29_4_0
INFO-FLOW: To file: write model dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_17s_13ns_29s_29_4_0
INFO-FLOW: To file: write model dct_mac_muladd_17s_12ns_13ns_29_4_0
INFO-FLOW: To file: write model dct_frp_fifoout
INFO-FLOW: To file: write model dct_frp_pipeline_valid
INFO-FLOW: To file: write model dct_mux_84_16_1_1
INFO-FLOW: To file: write model dct_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dct_fifo_w64_d9_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_fifo_w16_d2_S
INFO-FLOW: To file: write model dct_gmem_m_axi
INFO-FLOW: To file: write model dct_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_data_Pipeline_RD_Loop_Row
INFO-FLOW: To file: write model read_data
INFO-FLOW: To file: write model dct_1d
INFO-FLOW: To file: write model dct_2d
INFO-FLOW: To file: write model write_data_Pipeline_WR_Loop_Row
INFO-FLOW: To file: write model write_data
INFO-FLOW: To file: write model dct
INFO-FLOW: Generating /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS: read_platform_lib /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/vhdl' dstVlogDir='/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/vlog' tclDir='/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_mul_16s_14ns_29_4_0
dct_mul_mul_16s_15s_29_4_0
dct_ama_submuladd_16s_16s_12ns_29s_29_4_0
dct_mul_mul_17s_13ns_29_4_0
dct_mac_muladd_18s_14ns_13ns_29_4_0
dct_ama_submuladd_16s_16s_13ns_29s_29_4_0
dct_mac_muladd_16s_15s_29s_29_4_0
dct_mul_mul_17s_12ns_29_4_0
dct_mac_muladd_18s_13ns_13ns_29_4_0
dct_mac_muladd_16s_14ns_29s_29_4_0
dct_mac_muladd_16s_14ns_29ns_29_4_0
dct_mac_muladd_16s_15s_13ns_29_4_0
dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0
dct_mac_muladd_17s_12ns_29s_29_4_0
dct_mac_muladd_16s_15s_29ns_29_4_0
dct_mac_muladd_17s_13ns_13ns_29_4_0
dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0
dct_mac_muladd_17s_13ns_29s_29_4_0
dct_mac_muladd_17s_12ns_13ns_29_4_0
dct_frp_fifoout
dct_frp_pipeline_valid
dct_mux_84_16_1_1
dct_flow_control_loop_pipe_sequential_init
dct_fifo_w64_d9_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_gmem_m_axi
dct_control_s_axi
entry_proc
read_data_Pipeline_RD_Loop_Row
read_data
dct_1d
dct_2d
write_data_Pipeline_WR_Loop_Row
write_data
dct
' expOnly='0'
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.compgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.compgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Command       ap_source done; 0.25 sec.
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.compgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.compgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_r_c_U(dct_fifo_w64_d9_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_17_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_18_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_19_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_20_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_21_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_22_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_23_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_24_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_25_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_26_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_27_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_28_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_29_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_30_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_31_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_32_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_33_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_34_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_35_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_36_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_37_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_38_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_39_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_40_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_41_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_42_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_43_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_44_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_45_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_46_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_47_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_48_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_49_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_50_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_51_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_52_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_53_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_54_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_55_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_56_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_57_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_58_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_59_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_60_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_61_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_62_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_in_63_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_1_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_2_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_3_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_4_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_5_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_6_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_7_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_8_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_9_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_10_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_11_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_12_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_13_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_14_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_15_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_16_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_17_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_18_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_19_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_20_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_21_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_22_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_23_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_24_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_25_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_26_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_27_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_28_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_29_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_30_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_31_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_32_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_33_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_34_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_35_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_36_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_37_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_38_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_39_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_40_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_41_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_42_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_43_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_44_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_45_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_46_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_47_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_48_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_49_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_50_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_51_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_52_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_53_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_54_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_55_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_56_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_57_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_58_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_59_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_60_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_61_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_62_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'buf_2d_out_63_U(dct_fifo_w16_d2_S)' using Shift Registers.
Execute         source ./control.slave.tcl 
Command       ap_source done; 2.62 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.41 seconds. CPU system time: 0.14 seconds. Elapsed time: 6.64 seconds; current allocated memory: 388.215 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dct_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name read_data
INFO-FLOW: No bind nodes found for module_name dct_2d
INFO-FLOW: No bind nodes found for module_name write_data
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dct_flow_control_loop_pipe_sequential_init
dct_mul_mul_16s_14ns_29_4_0
dct_mul_mul_16s_15s_29_4_0
dct_ama_submuladd_16s_16s_12ns_29s_29_4_0
dct_mul_mul_17s_13ns_29_4_0
dct_mac_muladd_18s_14ns_13ns_29_4_0
dct_ama_submuladd_16s_16s_13ns_29s_29_4_0
dct_mac_muladd_16s_15s_29s_29_4_0
dct_mul_mul_17s_12ns_29_4_0
dct_mac_muladd_18s_13ns_13ns_29_4_0
dct_mac_muladd_16s_14ns_29s_29_4_0
dct_mac_muladd_16s_14ns_29ns_29_4_0
dct_mac_muladd_16s_15s_13ns_29_4_0
dct_ama_addmuladd_18s_16s_13ns_29ns_29_4_0
dct_mac_muladd_17s_12ns_29s_29_4_0
dct_mac_muladd_16s_15s_29ns_29_4_0
dct_mac_muladd_17s_13ns_13ns_29_4_0
dct_ama_submuladd_18s_16s_14ns_29ns_29_4_0
dct_mac_muladd_17s_13ns_29s_29_4_0
dct_mac_muladd_17s_12ns_13ns_29_4_0
dct_frp_fifoout
dct_frp_pipeline_valid
dct_mux_84_16_1_1
dct_flow_control_loop_pipe_sequential_init
dct_fifo_w64_d9_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_fifo_w16_d2_S
dct_gmem_m_axi
dct_control_s_axi
entry_proc
read_data_Pipeline_RD_Loop_Row
read_data
dct_1d
dct_2d
write_data_Pipeline_WR_Loop_Row
write_data
dct
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.rtl_wrap.cfg.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data_Pipeline_RD_Loop_Row.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/read_data.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_1d.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct_2d.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data_Pipeline_WR_Loop_Row.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/write_data.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.tbgen.tcl 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2L-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/dct.constraint.tcl 
Execute       sc_get_clocks dct 
Execute       source /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dct LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE dct LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST dct MODULE2INSTS {dct dct entry_proc entry_proc_U0 read_data read_data_U0 read_data_Pipeline_RD_Loop_Row grp_read_data_Pipeline_RD_Loop_Row_fu_309 dct_2d dct_2d_U0 dct_1d {grp_dct_1d_fu_526 grp_dct_1d_fu_546 grp_dct_1d_fu_566 grp_dct_1d_fu_586 grp_dct_1d_fu_606 grp_dct_1d_fu_626 grp_dct_1d_fu_646 grp_dct_1d_fu_666} write_data write_data_U0 write_data_Pipeline_WR_Loop_Row grp_write_data_Pipeline_WR_Loop_Row_fu_572} INST2MODULE {dct dct entry_proc_U0 entry_proc read_data_U0 read_data grp_read_data_Pipeline_RD_Loop_Row_fu_309 read_data_Pipeline_RD_Loop_Row dct_2d_U0 dct_2d grp_dct_1d_fu_526 dct_1d grp_dct_1d_fu_546 dct_1d grp_dct_1d_fu_566 dct_1d grp_dct_1d_fu_586 dct_1d grp_dct_1d_fu_606 dct_1d grp_dct_1d_fu_626 dct_1d grp_dct_1d_fu_646 dct_1d grp_dct_1d_fu_666 dct_1d write_data_U0 write_data grp_write_data_Pipeline_WR_Loop_Row_fu_572 write_data_Pipeline_WR_Loop_Row} INSTDATA {dct {DEPTH 1 CHILDREN {entry_proc_U0 read_data_U0 dct_2d_U0 write_data_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} read_data_U0 {DEPTH 2 CHILDREN grp_read_data_Pipeline_RD_Loop_Row_fu_309} grp_read_data_Pipeline_RD_Loop_Row_fu_309 {DEPTH 3 CHILDREN {}} dct_2d_U0 {DEPTH 2 CHILDREN {grp_dct_1d_fu_526 grp_dct_1d_fu_546 grp_dct_1d_fu_566 grp_dct_1d_fu_586 grp_dct_1d_fu_606 grp_dct_1d_fu_626 grp_dct_1d_fu_646 grp_dct_1d_fu_666}} grp_dct_1d_fu_526 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_546 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_566 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_586 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_606 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_626 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_646 {DEPTH 3 CHILDREN {}} grp_dct_1d_fu_666 {DEPTH 3 CHILDREN {}} write_data_U0 {DEPTH 2 CHILDREN grp_write_data_Pipeline_WR_Loop_Row_fu_572} grp_write_data_Pipeline_WR_Loop_Row_fu_572 {DEPTH 3 CHILDREN {}}} MODULEDATA {read_data_Pipeline_RD_Loop_Row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_981_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74 VARIABLE add_ln74 LOOP RD_Loop_Row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct_1d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_152_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6517_fu_180_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp6517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_204_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U85 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_29_4_0_U71 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_0_U86 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_0_U87 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_0_U75 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_0_U75 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp15_fu_220_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_13ns_29_4_0_U76 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_12ns_29s_29_4_0_U75 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U85 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_0_U86 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_0_U87 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp19_fu_230_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp20_fu_240_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp25_fu_246_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_0_U77 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_14ns_13ns_29_4_0_U77 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U89 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_0_U72 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_29_4_0_U78 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_0_U90 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_0_U79 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_0_U79 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp33_fu_275_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_0_U91 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_16s_16s_13ns_29s_29_4_0_U79 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U89 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_29s_29_4_0_U91 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_13ns_29_4_0_U90 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35_fu_281_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp36_fu_303_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_0_U92 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_14ns_29_4_0_U73 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_0_U80 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_0_U93 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_12ns_29_4_0_U81 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp43_fu_376_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_0_U94 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29s_29_4_0_U80 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15s_29ns_29_4_0_U92 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_0_U93 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_13ns_29_4_0_U94 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp47_fu_342_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp48_fu_352_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE tmp50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_0_U82 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18s_13ns_13ns_29_4_0_U82 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U96 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_0_U74 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_0_U83 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_15s_29_4_0_U84 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE mul_ln22_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_0_U97 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:22 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_0_U98 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:32 VARIABLE mul_ln32_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29s_29_4_0_U83 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_14ns_29ns_29_4_0_U96 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_13ns_29s_29_4_0_U97 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_17s_12ns_13ns_29_4_0_U98 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:34 VARIABLE add_ln34_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 28 BRAM 0 URAM 0}} write_data_Pipeline_WR_Loop_Row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_629_p2 SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87 VARIABLE add_ln87 LOOP WR_Loop_Row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dct {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_r_c_U SOURCE /mnt/HLSNAS/03.aGBUtS/dct_prj/DATAFLOW/directives.tcl:7 VARIABLE output_r_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_1_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_2_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_3_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_4_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_5_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_6_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_7_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_8_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_9_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_10_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_11_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_12_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_13_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_14_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_15_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_16_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_17_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_18_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_19_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_20_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_21_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_22_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_23_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_24_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_25_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_26_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_27_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_28_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_29_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_30_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_31_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_32_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_33_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_34_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_35_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_36_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_37_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_38_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_39_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_40_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_41_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_42_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_43_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_44_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_45_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_46_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_47_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_48_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_49_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_50_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_51_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_52_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_53_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_54_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_55_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_56_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_57_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_58_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_59_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_60_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_61_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_62_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_in_63_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:101 VARIABLE buf_2d_in_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_1_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_2_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_3_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_4_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_5_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_6_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_7_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_8_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_9_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_10_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_11_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_12_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_13_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_14_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_15_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_16_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_17_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_18_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_19_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_20_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_21_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_22_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_23_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_24_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_25_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_26_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_27_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_28_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_29_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_30_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_31_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_32_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_33_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_34_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_35_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_36_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_37_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_38_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_39_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_40_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_41_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_42_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_43_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_44_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_45_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_46_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_47_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_48_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_49_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_50_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_51_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_52_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_53_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_54_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_55_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_56_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_57_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_58_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_59_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_60_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_61_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_62_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME buf_2d_out_63_U SOURCE Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:103 VARIABLE buf_2d_out_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 224 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} read_data {AREA {DSP 0 BRAM 0 URAM 0}} dct_2d {AREA {DSP 224 BRAM 0 URAM 0}} write_data {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 401.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
Execute       syn_report -model dct -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.38 sec.
Command   csynth_design done; 18.67 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.55 seconds. CPU system time: 0.68 seconds. Elapsed time: 18.67 seconds; current allocated memory: -839.754 MB.
Command ap_source done; 19.35 sec.
Execute cleanup_all 
