##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Path to directory of SDC files to use
sdc_dir = sdc

# Add circuits to list to sweep
circuit_list_add=diffeq2.v

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml

# Parse info and how to parse
parse_file=vpr_chain.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements_chain.txt

# Script parameters
#script_params=
