16:50:17 INFO  : Registering command handlers for SDK TCF services
16:50:18 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\temp_xsdb_launch_script.tcl
16:50:21 INFO  : XSCT server has started successfully.
16:50:23 INFO  : Successfully done setting XSCT server connection channel  
16:50:23 INFO  : Successfully done setting SDK workspace  
16:50:23 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf.
16:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
16:52:54 INFO  : 'fpga -state' command is executed.
16:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:22 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
16:53:22 INFO  : 'jtag frequency' command is executed.
16:53:22 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:53:23 INFO  : Context for 'APU' is selected.
16:53:23 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
16:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:23 INFO  : Context for 'APU' is selected.
16:53:23 INFO  : 'stop' command is executed.
16:53:23 INFO  : 'ps7_init' command is executed.
16:53:23 INFO  : 'ps7_post_config' command is executed.
16:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:23 INFO  : The application 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:23 INFO  : Memory regions updated for context APU
16:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:53:24 INFO  : 'con' command is executed.
16:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

16:53:24 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
16:54:10 INFO  : 'fpga -state' command is executed.
16:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:12 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
16:54:12 INFO  : 'jtag frequency' command is executed.
16:54:12 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
16:54:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:12 INFO  : Context for 'APU' is selected.
16:54:12 INFO  : 'stop' command is executed.
16:54:13 INFO  : 'ps7_init' command is executed.
16:54:13 INFO  : 'ps7_post_config' command is executed.
16:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 INFO  : The application 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:13 INFO  : 'con' command is executed.
16:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

16:54:13 INFO  : Disconnected from the channel tcfchan#1.
17:45:27 WARN  : channel "tcfchan#1" closed
17:47:00 INFO  : Registering command handlers for SDK TCF services
17:47:01 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\temp_xsdb_launch_script.tcl
17:47:04 INFO  : XSCT server has started successfully.
17:47:05 INFO  : Successfully done setting XSCT server connection channel  
17:47:05 INFO  : Successfully done setting SDK workspace  
17:47:05 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf.
17:47:05 INFO  : Checking for hwspec changes in the project Design_first_wrapper_hw_platform_0.
17:47:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1528559168232,  Project:1528555548545
17:47:08 INFO  : The hardware specification for project 'Design_first_wrapper_hw_platform_0' is different from D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf.
17:47:08 INFO  : Copied contents of D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf into \Design_first_wrapper_hw_platform_0\system.hdf.
17:47:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:47:13 INFO  : 
17:47:14 INFO  : Updating hardware inferred compiler options for Test.
17:47:14 INFO  : Clearing existing target manager status.
17:50:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:50:24 INFO  : 'fpga -state' command is executed.
17:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:48 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
17:50:48 INFO  : 'jtag frequency' command is executed.
17:50:48 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:48 INFO  : Context for 'APU' is selected.
17:50:48 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
17:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:48 INFO  : Context for 'APU' is selected.
17:50:48 INFO  : 'stop' command is executed.
17:50:48 INFO  : 'ps7_init' command is executed.
17:50:48 INFO  : 'ps7_post_config' command is executed.
17:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:49 INFO  : The application 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test1/Debug/Test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Test1/Debug/Test1.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:49 INFO  : 'con' command is executed.
17:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

17:50:49 INFO  : Disconnected from the channel tcfchan#1.
17:51:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
17:51:42 INFO  : 'fpga -state' command is executed.
17:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:46 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
17:58:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:59:20 INFO  : Registering command handlers for SDK TCF services
17:59:21 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\temp_xsdb_launch_script.tcl
17:59:24 INFO  : XSCT server has started successfully.
17:59:25 INFO  : Successfully done setting XSCT server connection channel  
17:59:25 INFO  : Successfully done setting SDK workspace  
17:59:25 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf.
17:59:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:55 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
17:59:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:03 WARN  : Part name present in the hardware specification 'xc7z020clg484-1' doesn't match the one present on the target 'xc7z010'.
18:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:04:19 INFO  : Registering command handlers for SDK TCF services
18:04:19 INFO  : Launching XSCT server: xsct.bat -interactive D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\temp_xsdb_launch_script.tcl
18:04:21 INFO  : XSCT server has started successfully.
18:04:22 INFO  : Successfully done setting XSCT server connection channel  
18:04:22 INFO  : Successfully done setting SDK workspace  
18:04:22 INFO  : Processing command line option -hwspec D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper.hdf.
18:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:06:24 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/Design_first_wrapper.bit"
18:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:07:23 INFO  : 'fpga -state' command is executed.
18:07:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:24 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:07:24 INFO  : 'jtag frequency' command is executed.
18:07:24 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:24 INFO  : Context for 'APU' is selected.
18:07:24 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
18:07:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:24 INFO  : Context for 'APU' is selected.
18:07:24 INFO  : 'stop' command is executed.
18:07:24 INFO  : 'ps7_init' command is executed.
18:07:24 INFO  : 'ps7_post_config' command is executed.
18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : The application 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/HelloWorld/Debug/HelloWorld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
dow D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/HelloWorld/Debug/HelloWorld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:24 INFO  : 'con' command is executed.
18:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
con
----------------End of Script----------------

18:07:24 INFO  : Disconnected from the channel tcfchan#1.
18:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:11:24 INFO  : 'fpga -state' command is executed.
18:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:24 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:11:24 INFO  : 'jtag frequency' command is executed.
18:11:24 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:24 INFO  : Context for 'APU' is selected.
18:11:26 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
18:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:28 INFO  : Context for 'APU' is selected.
18:11:28 INFO  : 'stop' command is executed.
18:11:28 INFO  : 'ps7_init' command is executed.
18:11:28 INFO  : 'ps7_post_config' command is executed.
18:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:11:28 INFO  : Memory regions updated for context APU
18:11:29 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:16:15 INFO  : Disconnected from the channel tcfchan#2.
18:16:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:16:23 INFO  : 'fpga -state' command is executed.
18:16:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:23 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:16:23 INFO  : 'jtag frequency' command is executed.
18:16:23 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:23 INFO  : Context for 'APU' is selected.
18:16:25 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
18:16:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:25 INFO  : Context for 'APU' is selected.
18:16:25 INFO  : 'stop' command is executed.
18:16:25 INFO  : 'ps7_init' command is executed.
18:16:25 INFO  : 'ps7_post_config' command is executed.
18:16:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:16:25 INFO  : Memory regions updated for context APU
18:16:25 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:21:42 INFO  : FPGA configured successfully with bitstream "D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/Design_first_wrapper.bit"
18:23:20 INFO  : Disconnected from the channel tcfchan#3.
18:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279785460A" && level==0} -index 1' command is executed.
18:32:32 INFO  : 'fpga -state' command is executed.
18:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:32 INFO  : Jtag cable 'Digilent Zybo 210279785460A' is selected.
18:32:32 INFO  : 'jtag frequency' command is executed.
18:32:32 INFO  : Sourcing of 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:32 INFO  : Context for 'APU' is selected.
18:32:34 INFO  : Hardware design information is loaded from 'D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf'.
18:32:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:32:34 INFO  : Context for 'APU' is selected.
18:32:34 INFO  : 'stop' command is executed.
18:32:34 INFO  : 'ps7_init' command is executed.
18:32:34 INFO  : 'ps7_post_config' command is executed.
18:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
loadhw -hw D:/Smartgit/RTS-/TestProject/Hello_World/Hello_World.sdk/Design_first_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279785460A"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

18:32:34 INFO  : Memory regions updated for context APU
18:32:34 INFO  : Launch script is exported to file 'D:\Smartgit\RTS-\TestProject\Hello_World\Hello_World.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:59 INFO  : Disconnected from the channel tcfchan#4.
