<dec f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='43' type='llvm::SwitchCG::CaseClusterKind'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='55' u='w' c='_ZN4llvm8SwitchCG11CaseCluster5rangeEPKNS_11ConstantIntES4_PNS_17MachineBasicBlockENS_17BranchProbabilityE'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='66' u='w' c='_ZN4llvm8SwitchCG11CaseCluster9jumpTableEPKNS_11ConstantIntES4_jNS_17BranchProbabilityE'/>
<use f='llvm/llvm/include/llvm/CodeGen/SwitchLoweringUtils.h' l='77' u='w' c='_ZN4llvm8SwitchCG11CaseCluster8bitTestsEPKNS_11ConstantIntES4_jNS_17BranchProbabilityE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1182' u='r' c='_ZN4llvm12IRTranslator19lowerSwitchWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_RNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1210' u='r' c='_ZN4llvm12IRTranslator19lowerSwitchWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_RNS_16MachineIRBuilderE'/>
<offset>0</offset>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10358' u='r' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10388' u='r' c='_ZN4llvm19SelectionDAGBuilder13lowerWorkItemENS_8SwitchCG18SwitchWorkListItemEPNS_5ValueEPNS_17MachineBasicBlockES6_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10614' u='r' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='10631' u='r' c='_ZN4llvm19SelectionDAGBuilder13splitWorkItemERNS_11SmallVectorINS_8SwitchCG18SwitchWorkListItemELj4EEERKS3_PNS_5ValueEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/SwitchLoweringUtils.cpp' l='325' u='r' c='_ZN4llvm8SwitchCG14SwitchLowering19findBitTestClustersERSt6vectorINS0_11CaseClusterESaIS3_EEPKNS_10SwitchInstE'/>
