WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2567544 heartbeat IPC: 3.895 cumulative IPC: 3.895 (Simulation time: 00 hr 02 min 19 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 02 min 19 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2567545 cumulative IPC: 3.895 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11238096 heartbeat IPC: 1.153 cumulative IPC: 1.153 (Simulation time: 00 hr 05 min 32 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 8670552 cumulative IPC: 1.153 (Simulation time: 00 hr 05 min 32 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 8670552 cumulative IPC: 1.153 (Simulation time: 00 hr 05 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1495B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.153 instructions: 10000003 cycles: 8670552
CPU 0 Branch Prediction Accuracy: 99.18% MPKI: 0.0095 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0095
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      65815 HIT:       8640 MISS:      57175
LLC LOAD         ACCESS:      46827 HIT:         53 MISS:      46774
LLC RFO          ACCESS:       8508 HIT:          0 MISS:       8508
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       8555 HIT:       8553 MISS:          2
LLC TRANSLATION  ACCESS:       1925 HIT:         34 MISS:       1891
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 499.4 cycles
cpu0_DTLB TOTAL        ACCESS:    2313443 HIT:    2149008 MISS:     164435
cpu0_DTLB LOAD         ACCESS:    2313443 HIT:    2149008 MISS:     164435
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.81 cycles
cpu0_ITLB TOTAL        ACCESS:    1516259 HIT:    1516259 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1516259 HIT:    1516259 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3613979 HIT:    3446724 MISS:     167255
cpu0_L1D LOAD         ACCESS:    2473584 HIT:    2361745 MISS:     111839
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1060532 HIT:    1046353 MISS:      14179
cpu0_L1D TRANSLATION  ACCESS:      79863 HIT:      38626 MISS:      41237
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 183.6 cycles
cpu0_L1I TOTAL        ACCESS:    1975284 HIT:    1975284 MISS:          0
cpu0_L1I LOAD         ACCESS:    1975284 HIT:    1975284 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     165236 HIT:     107973 MISS:      57263
cpu0_L2C LOAD         ACCESS:      99238 HIT:      52411 MISS:      46827
cpu0_L2C RFO          ACCESS:      12189 HIT:       3681 MISS:       8508
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      12608 HIT:      12605 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      41201 HIT:      39276 MISS:       1925
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 519.6 cycles
cpu0_STLB TOTAL        ACCESS:     117062 HIT:      74627 MISS:      42435
cpu0_STLB LOAD         ACCESS:     117062 HIT:      74627 MISS:      42435
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 49.58 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       8667
  ROW_BUFFER_MISS:      48504
 AVG DBUS CONGESTED CYCLE: 3.928
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1566
  FULL:      14085
