library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
 
entity RAM_4_16 is
port(writeClk : in std_logic;
      writeEnable : in std_logic;
      writeData : in std_logic_vector(16 downto 0);
      address : in std_logic_vector(2 downto 0);
     readData : out std_logic_vector(16 downto 0));
end Ram;
 
architecture Behavioral of Ram is
subtype TDataWord is std_logic_vector(16 downto 0);
type TMemory is array (0 to 15) of TDataWord;
signal s_memory : TMemory;
 
begin
    process(writeClk)
    begin
        if (rising_edge(writeClk)) then
            if (writeEnable = '1') then
                s_memory(to_integer(unsigned(address))) <= writeData;
            end if;
        end if;
    end process;
    readData <= s_memory(to_integer(unsigned(address)));
end Behavioral;