{"David E. Shaw": [["Anton, a special-purpose machine for molecular dynamics simulation", ["David E. Shaw", "Martin M. Deneroff", "Ron O. Dror", "Jeffrey Kuskin", "Richard H. Larson", "John K. Salmon", "Cliff Young", "Brannon Batson", "Kevin J. Bowers", "Jack C. Chao", "Michael P. Eastwood", "Joseph Gagliardo", "J. P. Grossman", "Richard C. Ho", "Doug Ierardi", "Istvan Kolossvary", "John L. Klepeis", "Timothy Layman", "Christine McLeavey", "Mark A. Moraes", "Rolf Mueller", "Edward C. Priest", "Yibing Shan", "Jochen Spengler", "Michael Theobald", "Brian Towles", "Stanley C. Wang"], "https://doi.org/10.1145/1250662.1250664", "isca", 2007]], "Xiaobo Fan": [["Power provisioning for a warehouse-sized computer", ["Xiaobo Fan", "Wolf-Dietrich Weber", "Luiz Andre Barroso"], "https://doi.org/10.1145/1250662.1250665", "isca", 2007]], "Colin Blundell": [["Making the fast case common and the uncommon case simple in unbounded transactional memory", ["Colin Blundell", "Joe Devietti", "E. Christopher Lewis", "Milo M. K. Martin"], "https://doi.org/10.1145/1250662.1250667", "isca", 2007]], "Weirong Zhu": [["Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures", ["Weirong Zhu", "Vugranam C. Sreedhar", "Ziang Hu", "Guang R. Gao"], "https://doi.org/10.1145/1250662.1250668", "isca", 2007]], "Michael R. Marty": [["Virtual hierarchies to support server consolidation", ["Michael R. Marty", "Mark D. Hill"], "https://doi.org/10.1145/1250662.1250670", "isca", 2007]], "Kyle J. Nesbit": [["Virtual private caches", ["Kyle J. Nesbit", "James Laudon", "James E. Smith"], "https://doi.org/10.1145/1250662.1250671", "isca", 2007]], "Chi Cao Minh": [["An effective hybrid transactional memory system with strong isolation guarantees", ["Chi Cao Minh", "Martin Trautmann", "JaeWoong Chung", "Austen McDonald", "Nathan Grasso Bronson", "Jared Casper", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1250662.1250673", "isca", 2007]], "Jayaram Bobba": [["Performance pathologies in hardware transactional memory", ["Jayaram Bobba", "Kevin E. Moore", "Haris Volos", "Luke Yen", "Mark D. Hill", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1250662.1250674", "isca", 2007]], "Hany E. Ramadan": [["MetaTM//TxLinux: transactional memory for an operating system", ["Hany E. Ramadan", "Christopher J. Rossbach", "Donald E. Porter", "Owen S. Hofmann", "Bhandari Aditya", "Emmett Witchel"], "https://doi.org/10.1145/1250662.1250675", "isca", 2007]], "Arrvindh Shriraman": [["An integrated hardware-software approach to flexible transactional memory", ["Arrvindh Shriraman", "Michael F. Spear", "Hemayet Hossain", "Virendra J. Marathe", "Sandhya Dwarkadas", "Michael L. Scott"], "https://doi.org/10.1145/1250662.1250676", "isca", 2007]], "Pablo Abad Fidalgo": [["Rotary router: an efficient architecture for CMP interconnection networks", ["Pablo Abad Fidalgo", "Valentin Puente", "Jose-Angel Gregorio", "Pablo Prieto"], "https://doi.org/10.1145/1250662.1250678", "isca", 2007]], "Amit Kumar": [["Express virtual channels: towards the ideal interconnection fabric", ["Amit Kumar", "Li-Shiuan Peh", "Partha Kundu", "Niraj K. Jha"], "https://doi.org/10.1145/1250662.1250681", "isca", 2007]], "Sanjeev Kumar": [["Carbon: architectural support for fine-grained parallelism on chip multiprocessors", ["Sanjeev Kumar", "Christopher J. Hughes", "Anthony D. Nguyen"], "https://doi.org/10.1145/1250662.1250683", "isca", 2007]], "Naveen Neelakantam": [["Hardware atomicity for reliable software speculation", ["Naveen Neelakantam", "Ravi Rajwar", "Suresh Srinivas", "Uma Srinivasan", "Craig B. Zilles"], "https://doi.org/10.1145/1250662.1250684", "isca", 2007]], "Engin Ipek": [["Core fusion: accommodating software diversity in chip multiprocessors", ["Engin Ipek", "Meyrem Kirman", "Nevin Kirman", "Jose F. Martinez"], "https://doi.org/10.1145/1250662.1250686", "isca", 2007]], "Eric Chi": [["Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits", ["Eric Chi", "Stephen A. Lyon", "Margaret Martonosi"], "https://doi.org/10.1145/1250662.1250687", "isca", 2007]], "Xuejun Yang": [["A 64-bit stream processor architecture for scientific applications", ["Xuejun Yang", "Xiaobo Yan", "Zuocheng Xing", "Yu Deng", "Jiang Jiang", "Ying Zhang"], "https://doi.org/10.1145/1250662.1250689", "isca", 2007]], "Christopher J. Hughes": [["Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors", ["Christopher J. Hughes", "Radek Grzeszczuk", "Eftychios Sifakis", "Daehyun Kim", "Sanjeev Kumar", "Andrew Selle", "Jatin Chhugani", "Matthew J. Holliman", "Yen-Kuang Chen"], "https://doi.org/10.1145/1250662.1250690", "isca", 2007]], "Thomas Y. Yeh": [["ParallAX: an architecture for real-time physics", ["Thomas Y. Yeh", "Petros Faloutsos", "Sanjay J. Patel", "Glenn Reinman"], "https://doi.org/10.1145/1250662.1250691", "isca", 2007]], "Martha Mercaldi Kim": [["Architectural implications of brick and mortar silicon manufacturing", ["Martha Mercaldi Kim", "Mojtaba Mehrara", "Mark Oskin", "Todd M. Austin"], "https://doi.org/10.1145/1250662.1250693", "isca", 2007]], "Ahmed M. Amin": [["Aquacore: a programmable architecture for microfluidics", ["Ahmed M. Amin", "Mithuna Thottethodi", "T. N. Vijaykumar", "Steven Wereley", "Stephen C. Jacobson"], "https://doi.org/10.1145/1250662.1250694", "isca", 2007]], "Thomas F. Wenisch": [["Mechanisms for store-wait-free multiprocessors", ["Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1145/1250662.1250696", "isca", 2007]], "Luis Ceze": [["BulkSC: bulk enforcement of sequential consistency", ["Luis Ceze", "James Tuck", "Pablo Montesinos", "Josep Torrellas"], "https://doi.org/10.1145/1250662.1250697", "isca", 2007]], "Bruno Diniz": [["Limiting the power consumption of main memory", ["Bruno Diniz", "Dorgival Olavo Guedes Neto", "Wagner Meira Jr.", "Ricardo Bianchini"], "https://doi.org/10.1145/1250662.1250699", "isca", 2007]], "Francisco J. Mesa-Martinez": [["Power model validation through thermal measurements", ["Francisco J. Mesa-Martinez", "Joseph Nayfach-Battilana", "Jose Renau"], "https://doi.org/10.1145/1250662.1250700", "isca", 2007]], "Jiang Lin": [["Thermal modeling and management of DRAM memory systems", ["Jiang Lin", "Hongzhong Zheng", "Zhichun Zhu", "Howard David", "Zhao Zhang"], "https://doi.org/10.1145/1250662.1250701", "isca", 2007]], "Abhishek Tiwari": [["ReCycle: : pipeline adaptation to tolerate process variation", ["Abhishek Tiwari", "Smruti R. Sarangi", "Josep Torrellas"], "https://doi.org/10.1145/1250662.1250703", "isca", 2007]], "Peter G. Sassone": [["Matrix scheduler reloaded", ["Peter G. Sassone", "Jeff Rupley", "Edward Brekelbaum", "Gabriel H. Loh", "Bryan Black"], "https://doi.org/10.1145/1250662.1250704", "isca", 2007]], "Simha Sethumadhavan": [["Late-binding: enabling unordered load-store queues", ["Simha Sethumadhavan", "Franziska Roesner", "Joel S. Emer", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1145/1250662.1250705", "isca", 2007]], "Jacob Leverich": [["Comparing memory systems for chip multiprocessors", ["Jacob Leverich", "Hideho Arakida", "Alex Solomatnikov", "Amin Firoozshahian", "Mark Horowitz", "Christos Kozyrakis"], "https://doi.org/10.1145/1250662.1250707", "isca", 2007]], "Naveen Muralimanohar": [["Interconnect design considerations for large NUCA caches", ["Naveen Muralimanohar", "Rajeev Balasubramonian"], "https://doi.org/10.1145/1250662.1250708", "isca", 2007]], "Moinuddin K. Qureshi": [["Adaptive insertion policies for high performance caching", ["Moinuddin K. Qureshi", "Aamer Jaleel", "Yale N. Patt", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1250662.1250709", "isca", 2007]], "Paul A. Karger": [["Performance and security lessons learned from virtualizing the alpha processor", ["Paul A. Karger"], "https://doi.org/10.1145/1250662.1250711", "isca", 2007]], "Tejas Karkhanis": [["Automated design of application specific superscalar processors: an analytical approach", ["Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1250662.1250712", "isca", 2007]], "Aashish Phansalkar": [["Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite", ["Aashish Phansalkar", "Ajay Joshi", "Lizy Kurian John"], "https://doi.org/10.1145/1250662.1250713", "isca", 2007]], "Andrew D. Hilton": [["Ginger: control independence using tag rewriting", ["Andrew D. Hilton", "Amir Roth"], "https://doi.org/10.1145/1250662.1250716", "isca", 2007]], "Ahmed S. Al-Zawawi": [["Transparent control independence (TCI)", ["Ahmed S. Al-Zawawi", "Vimal K. Reddy", "Eric Rotenberg", "Haitham Akkary"], "https://doi.org/10.1145/1250662.1250717", "isca", 2007]], "Nicholas J. Wang": [["Examining ACE analysis reliability estimates using fault-injection", ["Nicholas J. Wang", "Aqeel Mahesri", "Sanjay J. Patel"], "https://doi.org/10.1145/1250662.1250719", "isca", 2007]], "Nidhi Aggarwal": [["Configurable isolation: building high availability systems with commodity multi-core processors", ["Nidhi Aggarwal", "Parthasarathy Ranganathan", "Norman P. Jouppi", "James E. Smith"], "https://doi.org/10.1145/1250662.1250720", "isca", 2007]], "Michael Dalton": [["Raksha: a flexible information flow architecture for software security", ["Michael Dalton", "Hari Kannan", "Christos Kozyrakis"], "https://doi.org/10.1145/1250662.1250722", "isca", 2007]], "Zhenghong Wang": [["New cache designs for thwarting software cache-based side channel attacks", ["Zhenghong Wang", "Ruby B. Lee"], "https://doi.org/10.1145/1250662.1250723", "isca", 2007]], "Niranjan Soundararajan": [["Mechanisms for bounding vulnerabilities of processor structures", ["Niranjan Soundararajan", "Angshuman Parashar", "Anand Sivasubramaniam"], "https://doi.org/10.1145/1250662.1250725", "isca", 2007]], "Kristen R. Walcott": [["Dynamic prediction of architectural vulnerability from microarchitectural state", ["Kristen R. Walcott", "Greg Humphreys", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1250662.1250726", "isca", 2007]]}