#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 15 19:42:50 2021
# Process ID: 75367
# Current directory: /home/lucia/OScourse/skeleton/src
# Command line: vivado
# Log file: /home/lucia/OScourse/skeleton/src/vivado.log
# Journal file: /home/lucia/OScourse/skeleton/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lucia/game/game.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-05:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_1
file mkdir /home/lucia/game/game.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/lucia/game/game.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 /home/lucia/game/game.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/bottom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bottom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2458] undeclared symbol draw_r, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:106]
INFO: [VRFC 10-2458] undeclared symbol draw_g, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:107]
INFO: [VRFC 10-2458] undeclared symbol draw_b, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/imports/source/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2458] undeclared symbol display_region, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/vga_out.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol hsync, assumed default net type wire [/home/lucia/game/game.srcs/sim_1/new/test.v:43]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [/home/lucia/game/game.srcs/sim_1/new/test.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
xelab -wto 15638f4cba904a889f745f6bdf3f6380 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 15638f4cba904a889f745f6bdf3f6380 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_r' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_g' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_b' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:138]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [/home/lucia/game/game.srcs/sim_1/new/test.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.mode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bottom
Compiling module xil_defaultlib.back
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/lucia/game/game.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lucia/game/game.sim/sim_1/behav/xsim/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov 15 19:56:21 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 15 19:56:21 2021...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7784.832 ; gain = 0.000 ; free physical = 1515 ; free virtual = 4089
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 7895.887 ; gain = 111.055 ; free physical = 1456 ; free virtual = 4045
run all
run: Time (s): cpu = 00:00:58 ; elapsed = 00:00:55 . Memory (MB): peak = 7895.887 ; gain = 0.000 ; free physical = 138 ; free virtual = 3924
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:57 ; elapsed = 00:00:07 . Memory (MB): peak = 7895.887 ; gain = 0.000 ; free physical = 1180 ; free virtual = 3938
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/bottom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bottom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_top
INFO: [VRFC 10-2458] undeclared symbol draw_r, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:106]
INFO: [VRFC 10-2458] undeclared symbol draw_g, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:107]
INFO: [VRFC 10-2458] undeclared symbol draw_b, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sources_1/imports/source/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2458] undeclared symbol display_region, assumed default net type wire [/home/lucia/game/game.srcs/sources_1/imports/source/vga_out.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lucia/game/game.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2458] undeclared symbol hsync, assumed default net type wire [/home/lucia/game/game.srcs/sim_1/new/test.v:43]
INFO: [VRFC 10-2458] undeclared symbol vsync, assumed default net type wire [/home/lucia/game/game.srcs/sim_1/new/test.v:44]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
xelab -wto 15638f4cba904a889f745f6bdf3f6380 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 15638f4cba904a889f745f6bdf3f6380 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_r' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:136]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_g' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:137]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'draw_b' [/home/lucia/game/game.srcs/sources_1/imports/source/game_top.v:138]
WARNING: [VRFC 10-5021] port 'btn' is not connected on this instance [/home/lucia/game/game.srcs/sim_1/new/test.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=49.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.mode
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.bottom
Compiling module xil_defaultlib.back
Compiling module xil_defaultlib.game_top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lucia/game/game.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7916.164 ; gain = 20.277 ; free physical = 1532 ; free virtual = 3907
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 7916.164 ; gain = 0.000 ; free physical = 1252 ; free virtual = 3901
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7916.164 ; gain = 0.000 ; free physical = 987 ; free virtual = 3878
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:01:59 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:01:59 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:11:53 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:11:53 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:26:55 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:26:55 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIMARY_PORT {clkin1}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Mon Nov 15 20:32:51 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/lucia/game/game.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/lucia/game/game.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/lucia/game/game.ip_user_files/sim_scripts -ip_user_files_dir /home/lucia/game/game.ip_user_files -ipstatic_source_dir /home/lucia/game/game.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lucia/game/game.cache/compile_simlib/modelsim} {questa=/home/lucia/game/game.cache/compile_simlib/questa} {ies=/home/lucia/game/game.cache/compile_simlib/ies} {xcelium=/home/lucia/game/game.cache/compile_simlib/xcelium} {vcs=/home/lucia/game/game.cache/compile_simlib/vcs} {riviera=/home/lucia/game/game.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:33:11 2021] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: /home/lucia/game/game.runs/clk_wiz_0_synth_1/runme.log
synth_1: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:33:11 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:42:34 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:42:34 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:44:20 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:44:20 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:48:18 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:48:18 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:50:05 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:50:05 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:51:34 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:51:34 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Nov 15 20:55:58 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 20:57:41 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 20:57:41 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 21:01:54 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 21:01:54 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-05:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 21:05:38 2021] Launched synth_1...
Run output will be captured here: /home/lucia/game/game.runs/synth_1/runme.log
[Mon Nov 15 21:05:38 2021] Launched impl_1...
Run output will be captured here: /home/lucia/game/game.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/game/game.runs/impl_1/game_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/lucia/game/game.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lucia/game/game.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Nov 15 21:09:11 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 15 21:09:11 2021...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8282.996 ; gain = 0.000 ; free physical = 1750 ; free virtual = 3659
open_project /home/lucia/es3b2/ES2E3/lab3/lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/lucia/es3b2/ES2E3/lab4/next/next.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Mon Nov 15 21:12:13 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files/sim_scripts -ip_user_files_dir /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files -ipstatic_source_dir /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/modelsim} {questa=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/questa} {ies=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/ies} {xcelium=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/xcelium} {vcs=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/vcs} {riviera=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.JITTER_SEL {No_Jitter} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
open_project /home/lucia/game/game.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project next
export_ip_user_files -of_objects  [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file '/home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
current_project game
current_project next
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 21:22:28 2021] Launched synth_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/synth_1/runme.log
[Mon Nov 15 21:22:28 2021] Launched impl_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/runme.log
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {106.47} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {7} CONFIG.MMCM_CLKFBOUT_MULT_F {49.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {410.504} CONFIG.CLKOUT1_PHASE_ERROR {473.931}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Mon Nov 15 21:23:38 2021] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/lucia/es3b2/ES2E3/lab4/next/next.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci] -directory /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files/sim_scripts -ip_user_files_dir /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files -ipstatic_source_dir /home/lucia/es3b2/ES2E3/lab4/next/next.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/modelsim} {questa=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/questa} {ies=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/ies} {xcelium=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/xcelium} {vcs=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/vcs} {riviera=/home/lucia/es3b2/ES2E3/lab4/next/next.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project game
current_project next
current_project game
current_project next
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 21:25:15 2021] Launched synth_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/synth_1/runme.log
[Mon Nov 15 21:25:15 2021] Launched impl_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov 15 21:26:06 2021] Launched synth_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/synth_1/runme.log
[Mon Nov 15 21:26:06 2021] Launched impl_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-05:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
set_property PROGRAM.FILE {/home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Nov 15 21:30:54 2021] Launched impl_1...
Run output will be captured here: /home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/lucia/es3b2/ES2E3/lab4/next/next.runs/impl_1/vga_out.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B0F0DAA
close_project
****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/lucia/es3b2/ES2E3/lab4/next/next.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/lucia/es3b2/ES2E3/lab4/next/next.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Nov 15 21:34:50 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 15 21:34:50 2021...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8282.996 ; gain = 0.000 ; free physical = 1580 ; free virtual = 3446
