Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ad1da555b38c4b7db2eaf0634c443c6c --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RISC_V_IF_ID
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.ID_EX_REGISTER
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.EX_MEM_REGISTER
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB_REGISTER
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_V_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_TB_behav
