Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Jun 12 16:06:53 2017
| Host         : 3rdyearlabdesign running 64-bit Ubuntu 17.04
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: system_i/adc_processing_0/U0/clk_led_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.401        0.000                      0                   28        0.264        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
adc_clk     {0.000 4.000}        8.000           125.000         
clk_fpga_0  {0.000 4.000}        8.000           125.000         
rx_clk      {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.401        0.000                      0                   28        0.264        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.200ns (26.478%)  route 3.332ns (73.522%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.741     3.049    system_i/adc_processing_0/U0/clk
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  system_i/adc_processing_0/U0/clk_counter_reg[4]/Q
                         net (fo=3, routed)           1.012     4.517    system_i/adc_processing_0/U0/clk_counter_reg[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     4.641 r  system_i/adc_processing_0/U0/clk_led_i_11/O
                         net (fo=1, routed)           0.428     5.069    system_i/adc_processing_0/U0/clk_led_i_11_n_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.193 r  system_i/adc_processing_0/U0/clk_led_i_9/O
                         net (fo=1, routed)           0.594     5.787    system_i/adc_processing_0/U0/clk_led_i_9_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     5.911 r  system_i/adc_processing_0/U0/clk_led_i_7/O
                         net (fo=1, routed)           0.417     6.329    system_i/adc_processing_0/U0/clk_led_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124     6.453 r  system_i/adc_processing_0/U0/clk_led_i_4/O
                         net (fo=1, routed)           0.428     6.881    system_i/adc_processing_0/U0/clk_led_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.005 r  system_i/adc_processing_0/U0/clk_led_i_2/O
                         net (fo=1, routed)           0.452     7.457    system_i/adc_processing_0/U0/p_0_in
    SLICE_X42Y33         LUT5 (Prop_lut5_I1_O)        0.124     7.581 r  system_i/adc_processing_0/U0/clk_led_i_1/O
                         net (fo=1, routed)           0.000     7.581    system_i/adc_processing_0/U0/clk_led_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.569    10.761    system_i/adc_processing_0/U0/clk
    SLICE_X42Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_led_reg/C
                         clock pessimism              0.269    11.030    
                         clock uncertainty           -0.125    10.905    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.077    10.982    system_i/adc_processing_0/U0/clk_led_reg
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 2.034ns (80.602%)  route 0.490ns (19.398%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.762 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.572 r  system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.572    system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1_n_6
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.570    10.762    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[25]/C
                         clock pessimism              0.269    11.031    
                         clock uncertainty           -0.125    10.906    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062    10.968    system_i/adc_processing_0/U0/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.939ns (79.843%)  route 0.490ns (20.157%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.762 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.477 r  system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.477    system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1_n_5
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.570    10.762    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/C
                         clock pessimism              0.269    11.031    
                         clock uncertainty           -0.125    10.906    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062    10.968    system_i/adc_processing_0/U0/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.923ns (79.709%)  route 0.490ns (20.291%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.762 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.461 r  system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.461    system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.570    10.762    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[24]/C
                         clock pessimism              0.269    11.031    
                         clock uncertainty           -0.125    10.906    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.062    10.968    system_i/adc_processing_0/U0/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.920ns (79.684%)  route 0.490ns (20.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.458 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.458    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_6
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.569    10.761    system_i/adc_processing_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[21]/C
                         clock pessimism              0.269    11.030    
                         clock uncertainty           -0.125    10.905    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    10.967    system_i/adc_processing_0/U0/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 1.899ns (79.505%)  route 0.490ns (20.495%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.437 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.437    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_4
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.569    10.761    system_i/adc_processing_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[23]/C
                         clock pessimism              0.269    11.030    
                         clock uncertainty           -0.125    10.905    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    10.967    system_i/adc_processing_0/U0/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.825ns (78.850%)  route 0.490ns (21.150%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.363 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.363    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_5
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.569    10.761    system_i/adc_processing_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[22]/C
                         clock pessimism              0.269    11.030    
                         clock uncertainty           -0.125    10.905    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    10.967    system_i/adc_processing_0/U0/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -5.363    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.809ns (78.703%)  route 0.490ns (21.297%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.347 r  system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.347    system_i/adc_processing_0/U0/clk_counter_reg[20]_i_1_n_7
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.569    10.761    system_i/adc_processing_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[20]/C
                         clock pessimism              0.269    11.030    
                         clock uncertainty           -0.125    10.905    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.062    10.967    system_i/adc_processing_0/U0/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 1.806ns (78.675%)  route 0.490ns (21.325%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.344 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.344    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_6
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.568    10.760    system_i/adc_processing_0/U0/clk
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[17]/C
                         clock pessimism              0.269    11.029    
                         clock uncertainty           -0.125    10.904    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.062    10.966    system_i/adc_processing_0/U0/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 1.785ns (78.478%)  route 0.490ns (21.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 10.760 - 8.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.740     3.048    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.456     3.504 r  system_i/adc_processing_0/U0/clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.490     3.994    system_i/adc_processing_0/U0/clk_counter_reg[1]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.668 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.782 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.782    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.896 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.323 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.323    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_4
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          1.568    10.760    system_i/adc_processing_0/U0/clk
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[19]/C
                         clock pessimism              0.269    11.029    
                         clock uncertainty           -0.125    10.904    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.062    10.966    system_i/adc_processing_0/U0/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -5.323    
  -------------------------------------------------------------------
                         slack                                  5.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.584     0.924    system_i/adc_processing_0/U0/clk
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/adc_processing_0/U0/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.120     1.186    system_i/adc_processing_0/U0/clk_counter_reg[11]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.294 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.294    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_4
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.851     1.221    system_i/adc_processing_0/U0/clk
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[11]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    system_i/adc_processing_0/U0/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.582     0.923    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/adc_processing_0/U0/clk_counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.184    system_i/adc_processing_0/U0/clk_counter_reg[3]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.292 r  system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.292    system_i/adc_processing_0/U0/clk_counter_reg[0]_i_1_n_4
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.849     1.219    system_i/adc_processing_0/U0/clk
    SLICE_X43Y28         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[3]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.105     1.028    system_i/adc_processing_0/U0/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.588     0.929    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  system_i/adc_processing_0/U0/clk_counter_reg[24]/Q
                         net (fo=3, routed)           0.117     1.187    system_i/adc_processing_0/U0/clk_counter_reg[24]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.302 r  system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.302    system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1_n_7
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.855     1.225    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[24]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    system_i/adc_processing_0/U0/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.588     0.929    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  system_i/adc_processing_0/U0/clk_counter_reg[26]/Q
                         net (fo=3, routed)           0.122     1.191    system_i/adc_processing_0/U0/clk_counter_reg[26]
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.302 r  system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.302    system_i/adc_processing_0/U0/clk_counter_reg[24]_i_1_n_5
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.855     1.225    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/C
                         clock pessimism             -0.296     0.929    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.105     1.034    system_i/adc_processing_0/U0/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.060%)  route 0.218ns (53.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.588     0.929    system_i/adc_processing_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 f  system_i/adc_processing_0/U0/clk_counter_reg[26]/Q
                         net (fo=3, routed)           0.218     1.287    system_i/adc_processing_0/U0/clk_counter_reg[26]
    SLICE_X42Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.332 r  system_i/adc_processing_0/U0/clk_led_i_1/O
                         net (fo=1, routed)           0.000     1.332    system_i/adc_processing_0/U0/clk_led_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.854     1.224    system_i/adc_processing_0/U0/clk
    SLICE_X42Y33         FDRE                                         r  system_i/adc_processing_0/U0/clk_led_reg/C
                         clock pessimism             -0.282     0.942    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120     1.062    system_i/adc_processing_0/U0/clk_led_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.585     0.925    system_i/adc_processing_0/U0/clk
    SLICE_X43Y31         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/adc_processing_0/U0/clk_counter_reg[15]/Q
                         net (fo=3, routed)           0.128     1.195    system_i/adc_processing_0/U0/clk_counter_reg[15]
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.303 r  system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.303    system_i/adc_processing_0/U0/clk_counter_reg[12]_i_1_n_4
    SLICE_X43Y31         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.852     1.222    system_i/adc_processing_0/U0/clk
    SLICE_X43Y31         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[15]/C
                         clock pessimism             -0.296     0.926    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.105     1.031    system_i/adc_processing_0/U0/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.813%)  route 0.129ns (34.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.583     0.924    system_i/adc_processing_0/U0/clk
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/adc_processing_0/U0/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.129     1.194    system_i/adc_processing_0/U0/clk_counter_reg[7]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.302 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.302    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_4
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.850     1.220    system_i/adc_processing_0/U0/clk
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[7]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    system_i/adc_processing_0/U0/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.166%)  route 0.125ns (32.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.583     0.924    system_i/adc_processing_0/U0/clk
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/adc_processing_0/U0/clk_counter_reg[4]/Q
                         net (fo=3, routed)           0.125     1.190    system_i/adc_processing_0/U0/clk_counter_reg[4]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.305 r  system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.305    system_i/adc_processing_0/U0/clk_counter_reg[4]_i_1_n_7
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.850     1.220    system_i/adc_processing_0/U0/clk
    SLICE_X43Y29         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[4]/C
                         clock pessimism             -0.296     0.924    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.029    system_i/adc_processing_0/U0/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.166%)  route 0.125ns (32.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.584     0.924    system_i/adc_processing_0/U0/clk
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/adc_processing_0/U0/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.125     1.191    system_i/adc_processing_0/U0/clk_counter_reg[8]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.306 r  system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.306    system_i/adc_processing_0/U0/clk_counter_reg[8]_i_1_n_7
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.851     1.221    system_i/adc_processing_0/U0/clk
    SLICE_X43Y30         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[8]/C
                         clock pessimism             -0.296     0.925    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.030    system_i/adc_processing_0/U0/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 system_i/adc_processing_0/U0/clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_processing_0/U0/clk_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.166%)  route 0.125ns (32.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.586     0.927    system_i/adc_processing_0/U0/clk
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/adc_processing_0/U0/clk_counter_reg[16]/Q
                         net (fo=3, routed)           0.125     1.193    system_i/adc_processing_0/U0/clk_counter_reg[16]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.308 r  system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.308    system_i/adc_processing_0/U0/clk_counter_reg[16]_i_1_n_7
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30, routed)          0.853     1.223    system_i/adc_processing_0/U0/clk
    SLICE_X43Y32         FDRE                                         r  system_i/adc_processing_0/U0/clk_counter_reg[16]/C
                         clock pessimism             -0.296     0.927    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.031    system_i/adc_processing_0/U0/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y32   system_i/adc_processing_0/U0/clk_counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y28   system_i/adc_processing_0/U0/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33   system_i/adc_processing_0/U0/clk_counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33   system_i/adc_processing_0/U0/clk_counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33   system_i/adc_processing_0/U0/clk_counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y33   system_i/adc_processing_0/U0/clk_counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32   system_i/adc_processing_0/U0/clk_counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y34   system_i/adc_processing_0/U0/clk_counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31   system_i/adc_processing_0/U0/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31   system_i/adc_processing_0/U0/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31   system_i/adc_processing_0/U0/clk_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31   system_i/adc_processing_0/U0/clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32   system_i/adc_processing_0/U0/clk_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y32   system_i/adc_processing_0/U0/clk_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   system_i/adc_processing_0/U0/clk_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   system_i/adc_processing_0/U0/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   system_i/adc_processing_0/U0/clk_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   system_i/adc_processing_0/U0/clk_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   system_i/adc_processing_0/U0/clk_counter_reg[7]/C



