
---------- Begin Simulation Statistics ----------
final_tick                               258536587445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867940                       # Number of bytes of host memory used
host_op_rate                                    47284                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   386.02                       # Real time elapsed on the host
host_tick_rate                              191146301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      18252470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073786                       # Number of seconds simulated
sim_ticks                                 73785900500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   11                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     68.75%     68.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1724391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3457105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       942416                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         9929                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2677783                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       937263                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       942416                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5153                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2677797                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          243                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13426933                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8282071                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         9935                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2499612                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        283266                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       898748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18252454                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    147451774                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.123786                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.641219                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    139247816     94.44%     94.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3720234      2.52%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1957909      1.33%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1177202      0.80%     99.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       757161      0.51%     99.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        84541      0.06%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       198196      0.13%     99.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        25449      0.02%     99.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       283266      0.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    147451774                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18252232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5000554                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13251456     72.60%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5000554     27.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          444      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18252454                       # Class of committed instruction
system.switch_cpus.commit.refs                5000998                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18252454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      14.757178                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                14.757178                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     144371898                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19230560                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           776553                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            158200                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           9941                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2254148                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5063027                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 64061                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2861                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   224                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2677797                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1602310                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             145955271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           966                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10742161                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           19882                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.018146                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1605482                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       937265                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.072793                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    147570748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.132678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.916457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        143988232     97.57%     97.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41142      0.03%     97.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           706021      0.48%     98.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            40892      0.03%     98.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           661826      0.45%     98.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            40816      0.03%     98.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           779452      0.53%     99.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            23554      0.02%     99.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1288813      0.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    147570748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9975                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2509034                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.127111                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5204580                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2861                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       116381455                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5245681                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         5503                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19150890                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5201719                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6740                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18757939                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         518914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        778600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9941                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2688336                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       110623                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          589                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       245101                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5059                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6984                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          20246845                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18596930                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622405                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12601737                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.126020                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18597577                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24593927                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16084969                       # number of integer regfile writes
system.switch_cpus.ipc                       0.067764                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.067764                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          126      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13559098     72.26%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5202549     27.73%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2902      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18764679                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 617                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000033                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              90     14.59%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     14.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            421     68.23%     82.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           106     17.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18765170                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    185101089                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18596930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20049236                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19150890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18764679                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       898340                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          366                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1962178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    147570748                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.127157                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.471735                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    134793991     91.34%     91.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8708195      5.90%     97.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2410094      1.63%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1446355      0.98%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       172778      0.12%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        33362      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3052      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2371      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          550      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    147570748                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.127156                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1602318                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          884                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          275                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5245681                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         5503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10332720                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                147571781                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       134417700                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      24003739                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9406800                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1173864                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         869179                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5360                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49923349                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19182025                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25223375                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1395014                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           9941                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10574221                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1219505                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     25370336                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          14999805                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            166319710                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38421537                       # The number of ROB writes
system.switch_cpus.timesIdled                      15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3043892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       948796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6088828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         948796                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1732493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          404                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1723987                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1732493                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5189819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5189819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5189819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    110919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    110919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110919552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1732714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1732714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1732714                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3939368500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9039035250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  73785900500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044712                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1666                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4766942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3044698                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9133727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9133761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194955392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194956480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1724716                       # Total snoops (count)
system.tol2bus.snoopTraffic                     25856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4769652                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.198924                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399190                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3820856     80.11%     80.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 948796     19.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4769652                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3045672500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4567366500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1312220                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1312220                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1312220                       # number of overall hits
system.l2.overall_hits::total                 1312220                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1732694                       # number of demand (read+write) misses
system.l2.demand_misses::total                1732716                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1732694                       # number of overall misses
system.l2.overall_misses::total               1732716                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1194000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 135358567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135359761500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1194000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 135358567500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135359761500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3044914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3044936                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3044914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3044936                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.569045                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.569048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.569045                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.569048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        79600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78120.295621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78119.992832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        79600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78120.295621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78119.992832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 404                       # number of writebacks
system.l2.writebacks::total                       404                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1732694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1732709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1732694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1732709                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 118031647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 118032691500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 118031647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 118032691500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.569045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.569046                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.569045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.569046                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68120.307163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68120.319973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68120.307163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68120.319973                       # average overall mshr miss latency
system.l2.replacements                        1724716                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1262                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1262                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1262                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1262                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       948471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        948471                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     20724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      20724500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93776.018100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93776.018100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     18514500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18514500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83776.018100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83776.018100                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1194000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1194000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        79600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70235.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        69600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        69600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1312220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1312220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1732473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1732478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 135337843000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135337843000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3044693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3044698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.569014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.569015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78118.298525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78118.073072                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1732473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1732473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 118013133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118013133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.569014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.569013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68118.310069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68118.310069                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8175.218773                       # Cycle average of tags in use
system.l2.tags.total_refs                     3318169                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1724716                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.923893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              258462801545500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.618246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.008076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.037131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.048809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8174.506511                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.997865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997952                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5069                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50443532                       # Number of tag accesses
system.l2.tags.data_accesses                 50443532                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    110892288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110893696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           25856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1732692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1732714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          404                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                404                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        13011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1502892656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1502911739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        13011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         350419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               350419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         350419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        13011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1502892656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1503262158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1728005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032640678500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3443532                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1732707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        404                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1732707                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4687                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            113854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            102337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             98451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            100459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            107122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           109264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           105045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           107415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               74                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13860873000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8640100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46261248000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8021.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26771.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1547447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     172                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1732707                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  874367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  639929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  193997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       180590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.458276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   393.799135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.296612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30425     16.85%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31083     17.21%     34.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9382      5.20%     39.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6447      3.57%     42.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6270      3.47%     46.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5764      3.19%     49.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5548      3.07%     52.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5321      2.95%     55.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        80350     44.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       180590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   135340.416667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  132309.217336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  35795.709427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-114687            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-122879            3     25.00%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-131071            5     41.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110593280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  299968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   12288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110893248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                25856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1498.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1502.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73785767000                       # Total gap between requests
system.mem_ctrls.avgGap                      42574.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    110592320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 13010.615761204946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1498827272.562730312347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166535.881743423321                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1732692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          404                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       424000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  46260824000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1576110407000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28266.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26698.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3901263383.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            672873600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            357629415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6169631160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             386280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5824328640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26128371930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6330918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45484139745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        616.434027                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15953919500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2463760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  55368211000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            616560420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            327709635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6168431640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             615960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5824328640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26426040750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6080250720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45443937765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.889180                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15302780500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2463760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56019350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    73785890500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1602287                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1602298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1602287                       # number of overall hits
system.cpu.icache.overall_hits::total         1602298                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1602310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1602323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1602310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1602323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1216500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81100                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1602287                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1602298                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1602310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1602323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81100                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3204663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3204663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1740711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1740711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1740711                       # number of overall hits
system.cpu.dcache.overall_hits::total         1740711                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3321458                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3321463                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3321458                       # number of overall misses
system.cpu.dcache.overall_misses::total       3321463                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 170545126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 170545126500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 170545126500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 170545126500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5062169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5062174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5062169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5062174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.656133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.656134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.656133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.656134                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51346.464866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51346.387571                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51346.464866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51346.387571                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7305364                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            342365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.337941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1262                       # number of writebacks
system.cpu.dcache.writebacks::total              1262                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       276544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       276544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       276544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       276544                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3044914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3044914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044914                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 154662394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 154662394500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 154662394500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 154662394500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.601504                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.601503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.601504                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.601503                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50793.682350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50793.682350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50793.682350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50793.682350                       # average overall mshr miss latency
system.cpu.dcache.replacements                3043892                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1740488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1740488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3321237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3321242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 170523739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 170523739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5061725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5061730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.656147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.656148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51343.441916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51343.364621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       276544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       276544                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3044693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3044693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 154641228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154641228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.601513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.601512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50790.417293                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50790.417293                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     21387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21387500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96776.018100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96776.018100                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     21166500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21166500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95776.018100                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95776.018100                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258536587445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.292174                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4782898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3043892                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.571310                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.292173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000285                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000285                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13169264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13169264                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               258785661161500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33169                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867940                       # Number of bytes of host memory used
host_op_rate                                    60570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1205.95                       # Real time elapsed on the host
host_tick_rate                              206536580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      73044456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.249074                       # Number of seconds simulated
sim_ticks                                249073716000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5804273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11608618                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2769807                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        24080                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7947349                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2769709                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2769807                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           98                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7947350                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          40165159                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24820098                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        24080                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7498952                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        727870                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2226610                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       54791986                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    497860073                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.110055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.596775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    472850622     94.98%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     11331430      2.28%     97.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6120660      1.23%     98.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3646593      0.73%     99.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2213504      0.44%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       293641      0.06%     99.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       595995      0.12%     99.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        79758      0.02%     99.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       727870      0.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    497860073                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          54791387                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              15001499                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39789289     72.62%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     15001499     27.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1198      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     54791986                       # Class of committed instruction
system.switch_cpus.commit.refs               15002697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              54791986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      16.604914                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                16.604914                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     488656197                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       57213300                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2295838                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            348385                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24080                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       6822932                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            15136091                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                190572                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1222                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7947350                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4817779                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             493299369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31824118                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           48160                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.015954                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4823983                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2769709                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.063885                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    498147432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.116588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.859627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        487503085     97.86%     97.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            96898      0.02%     97.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2151682      0.43%     98.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96870      0.02%     98.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2002843      0.40%     98.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            96881      0.02%     98.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2311477      0.46%     99.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            79153      0.02%     99.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3808543      0.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    498147432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts        24080                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7510555                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.112321                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15460072                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1222                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       395930947                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      15620609                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57018307                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15458850                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14939                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55952582                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1536335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        946554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24080                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6885168                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       276896                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1199                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       619111                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           46                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15126                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          60235046                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55578063                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621117                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          37413037                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.111570                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55579382                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         73368954                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48065805                       # number of integer regfile writes
system.switch_cpus.ipc                       0.060223                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.060223                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40506931     72.38%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15459365     27.62%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1222      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55967522                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 414                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000007                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               4      0.97%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            410     99.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55967932                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    610083030                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55578063                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59244638                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57018307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55967522                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2226331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          141                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      5111583                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    498147432                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.112351                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.440994                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    459617714     92.27%     92.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     26572440      5.33%     97.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      7067938      1.42%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4375620      0.88%     99.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       444987      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        63064      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2820      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2634      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          215      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    498147432                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.112351                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4817779                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     15620609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30769474                       # number of misc regfile reads
system.switch_cpus.numCycles                498147432                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       459409652                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      72080824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28543226                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3535355                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1261642                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          8492                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148481370                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       57087337                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     75108107                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4163683                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          24080                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31014662                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3027295                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75442422                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          45408271                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            554150799                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           114324551                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9078686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3100900                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18157370                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3100900                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5803745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1056                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5803217                       # Transaction distribution
system.membus.trans_dist::ReadExReq               599                       # Transaction distribution
system.membus.trans_dist::ReadExResp              599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5803746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17412962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17412962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17412962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    371545600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    371545600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               371545600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5804345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5804345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5804345                       # Request fanout histogram
system.membus.reqLayer2.occupancy         13224499000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        30281680250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 249073716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9078087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14879355                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9078085                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27236056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27236056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581239872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581239872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5804912                       # Total snoops (count)
system.tol2bus.snoopTraffic                     67584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14883596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208343                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.406124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11782696     79.17%     79.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3100900     20.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14883596                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9081872000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13618029000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3274341                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3274341                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3274341                       # number of overall hits
system.l2.overall_hits::total                 3274341                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5804343                       # number of demand (read+write) misses
system.l2.demand_misses::total                5804343                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5804343                       # number of overall misses
system.l2.overall_misses::total               5804343                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 453850417000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     453850417000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 453850417000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    453850417000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      9078684                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9078684                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9078684                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9078684                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.639337                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.639337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.639337                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.639337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 78191.522624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78191.522624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78191.522624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78191.522624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1056                       # number of writebacks
system.l2.writebacks::total                      1056                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5804343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5804343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5804343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5804343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 395806977000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 395806977000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 395806977000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 395806977000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.639337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.639337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.639337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.639337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68191.520901                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68191.520901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68191.520901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68191.520901                       # average overall mshr miss latency
system.l2.replacements                        5804912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3187                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3187                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3187                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3187                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3100261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3100261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     53346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53346500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89059.265442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89059.265442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     47356500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     47356500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79059.265442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79059.265442                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3274341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3274341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5803744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5803744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 453797070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 453797070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9078085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9078085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.639314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.639314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78190.400972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78190.400972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5803744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5803744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 395759620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 395759620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.639314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.639314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68190.399249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68190.399249                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    16879296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5813104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.903663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.491617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.508383                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1067                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4500                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 151063872                       # Number of tag accesses
system.l2.tags.data_accesses                151063872                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 249073716000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    371478016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          371478016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        67584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           67584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      5804344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5804344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1056                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1491438045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1491438045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         271341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               271341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         271341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1491438045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1491709386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   5790612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.055139330500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11521211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5804345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1056                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5804345                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   436                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            394258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            395531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            367471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            357894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            345397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            332249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            348481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            353351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            348624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            355970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           369037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           366643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           358720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           361374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           384980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               19                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  46982159250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28953060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155556134250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8113.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26863.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5164587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5804345                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1056                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2992748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2152603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  586516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       626096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    591.983338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   366.537935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   426.157218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       125239     20.00%     20.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       106982     17.09%     37.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29933      4.78%     41.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        20669      3.30%     45.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18681      2.98%     48.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18353      2.93%     51.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18028      2.88%     53.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17396      2.78%     56.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       270815     43.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       626096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   148605.512821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  148023.467156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  13338.091967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-122879            1      2.56%      2.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-131071            3      7.69%     10.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            7     17.95%     28.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            8     20.51%     48.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-155647            7     17.95%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::155648-163839            8     20.51%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            4     10.26%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::172032-180223            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              370599168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  878912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               371478080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                67584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1487.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1491.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  249073776000                       # Total gap between requests
system.mem_ctrls.avgGap                      42903.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    370599168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1487909579.347184181213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160338.074371524621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      5804345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 155556134250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6167522124500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26799.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5840456557.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2313931200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1229887395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20677297200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             589860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19661718960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      86851019700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22506606240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       153241050555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.243764                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56851842000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8317140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 183904734000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2156401380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1146146925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20667672480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2667420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19661718960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      88964312370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20726991360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       153325910895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.584468                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52131359750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8317140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 188625216250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   322859606500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6420066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6420077                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6420066                       # number of overall hits
system.cpu.icache.overall_hits::total         6420077                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1600000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1600000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1600000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6420089                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6420102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6420089                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6420102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1216500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        81100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        81100                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6420066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6420077                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1600000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6420089                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6420102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69565.217391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        81100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        81100                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6420094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377652.588235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12840221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12840221                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      6967518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6967518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      6967518                       # number of overall hits
system.cpu.dcache.overall_hits::total         6967518                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13229393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13229398                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13229393                       # number of overall misses
system.cpu.dcache.overall_misses::total      13229398                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 729431423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 729431423000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 729431423000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 729431423000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20196911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20196916                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     20196911                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20196916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.655021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.655021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.655021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.655021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55137.179990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55137.159151                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55137.179990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55137.159151                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     28242731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1248530                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.620787                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4449                       # number of writebacks
system.cpu.dcache.writebacks::total              4449                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1105795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1105795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1105795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1105795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12123598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12123598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12123598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12123598                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 658989811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 658989811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 658989811500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 658989811500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.600270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.600270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.600270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.600270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54355.960293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54355.960293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54355.960293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54355.960293                       # average overall mshr miss latency
system.cpu.dcache.replacements               12122578                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6966696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6966696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13228573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13228578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 729354892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 729354892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20195269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20195274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.655033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.655033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 55134.812500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55134.791661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1105795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1105795                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12122778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12122778                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 658914100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 658914100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.600278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.600278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 54353.391648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54353.391648                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     76531000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76531000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93330.487805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93330.487805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     75711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     75711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 92330.487805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92330.487805                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258785661161500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.277463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19091120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12123602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.574707                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.277462                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001248                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52517434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52517434                       # Number of data accesses

---------- End Simulation Statistics   ----------
