Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jul 13 07:01:42 2024
| Host         : DESKTOP-Q5FQ0UQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TDCsystem_wrapper_control_sets_placed.rpt
| Design       : TDCsystem_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   161 |
| Unused register locations in slices containing registers |   274 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            4 |
|      6 |            1 |
|      8 |           37 |
|     10 |            7 |
|     12 |            1 |
|    16+ |          109 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3336 |          424 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             938 |          171 |
| Yes          | No                    | No                     |            2416 |          321 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1640 |          223 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                               Enable Signal                                                                                              |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hit1_IBUF                                       |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/TDC/control/hitQ_reg                                                                                                            |                1 |              2 |
|  hit0_IBUF                                       |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/TDC/control/hitQ_reg                                                                                                            |                1 |              2 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                         |                1 |              4 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                         |                                                                                                                                                         |                1 |              4 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13]                                                           | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13][0]       |                1 |              4 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13]                                                           | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13][0]       |                2 |              4 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                         |                                                                                                                                                         |                1 |              6 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                   | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[10][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                    | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                               | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]                      |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3]_0[0]                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[2][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[30]                      |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[42][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                       | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                3 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                4 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                3 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                3 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                   | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                                   | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                3 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                               | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                         | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[50][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[18][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[58][0]              | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                       | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                         | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[34][0]             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              8 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                        | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                         |                1 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                       | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                       |                                                                                                                                                         |                1 |             10 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | TDCsystem_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |             12 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                       | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                3 |             16 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                       | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                3 |             16 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |             16 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                  | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |             16 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             16 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                          |                6 |             20 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                 |                7 |             20 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                          | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13][0]       |                4 |             20 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                                          | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[13][0]       |                5 |             20 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             | TDCsystem_i/AXITDC_1/U0/TDC/control/addr_cnt                                                                                                                                                             | TDCsystem_i/AXITDC_1/U0/TDC/control/addr_cnt[10]_i_1_n_0                                                                                                |                5 |             22 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             | TDCsystem_i/AXITDC_0/U0/TDC/control/addr_cnt                                                                                                                                                             | TDCsystem_i/AXITDC_0/U0/TDC/control/addr_cnt[10]_i_1_n_0                                                                                                |                5 |             22 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in  |                                                                                                                                                         |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4      |                                                                                                                                                         |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6      |                                                                                                                                                         |                4 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                         |                5 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                         |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                         |                6 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                         |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                         |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                         |                4 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                           |                                                                                                                                                         |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                            |                                                                                                                                                         |                7 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                       | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                      |                4 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                               |                                                                                                                                                         |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                             | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                             | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                       | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                      |                3 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                               |                                                                                                                                                         |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                         | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                          | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             24 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                         |                3 |             26 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                         |                4 |             26 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                      |                                                                                                                                                         |                4 |             26 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                            |                                                                                                                                                         |                3 |             26 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                         |                2 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                         |                2 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in |                                                                                                                                                         |                3 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                5 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                       |                                                                                                                                                         |                2 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                5 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in  |                                                                                                                                                         |                4 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                         |                3 |             28 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                5 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                               | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             30 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                         |                3 |             32 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                              |                                                                                                                                                         |                3 |             32 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                9 |             44 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/AXI_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                8 |             44 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                        |                                                                                                                                                         |                8 |             48 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                          |                                                                                                                                                         |               12 |             48 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[0]                                                        |                                                                                                                                                         |                9 |             48 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                          |                                                                                                                                                         |               10 |             48 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                     | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                8 |             56 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                     | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                7 |             56 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                      |                5 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                         |                9 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                         |                9 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                         |                9 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                         |                6 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                         |                8 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                           |                                                                                                                                                         |                9 |             64 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/TDC/control/data_e[31]_i_1_n_0                                                                                                  |                4 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                              |                                                                                                                                                         |                9 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                              |                                                                                                                                                         |                6 |             64 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/TDC/control/data_e[31]_i_1_n_0                                                                                                  |                5 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                           |                                                                                                                                                         |                8 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |               17 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                8 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                         |                                                                                                                                                         |                8 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                      |                8 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                         |               10 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |                5 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                         |                                                                                                                                                         |               10 |             64 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |               22 |             66 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/AXI_memory/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                                        |               21 |             66 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                     | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             68 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                     | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             68 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_1/U0/TDC/control/data[42]_i_1_n_0                                                                                                    |               11 |             86 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                          | TDCsystem_i/AXITDC_0/U0/TDC/control/data[42]_i_1_n_0                                                                                                    |               10 |             86 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0]_0[0]                                 |                                                                                                                                                         |               19 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                         |               11 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                  |                                                                                                                                                         |               12 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                         |                                                                                                                                                         |               11 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[0][0]                                   |                                                                                                                                                         |               10 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                         |               10 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                         |                7 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                  |                                                                                                                                                         |               15 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rready[3]                                                                                  |                                                                                                                                                         |               13 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                  |                                                                                                                                                         |                8 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                       |                                                                                                                                                         |                8 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                         |                                                                                                                                                         |                9 |             90 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |            120 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          | TDCsystem_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               16 |            120 |
|  TDCsystem_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                          |                                                                                                                                                         |              105 |            566 |
|  TDCsystem_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                          |                                                                                                                                                         |              322 |           2776 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


