###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           32   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4064   # Number of read row buffer hits
num_reads_done                 =         4097   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4096   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           32   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        16699   # Cyles of rank active rank.0
rank_active_cycles.1           =        20342   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        83301   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        79658   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4083   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           13   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           37   # Read request latency (cycles)
read_latency[60-79]            =           66   # Read request latency (cycles)
read_latency[80-99]            =           52   # Read request latency (cycles)
read_latency[100-119]          =           98   # Read request latency (cycles)
read_latency[120-139]          =          127   # Read request latency (cycles)
read_latency[140-159]          =          125   # Read request latency (cycles)
read_latency[160-179]          =          133   # Read request latency (cycles)
read_latency[180-199]          =          212   # Read request latency (cycles)
read_latency[200-]             =         3247   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  1.93462e+07   # Read energy
act_energy                     =       507494   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.47943e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.41473e+07   # Precharge standby energy rank.1
act_stb_energy.0               =  4.48869e+06   # Active standby energy rank.0
act_stb_energy.1               =  5.46793e+06   # Active standby energy rank.1
average_read_latency           =      359.832   # Average read request latency (cycles)
average_power                  =      683.857   # Average power (mW)
total_energy                   =  6.83857e+07   # Total energy (pJ)
average_interarrival           =      4.17794   # Average request interarrival latency (cycles)
average_bandwidth              =      4.16203   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           16   # Number of REF commands
num_ondemand_pres              =            1   # Number of ondemend PRE commands
num_pre_cmds                   =           33   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         4063   # Number of read row buffer hits
num_reads_done                 =         4096   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         4096   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           33   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        16698   # Cyles of rank active rank.0
rank_active_cycles.1           =        20343   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =        83302   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =        79657   # Cyles of all bank idle in rank rank.1
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4081   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           14   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           67   # Read request latency (cycles)
read_latency[80-99]            =           51   # Read request latency (cycles)
read_latency[100-119]          =           94   # Read request latency (cycles)
read_latency[120-139]          =          128   # Read request latency (cycles)
read_latency[140-159]          =          125   # Read request latency (cycles)
read_latency[160-179]          =          133   # Read request latency (cycles)
read_latency[180-199]          =          212   # Read request latency (cycles)
read_latency[200-]             =         3252   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =  9.63379e+06   # Refresh energy
read_energy                    =  1.93462e+07   # Read energy
act_energy                     =       523354   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.47944e+07   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.41471e+07   # Precharge standby energy rank.1
act_stb_energy.0               =  4.48842e+06   # Active standby energy rank.0
act_stb_energy.1               =   5.4682e+06   # Active standby energy rank.1
average_read_latency           =      360.213   # Average read request latency (cycles)
average_power                  =      684.015   # Average power (mW)
total_energy                   =  6.84015e+07   # Total energy (pJ)
average_interarrival           =      4.17822   # Average request interarrival latency (cycles)
average_bandwidth              =      4.16102   # Average bandwidth
