$date
	Sun Feb 21 22:16:52 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PISO_testbench $end
$scope module PISO_test $end
$var wire 1 ! clk $end
$var wire 10 " data_in [9:0] $end
$var wire 1 # data_out $end
$var wire 1 $ load_n $end
$var wire 1 % reset $end
$var reg 10 & Q_out [9:0] $end
$var reg 1 ' bitStream $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
b1111111111 &
x%
x$
x#
bx "
x!
$end
#20
b1111111111 &
1'
1#
0$
b100101111 "
0%
1!
#30
0!
#40
b1111111111 &
1!
#50
0!
1%
#60
b1111111111 &
1!
#70
0!
#80
b1111111111 &
1!
0%
#90
0!
#100
b1111111111 &
1!
#110
0!
#120
b1111111111 &
1!
#130
0!
1$
#140
0'
0#
b1001011111 &
1!
#150
0!
#160
b10111111 &
1'
1#
1!
0$
#170
0!
#180
b101111111 &
0'
0#
1!
#190
0!
#200
b1011111111 &
1!
#210
0!
#220
b111111111 &
1'
1#
1!
#230
0!
#240
b1111111111 &
0'
0#
1!
#250
0!
#260
b1111111111 &
1'
1#
1!
#270
0!
#280
b1111111111 &
1!
#290
0!
#300
b1111111111 &
1!
#310
0!
#320
b1111111111 &
1!
#330
0!
#340
b1111111111 &
1!
#350
0!
#360
b1111111111 &
1!
#370
0!
#380
b1111111111 &
1!
#390
0!
#400
b1111111111 &
1!
#410
0!
#420
b1111111111 &
1!
#430
0!
#440
b1111111111 &
1!
#450
0!
#460
b1111111111 &
1!
#470
0!
#480
b1111111111 &
1!
#490
0!
#500
b1111111111 &
1!
#510
0!
#520
b1111111111 &
1!
#530
0!
#540
b1111111111 &
1!
#550
0!
#560
b1111111111 &
1!
#570
0!
#580
b1111111111 &
1!
#590
0!
#600
b1111111111 &
1!
#610
0!
#620
b1111111111 &
1!
#630
0!
#640
b1111111111 &
1!
#650
0!
#660
b1111111111 &
1!
