
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _47_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: counter[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.009412    0.077096    0.049446    0.049446 ^ clk (in)
                                                         clk (net)
                      0.077096    0.000000    0.049446 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.017626    0.064464    0.221445    0.270891 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064464    0.000127    0.271017 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.004636    0.047303    0.194939    0.465956 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.047303    0.000029    0.465985 ^ _47_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.020496    0.318480    0.799560    1.265545 ^ _47_/Q (sky130_fd_sc_hd__dfxtp_1)
                                                         net5 (net)
                      0.318480    0.000158    1.265703 ^ output5/A (sky130_fd_sc_hd__buf_2)
     1    0.033942    0.270356    0.450867    1.716570 ^ output5/X (sky130_fd_sc_hd__buf_2)
                                                         counter[1] (net)
                      0.270356    0.000211    1.716781 ^ counter[1] (out)
                                              1.716781   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -1.716781   data arrival time
---------------------------------------------------------------------------------------------
                                              6.033218   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
