

================================================================
== Synthesis Summary Report of 'rendering'
================================================================
+ General Information: 
    * Date:           Sun Jun 16 06:03:11 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        rendering_ahls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |                              Modules                             | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |            |            |     |
    |                              & Loops                             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |+ rendering                                                       |     -|  0.18|        -|          -|         -|        -|      -|        no|  39 (1%)|  3 (~0%)|  5683 (~0%)|  6168 (~0%)|    -|
    | o TRIANGLES                                                      |     -|  3.65|        -|          -|         -|        -|      -|        no|        -|        -|           -|           -|    -|
    |  + rendering_Pipeline_RAST2                                      |     -|  0.22|        -|          -|         -|        -|      -|        no|        -|  3 (~0%)|  4865 (~0%)|  3884 (~0%)|    -|
    |   o RAST2                                                        |     -|  3.65|        -|          -|        39|        1|      -|       yes|        -|        -|           -|           -|    -|
    |  + rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL        |     -|  1.00|    65538|  3.277e+05|         -|    65538|      -|        no|        -|        -|    55 (~0%)|   195 (~0%)|    -|
    |   o ZCULLING_INIT_ROW_ZCULLING_INIT_COL                          |     -|  3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|        -|        -|           -|           -|    -|
    |  + rendering_Pipeline_ZCULLING                                   |     -|  0.19|        -|          -|         -|        -|      -|        no|        -|        -|   173 (~0%)|   215 (~0%)|    -|
    |   o ZCULLING                                                     |    II|  3.65|        -|          -|         4|        2|      -|       yes|        -|        -|           -|           -|    -|
    |  + rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL  |     -|  1.00|    65538|  3.277e+05|         -|    65538|      -|        no|        -|        -|    55 (~0%)|   195 (~0%)|    -|
    |   o COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL                    |     -|  3.65|    65536|  3.277e+05|         2|        1|  65536|       yes|        -|        -|           -|           -|    -|
    |  + rendering_Pipeline_COLORING_FB                                |     -|  1.06|        -|          -|         -|        -|      -|        no|        -|        -|    34 (~0%)|   115 (~0%)|    -|
    |   o COLORING_FB                                                  |     -|  3.65|        -|          -|         2|        1|      -|       yes|        -|        -|           -|           -|    -|
    +------------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| output_r_address0 | out       | 16       |
| output_r_d0       | out       | 8        |
+-------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| num_3d_tri   | ap_none | in        | 32       |
| triangle_3ds | ap_none | in        | 72       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------+
| Argument     | Direction | Datatype       |
+--------------+-----------+----------------+
| triangle_3ds | in        | pointer        |
| output       | out       | unsigned char* |
| num_3d_tri   | in        | int            |
+--------------+-----------+----------------+

* SW-to-HW Mapping
+--------------+-------------------+---------+----------+
| Argument     | HW Interface      | HW Type | HW Usage |
+--------------+-------------------+---------+----------+
| triangle_3ds | triangle_3ds      | port    |          |
| output       | output_r_address0 | port    | offset   |
| output       | output_r_ce0      | port    |          |
| output       | output_r_we0      | port    |          |
| output       | output_r_d0       | port    |          |
| num_3d_tri   | num_3d_tri        | port    |          |
+--------------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------+-----+--------+--------------+-----+-----------+---------+
| Name                                                            | DSP | Pragma | Variable     | Op  | Impl      | Latency |
+-----------------------------------------------------------------+-----+--------+--------------+-----+-----------+---------+
| + rendering                                                     | 3   |        |              |     |           |         |
|   mul_8ns_10ns_17_1_1_U52                                       |     |        | mul_ln114    | mul | auto      | 0       |
|   mul_8ns_10ns_17_1_1_U53                                       |     |        | mul_ln114_1  | mul | auto      | 0       |
|   mul_8ns_10ns_17_1_1_U54                                       |     |        | mul_ln114_2  | mul | auto      | 0       |
|   sub_ln22_fu_418_p2                                            |     |        | sub_ln22     | sub | fabric    | 0       |
|   sub_ln22_1_fu_436_p2                                          |     |        | sub_ln22_1   | sub | fabric    | 0       |
|   mul_9s_9s_18_1_1_U55                                          |     |        | mul_ln22     | mul | auto      | 0       |
|   sub_ln23_fu_456_p2                                            |     |        | sub_ln23     | sub | fabric    | 0       |
|   sub_ln23_1_fu_470_p2                                          |     |        | sub_ln23_1   | sub | fabric    | 0       |
|   mul_9s_9s_18_1_1_U56                                          |     |        | mul_ln23     | mul | auto      | 0       |
|   cw_fu_515_p2                                                  |     |        | cw           | sub | fabric    | 0       |
|   sub22_i_i_fu_486_p2                                           |     |        | sub22_i_i    | sub | fabric    | 0       |
|   sub31_i_i_fu_492_p2                                           |     |        | sub31_i_i    | sub | fabric    | 0       |
|   sub42_i_i_fu_498_p2                                           |     |        | sub42_i_i    | sub | fabric    | 0       |
|   sub52_i_i_fu_504_p2                                           |     |        | sub52_i_i    | sub | fabric    | 0       |
|   sub_ln154_fu_693_p2                                           |     |        | sub_ln154    | sub | fabric    | 0       |
|   sub_ln157_fu_715_p2                                           |     |        | sub_ln157    | sub | fabric    | 0       |
|   mul_9s_9s_18_1_1_U57                                          |     |        | mul_ln157    | mul | auto      | 0       |
|   add_ln264_fu_752_p2                                           |     |        | add_ln264    | add | fabric    | 0       |
|  + rendering_Pipeline_RAST2                                     | 3   |        |              |     |           |         |
|    k_2_fu_325_p2                                                |     |        | k_2          | add | fabric    | 0       |
|    x_fu_352_p2                                                  |     |        | x            | add | fabric    | 0       |
|    y_fu_361_p2                                                  |     |        | y            | add | fabric    | 0       |
|    sub_ln52_fu_399_p2                                           |     |        | sub_ln52     | sub | fabric    | 0       |
|    mul_9s_9s_18_1_1_U3                                          |     |        | mul_ln52     | mul | auto      | 0       |
|    sub_ln52_1_fu_369_p2                                         |     |        | sub_ln52_1   | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U6                               | 1   |        | mul_ln52_1   | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U6                               | 1   |        | pi0          | sub | dsp_slice | 3       |
|    sub_ln53_fu_413_p2                                           |     |        | sub_ln53     | sub | fabric    | 0       |
|    mul_9s_9s_18_1_1_U4                                          |     |        | mul_ln53     | mul | auto      | 0       |
|    sub_ln53_1_fu_378_p2                                         |     |        | sub_ln53_1   | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U7                               | 1   |        | mul_ln53_1   | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U7                               | 1   |        | pi1          | sub | dsp_slice | 3       |
|    sub_ln54_fu_427_p2                                           |     |        | sub_ln54     | sub | fabric    | 0       |
|    mul_9s_9s_18_1_1_U5                                          |     |        | mul_ln54     | mul | auto      | 0       |
|    sub_ln54_1_fu_387_p2                                         |     |        | sub_ln54_1   | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U8                               | 1   |        | mul_ln54_1   | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U8                               | 1   |        | pi2          | sub | dsp_slice | 3       |
|    i_fu_469_p2                                                  |     |        | i            | add | fabric    | 0       |
|  + rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL       | 0   |        |              |     |           |         |
|    add_ln199_1_fu_90_p2                                         |     |        | add_ln199_1  | add | fabric    | 0       |
|    add_ln199_fu_102_p2                                          |     |        | add_ln199    | add | fabric    | 0       |
|    add_ln203_fu_146_p2                                          |     |        | add_ln203    | add | fabric    | 0       |
|    add_ln201_fu_152_p2                                          |     |        | add_ln201    | add | fabric    | 0       |
|  + rendering_Pipeline_ZCULLING                                  | 0   |        |              |     |           |         |
|    add_ln212_fu_195_p2                                          |     |        | add_ln212    | add | fabric    | 0       |
|    pixel_cntr_1_fu_240_p2                                       |     |        | pixel_cntr_1 | add | fabric    | 0       |
|  + rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL | 0   |        |              |     |           |         |
|    add_ln233_1_fu_92_p2                                         |     |        | add_ln233_1  | add | fabric    | 0       |
|    add_ln233_fu_104_p2                                          |     |        | add_ln233    | add | fabric    | 0       |
|    add_ln236_fu_148_p2                                          |     |        | add_ln236    | add | fabric    | 0       |
|    add_ln235_fu_154_p2                                          |     |        | add_ln235    | add | fabric    | 0       |
|  + rendering_Pipeline_COLORING_FB                               | 0   |        |              |     |           |         |
|    add_ln241_fu_118_p2                                          |     |        | add_ln241    | add | fabric    | 0       |
+-----------------------------------------------------------------+-----+--------+--------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------+--------------+------+------+------+--------+----------------+------+---------+------------------+
| Name               | Usage        | Type | BRAM | URAM | Pragma | Variable       | Impl | Latency | Bitwidth, Depth, |
|                    |              |      |      |      |        |                |      |         | Banks            |
+--------------------+--------------+------+------+------+--------+----------------+------+---------+------------------+
| + rendering        |              |      | 39   | 0    |        |                |      |         |                  |
|   fragment_x_U     | ram_1p array |      | 1    |      |        | fragment_x     | auto | 1       | 8, 500, 1        |
|   fragment_y_U     | ram_1p array |      | 1    |      |        | fragment_y     | auto | 1       | 8, 500, 1        |
|   fragment_z_U     | ram_1p array |      | 1    |      |        | fragment_z     | auto | 1       | 8, 500, 1        |
|   fragment_color_U | ram_1p array |      | 1    |      |        | fragment_color | auto | 1       | 6, 500, 1        |
|   pixels_x_U       | ram_1p array |      | 1    |      |        | pixels_x       | auto | 1       | 8, 500, 1        |
|   pixels_y_U       | ram_1p array |      | 1    |      |        | pixels_y       | auto | 1       | 8, 500, 1        |
|   pixels_color_U   | ram_1p array |      | 1    |      |        | pixels_color   | auto | 1       | 6, 500, 1        |
|   z_buffer_U       | ram_1p       |      | 32   |      |        | z_buffer       | auto | 1       | 8, 65536, 1      |
+--------------------+--------------+------+------+------+--------+----------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

