
---------- Begin Simulation Statistics ----------
final_tick                               2542185694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230154                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.23                       # Real time elapsed on the host
host_tick_rate                              667785258                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196432                       # Number of instructions simulated
sim_ops                                       4196432                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012176                       # Number of seconds simulated
sim_ticks                                 12175849500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.966948                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  369630                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               739749                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2624                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114444                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            951489                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30613                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          210756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           180143                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1157036                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71854                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30231                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196432                       # Number of instructions committed
system.cpu.committedOps                       4196432                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.799713                       # CPI: cycles per instruction
system.cpu.discardedOps                        317333                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619077                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1479647                       # DTB hits
system.cpu.dtb.data_misses                       8391                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417109                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       875296                       # DTB read hits
system.cpu.dtb.read_misses                       7503                       # DTB read misses
system.cpu.dtb.write_accesses                  201968                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604351                       # DTB write hits
system.cpu.dtb.write_misses                       888                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3689899                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1163530                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688085                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17110250                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172422                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  988125                       # ITB accesses
system.cpu.itb.fetch_acv                          364                       # ITB acv
system.cpu.itb.fetch_hits                      982234                       # ITB hits
system.cpu.itb.fetch_misses                      5891                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2437     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2424     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2424     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4866                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11220750000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8993500      0.07%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19016000      0.16%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931524500      7.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12180284000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994666                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898776                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944488                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8210430000     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3969854000     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24338103                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85401      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541665     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839440     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592635     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196432                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7227853                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158501                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22803456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22803456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22803456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22803456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116940.800000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116940.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116940.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116940.800000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13042488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13042488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13042488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13042488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66884.553846                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66884.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66884.553846                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66884.553846                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22453959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22453959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116947.703125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116947.703125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12842991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12842991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66890.578125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66890.578125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.284909                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539684832000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.284909                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205307                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205307                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131036                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34947                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88850                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34682                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41490                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11406592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11406592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6735680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6736121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18153977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160335                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002738                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052255                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159896     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160335                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837196035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          379205500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474235750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5720192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4510336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10230528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5720192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5720192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2236608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2236608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34947                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469798185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370432962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840231148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469798185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469798185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183692152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183692152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183692152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469798185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370432962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023923300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     70000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000138586750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10347                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2016                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5958                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045358750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4848577500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13680.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32430.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105860                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81939                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159852                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.392373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.162516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.664363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35305     42.42%     42.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24711     29.69%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10143     12.19%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4725      5.68%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2503      3.01%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.79%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          900      1.08%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          616      0.74%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2835      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83227                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.990639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.389229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.782244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1300     17.38%     17.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5695     76.16%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.01%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.08%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            36      0.48%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6643     88.83%     88.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              492      6.58%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.42%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9568320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10230528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12175844500                       # Total gap between requests
system.mem_ctrls.avgGap                      42958.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4480000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417902668.721389830112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367941472.995374977589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638809472.801055908203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579614250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2268963250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298435883000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28861.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32195.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414920.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            321821220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            171029265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           571442760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316013580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5316500580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198473280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7855963005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.208616                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    462987750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11306481750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272498100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144817200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496022940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318383460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5252628090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252260640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7697292750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.177061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601383500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11168086000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12168649500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704853                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704853                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704853                       # number of overall hits
system.cpu.icache.overall_hits::total         1704853                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89441                       # number of overall misses
system.cpu.icache.overall_misses::total         89441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5506181500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5506181500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5506181500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5506181500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794294                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794294                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049847                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61562.163885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61562.163885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61562.163885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61562.163885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88850                       # number of writebacks
system.cpu.icache.writebacks::total             88850                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416741500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416741500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416741500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416741500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049847                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049847                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049847                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049847                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60562.175065                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60562.175065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60562.175065                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60562.175065                       # average overall mshr miss latency
system.cpu.icache.replacements                  88850                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704853                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704853                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5506181500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5506181500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61562.163885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61562.163885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416741500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416741500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049847                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60562.175065                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60562.175065                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.839287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1758177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88928                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.770792                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.839287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995780                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3678028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3678028                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335729                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335729                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335729                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335729                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106255                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106255                       # number of overall misses
system.cpu.dcache.overall_misses::total        106255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6814650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6814650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6814650500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6814650500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441984                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441984                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073687                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073687                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64134.868947                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64134.868947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64134.868947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64134.868947                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34771                       # number of writebacks
system.cpu.dcache.writebacks::total             34771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36642                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4436628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4436628500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4436628500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4436628500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048276                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63732.758249                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63732.758249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63732.758249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63732.758249                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49798                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3338512000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3338512000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67041.085987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67041.085987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9188                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2714629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2714629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047520                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66846.330953                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66846.330953                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476138500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476138500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096115                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61571.434897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61571.434897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049376                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59373.133814                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59373.133814                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10312                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10312                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63484500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63484500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078545                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078545                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72223.549488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72223.549488                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078545                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078545                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71223.549488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71223.549488                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542185694500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.512238                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69450                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.122217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.512238                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2999074                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2999074                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2604248921500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294973                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   294973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.49                       # Real time elapsed on the host
host_tick_rate                              461467941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38195227                       # Number of instructions simulated
sim_ops                                      38195227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059754                       # Number of seconds simulated
sim_ticks                                 59754184000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.645011                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2802731                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4621536                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             113744                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            556055                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4692620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163343                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          847319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           683976                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6661272                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1119072                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        90062                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33259681                       # Number of instructions committed
system.cpu.committedOps                      33259681                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.525268                       # CPI: cycles per instruction
system.cpu.discardedOps                       3135628                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6434627                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9689939                       # DTB hits
system.cpu.dtb.data_misses                      15953                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3634621                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5481879                       # DTB read hits
system.cpu.dtb.read_misses                      14425                       # DTB read misses
system.cpu.dtb.write_accesses                 2800006                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4208060                       # DTB write hits
system.cpu.dtb.write_misses                      1528                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613799                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           27042001                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7930092                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4500046                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63268949                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.283666                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10601984                       # ITB accesses
system.cpu.itb.fetch_acv                         1135                       # ITB acv
system.cpu.itb.fetch_hits                    10597730                       # ITB hits
system.cpu.itb.fetch_misses                      4254                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15738     27.97%     28.57% # number of callpals executed
system.cpu.kern.callpal::rdps                     724      1.29%     29.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.86% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.86% # number of callpals executed
system.cpu.kern.callpal::rti                     1603      2.85%     32.71% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.58% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.58% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.42%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56262                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63518                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6970     39.76%     39.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.72%     40.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      61      0.35%     40.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10370     59.16%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17528                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6599     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       61      0.46%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6600     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13387                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              50453528500     84.43%     84.43% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236585500      0.40%     84.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                74839500      0.13%     84.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8991819000     15.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          59756772500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946772                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.636451                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.763749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1876                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  52                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585288                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.461538                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731512                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33238221500     55.62%     55.62% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24671823000     41.29%     96.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1846728000      3.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        117249296                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328012      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18477450     55.56%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533670      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.85%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4457221     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429471     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184589      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33259681                       # Class of committed instruction
system.cpu.quiesceCycles                      2259072                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53980347                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          770                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15476794270                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15476794270                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15476794270                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15476794270                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118041.645527                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118041.645527                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118041.645527                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118041.645527                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1028                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.714286                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8913676662                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8913676662                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8913676662                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8913676662                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67984.690015                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67984.690015                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67984.690015                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67984.690015                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35021881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35021881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117918.791246                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117918.791246                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20171881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20171881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67918.791246                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67918.791246                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441772389                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441772389                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118041.924451                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118041.924451                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893504781                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893504781                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67984.839630                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67984.839630                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             518473                       # Transaction distribution
system.membus.trans_dist::WriteReq               2246                       # Transaction distribution
system.membus.trans_dist::WriteResp              2246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266788                       # Transaction distribution
system.membus.trans_dist::WritebackClean       365973                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110489                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110489                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         365974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150974                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1097905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1097905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       783467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       791009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2151148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46843584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46843584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25416640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25424331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80640651                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              359                       # Total snoops (count)
system.membus.snoopTraffic                      19712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762066                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001072                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032725                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  761249     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     817      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              762066                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7024500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4119465255                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659129                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1403397750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1921861000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23421312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16714432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40136256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23421312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23421312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17074432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17074432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          365958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              627129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266788                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266788                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         391961038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         279719860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             671689467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    391961038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391961038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      285744543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285744543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      285744543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        391961038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        279719860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            957434010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    564252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    271308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001711648500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34526                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34526                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1542572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             533271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      627129                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     632408                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627129                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   632408                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96717                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68156                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            51170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30518                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7405636750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2652060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17350861750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13962.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32712.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       466                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  416876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627129                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               632408                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.827107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.511566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.723820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122424     41.56%     41.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83388     28.31%     69.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34090     11.57%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14785      5.02%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8797      2.99%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4920      1.67%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2964      1.01%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2417      0.82%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20790      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294575                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.362509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.979892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8391     24.30%     24.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4419     12.80%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18413     53.33%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1526      4.42%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           631      1.83%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           390      1.13%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           218      0.63%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           134      0.39%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           102      0.30%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            63      0.18%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            61      0.18%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            36      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           33      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           17      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           24      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           22      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           25      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34526                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.307955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.713795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         34106     98.78%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           376      1.09%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            25      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34526                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33946368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6189888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36111872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40136256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40474112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       568.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       604.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    671.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    677.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59754184000                       # Total gap between requests
system.mem_ctrls.avgGap                      47441.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17363712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16582208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36111872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 290585710.282647311687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 277507061.262856483459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7497.382944765843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 604340475.974033832550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       365958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       632408                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9187898500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8162269500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       693750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1522001446500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25106.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31253.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     86718.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406676.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1134131880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            602782620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2002734300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1517605380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4716747360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24229452270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2542700160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36746153970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.955330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6375581750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1995240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51385556000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            969297840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515167455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1784643000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1427951880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4716747360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24405408420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2394526560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36213742515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.045302                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5984196750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1995240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51776941000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133062                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133062                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7542                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382291                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               833500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5296000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683206270                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5486000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     3162081.491713                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    44717830.042610                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    851605500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60918553500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1144673500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14260602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14260602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14260602                       # number of overall hits
system.cpu.icache.overall_hits::total        14260602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       365974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         365974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       365974                       # number of overall misses
system.cpu.icache.overall_misses::total        365974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20615570500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20615570500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20615570500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20615570500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14626576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14626576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14626576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14626576                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56330.696989                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56330.696989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56330.696989                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56330.696989                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       365973                       # number of writebacks
system.cpu.icache.writebacks::total            365973                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       365974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       365974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       365974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       365974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20249596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20249596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20249596500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20249596500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55330.696989                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55330.696989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55330.696989                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55330.696989                       # average overall mshr miss latency
system.cpu.icache.replacements                 365973                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14260602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14260602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       365974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        365974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20615570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20615570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14626576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14626576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56330.696989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56330.696989                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       365974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       365974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20249596500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20249596500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55330.696989                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55330.696989                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14671075                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            365973                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.087862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29619126                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29619126                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9069870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9069870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9069870                       # number of overall hits
system.cpu.dcache.overall_hits::total         9069870                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367062                       # number of overall misses
system.cpu.dcache.overall_misses::total        367062                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23266245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23266245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23266245000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23266245000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9436932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9436932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9436932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9436932                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038896                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038896                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63385.054841                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63385.054841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63385.054841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63385.054841                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135972                       # number of writebacks
system.cpu.dcache.writebacks::total            135972                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107740                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107740                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107740                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3771                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16261745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16261745000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16261745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16261745000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256854500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256854500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027479                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027479                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027479                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027479                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62708.698066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62708.698066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62708.698066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62708.698066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68113.099973                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68113.099973                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261096                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5200244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5200244                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10105614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10105614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5352471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5352471                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028441                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66385.164918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66385.164918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9735723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9735723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256854500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256854500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027801                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65427.369928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65427.369928                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168429.180328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168429.180328                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214835                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13160630500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13160630500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052598                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61259.247795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61259.247795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110520                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2246                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6526021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6526021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59048.330619                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59048.330619                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106833                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106833                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145040000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017411                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017411                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76619.123085                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76619.123085                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142694000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142694000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017346                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017346                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75659.597031                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75659.597031                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108587                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108587                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108587                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108587                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62063227000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.615884                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9318852                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261166                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.681720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.615884                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19569656                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19569656                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3150582472500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 331979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   331979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1646.90                       # Real time elapsed on the host
host_tick_rate                              331735206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   546735811                       # Number of instructions simulated
sim_ops                                     546735811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.546334                       # Number of seconds simulated
sim_ticks                                546333551000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.137302                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35739830                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48866760                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              20008                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8760061                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          60282635                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             571430                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2838917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2267487                       # Number of indirect misses.
system.cpu.branchPred.lookups                70036538                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3368336                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       154871                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   508540584                       # Number of instructions committed
system.cpu.committedOps                     508540584                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.117461                       # CPI: cycles per instruction
system.cpu.discardedOps                      28435045                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                143830582                       # DTB accesses
system.cpu.dtb.data_acv                           128                       # DTB access violations
system.cpu.dtb.data_hits                    146500628                       # DTB hits
system.cpu.dtb.data_misses                     274338                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102504599                       # DTB read accesses
system.cpu.dtb.read_acv                           124                       # DTB read access violations
system.cpu.dtb.read_hits                    103367209                       # DTB read hits
system.cpu.dtb.read_misses                     224312                       # DTB read misses
system.cpu.dtb.write_accesses                41325983                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    43133419                       # DTB write hits
system.cpu.dtb.write_misses                     50026                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            91855323                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          316264712                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         124218217                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49644311                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       364525385                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.472264                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               145990284                       # ITB accesses
system.cpu.itb.fetch_acv                          806                       # ITB acv
system.cpu.itb.fetch_hits                   145980663                       # ITB hits
system.cpu.itb.fetch_misses                      9621                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   324      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20937     18.98%     19.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1333      1.21%     20.49% # number of callpals executed
system.cpu.kern.callpal::rti                     2439      2.21%     22.70% # number of callpals executed
system.cpu.kern.callpal::callsys                  553      0.50%     23.20% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     23.20% # number of callpals executed
system.cpu.kern.callpal::rdunique               84713     76.80%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 110302                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     240392                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8706     36.33%     36.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     560      2.34%     38.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14670     61.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23961                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8705     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      560      3.11%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8705     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17995                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             535422678500     98.00%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48222000      0.01%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               779195000      0.14%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10077545500      1.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         546327641000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999885                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.593388                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.751012                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2397                      
system.cpu.kern.mode_good::user                  2389                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2739                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2389                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.875137                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.930512                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29217897500      5.35%      5.35% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         508875045500     93.14%     98.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8234698000      1.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      324                       # number of times the context was actually changed
system.cpu.numCycles                       1076814694                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35923593      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               250436990     49.25%     56.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823142      0.36%     56.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51228619     10.07%     66.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11554915      2.27%     69.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126860      0.42%     69.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11715193      2.30%     71.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1127849      0.22%     71.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               278765      0.05%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               65184616     12.82%     84.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36695033      7.22%     92.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32983198      6.49%     98.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5980413      1.18%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1481398      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                508540584                       # Class of committed instruction
system.cpu.quiesceCycles                     15852408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       712289309                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3707179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7414310                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1472709124                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1472709124                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1472709124                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1472709124                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118280.389045                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118280.389045                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118280.389045                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118280.389045                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            60                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    849484659                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    849484659                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    849484659                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    849484659                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68226.219500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68226.219500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68226.219500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68226.219500                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4045730                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4045730                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115592.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115592.285714                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2295730                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2295730                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65592.285714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65592.285714                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1468663394                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1468663394                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118287.966656                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118287.966656                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    847188929                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    847188929                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68233.644410                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68233.644410                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2365338                       # Transaction distribution
system.membus.trans_dist::WriteReq                946                       # Transaction distribution
system.membus.trans_dist::WriteResp               946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1877061                       # Transaction distribution
system.membus.trans_dist::WritebackClean       542386                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1287683                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1329659                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1329659                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         542386                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1822670                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1627092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1627092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9456853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9459313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11111307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69421184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69421184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    321082368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    321088225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               391304033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoopTraffic                       8128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3708360                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007063                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3708175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     185      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3708360                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2629000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18019391555                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             194730                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16745413000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2861139000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34708480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      201745088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236453568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34708480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34708480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    120131904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120131904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          542320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3152267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3694587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1877061                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1877061                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63529834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369270911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             432800745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63529834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63529834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219887473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219887473                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219887473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63529834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369270911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652688218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2266934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    429189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2881998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013647010500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       138524                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       138524                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8997339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2130788                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3694587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2419346                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3694587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2419346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 383400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                152412                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            200520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            253922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            155107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            173005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            226875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           217507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           180106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           276771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           183854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            186097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            109766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            157530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            126669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           160519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           188821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           105890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           127490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           166067                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39469771250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16555935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101554527500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11920.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30670.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        49                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2445886                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1744391                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3694587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2419346                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3188641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  118435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 139776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 140275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 139779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 139081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 139005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 138591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    162                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1387861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.232308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.542154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.627896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       550204     39.64%     39.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       384315     27.69%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144016     10.38%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76156      5.49%     83.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63768      4.59%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25516      1.84%     89.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17656      1.27%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13531      0.97%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112699      8.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1387861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       138524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.903374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.199716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        138247     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          211      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           38      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           16      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        138524                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       138524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.364955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        137436     99.21%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1079      0.78%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        138524                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              211915968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24537600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               145084096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               236453568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154838144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       387.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       265.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    432.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    283.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  546333176000                       # Total gap between requests
system.mem_ctrls.avgGap                      89358.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27468096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    184447872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    145084096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50277153.855410940945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 337610369.457247555256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 265559557.406716883183                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       542320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3152267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2419346                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14230090500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  87324437000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13253443887500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26239.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27702.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5478110.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5156258100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2740638945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11685581040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5518521360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43127444880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     188291946360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51230444160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307750834845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.302097                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131102929750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18243420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 396987201250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4752983760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2526293550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11956294140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6314900220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43127444880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186105418380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      53071730880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       307855065810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.492879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 135861602000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18243420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 392228529000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13362                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13362                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800761                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1510000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1512000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64812124                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              873500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     118336985.074627                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    308238754.781586                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974195500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    538404973000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7928578000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    147538854                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        147538854                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    147538854                       # number of overall hits
system.cpu.icache.overall_hits::total       147538854                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       542385                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         542385                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       542385                       # number of overall misses
system.cpu.icache.overall_misses::total        542385                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31388404500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31388404500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31388404500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31388404500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    148081239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    148081239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    148081239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    148081239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003663                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003663                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57871.077740                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57871.077740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57871.077740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57871.077740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       542386                       # number of writebacks
system.cpu.icache.writebacks::total            542386                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       542385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       542385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       542385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       542385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30846018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30846018500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30846018500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30846018500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003663                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003663                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003663                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003663                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56871.075896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56871.075896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56871.075896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56871.075896                       # average overall mshr miss latency
system.cpu.icache.replacements                 542386                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    147538854                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       147538854                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       542385                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        542385                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31388404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31388404500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    148081239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    148081239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57871.077740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57871.077740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       542385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       542385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30846018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30846018500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003663                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56871.075896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56871.075896                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148093338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            542898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            272.782987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         296704864                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        296704864                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131417310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131417310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131417310                       # number of overall hits
system.cpu.dcache.overall_hits::total       131417310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4345876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4345876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4345876                       # number of overall misses
system.cpu.dcache.overall_misses::total       4345876                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 262246440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 262246440000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 262246440000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 262246440000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    135763186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    135763186                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    135763186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    135763186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032011                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60343.746577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60343.746577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60343.746577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60343.746577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1864645                       # number of writebacks
system.cpu.dcache.writebacks::total           1864645                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1196858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1196858                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1196858                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1196858                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3149018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3149018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3149018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3149018                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1229                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1229                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 184381093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184381093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 184381093000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184381093000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49679500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49679500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023195                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023195                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023195                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023195                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58551.933650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58551.933650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58551.933650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58551.933650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40422.701383                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40422.701383                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3152293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91295450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91295450                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1926851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1926851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 112259554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112259554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93222301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93222301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58260.630687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58260.630687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1819464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1819464                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 104181513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104181513000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49679500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49679500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57259.452784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57259.452784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175545.936396                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175545.936396                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40121860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40121860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2419025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2419025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 149986885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 149986885500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42540885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42540885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62003.032420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62003.032420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1089471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1089471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1329554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1329554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          946                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          946                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  80199580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  80199580000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031254                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60320.663922                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60320.663922                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80322                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3277                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3277                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    249801500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    249801500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76228.715288                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76228.715288                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3276                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3276                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    246468500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    246468500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.039187                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039187                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75234.584860                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75234.584860                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 546333551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           134993246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3153317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.809919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          569                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         275012813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        275012813                       # Number of data accesses

---------- End Simulation Statistics   ----------
