# Reading pref.tcl
# do Expt_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/IIT/EE/Labs/Lab_9/Lab_9_RTL/Clock_divider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:09 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work C:/IIT/EE/Labs/Lab_9/Lab_9_RTL/Clock_divider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider
# -- Compiling architecture bhv of clock_divider
# End time: 10:05:09 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/IIT/EE/Labs/Lab_9/Lab_9_RTL/clock_divider_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:05:09 on Oct 17,2022
# vcom -reportprogress 300 -93 -work work C:/IIT/EE/Labs/Lab_9/Lab_9_RTL/clock_divider_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_divider_tb
# -- Compiling architecture bhv of clock_divider_tb
# End time: 10:05:09 on Oct 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  clock_divider_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" clock_divider_tb 
# Start time: 10:05:10 on Oct 17,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.clock_divider_tb(bhv)
# Loading work.clock_divider(bhv)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process proc at C:/IIT/EE/Labs/Lab_9/Lab_9_RTL/Clock_divider.vhd line 14
# End time: 10:10:06 on Oct 17,2022, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
