--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml test_cam.twx test_cam.ncd -o test_cam.twr test_cam.pcf -ucf
UCF_CAMARA.ucf

Design file:              test_cam.ncd
Physical constraint file: test_cam.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.053(R)|      FAST  |    0.774(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        12.862(R)|      SLOW  |         4.240(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        13.013(R)|      SLOW  |         4.600(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        13.443(R)|      SLOW  |         4.562(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        13.170(R)|      SLOW  |         4.378(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        13.587(R)|      SLOW  |         4.311(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        11.485(R)|      SLOW  |         4.329(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        12.877(R)|      SLOW  |         4.198(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        13.332(R)|      SLOW  |         4.258(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        14.182(R)|      SLOW  |         4.463(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        12.104(R)|      SLOW  |         4.620(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.364|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.298|
---------------+---------------+---------+


Analysis completed Fri Nov 15 19:33:49 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



