Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar  7 15:18:00 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[20]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[21]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[30]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  99990.789        0.000                      0                 1905        0.115        0.000                      0                 1905    49999.496        0.000                       0                  1202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)             Period(ns)      Frequency(MHz)
-----        ------------             ----------      --------------
sys_clk_pin  {0.000 49999.999}        99999.997       0.010           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin     99990.789        0.000                      0                 1905        0.115        0.000                      0                 1905    49999.496        0.000                       0                  1202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack    99990.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    49999.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99990.789ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 2.061ns (22.944%)  route 6.922ns (77.056%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.800 r  riscv/add/O_data[13]_INST_0/O[3]
                         net (fo=2, routed)           0.874    10.674    riscv/mux3/I_data3[16]
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.234    10.908 r  riscv/mux3/O_data[16]_INST_0/O
                         net (fo=1, routed)           0.315    11.223    riscv/mux_csr/I_data1[16]
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.097    11.320 r  riscv/mux_csr/O_data[16]_INST_0/O
                         net (fo=15, routed)          1.847    13.167    riscv/regs/I_data[16]
    SLICE_X33Y107        FDRE                                         r  riscv/regs/register_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.131 100003.914    riscv/regs/I_clk
    SLICE_X33Y107        FDRE                                         r  riscv/regs/register_reg[4][16]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X33Y107        FDRE (Setup_fdre_C_D)       -0.067 100003.961    riscv/regs/register_reg[4][16]
  -------------------------------------------------------------------
                         required time                      100003.953    
                         arrival time                         -13.167    
  -------------------------------------------------------------------
                         slack                              99990.789    

Slack (MET) :             99991.078ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.315ns (26.517%)  route 6.415ns (73.483%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.655 r  riscv/add/O_data[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     9.656    riscv/add/O_data[13]_INST_0_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.745 r  riscv/add/O_data[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.745    riscv/add/O_data[17]_INST_0_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.834 r  riscv/add/O_data[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.834    riscv/add/O_data[21]_INST_0_n_1
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.064 r  riscv/add/O_data[25]_INST_0/O[1]
                         net (fo=2, routed)           0.598    10.662    riscv/mux3/I_data3[26]
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.225    10.887 r  riscv/mux3/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.696    11.583    riscv/mux_csr/I_data1[26]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.097    11.680 r  riscv/mux_csr/O_data[26]_INST_0/O
                         net (fo=15, routed)          1.235    12.915    riscv/regs/I_data[26]
    SLICE_X33Y109        FDRE                                         r  riscv/regs/register_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.130 100003.914    riscv/regs/I_clk
    SLICE_X33Y109        FDRE                                         r  riscv/regs/register_reg[3][26]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X33Y109        FDRE (Setup_fdre_C_D)       -0.030 100004.000    riscv/regs/register_reg[3][26]
  -------------------------------------------------------------------
                         required time                      100003.992    
                         arrival time                         -12.915    
  -------------------------------------------------------------------
                         slack                              99991.078    

Slack (MET) :             99991.156ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.048ns (23.781%)  route 6.564ns (76.219%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.796 r  riscv/add/O_data[13]_INST_0/O[1]
                         net (fo=2, routed)           0.425    10.221    riscv/mux3/I_data3[14]
    SLICE_X42Y97         LUT5 (Prop_lut5_I2_O)        0.225    10.446 r  riscv/mux3/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.919    11.365    riscv/mux_csr/I_data1[14]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.097    11.462 r  riscv/mux_csr/O_data[14]_INST_0/O
                         net (fo=15, routed)          1.334    12.796    riscv/regs/I_data[14]
    SLICE_X32Y103        FDRE                                         r  riscv/regs/register_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.131 100003.914    riscv/regs/I_clk
    SLICE_X32Y103        FDRE                                         r  riscv/regs/register_reg[2][14]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X32Y103        FDRE (Setup_fdre_C_D)       -0.065 100003.969    riscv/regs/register_reg[2][14]
  -------------------------------------------------------------------
                         required time                      100003.953    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                              99991.156    

Slack (MET) :             99991.164ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 2.061ns (23.848%)  route 6.581ns (76.152%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.800 r  riscv/add/O_data[13]_INST_0/O[3]
                         net (fo=2, routed)           0.874    10.674    riscv/mux3/I_data3[16]
    SLICE_X34Y100        LUT5 (Prop_lut5_I2_O)        0.234    10.908 r  riscv/mux3/O_data[16]_INST_0/O
                         net (fo=1, routed)           0.315    11.223    riscv/mux_csr/I_data1[16]
    SLICE_X34Y100        LUT3 (Prop_lut3_I1_O)        0.097    11.320 r  riscv/mux_csr/O_data[16]_INST_0/O
                         net (fo=15, routed)          1.507    12.827    riscv/regs/I_data[16]
    SLICE_X35Y102        FDRE                                         r  riscv/regs/register_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.130 100003.914    riscv/regs/I_clk
    SLICE_X35Y102        FDRE                                         r  riscv/regs/register_reg[6][16]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)       -0.030 100004.000    riscv/regs/register_reg[6][16]
  -------------------------------------------------------------------
                         required time                      100003.992    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                              99991.164    

Slack (MET) :             99991.188ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.315ns (26.784%)  route 6.328ns (73.216%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.655 r  riscv/add/O_data[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     9.656    riscv/add/O_data[13]_INST_0_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.745 r  riscv/add/O_data[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.745    riscv/add/O_data[17]_INST_0_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.834 r  riscv/add/O_data[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.834    riscv/add/O_data[21]_INST_0_n_1
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.064 r  riscv/add/O_data[25]_INST_0/O[1]
                         net (fo=2, routed)           0.598    10.662    riscv/mux3/I_data3[26]
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.225    10.887 r  riscv/mux3/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.696    11.583    riscv/mux_csr/I_data1[26]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.097    11.680 r  riscv/mux_csr/O_data[26]_INST_0/O
                         net (fo=15, routed)          1.148    12.828    riscv/regs/I_data[26]
    SLICE_X34Y110        FDRE                                         r  riscv/regs/register_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.128 100003.906    riscv/regs/I_clk
    SLICE_X34Y110        FDRE                                         r  riscv/regs/register_reg[5][26]/C
                         clock pessimism              0.153 100004.062    
                         clock uncertainty           -0.035 100004.023    
    SLICE_X34Y110        FDRE (Setup_fdre_C_D)       -0.007 100004.016    riscv/regs/register_reg[5][26]
  -------------------------------------------------------------------
                         required time                      100004.016    
                         arrival time                         -12.828    
  -------------------------------------------------------------------
                         slack                              99991.188    

Slack (MET) :             99991.195ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[11][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 1.897ns (22.417%)  route 6.565ns (77.583%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.622 r  riscv/add/O_data[5]_INST_0/O[3]
                         net (fo=2, routed)           0.436    10.058    riscv/mux3/I_data3[8]
    SLICE_X36Y95         LUT5 (Prop_lut5_I2_O)        0.234    10.292 r  riscv/mux3/O_data[8]_INST_0/O
                         net (fo=1, routed)           0.595    10.887    riscv/mux_csr/I_data1[8]
    SLICE_X36Y96         LUT3 (Prop_lut3_I1_O)        0.111    10.998 r  riscv/mux_csr/O_data[8]_INST_0/O
                         net (fo=15, routed)          1.648    12.647    riscv/regs/I_data[8]
    SLICE_X33Y104        FDRE                                         r  riscv/regs/register_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.131 100003.914    riscv/regs/I_clk
    SLICE_X33Y104        FDRE                                         r  riscv/regs/register_reg[11][8]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X33Y104        FDRE (Setup_fdre_C_D)       -0.180 100003.852    riscv/regs/register_reg[11][8]
  -------------------------------------------------------------------
                         required time                      100003.836    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                              99991.195    

Slack (MET) :             99991.281ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[9][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 2.315ns (27.159%)  route 6.209ns (72.841%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.655 r  riscv/add/O_data[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     9.656    riscv/add/O_data[13]_INST_0_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.745 r  riscv/add/O_data[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.745    riscv/add/O_data[17]_INST_0_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.834 r  riscv/add/O_data[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.834    riscv/add/O_data[21]_INST_0_n_1
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.064 r  riscv/add/O_data[25]_INST_0/O[1]
                         net (fo=2, routed)           0.598    10.662    riscv/mux3/I_data3[26]
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.225    10.887 r  riscv/mux3/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.696    11.583    riscv/mux_csr/I_data1[26]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.097    11.680 r  riscv/mux_csr/O_data[26]_INST_0/O
                         net (fo=15, routed)          1.028    12.708    riscv/regs/I_data[26]
    SLICE_X35Y110        FDRE                                         r  riscv/regs/register_reg[9][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.128 100003.906    riscv/regs/I_clk
    SLICE_X35Y110        FDRE                                         r  riscv/regs/register_reg[9][26]/C
                         clock pessimism              0.153 100004.062    
                         clock uncertainty           -0.035 100004.023    
    SLICE_X35Y110        FDRE (Setup_fdre_C_D)       -0.030 100003.992    riscv/regs/register_reg[9][26]
  -------------------------------------------------------------------
                         required time                      100003.992    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                              99991.281    

Slack (MET) :             99991.289ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 2.315ns (27.202%)  route 6.195ns (72.798%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.655 r  riscv/add/O_data[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     9.656    riscv/add/O_data[13]_INST_0_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.745 r  riscv/add/O_data[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.745    riscv/add/O_data[17]_INST_0_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.834 r  riscv/add/O_data[21]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.834    riscv/add/O_data[21]_INST_0_n_1
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.064 r  riscv/add/O_data[25]_INST_0/O[1]
                         net (fo=2, routed)           0.598    10.662    riscv/mux3/I_data3[26]
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.225    10.887 r  riscv/mux3/O_data[26]_INST_0/O
                         net (fo=1, routed)           0.696    11.583    riscv/mux_csr/I_data1[26]
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.097    11.680 r  riscv/mux_csr/O_data[26]_INST_0/O
                         net (fo=15, routed)          1.015    12.695    riscv/regs/I_data[26]
    SLICE_X32Y110        FDRE                                         r  riscv/regs/register_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.129 100003.914    riscv/regs/I_clk
    SLICE_X32Y110        FDRE                                         r  riscv/regs/register_reg[2][26]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X32Y110        FDRE (Setup_fdre_C_D)       -0.039 100003.992    riscv/regs/register_reg[2][26]
  -------------------------------------------------------------------
                         required time                      100003.984    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                              99991.289    

Slack (MET) :             99991.289ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[6][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 2.048ns (24.068%)  route 6.461ns (75.932%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.796 r  riscv/add/O_data[13]_INST_0/O[1]
                         net (fo=2, routed)           0.425    10.221    riscv/mux3/I_data3[14]
    SLICE_X42Y97         LUT5 (Prop_lut5_I2_O)        0.225    10.446 r  riscv/mux3/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.919    11.365    riscv/mux_csr/I_data1[14]
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.097    11.462 r  riscv/mux_csr/O_data[14]_INST_0/O
                         net (fo=15, routed)          1.232    12.694    riscv/regs/I_data[14]
    SLICE_X35Y102        FDRE                                         r  riscv/regs/register_reg[6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.130 100003.914    riscv/regs/I_clk
    SLICE_X35Y102        FDRE                                         r  riscv/regs/register_reg[6][14]/C
                         clock pessimism              0.153 100004.070    
                         clock uncertainty           -0.035 100004.031    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)       -0.034 100004.000    riscv/regs/register_reg[6][14]
  -------------------------------------------------------------------
                         required time                      100003.984    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                              99991.289    

Slack (MET) :             99991.289ns  (required time - arrival time)
  Source:                 riscv/pc/O_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/regs/register_reg[6][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100000.000ns  (sys_clk_pin rise@100000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 2.239ns (26.284%)  route 6.280ns (73.716%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 100003.906 - 100000.000 ) 
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.254     4.185    riscv/pc/I_clk
    SLICE_X38Y96         FDRE                                         r  riscv/pc/O_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.393     4.578 r  riscv/pc/O_address_reg[6]/Q
                         net (fo=8, routed)           0.968     5.545    riscv/inst/I_address[6]
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.097     5.642 f  riscv/inst/O_data[7]_INST_0_i_1/O
                         net (fo=8, routed)           0.682     6.325    riscv/inst/O_data[7]_INST_0_i_1_n_1
    SLICE_X46Y92         LUT6 (Prop_lut6_I2_O)        0.097     6.422 f  riscv/inst/O_data[0]_INST_0/O
                         net (fo=62, routed)          1.651     8.072    riscv/decode/I_data[0]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.097     8.169 r  riscv/decode/O_pcincr[1]_INST_0/O
                         net (fo=2, routed)           0.585     8.754    riscv/add/I_data2[1]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.239     8.993 r  riscv/add/O_data[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.993    riscv/add/O_data[2]_INST_0_i_2_n_1
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.388 r  riscv/add/O_data[2]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.388    riscv/add/O_data[2]_INST_0_n_1
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.477 r  riscv/add/O_data[5]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.477    riscv/add/O_data[5]_INST_0_n_1
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.566 r  riscv/add/O_data[9]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.566    riscv/add/O_data[9]_INST_0_n_1
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.655 r  riscv/add/O_data[13]_INST_0/CO[3]
                         net (fo=1, routed)           0.001     9.656    riscv/add/O_data[13]_INST_0_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.745 r  riscv/add/O_data[17]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     9.745    riscv/add/O_data[17]_INST_0_n_1
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.979 r  riscv/add/O_data[21]_INST_0/O[3]
                         net (fo=2, routed)           0.728    10.707    riscv/mux3/I_data3[24]
    SLICE_X34Y101        LUT5 (Prop_lut5_I2_O)        0.234    10.941 r  riscv/mux3/O_data[24]_INST_0/O
                         net (fo=1, routed)           0.443    11.384    riscv/mux_csr/I_data1[24]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.097    11.481 r  riscv/mux_csr/O_data[24]_INST_0/O
                         net (fo=15, routed)          1.222    12.703    riscv/regs/I_data[24]
    SLICE_X36Y110        FDRE                                         r  riscv/regs/register_reg[6][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  100000.000 100000.000 r  
    E3                                                0.000 100000.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000 100000.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263 100001.266 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443 100002.711    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072 100002.781 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        1.128 100003.906    riscv/regs/I_clk
    SLICE_X36Y110        FDRE                                         r  riscv/regs/register_reg[6][24]/C
                         clock pessimism              0.153 100004.062    
                         clock uncertainty           -0.035 100004.023    
    SLICE_X36Y110        FDRE (Setup_fdre_C_D)       -0.030 100003.992    riscv/regs/register_reg[6][24]
  -------------------------------------------------------------------
                         required time                      100003.992    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                              99991.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.695%)  route 0.063ns (25.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.568     1.487    riscv/priv/I_clk
    SLICE_X39Y95         FDRE                                         r  riscv/priv/mevect_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  riscv/priv/mevect_reg[3]/Q
                         net (fo=2, routed)           0.063     1.691    riscv/mux_priv/I_mevect[3]
    SLICE_X38Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.736 r  riscv/mux_priv/O_data[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.736    riscv/pc/I_address[3]
    SLICE_X38Y95         FDRE                                         r  riscv/pc/O_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.840     2.005    riscv/pc/I_clk
    SLICE_X38Y95         FDRE                                         r  riscv/pc/O_address_reg[3]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.121     1.621    riscv/pc/O_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.336%)  route 0.064ns (25.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.569     1.488    riscv/priv/I_clk
    SLICE_X39Y99         FDRE                                         r  riscv/priv/mevect_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  riscv/priv/mevect_reg[16]/Q
                         net (fo=2, routed)           0.064     1.694    riscv/mux_priv/I_mevect[16]
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.739 r  riscv/mux_priv/O_data[16]_INST_0/O
                         net (fo=1, routed)           0.000     1.739    riscv/pc/I_address[16]
    SLICE_X38Y99         FDRE                                         r  riscv/pc/O_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.841     2.006    riscv/pc/I_clk
    SLICE_X38Y99         FDRE                                         r  riscv/pc/O_address_reg[16]/C
                         clock pessimism             -0.504     1.501    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.622    riscv/pc/O_address_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 riscv/pc/O_address_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/priv/mepc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.704%)  route 0.063ns (25.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.565     1.484    riscv/pc/I_clk
    SLICE_X36Y101        FDRE                                         r  riscv/pc/O_address_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  riscv/pc/O_address_reg[23]/Q
                         net (fo=4, routed)           0.063     1.688    riscv/priv/I_pc[23]
    SLICE_X37Y101        LUT5 (Prop_lut5_I0_O)        0.045     1.733 r  riscv/priv/mepc[23]_i_1/O
                         net (fo=1, routed)           0.000     1.733    riscv/priv/p_1_in__0[23]
    SLICE_X37Y101        FDRE                                         r  riscv/priv/mepc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.836     2.001    riscv/priv/I_clk
    SLICE_X37Y101        FDRE                                         r  riscv/priv/mepc_reg[23]/C
                         clock pessimism             -0.503     1.497    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.092     1.589    riscv/priv/mepc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.866%)  route 0.066ns (26.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.564     1.483    riscv/priv/I_clk
    SLICE_X37Y103        FDRE                                         r  riscv/priv/mevect_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  riscv/priv/mevect_reg[30]/Q
                         net (fo=2, routed)           0.066     1.690    riscv/mux_priv/I_mevect[30]
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.735 r  riscv/mux_priv/O_data[30]_INST_0/O
                         net (fo=1, routed)           0.000     1.735    riscv/pc/I_address[30]
    SLICE_X36Y103        FDRE                                         r  riscv/pc/O_address_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.835     2.000    riscv/pc/I_clk
    SLICE_X36Y103        FDRE                                         r  riscv/pc/O_address_reg[30]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.092     1.588    riscv/pc/O_address_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.254%)  route 0.123ns (39.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.568     1.487    riscv/priv/I_clk
    SLICE_X41Y96         FDSE                                         r  riscv/priv/mevect_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDSE (Prop_fdse_C_Q)         0.141     1.628 r  riscv/priv/mevect_reg[4]/Q
                         net (fo=2, routed)           0.123     1.751    riscv/mux_priv/I_mevect[4]
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  riscv/mux_priv/O_data[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.796    riscv/pc/I_address[4]
    SLICE_X42Y96         FDRE                                         r  riscv/pc/O_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.838     2.003    riscv/pc/I_clk
    SLICE_X42Y96         FDRE                                         r  riscv/pc/O_address_reg[4]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.121     1.644    riscv/pc/O_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.760%)  route 0.101ns (35.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.569     1.488    riscv/priv/I_clk
    SLICE_X39Y99         FDRE                                         r  riscv/priv/mevect_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  riscv/priv/mevect_reg[14]/Q
                         net (fo=2, routed)           0.101     1.731    riscv/mux_priv/I_mevect[14]
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.776 r  riscv/mux_priv/O_data[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.776    riscv/pc/I_address[14]
    SLICE_X38Y99         FDRE                                         r  riscv/pc/O_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.841     2.006    riscv/pc/I_clk
    SLICE_X38Y99         FDRE                                         r  riscv/pc/O_address_reg[14]/C
                         clock pessimism             -0.504     1.501    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.622    riscv/pc/O_address_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.075%)  route 0.104ns (35.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.563     1.482    riscv/priv/I_clk
    SLICE_X40Y100        FDRE                                         r  riscv/priv/mevect_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  riscv/priv/mevect_reg[19]/Q
                         net (fo=2, routed)           0.104     1.728    riscv/mux_priv/I_mevect[19]
    SLICE_X38Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  riscv/mux_priv/O_data[19]_INST_0/O
                         net (fo=1, routed)           0.000     1.773    riscv/pc/I_address[19]
    SLICE_X38Y100        FDRE                                         r  riscv/pc/O_address_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.835     2.000    riscv/pc/I_clk
    SLICE_X38Y100        FDRE                                         r  riscv/pc/O_address_reg[19]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.121     1.619    riscv/pc/O_address_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 riscv/pc/O_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/priv/mepc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.877%)  route 0.110ns (37.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.569     1.488    riscv/pc/I_clk
    SLICE_X44Y99         FDRE                                         r  riscv/pc/O_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  riscv/pc/O_address_reg[15]/Q
                         net (fo=4, routed)           0.110     1.739    riscv/priv/I_pc[15]
    SLICE_X42Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.784 r  riscv/priv/mepc[15]_i_1/O
                         net (fo=1, routed)           0.000     1.784    riscv/priv/p_1_in__0[15]
    SLICE_X42Y98         FDRE                                         r  riscv/priv/mepc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.839     2.004    riscv/priv/I_clk
    SLICE_X42Y98         FDRE                                         r  riscv/priv/mepc_reg[15]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     1.624    riscv/priv/mepc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 riscv/pc/O_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/priv/mepc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.570%)  route 0.137ns (42.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.568     1.487    riscv/pc/I_clk
    SLICE_X41Y95         FDRE                                         r  riscv/pc/O_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  riscv/pc/O_address_reg[2]/Q
                         net (fo=39, routed)          0.137     1.765    riscv/priv/I_pc[2]
    SLICE_X42Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.810 r  riscv/priv/mepc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    riscv/priv/p_1_in__0[2]
    SLICE_X42Y95         FDRE                                         r  riscv/priv/mepc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.838     2.003    riscv/priv/I_clk
    SLICE_X42Y95         FDRE                                         r  riscv/priv/mepc_reg[2]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.121     1.644    riscv/priv/mepc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 riscv/priv/mevect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            riscv/pc/O_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.059%)  route 0.096ns (33.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.568     1.487    riscv/priv/I_clk
    SLICE_X40Y95         FDRE                                         r  riscv/priv/mevect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  riscv/priv/mevect_reg[2]/Q
                         net (fo=2, routed)           0.096     1.724    riscv/mux_priv/I_mevect[2]
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  riscv/mux_priv/O_data[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.769    riscv/pc/I_address[2]
    SLICE_X41Y95         FDRE                                         r  riscv/pc/O_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK1MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK1MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK1MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK1MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1MHZ_IBUF_BUFG_inst/O
                         net (fo=1201, routed)        0.840     2.005    riscv/pc/I_clk
    SLICE_X41Y95         FDRE                                         r  riscv/pc/O_address_reg[2]/C
                         clock pessimism             -0.504     1.500    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.091     1.591    riscv/pc/O_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50000.000 }
Period(ns):         100000.000
Sources:            { CLK1MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         100000.000  99997.766  RAMB36_X1Y16    vga/text_colour_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         100000.000  99997.766  RAMB36_X1Y17    vga/text_data_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         100000.000  99997.766  RAMB36_X1Y18    vga/text_data_memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         100000.000  99997.766  RAMB36_X1Y15    vga/text_colour_memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         100000.000  99998.039  RAMB36_X1Y16    vga/text_colour_memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         100000.000  99998.039  RAMB36_X1Y17    vga/text_data_memory_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         100000.000  99998.039  RAMB36_X1Y18    vga/text_data_memory_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         100000.000  99998.039  RAMB36_X1Y15    vga/text_colour_memory_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         100000.000  99998.406  BUFGCTRL_X0Y16  CLK1MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100000.000  99999.000  SLICE_X46Y87    ram/memory_reg[10][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X48Y85    ram/memory_reg[13][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X46Y85    ram/memory_reg[14][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X46Y85    ram/memory_reg[14][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X46Y85    ram/memory_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X49Y85    ram/memory_reg[6][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.992   49999.496  SLICE_X47Y85    ram/memory_reg[7][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X35Y86    ram/memory_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X35Y86    ram/memory_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X35Y86    ram/memory_reg[11][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X35Y86    ram/memory_reg[11][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X32Y87    ram/memory_reg[10][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X34Y84    ram/memory_reg[13][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X49Y80    ram/memory_reg[51][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X49Y80    ram/memory_reg[51][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X49Y80    ram/memory_reg[51][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X38Y81    ram/memory_reg[52][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X38Y81    ram/memory_reg[52][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X38Y81    ram/memory_reg[52][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X38Y81    ram/memory_reg[52][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         49999.996   49999.500  SLICE_X38Y102   riscv/priv/mepc_reg[27]/C



