$date
	Sun Oct 23 05:29:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1021486
b1111 &
b1111 %
1$
b1111 !
1"
#1021487
0"
#1021490
b101110 &
b101110 %
#1021494
b10111 &
b10111 %
#1021498
b1000110 &
b1000110 %
#1021502
b100011 &
b100011 %
#1021506
b1101010 &
b1101010 %
#1021510
b110101 &
b110101 %
#1021514
b10100000 &
b10100000 %
#1021518
b1010000 &
b1010000 %
#1021522
b101000 &
b101000 %
#1021526
b10100 &
b10100 %
#1021530
b1010 &
b1010 %
#1021534
b101 &
b101 %
#1021538
b10000 &
b10000 %
#1021542
b1000 &
b1000 %
#1021546
b100 &
b100 %
#1021550
b10 &
b10 %
#1021554
b1 &
b1 %
1#
#1021558
b0 &
0#
b0 %
0$
#1929094
b110 &
b110 %
1$
b110 !
1"
#1929095
0"
#1929098
b11 &
b11 %
#1929102
b1010 &
b1010 %
#1929106
b101 &
b101 %
#1929110
b10000 &
b10000 %
#1929114
b1000 &
b1000 %
#1929118
b100 &
b100 %
#1929122
b10 &
b10 %
#1929126
b1 &
1#
b1 %
#1929130
b0 &
b0 %
0#
0$
#3021539
b10 !
1"
#3021542
b10 &
b10 %
1$
#3021543
0"
#3021546
b1 &
b1 %
1#
#3021550
b0 &
0#
b0 %
0$
#4500012
