// Seed: 157295795
module module_0 ();
  wire  id_1;
  logic id_2;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd73
) (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5
    , id_15,
    input wand id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output tri id_12,
    output supply0 _id_13
);
  logic [-1 : "" <  id_13] id_16;
  logic id_17 = id_16;
  module_0 modCall_1 ();
  assign id_11 = -1;
  assign id_17 = id_1;
endmodule
