Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/patrick/Vivado/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 723c7cf444724ee48c0b4d316694dad2 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot XNOR6bitTB_behav xil_defaultlib.XNOR6bitTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/patrick/Assignment1/Verilog6bitALU/Assignment1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XNOR1bit
Compiling module xil_defaultlib.XNOR6bit
Compiling module xil_defaultlib.XNOR6bitTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot XNOR6bitTB_behav
