INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign3_binaryadd/assign3_binaryadd.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jayaa/Documents/Vivado/assign3_binaryadd/assign3_binaryadd.srcs/sim_1/new/fulladd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd_tb
INFO: [VRFC 10-2458] undeclared symbol c_out, assumed default net type wire [C:/Users/jayaa/Documents/Vivado/assign3_binaryadd/assign3_binaryadd.srcs/sim_1/new/fulladd_tb.v:36]
