# package:
#   name: ariane
#   authors:
#     - "Flavien Solt"

# export_include_dirs:
#   - core/include
#   - core

# sources:
# FILELIST_SRAMONLY = ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x64.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_1024x92.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x104.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_128x16.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_16384x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_2048x88.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x100.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x196.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x23.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x52.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x54.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_256x84.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_32768x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_4096x84.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x22.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x44.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x52.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x54.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_512x96.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_64x108.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_65536x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_8192x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/ct_f_spsram_8192x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_1024x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_1024x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_1024x64.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_1024x92.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_128x104.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_128x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_128x16.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_16384x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_2048x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_2048x32_split.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_2048x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_2048x88.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_256x100.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_256x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_spsram_256x196.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_256x23.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x52.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x54.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_256x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_256x7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_spsram_256x84.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_32768x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_4096x32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_4096x84.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_512x144.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x22.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x44.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x52.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x54.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_spsram_512x59.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_512x7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_512x96.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_64x108.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_65536x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_spsram_8192x128.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_spsram_8192x32.v \

# ../openc910/smart_run/logical/mem/f_spsram_large.v \

# ../openc910/smart_run/logical/mem/f_spsram_32768x128.v

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/booth_code_v1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/compressor_42.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_csr_req_arbiter.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_lowpower.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_other_io_sync.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_read_channel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_req_arbiter.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_snoop_channel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/biu/rtl/ct_biu_write_channel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_apbif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_bmbif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_bmbif_kid.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq_reqq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ctcq_respq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ebiuif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_l2cif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ncq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_ncq_gm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_regs_kid.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel_16.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_dp_sel_8.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_sab.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_snb_sab_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_vb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ciu_vb_aw_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/clint/rtl/ct_clint_func.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/clint/rtl/ct_clint_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/clk/rtl/ct_clk_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_core.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_iui.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_lpmd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cp0/rtl/ct_cp0_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_cawt_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_lowpower.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_ncwt_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_read_channel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_snoop_channel_dummy.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_ebiu_write_channel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s0_d.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s0_h.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s1_d.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_close_s1_h.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_double_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_half_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_onehot_sel_d.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_onehot_sel_h.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_scalar_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fadd_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_double_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_dtoh_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_dtos_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_ftoi_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_htos_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_itof_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_scalar_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_stod_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_stoh_sh.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fcnvt_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_fifo.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_double.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_half.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_single.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_fspu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_bkpt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_dbg_info.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_common_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_dbg_info.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ddc_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ddc_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_etm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_etm_if.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_event.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_io.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_ir.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_nirv_bkpt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_pcfifo.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_private_ir.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_private_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_serial.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_sm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_sync_3flop.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/had/rtl/ct_had_trace.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_adder_sel.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cnt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cntinten_reg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_cntof_reg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_event.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmu/rtl/ct_hpcp_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_reg_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_reg_src2_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_vreg_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_dep_vreg_srcv2_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_decd_special.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_fence.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_split_long.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_id_split_short.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_frt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_rt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_ir_vrt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq0.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq0_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq1_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_2.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_aiq_lch_rdy_3.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_biq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_biq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_lsiq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_lsiq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_pipe_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_sdiq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_sdiq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq0.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq0_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_is_viq1_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd_preg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_fwd_vreg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe0_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe1_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe2_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe3_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe4_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe6_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_pipe7_decd.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_eregfile.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_fregfile.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_ereg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_preg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_gated_vreg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_pregfile.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_rf_prf_vregfile.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/idu/rtl/ct_idu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_addrgen.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht_pre_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_bht_sel_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb_data_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_btb_tag_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_debug.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_decd_normal.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibdp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibuf.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ibuf_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_data_array0.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_data_array1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_if.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_predecd_array0.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_predecd_array1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_icache_tag_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ifctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ifdp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ind_btb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ind_btb_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipdecode.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ipdp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l0_btb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l0_btb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_l1_refill.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_lbuf.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_lbuf_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_pcfifo_if.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_pcgen.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_precode.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_ras.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_sfp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_sfp_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ifu/rtl/ct_ifu_vector.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_alu.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_bju_pcfifo_read_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_cbus.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_div_srt_radix16.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_mult.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_rbus.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_special.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/ct_iu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_cmp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_data.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_icc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_prefetch.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_sub_bank.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_tag.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_tag_ecc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2c_wb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_data_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_dirty_array_16way.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_tag_array_16way.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/l2c/rtl/ct_l2cache_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_amr.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_bus_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_cache_buffer.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_data_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_dirty_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_info_update.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_ld_tag_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_tag_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_dcache_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_icc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_idfifo_8.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_idfifo_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_ag.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_da.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_dc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_ld_wb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb_addr_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lfb_data_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_lq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_mcic.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_gpfb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_gsdb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_l1sm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_l2sm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pfb_tsm.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_pmb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_sdb_cmp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_pfu_sdb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_rot_data.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sd_ex1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_ctcq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_ctcq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_req_arbiter.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_resp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_snq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_snoop_snq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_spec_fail_predict.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sq.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_sq_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_ag.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_da.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_dc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_st_wb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_addr_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_sdb_data.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_vb_sdb_data_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb_ce.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/lsu/rtl/ct_lsu_wmb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dplru.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_huge_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_dutlb_read.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iplru.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_iutlb_fst_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb_data_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_jtlb_tag_array.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_ptw.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_sysmap.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_sysmap_hit.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_tlboper.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/mmu/rtl/ct_mmu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/clk/rtl/ct_mp_clk_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rst/rtl/ct_mp_rst_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/openC910.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io_dummy.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_other_io_sync.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top_dummy.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_piu_top_dummy_device.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_acc.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_comp_hit.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_regs.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/pmp/rtl/ct_pmp_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/ciu/rtl/ct_prio.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_rmu_top_dummy.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rst/rtl/ct_rst_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_compare_iid.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_64.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_8.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_encode_96.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_64.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_8.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_expand_96.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_ereg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_ereg_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_preg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_preg_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg_dummy.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_pst_vreg_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_retire.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_entry.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_expt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_rob_rt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/rtu/rtl/ct_rtu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_sysio_kid.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_sysio_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/ct_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_dp_pipe6.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_dp_pipe7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_top_pipe6.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfalu/rtl/ct_vfalu_top_pipe7.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_double.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_ff1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_pack.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_prepare.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_round.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_scalar_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_bound_table.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_only_div.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_srt_radix16_with_sqrt.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfdsu/rtl/ct_vfdsu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_ff1_10bit.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_32.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_42.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_lza_simd_half.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult1.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult_compressor.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_mult_simd_half.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfmau/rtl/ct_vfmau_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_cbus.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_dp.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_rbus.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/vfpu/rtl/ct_vfpu_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/mp_top_golden_port.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_65x65_3_stage.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_32to1_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_ctrl.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu2_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_granu_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_hart_arb.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_hreg_busif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_int_kid.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_kid_busif.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/plic/rtl/plic_top.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/sync_level2level.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/common/rtl/sync_level2pulse.v \

# ../openc910/C910_RTL_FACTORY/gen_rtl/cpu/rtl/top_golden_port.v \

# ../openc910/smart_run/logical/ahb/ahb.v \

# ../openc910/smart_run/logical/ahb/ahb2apb.v \

# ../openc910/smart_run/logical/apb/apb.v \

# ../openc910/smart_run/logical/apb/apb_bridge.v \

# ../openc910/smart_run/logical/axi/axi2ahb.v \

# ../openc910/smart_run/logical/axi/axi_fifo_entry.v \

# ../openc910/smart_run/logical/axi/axi_fifo.v \

# ../openc910/smart_run/logical/axi/axi_slave128.v \

# ../openc910/smart_run/logical/axi/axi_err128.v \

# ../openc910/smart_run/logical/axi/axi_interconnect128.v \

# ../openc910/smart_run/logical/common/wid_entry.v \

# ../openc910/smart_run/logical/common/fpga_clk_gen.v \

# ../openc910/smart_run/logical/common/timer.v \

# ../openc910/smart_run/logical/common/fifo_counter.v \

# ../openc910/smart_run/logical/common/cpu_sub_system_axi.v \

# ../openc910/smart_run/logical/common/clk_gen.v \

# ../openc910/smart_run/logical/common/rv_integration_platform.v \

# ../openc910/smart_run/logical/common/wid_for_axi4.v \

# ../openc910/smart_run/logical/common/err_gen.v \

# ../openc910/smart_run/logical/gpio/gpio_ctrl.v \

# ../openc910/smart_run/logical/gpio/gpio_apbif.v \

# ../openc910/smart_run/logical/gpio/gpio.v \

# ../openc910/smart_run/logical/mem/mem_ctrl.v \

# ../openc910/smart_run/logical/mem/ram.v \

# ../openc910/smart_run/logical/uart/uart.v \

# ../openc910/smart_run/logical/uart/uart_apb_reg.v \

# ../openc910/smart_run/logical/uart/uart_baud_gen.v \

# ../openc910/smart_run/logical/uart/uart_ctrl.v \

# ../openc910/smart_run/logical/uart/uart_trans.v \

# ../openc910/smart_run/logical/uart/uart_receive.v \

# ../openc910/smart_run/logical/pmu/tap2_sm.v \

# ../openc910/smart_run/logical/pmu/px_had_sync.v \

# ../openc910/smart_run/logical/pmu/sync.v \

# ../openc910/smart_run/logical/pmu/pmu.v \


#   - include_dirs:
#       - core/include
#       - core
#     files:
#       - core/include/config_pkg.sv
#       # Pick the right configuration by passing the right bender flag.
#       - target: cv64a6_imafdcv_sv39
#         files:
#           - core/include/cv64a6_imafdcv_sv39_config_pkg.sv

#       - target: cv64a6_imafdc_sv39
#         files:
#           - core/include/cv64a6_imafdc_sv39_config_pkg.sv

#       - target: cv64a6_imafdc_sv39_wb
#         files:
#           - core/include/cv64a6_imafdc_sv39_wb_config_pkg.sv

#       - target: cv64a6_imafdch_sv39
#         files:
#           - core/include/cv64a6_imafdch_sv39_config_pkg.sv

#       - target: cv64a6_imafdch_sv39_wb
#         files:
#           - core/include/cv64a6_imafdch_sv39_wb_config_pkg.sv

#       - target: cv32a6_imac_sv0
#         files:
#           - core/include/cv32a6_imac_sv0_config_pkg.sv

#       - target: cv32a6_imac_sv32
#         files:
#           - core/include/cv32a6_imac_sv32_config_pkg.sv

#       - target: cv32a6_imafc_sv32
#         files:
#           - core/include/cv32a6_imafc_sv32_config_pkg.sv

#       # General config infrastructure
#       - core/include/riscv_pkg.sv
#       - core/include/ariane_pkg.sv
#       - core/include/build_config_pkg.sv

#       - target: not(exclude_first_pass_decoder)
#         files:
#           - core/cva6_accel_first_pass_decoder_stub.sv

#       # MMU
#       - target: any(cv64a6_imafdcv_sv39, cv64a6_imafdc_sv39, cv64a6_imafdc_sv39_wb)
#         files:
#           - core/mmu_sv39/tlb.sv
#           - core/mmu_sv39/mmu.sv
#           - core/mmu_sv39/ptw.sv

#       - target: any(cv64a6_imafdch_sv39, cv64a6_imafdch_sv39_wb)
#         files:
#           - core/mmu_sv39x4/cva6_tlb_sv39x4.sv
#           - core/mmu_sv39x4/cva6_mmu_sv39x4.sv
#           - core/mmu_sv39x4/cva6_ptw_sv39x4.sv

#       - target: any(cv32a6_imac_sv0, cv32a6_imac_sv32, cv32a6_imafc_sv32)
#         files:
#           - core/mmu_sv32/cva6_tlb_sv32.sv
#           - core/mmu_sv32/cva6_mmu_sv32.sv
#           - core/mmu_sv32/cva6_ptw_sv32.sv

#       # Packages
#       - core/include/wt_cache_pkg.sv
#       - core/include/std_cache_pkg.sv

#       # Extension Interface
#       - core/include/cvxif_pkg.sv
#       - core/cvxif_example/include/cvxif_instr_pkg.sv
#       - core/cvxif_fu.sv
#       - core/cvxif_example/cvxif_example_coprocessor.sv
#       - core/cvxif_example/instr_decoder.sv

#       # Tracing
#       - core/cva6_rvfi_probes.sv
#       - core/cva6_fifo_v3.sv
#       # Top-level source files (not necessarily instantiated at the top of the cva6).
#       - core/cva6.sv
#       - core/alu.sv
#       - core/fpu_wrap.sv # depends on fpnew_pkg, above
#       - core/branch_unit.sv
#       - core/compressed_decoder.sv
#       - core/controller.sv
#       - core/csr_buffer.sv
#       - core/csr_regfile.sv
#       - core/decoder.sv
#       - core/ex_stage.sv
#       - core/instr_realign.sv
#       - core/id_stage.sv
#       - core/issue_read_operands.sv
#       - core/issue_stage.sv
#       - core/load_unit.sv
#       - core/load_store_unit.sv
#       - core/lsu_bypass.sv
#       - core/mult.sv
#       - core/multiplier.sv
#       - core/serdiv.sv
#       - core/perf_counters.sv
#       - core/ariane_regfile_ff.sv
#       - core/ariane_regfile_fpga.sv
#       - core/scoreboard.sv
#       - core/store_buffer.sv
#       - core/amo_buffer.sv
#       - core/store_unit.sv
#       - core/commit_stage.sv
#       - core/axi_shim.sv

#       # Frontend (i.e., fetch, decode, dispatch)
#       - core/frontend/btb.sv
#       - core/frontend/bht.sv
#       - core/frontend/ras.sv
#       - core/frontend/instr_scan.sv
#       - core/frontend/instr_queue.sv
#       - core/frontend/frontend.sv
#       # Cache subsystem(s)
#       - core/cache_subsystem/wt_dcache_ctrl.sv
#       - core/cache_subsystem/wt_dcache_mem.sv
#       - core/cache_subsystem/wt_dcache_missunit.sv
#       - core/cache_subsystem/wt_dcache_wbuffer.sv
#       - core/cache_subsystem/wt_dcache.sv
#       - core/cache_subsystem/wt_cache_subsystem.sv
#       - core/cache_subsystem/wt_axi_adapter.sv
#       - core/cache_subsystem/cva6_icache.sv
#       - core/cache_subsystem/tag_cmp.sv
#       - core/cache_subsystem/cva6_icache_axi_wrapper.sv
#       - core/cache_subsystem/axi_adapter.sv
#       - core/cache_subsystem/miss_handler.sv
#       - core/cache_subsystem/cache_ctrl.sv
#       - core/cache_subsystem/std_nbdcache.sv
#       - core/cache_subsystem/std_cache_subsystem.sv

#       # Physical Memory Protection
#       - core/pmp/src/pmp.sv
#       - core/pmp/src/pmp_entry.sv

#       - include_dirs:
#         - common/local/util
#         files:
#           - common/local/util/sram.sv

#       - target: not(all(fpga, xilinx))
#         include_dirs:
#           - common/local/util
#         files:
#           - common/local/util/tc_sram_wrapper.sv

#       - target: all(fpga, xilinx)
#         include_dirs:
#           - common/local/util
#         files:
#           - common/local/util/tc_sram_fpga_wrapper.sv

#       - target: not(synthesis)
#         include_dirs:
#           - core/include
#           - common/local/util
#         files:
#           # Tracer (behavioral code, not RTL)
#           - core/include/instr_tracer_pkg.sv
#           - common/local/util/instr_tracer.sv

#       - target: ariane_mem_top
#         files:
#         # - common/local/util/sram.sv
#         - cellift/src/util/axi_master_connect.sv
#         # - corev_apu/src/tech_cells_generic/src/rtl/tc_sram.sv
#         - corev_apu/tb/ariane_soc_pkg.sv
#         - corev_apu/tb/ariane_axi_pkg.sv
#         - corev_apu/tb/ariane_axi_soc_pkg.sv
#         - corev_apu/axi_mem_if/src/axi2mem.sv
#         # - src/common_cells/src/delta_counter.sv
#         # - core/cvxif_example/instr_decoder.sv
#         - cellift/src/ariane_mem_top.sv
