<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
    <url>
         <loc>https://diculazyy.github.io/ece-notes/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/fpga/AXI-Stream%E6%8E%A5%E5%8F%A3/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/fpga/%E5%AE%9A%E7%82%B9%E6%95%B0/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/fpga/verilog/%E7%BC%96%E7%A0%81%E8%A7%84%E8%8C%83/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/fpga/%E4%BB%BF%E7%9C%9F/cocotb/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/xilinx/Petalinux/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/xilinx/VitisUnifiedIDE/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
    <url>
         <loc>https://diculazyy.github.io/ece-notes/xilinx/rtl8211f_lwip/</loc>
         <lastmod>2025-11-16</lastmod>
    </url>
</urlset>