Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: neander.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "neander.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "neander"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : neander
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/reg8.vhd" in Library work.
Architecture behavioral of Entity reg8bits is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/regNZ.vhd" in Library work.
Architecture behavioral of Entity regnz is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/ula.vhd" in Library work.
Architecture behavioral of Entity ula is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/decoder.vhd" in Library work.
Architecture behavioral of Entity decoder is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/PC.vhd" in Library work.
Architecture behavioral of Entity pc_register is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/controlunit.vhd" in Library work.
Architecture behavioral of Entity controlunit is up to date.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/ipcore_dir/dualBRAM.vhd" in Library work.
Entity <dualbram> compiled.
Entity <dualbram> (Architecture <dualbram_a>) compiled.
Compiling vhdl file "C:/Users/franc/Documents/neander/neanderImplementation/neander.vhd" in Library work.
Architecture behavioral of Entity neander is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <neander> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg8bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regNZ> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ula> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_register> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controlunit> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <neander> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/franc/Documents/neander/neanderImplementation/neander.vhd" line 289: Instantiating black box module <dualBRAM>.
Entity <neander> analyzed. Unit <neander> generated.

Analyzing Entity <reg8bits> in library <work> (Architecture <behavioral>).
Entity <reg8bits> analyzed. Unit <reg8bits> generated.

Analyzing Entity <regNZ> in library <work> (Architecture <behavioral>).
Entity <regNZ> analyzed. Unit <regNZ> generated.

Analyzing Entity <ula> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/franc/Documents/neander/neanderImplementation/ula.vhd" line 57: Mux is complete : default of case is discarded
Entity <ula> analyzed. Unit <ula> generated.

Analyzing Entity <decoder> in library <work> (Architecture <behavioral>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <PC_register> in library <work> (Architecture <behavioral>).
Entity <PC_register> analyzed. Unit <PC_register> generated.

Analyzing Entity <controlunit> in library <work> (Architecture <behavioral>).
Entity <controlunit> analyzed. Unit <controlunit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg8bits>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/reg8.vhd".
    Found 8-bit register for signal <reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg8bits> synthesized.


Synthesizing Unit <regNZ>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/regNZ.vhd".
    Found 1-bit register for signal <data_N>.
    Found 1-bit register for signal <data_Z>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <regNZ> synthesized.


Synthesizing Unit <ula>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/ula.vhd".
WARNING:Xst:737 - Found 16-bit latch for signal <MULTIPLICATION>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x8-bit multiplier for signal <MULTIPLICATION$mult0000> created at line 56.
    Found 8-bit 8-to-1 multiplexer for signal <result>.
    Found 8-bit adder for signal <result$addsub0000> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   8 Multiplexer(s).
Unit <ula> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/decoder.vhd".
WARNING:Xst:647 - Input <instruction_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <decoder> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <PC_register>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/PC.vhd".
    Found 8-bit up counter for signal <data>.
    Summary:
	inferred   1 Counter(s).
Unit <PC_register> synthesized.


Synthesizing Unit <controlunit>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/controlunit.vhd".
    Register <loadN> equivalent to <loadAC> has been removed
    Register <loadZ> equivalent to <loadAC> has been removed
    Using one-hot encoding for signal <current_state>.
    Found 1-bit register for signal <sel_mux_RDM>.
    Found 1-bit register for signal <loadRDM>.
    Found 1-bit register for signal <loadAC>.
    Found 1-bit register for signal <loadREM>.
    Found 1-bit register for signal <PC_inc>.
    Found 1-bit register for signal <loadPC>.
    Found 3-bit register for signal <sel_ula>.
    Found 1-bit register for signal <wr_enable_mem<0>>.
    Found 1-bit register for signal <loadRI>.
    Found 1-bit register for signal <sel>.
    Found 14-bit register for signal <current_state>.
    Found 14-bit register for signal <next_state>.
    Found 1-bit register for signal <stop_s>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <controlunit> synthesized.


Synthesizing Unit <neander>.
    Related source file is "C:/Users/franc/Documents/neander/neanderImplementation/neander.vhd".
WARNING:Xst:646 - Signal <ULA_carryMUL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_output2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <neander> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 19
 1-bit register                                        : 12
 14-bit register                                       : 2
 3-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 1
 16-bit latch                                          : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/dualBRAM.ngc>.
Loading core <dualBRAM> for timing and area information for instance <MEM>.
WARNING:Xst:2677 - Node <reg_0> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <reg_1> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <reg_2> of sequential type is unconnected in block <RI>.
WARNING:Xst:2677 - Node <reg_3> of sequential type is unconnected in block <RI>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 75
 Flip-Flops                                            : 75
# Latches                                              : 1
 16-bit latch                                          : 1
# Multiplexers                                         : 1
 8-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <neander> ...

Optimizing unit <reg8bits> ...

Optimizing unit <ula> ...

Optimizing unit <controlunit> ...
WARNING:Xst:2677 - Node <RI/reg_3> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <RI/reg_2> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <RI/reg_1> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <RI/reg_0> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_15> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_14> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_13> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_12> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_11> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_10> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_9> of sequential type is unconnected in block <neander>.
WARNING:Xst:2677 - Node <alu/MULTIPLICATION_8> of sequential type is unconnected in block <neander>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <NZ/data_N> in Unit <neander> is equivalent to the following FF/Latch, which will be removed : <AC/reg_7> 
Found area constraint ratio of 100 (+ 5) on block neander, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : neander.ngr
Top Level Output File Name         : neander
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 189
#      GND                         : 2
#      INV                         : 2
#      LUT2                        : 14
#      LUT3                        : 59
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 42
#      LUT4_D                      : 7
#      LUT4_L                      : 2
#      MUXCY                       : 14
#      MUXF5                       : 19
#      MUXF6                       : 8
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 86
#      FDC                         : 32
#      FDCE                        : 38
#      FDE                         : 6
#      FDP                         : 2
#      LD                          : 8
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       79  out of    960     8%  
 Number of Slice Flip Flops:             86  out of   1920     4%  
 Number of 4 input LUTs:                128  out of   1920     6%  
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of     83     4%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of MULT18X18SIOs:                 1  out of      4    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)        | Load  |
---------------------------------------------------------------+------------------------------+-------+
clk                                                            | BUFGP                        | 79    |
alu/MULTIPLICATION_cmp_eq0000(alu/MULTIPLICATION_cmp_eq00001:O)| NONE(*)(alu/MULTIPLICATION_7)| 8     |
---------------------------------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 72    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.118ns (Maximum Frequency: 123.183MHz)
   Minimum input arrival time before clock: 4.458ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.118ns (frequency: 123.183MHz)
  Total number of paths / destination ports: 1010 / 135
-------------------------------------------------------------------------
Delay:               8.118ns (Levels of Logic = 8)
  Source:            AC/reg_0 (FF)
  Destination:       NZ/data_Z (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: AC/reg_0 to NZ/data_Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  AC/reg_0 (AC/reg_0)
     LUT2:I0->O            1   0.704   0.000  alu/Madd_result_addsub0000_lut<0> (alu/Madd_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  alu/Madd_result_addsub0000_cy<0> (alu/Madd_result_addsub0000_cy<0>)
     XORCY:CI->O           1   0.804   0.424  alu/Madd_result_addsub0000_xor<1> (alu/result_addsub0000<1>)
     LUT4:I3->O            1   0.704   0.000  alu/Mmux_result_61 (alu/Mmux_result_61)
     MUXF5:I0->O           1   0.321   0.000  alu/Mmux_result_4_f5_0 (alu/Mmux_result_4_f51)
     MUXF6:I0->O           2   0.521   0.526  alu/Mmux_result_2_f6_0 (ULA_output<1>)
     LUT2:I1->O            1   0.704   0.499  alu/Z_cmp_eq00007 (alu/Z_cmp_eq00007)
     LUT4:I1->O            1   0.704   0.000  alu/Z_cmp_eq000028 (ULA_Z)
     FDCE:D                    0.308          NZ/data_Z
    ----------------------------------------
    Total                      8.118ns (5.825ns logic, 2.293ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       CU/sel_ula_2 (FF)
  Destination Clock: clk rising

  Data Path: rst to CU/sel_ula_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   1.218   1.450  rst_IBUF (rst_IBUF)
     LUT4:I0->O            3   0.704   0.531  CU/sel_ula_and00001 (CU/sel_ula_and0000)
     FDE:CE                    0.555          CU/sel_ula_0
    ----------------------------------------
    Total                      4.458ns (2.477ns logic, 1.981ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            CU/stop_s (FF)
  Destination:       debug_out (PAD)
  Source Clock:      clk rising

  Data Path: CU/stop_s to debug_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  CU/stop_s (CU/stop_s)
     OBUF:I->O                 3.272          debug_out_OBUF (debug_out)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.89 secs
 
--> 

Total memory usage is 303232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    3 (   0 filtered)

