Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:14:01 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.196        0.000                      0                10580        0.041        0.000                      0                10580        3.225        0.000                       0                  4666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.196        0.000                      0                10580        0.041        0.000                      0                10580        3.225        0.000                       0                  4666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 1.069ns (22.341%)  route 3.716ns (77.659%))
  Logic Levels:           8  (LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm0/clk
    SLICE_X22Y59         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  fsm0/out_reg[0]/Q
                         net (fo=12, routed)          0.371     0.505    fsm0/out_reg_n_0_[0]
    SLICE_X22Y59         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.640 f  fsm0/done_i_5/O
                         net (fo=1, routed)           0.198     0.838    fsm/out_reg[0]_14
    SLICE_X22Y58         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     0.953 f  fsm/done_i_2/O
                         net (fo=24, routed)          0.391     1.344    cond_stored1/done_reg
    SLICE_X23Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     1.460 r  cond_stored1/done_i_1__0/O
                         net (fo=31, routed)          0.364     1.824    cond_stored1/A0_2_write_en
    SLICE_X26Y57         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.001 r  cond_stored1/mem[11][0][31]_i_9__0/O
                         net (fo=1, routed)           0.049     2.050    fsm6/mem_reg[5][0][31]_1
    SLICE_X26Y57         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.114 r  fsm6/mem[11][0][31]_i_3__0/O
                         net (fo=120, routed)         1.419     3.533    A0_2/A0_2_addr0[3]
    SLICE_X38Y65         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     3.633 r  A0_2/out[19]_i_4__1/O
                         net (fo=1, routed)           0.358     3.991    A0_2/mem[19]
    SLICE_X37Y65         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     4.139 f  A0_2/out[19]_i_2__3/O
                         net (fo=1, routed)           0.508     4.647    fsm9/out_reg[19]
    SLICE_X27Y64         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.762 r  fsm9/out[19]_i_1__3/O
                         net (fo=1, routed)           0.058     4.820    A_sh_read0_0/D[19]
    SLICE_X27Y64         FDRE                                         r  A_sh_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y64         FDRE                                         r  A_sh_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y64         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.820    
  -------------------------------------------------------------------
                         slack                                  2.196    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.255ns (26.628%)  route 3.458ns (73.372%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.289     1.592    i01/A_read0_30_write_en
    SLICE_X25Y60         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.771 r  i01/mem[11][0][31]_i_12/O
                         net (fo=1, routed)           0.107     1.878    i0/mem_reg[5][0][0]_0
    SLICE_X25Y60         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     1.994 r  i0/mem[11][0][31]_i_5/O
                         net (fo=152, routed)         1.068     3.062    A0_3/out_reg[0]_1
    SLICE_X35Y81         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     3.126 r  A0_3/out[3]_i_5/O
                         net (fo=1, routed)           0.324     3.450    A0_3/out[3]_i_5_n_0
    SLICE_X32Y82         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     3.629 r  A0_3/out[3]_i_1__2/O
                         net (fo=3, routed)           0.709     4.338    fsm9/A0_3_read_data[3]
    SLICE_X26Y61         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     4.485 r  fsm9/out[3]_i_3__6/O
                         net (fo=1, routed)           0.056     4.541    fsm9/out[3]_i_3__6_n_0
    SLICE_X26Y61         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.149     4.690 r  fsm9/out[3]_i_1__3/O
                         net (fo=1, routed)           0.058     4.748    A_sh_read0_0/D[3]
    SLICE_X26Y61         FDRE                                         r  A_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y61         FDRE                                         r  A_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y61         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.049ns (23.410%)  route 3.432ns (76.590%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.288     1.591    j2_0/A_read0_30_write_en
    SLICE_X25Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     1.769 r  j2_0/mem[11][0][31]_i_13/O
                         net (fo=1, routed)           0.100     1.869    i0/mem_reg[5][0][0]
    SLICE_X25Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     1.987 r  i0/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.175     3.162    A0_3/out_reg[0]_0
    SLICE_X33Y85         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.278 r  A0_3/out[8]_i_3/O
                         net (fo=1, routed)           0.161     3.439    A0_3/out[8]_i_3_n_0
    SLICE_X33Y86         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     3.503 r  A0_3/out[8]_i_1__2/O
                         net (fo=3, routed)           0.703     4.206    fsm9/A0_3_read_data[8]
    SLICE_X23Y64         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.320 r  fsm9/out[8]_i_3__0/O
                         net (fo=1, routed)           0.099     4.419    fsm9/out[8]_i_3__0_n_0
    SLICE_X23Y64         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     4.457 r  fsm9/out[8]_i_1__3/O
                         net (fo=1, routed)           0.059     4.516    A_sh_read0_0/D[8]
    SLICE_X23Y64         FDRE                                         r  A_sh_read0_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y64         FDRE                                         r  A_sh_read0_0/out_reg[8]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y64         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.516    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.530ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.190ns (26.736%)  route 3.261ns (73.264%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.288     1.591    j2_0/A_read0_30_write_en
    SLICE_X25Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     1.769 r  j2_0/mem[11][0][31]_i_13/O
                         net (fo=1, routed)           0.100     1.869    i0/mem_reg[5][0][0]
    SLICE_X25Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     1.987 r  i0/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.112     3.099    A0_3/out_reg[0]_0
    SLICE_X35Y87         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.215 r  A0_3/out[9]_i_3/O
                         net (fo=1, routed)           0.136     3.351    A0_3/out[9]_i_3_n_0
    SLICE_X33Y88         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.530 r  A0_3/out[9]_i_1__2/O
                         net (fo=3, routed)           0.621     4.151    fsm9/A0_3_read_data[9]
    SLICE_X23Y64         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.265 r  fsm9/out[9]_i_3__0/O
                         net (fo=1, routed)           0.099     4.364    fsm9/out[9]_i_3__0_n_0
    SLICE_X23Y64         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.428 r  fsm9/out[9]_i_1__3/O
                         net (fo=1, routed)           0.058     4.486    A_sh_read0_0/D[9]
    SLICE_X23Y64         FDRE                                         r  A_sh_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X23Y64         FDRE                                         r  A_sh_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y64         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.036ns (23.428%)  route 3.386ns (76.572%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.288     1.591    j2_0/A_read0_30_write_en
    SLICE_X25Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     1.769 r  j2_0/mem[11][0][31]_i_13/O
                         net (fo=1, routed)           0.100     1.869    i0/mem_reg[5][0][0]
    SLICE_X25Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     1.987 r  i0/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.063     3.050    A0_3/out_reg[0]_0
    SLICE_X33Y81         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.150 r  A0_3/out[5]_i_3/O
                         net (fo=1, routed)           0.253     3.403    A0_3/out[5]_i_3_n_0
    SLICE_X31Y82         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     3.444 r  A0_3/out[5]_i_1__2/O
                         net (fo=3, routed)           0.666     4.110    fsm9/A0_3_read_data[5]
    SLICE_X27Y62         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     4.226 r  fsm9/out[5]_i_3__0/O
                         net (fo=1, routed)           0.109     4.335    fsm9/out[5]_i_3__0_n_0
    SLICE_X27Y60         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.397 r  fsm9/out[5]_i_1__3/O
                         net (fo=1, routed)           0.060     4.457    A_sh_read0_0/D[5]
    SLICE_X27Y60         FDRE                                         r  A_sh_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X27Y60         FDRE                                         r  A_sh_read0_0/out_reg[5]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y60         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.457    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.220ns (27.583%)  route 3.203ns (72.417%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm0/clk
    SLICE_X22Y59         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  fsm0/out_reg[0]/Q
                         net (fo=12, routed)          0.371     0.505    fsm0/out_reg_n_0_[0]
    SLICE_X22Y59         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.640 f  fsm0/done_i_5/O
                         net (fo=1, routed)           0.198     0.838    fsm/out_reg[0]_14
    SLICE_X22Y58         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     0.953 f  fsm/done_i_2/O
                         net (fo=24, routed)          0.391     1.344    cond_stored1/done_reg
    SLICE_X23Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     1.460 r  cond_stored1/done_i_1__0/O
                         net (fo=31, routed)          0.343     1.803    i00/A0_2_write_en
    SLICE_X26Y57         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.866 r  i00/mem[11][0][31]_i_11/O
                         net (fo=1, routed)           0.051     1.917    fsm6/mem_reg[5][0][31]_0
    SLICE_X26Y57         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.981 r  fsm6/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.976     2.957    A0_2/A0_2_addr0[1]
    SLICE_X37Y63         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     3.131 r  A0_2/out[15]_i_9__1/O
                         net (fo=2, routed)           0.165     3.296    A0_2/out[15]_i_9__1_n_0
    SLICE_X37Y63         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     3.473 r  A0_2/out[15]_i_4__1/O
                         net (fo=1, routed)           0.071     3.544    A0_2/mem[15]
    SLICE_X37Y63         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     3.721 f  A0_2/out[15]_i_2__3/O
                         net (fo=1, routed)           0.569     4.290    fsm9/out_reg[15]
    SLICE_X24Y63         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.390 r  fsm9/out[15]_i_1__3/O
                         net (fo=1, routed)           0.068     4.458    A_sh_read0_0/D[15]
    SLICE_X24Y63         FDRE                                         r  A_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y63         FDRE                                         r  A_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y63         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_20/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.823ns (18.713%)  route 3.575ns (81.287%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm0/clk
    SLICE_X22Y59         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  fsm0/out_reg[0]/Q
                         net (fo=12, routed)          0.371     0.505    fsm0/out_reg_n_0_[0]
    SLICE_X22Y59         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.640 f  fsm0/done_i_5/O
                         net (fo=1, routed)           0.198     0.838    fsm/out_reg[0]_14
    SLICE_X22Y58         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     0.953 f  fsm/done_i_2/O
                         net (fo=24, routed)          0.391     1.344    cond_stored1/done_reg
    SLICE_X23Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     1.460 r  cond_stored1/done_i_1__0/O
                         net (fo=31, routed)          0.364     1.824    cond_stored1/A0_2_write_en
    SLICE_X26Y57         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     2.001 r  cond_stored1/mem[11][0][31]_i_9__0/O
                         net (fo=1, routed)           0.049     2.050    fsm6/mem_reg[5][0][31]_1
    SLICE_X26Y57         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     2.114 r  fsm6/mem[11][0][31]_i_3__0/O
                         net (fo=120, routed)         1.190     3.304    A0_2/A0_2_addr0[3]
    SLICE_X31Y66         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     3.421 r  A0_2/out[24]_i_1__1/O
                         net (fo=2, routed)           1.012     4.433    A_read0_20/A0_2_read_data[24]
    SLICE_X40Y52         FDRE                                         r  A_read0_20/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_read0_20/clk
    SLICE_X40Y52         FDRE                                         r  A_read0_20/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y52         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_20/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 1.086ns (24.693%)  route 3.312ns (75.307%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.288     1.591    j2_0/A_read0_30_write_en
    SLICE_X25Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     1.769 r  j2_0/mem[11][0][31]_i_13/O
                         net (fo=1, routed)           0.100     1.869    i0/mem_reg[5][0][0]
    SLICE_X25Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     1.987 r  i0/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          1.053     3.040    A0_3/out_reg[0]_0
    SLICE_X35Y86         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     3.154 r  A0_3/out[25]_i_3/O
                         net (fo=1, routed)           0.282     3.436    A0_3/out[25]_i_3_n_0
    SLICE_X31Y87         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.038     3.474 r  A0_3/out[25]_i_1__2/O
                         net (fo=3, routed)           0.548     4.022    fsm9/A0_3_read_data[25]
    SLICE_X28Y64         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.061 r  fsm9/out[25]_i_3__0/O
                         net (fo=1, routed)           0.124     4.185    fsm9/out[25]_i_3__0_n_0
    SLICE_X28Y64         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     4.363 r  fsm9/out[25]_i_1__3/O
                         net (fo=1, routed)           0.070     4.433    A_sh_read0_0/D[25]
    SLICE_X28Y64         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y64         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y64         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_20/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.859ns (19.545%)  route 3.536ns (80.455%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm0/clk
    SLICE_X22Y59         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  fsm0/out_reg[0]/Q
                         net (fo=12, routed)          0.371     0.505    fsm0/out_reg_n_0_[0]
    SLICE_X22Y59         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.640 f  fsm0/done_i_5/O
                         net (fo=1, routed)           0.198     0.838    fsm/out_reg[0]_14
    SLICE_X22Y58         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     0.953 f  fsm/done_i_2/O
                         net (fo=24, routed)          0.391     1.344    cond_stored1/done_reg
    SLICE_X23Y62         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     1.460 r  cond_stored1/done_i_1__0/O
                         net (fo=31, routed)          0.343     1.803    i00/A0_2_write_en
    SLICE_X26Y57         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.063     1.866 r  i00/mem[11][0][31]_i_11/O
                         net (fo=1, routed)           0.051     1.917    fsm6/mem_reg[5][0][31]_0
    SLICE_X26Y57         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     1.981 r  fsm6/mem[11][0][31]_i_5__0/O
                         net (fo=216, routed)         0.959     2.940    A0_2/A0_2_addr0[1]
    SLICE_X37Y61         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     3.002 r  A0_2/out[21]_i_7__1/O
                         net (fo=1, routed)           0.023     3.025    A0_2/out[21]_i_7__1_n_0
    SLICE_X37Y61         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     3.114 r  A0_2/out_reg[21]_i_3__1/O
                         net (fo=2, routed)           0.286     3.400    A0_2/out_reg[21]_i_3__1_n_0
    SLICE_X36Y59         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.516 r  A0_2/out[21]_i_1__1/O
                         net (fo=2, routed)           0.914     4.430    A_read0_20/A0_2_read_data[21]
    SLICE_X40Y50         FDRE                                         r  A_read0_20/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.026     7.026    A_read0_20/clk
    SLICE_X40Y50         FDRE                                         r  A_read0_20/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X40Y50         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_20/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 fsm11/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.177ns (26.799%)  route 3.215ns (73.201%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.035     0.035    fsm11/clk
    SLICE_X22Y55         FDRE                                         r  fsm11/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y55         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm11/out_reg[1]/Q
                         net (fo=21, routed)          0.354     0.486    fsm11/Q[1]
    SLICE_X21Y54         LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.136     0.622 f  fsm11/out[0]_i_2__17/O
                         net (fo=6, routed)           0.210     0.832    fsm7/done_reg_2
    SLICE_X22Y53         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     0.979 f  fsm7/out[31]_i_4__0/O
                         net (fo=12, routed)          0.283     1.262    fsm6/done_reg_2
    SLICE_X24Y54         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.303 r  fsm6/out[31]_i_1__12/O
                         net (fo=38, routed)          0.196     1.499    fsm6/A_read0_30_write_en
    SLICE_X24Y59         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     1.597 r  fsm6/mem[11][0][31]_i_4/O
                         net (fo=344, routed)         1.035     2.632    A0_3/out_reg[0]_2
    SLICE_X32Y80         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.825 r  A0_3/out[2]_i_7__2/O
                         net (fo=1, routed)           0.235     3.060    A0_3/out[2]_i_7__2_n_0
    SLICE_X32Y80         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     3.239 r  A0_3/out[2]_i_3/O
                         net (fo=1, routed)           0.145     3.384    A0_3/out[2]_i_3_n_0
    SLICE_X33Y80         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     3.482 r  A0_3/out[2]_i_1__2/O
                         net (fo=3, routed)           0.643     4.125    fsm9/A0_3_read_data[2]
    SLICE_X26Y61         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.165 r  fsm9/out[2]_i_3__4/O
                         net (fo=1, routed)           0.055     4.220    fsm9/out[2]_i_3__4_n_0
    SLICE_X26Y61         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.148     4.368 r  fsm9/out[2]_i_1__3/O
                         net (fo=1, routed)           0.059     4.427    A_sh_read0_0/D[2]
    SLICE_X26Y61         FDRE                                         r  A_sh_read0_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4809, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y61         FDRE                                         r  A_sh_read0_0/out_reg[2]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y61         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  2.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X20Y51         FDRE                                         r  mult_pipe1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_reg[30]/Q
                         net (fo=1, routed)           0.054     0.106    bin_read1_0/Q[30]
    SLICE_X21Y51         FDRE                                         r  bin_read1_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X21Y51         FDRE                                         r  bin_read1_0/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y51         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X20Y51         FDRE                                         r  mult_pipe1/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[24]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read1_0/Q[24]
    SLICE_X21Y51         FDRE                                         r  bin_read1_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    bin_read1_0/clk
    SLICE_X21Y51         FDRE                                         r  bin_read1_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y51         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_30/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    bin_read8_0/clk
    SLICE_X33Y51         FDRE                                         r  bin_read8_0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read8_0/out_reg[19]/Q
                         net (fo=1, routed)           0.056     0.108    t_30/out_reg[19]_1
    SLICE_X33Y50         FDRE                                         r  t_30/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    t_30/clk
    SLICE_X33Y50         FDRE                                         r  t_30/out_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y50         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t_30/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    fsm4/clk
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm4/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm4/out_reg_n_0_[0]
    SLICE_X33Y52         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm4/out[0]_i_1__8/O
                         net (fo=1, routed)           0.015     0.106    fsm4/fsm4_in[0]
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    fsm4/clk
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y52         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm3/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    fsm3/clk
    SLICE_X27Y54         FDRE                                         r  fsm3/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm3/out_reg[1]/Q
                         net (fo=8, routed)           0.027     0.078    fsm3/out_reg_n_0_[1]
    SLICE_X27Y54         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.092 r  fsm3/out[1]_i_2__8/O
                         net (fo=1, routed)           0.016     0.108    fsm3/fsm3_in[1]
    SLICE_X27Y54         FDRE                                         r  fsm3/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    fsm3/clk
    SLICE_X27Y54         FDRE                                         r  fsm3/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y54         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm3/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    fsm4/clk
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm4/out_reg[1]/Q
                         net (fo=8, routed)           0.027     0.078    fsm4/out_reg_n_0_[1]
    SLICE_X33Y52         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.092 r  fsm4/out[1]_i_2__6/O
                         net (fo=1, routed)           0.016     0.108    fsm4/fsm4_in[1]
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    fsm4/clk
    SLICE_X33Y52         FDRE                                         r  fsm4/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_00/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X28Y50         FDRE                                         r  bin_read2_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bin_read2_0/out_reg[20]/Q
                         net (fo=1, routed)           0.059     0.111    t_00/out_reg[20]_1
    SLICE_X28Y50         FDRE                                         r  t_00/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    t_00/clk
    SLICE_X28Y50         FDRE                                         r  t_00/out_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y50         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    t_00/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    fsm2/clk
    SLICE_X26Y49         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm2/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.080    fsm2/out_reg_n_0_[0]
    SLICE_X26Y49         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  fsm2/out[0]_i_1__7/O
                         net (fo=1, routed)           0.015     0.110    fsm2/fsm2_in[0]
    SLICE_X26Y49         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    fsm2/clk
    SLICE_X26Y49         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y49         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.012     0.012    par_done_reg16/clk
    SLICE_X27Y53         FDRE                                         r  par_done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg16/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.080    fsm3/par_done_reg16_out
    SLICE_X27Y53         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  fsm3/out[0]_i_1__52/O
                         net (fo=1, routed)           0.016     0.110    par_done_reg16/out_reg[0]_0
    SLICE_X27Y53         FDRE                                         r  par_done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.018     0.018    par_done_reg16/clk
    SLICE_X27Y53         FDRE                                         r  par_done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y53         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe8/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read8_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.013     0.013    mult_pipe8/clk
    SLICE_X32Y55         FDRE                                         r  mult_pipe8/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe8/out_reg[22]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read8_0/out[22]
    SLICE_X32Y53         FDRE                                         r  bin_read8_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4809, unset)         0.019     0.019    bin_read8_0/clk
    SLICE_X32Y53         FDRE                                         r  bin_read8_0/out_reg[22]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y53         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read8_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y16  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y21  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y20  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y24  mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y22  mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y20  mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y23  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y23  mult_pipe8/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y17  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y60   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y60   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y56   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y56   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y54   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y67   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y46   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y46   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y67   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y68   A0_0/mem_reg[0][0][14]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y60   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y60   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y56   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X18Y56   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y54   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y54   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y67   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y67   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y46   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y46   A0_0/mem_reg[0][0][12]/C



