{
"SSD": {
    "name"                     : "SSD",
    "description"              : "Pure SSD storage",
    "source_paper"             : "11.4 95%-Lower-BER 43%-Lower-Power Intelligent SolidState Drive (SSD) with Asymmetric Coding and Stripe Pattern Elimination Algorithm, ISSCC2011",
	"device_type"              : "SSD",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [             5000,            5000 ],
    "Power_idle_mW"            : 100,
    "Capacity_Gb"              : 4096,
    "area_mm2"                 : 200,
    "out_bandwidth_Mbps"       : 1200,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 1200,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "Power is not provided. use commercial SSD power instead"
},
"HDD": {
    "name"                     : "HDD",
    "description"              : "Pure HDD storage",
    "source_paper"             : "from the commercial western digital 1T blue 3.5' disk ",
	"device_type"              : "HDD",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [                3,               3 ],
    "Power_idle_mW"            : 900,
    "Capacity_Gb"              : 8000,
    "area_mm2"                 : 15582,
    "out_bandwidth_Mbps"       : 800,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 800,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "power from website evaluation"
},
"Flash_NAND": {
    "name"                     : "Flash_NAND",
    "description"              : "Pure Flash storage",
    "source_paper"             : "19.5 Three-Dimensional 128Gb MLC Vertical NAND FlashMemory with 24-WL Stacked Layers and 50MB/s High-Speed Programming ISSCC2014",
	"device_type"              : "Flash_NAND",
    "support_operator_list"    : [ "load_from_disk", "store_to_disk" ],
    "performance"              : [                0,               0 ],
    "performance_opt_support"  : [             "no",            "no" ],
    "Power_mW"                 : [             1000,            1000 ],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 128,
    "area_mm2"                 : 133,
    "out_bandwidth_Mbps"       : 533,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 400,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : "Power is not provided. use evaluated power instead"
},
"SSD_NMC": {
    "name"                     : "SSD_NMC",
    "source_paper"             : "",
    "description"              : "SSD with NMC controller",
	"device_type"              : "SSD",
    "support_operator_list"  : [ "load_from_disk", "store_to_disk", "scalar_add", "scalar_mul" ],
    "performance"              : [            0,           0,           0,             0 ],
    "performance_opt_support"  : [         "no",        "no",        "no",           "no"],
    "Power_mW"                 : [           10,          10,          10,            10 ],
    "Power_idle_mW"            : 100,
    "Capacity_Gb"              : 64,
    "area_mm2"                 : 5.5,
    "out_bandwidth_Mbps"       : 1000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 1000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "none",
    "note"                     : ""
},
"DDR4": {
    "name"                     : "DDR4",
    "source_paper"             : "A 1.2 V 30 nm 3.2 Gb/s/pin 4 Gb DDR4 SDRAM With Dual-Error Detection and PVT-Tolerant Data-Fetch Scheme",
    "description"              : "from a commercial kingston 8GB DDR4 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [          138,         138       ],
    "Power_idle_mW"            : 50,
    "Capacity_Gb"              : 4,
    "area_mm2"                 : 76,
    "out_bandwidth_Mbps"       : 204800,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 204800,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "idle power not provided"
},
"IGZO-DDR4": {
    "name"                     : "IGZO-DDR4",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],    
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [           70,          70       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 4,
    "area_mm2"                 : 38,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"           : "none",
    "scaling"                  : "linear",
    "note"                     : "all parameters assumed based on cell-level simulation"
},

"SRAM_CIM_1": {
    "name"                     : "SRAM_CIM_1",
    "source_paper"             : "",
    "description"              : "from an ISSCC paper",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [        80,     80,          80],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_CAM": {
    "name"                     : "SRAM_CIM_CAM",
    "source_paper"             : "",
    "description"              : "sram CIM with cam support",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6],
    "performance_opt_support"  : [      "no",   "no",       "yes"],
    "Power_mW"                 : [        85,     85,          85],
    "Power_idle_mW"            : 15,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_CAM_non_linear": {
    "name"                     : "SRAM_CIM_CAM_non_linear",
    "source_paper"             : "",
    "description"              : "sram CIM with CAM support, with non-linear layer",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "non_linear_act"],
    "performance_GOPS"         : [     409.6,  409.6,       409.6,              6.4],
    "performance_opt_support"  : [      "no",   "no",       "yes",             "no"],
    "Power_mW"                 : [        90,     90,          90,               30],
    "Power_idle_mW"            : 20,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 4.096,
    "area_mm2"                 : 4.86,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"pure_non_linear": {
    "name"                     : "pure_non_linear",
    "source_paper"             : "",
    "description"              : "pure_non_linear function",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "non_linear_act"],
    "performance_GOPS"         : [              6.4],
    "performance_opt_support"  : [             "no"],
    "Power_mW"                 : [               15],
    "Power_idle_mW"            : 5,
    "Capacity_Gb"              : 0.004096,
    "Weight_capacity_Mb"       : 2.048,
    "Activation_capacity_Mb"   : 2.048,
    "area_mm2"                 : 2,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : ""
},
"SRAM_CIM_2": {
    "name"                     : "SRAM_CIM_2",
    "source_paper"             : "A 5 nm 254 TOPS/W and 221 TOPS/mm2Fully Digital Computing-in-Memory Macro Supporting Wide Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations",
    "description"              : "ISSCC 2022 TSMC SRAM",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    491.52, 491.52,      491.52],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      1.94,   1.94,        1.94],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.1233,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_3": {
    "name"                     : "SRAM_CIM_3",
    "source_paper"             : "A 1.041Mb/mm2 27.38TOPS/W Signed-INT8 Dynamic-Logic-Based ADC-Less SRAM Compute-In-Memory Macro in 28nm with Reconfigurable Bitwise Operation for AI and Embedded Applications",
    "description"              : "ISSCC 2022 SRAM",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [    21.312, 21.312,      21.312,       21.312,       21.312],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [      0.78,   0.78,        0.78,         0.78,         0.78],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.000160,
    "Weight_capacity_Mb"       : 0.032,
    "Activation_capacity_Mb"   : 0.128,
    "area_mm2"                 : 0.06,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.128Mb (128KB) with 0.03mm2"
},
"RRAM_CIM_1": {
    "name"                     : "RRAM_CIM_1",
    "source_paper"             : "A 22nm 4Mb 8b-Precision ReRAM Computing-in-Memory Macro with 11.91-195.7 TOPS/W for Tiny AI Edge Devices",
    "description"              : "ISSCC2021 RRAM",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     35.59,  35.59,       35.59],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      2.99,   2.99,        2.99],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.004512,
    "Weight_capacity_Mb"       : 4,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 2.588,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB)"
},
"RRAM-DDR4": {
    "name"                     : "RRAM-DDR4",
    "source_paper"             : "",
    "description"              : "revised from DDR4 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [         20.5,        20.5       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 2,
    "area_mm2"                 : 138,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 100000000,
    "scaling"                  : "linear",
    "note"                     : "32MB RRAM, 12.5fJ/bit --> 2Gb RRAM, 100fJ/bit, RRAM density 14.8Mb/mm2 at 28nm"
},
"RRAM-DDR4-2": {
    "name"                     : "RRAM-DDR4-2",
    "source_paper"             : "",
    "description"              : "revised from DDR4 DRAM, 3D stack",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],   
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [         20.5,        20.5       ],
    "Power_idle_mW"            : 2,
    "Capacity_Gb"              : 2,
    "area_mm2"                 : 34.5,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 100000000,
    "scaling"                  : "linear",
    "note"                     : "32MB RRAM, 12.5fJ/bit --> 2Gb RRAM, 100fJ/bit, RRAM density 14.8Mb/mm2 at 28nm"
},
"IGZO-DDR4-2": {
    "name"                     : "IGZO-DDR4-2",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "DRAM_store",      "DRAM_store" ],    
    "performance"              : [            0,           0       ],
    "performance_opt_support"  : [         "no",        "no"       ],
    "Power_mW"                 : [           18,          18       ],
    "Power_idle_mW"            : 0.5,
    "Capacity_Gb"              : 1,
    "area_mm2"                 : 9.5,
    "out_bandwidth_Mbps"       : 2048000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 2048000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"           : "none",
    "scaling"                  : "linear",
    "note"                     : "shrink capacity from IGZO-DDR4"
},

"RRAM_CIM_2": {
    "name"                     : "RRAM_CIM_2",
    "source_paper"             : "An 8Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4 TOPS/W - 21.6 TOPS/W for AI Edge Devices",
    "description"              : "ISSCC2022 RRAM",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     142.2,  142.2,       142.2],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      6.58,   6.58,        6.58],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.008512,
    "Weight_capacity_Mb"       : 8,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 12,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB), area approximately estimated from layout"
},
"eDRAM_CIM_1": {
    "name"                     : "eDRAM_CIM_1",
    "source_paper"             : "eDRAM-CIM: Compute-In-Memory Design with Reconfigurable Embedded Dynamic Memory Array Realizing Adaptive Data Converters and Charge Domain Computing",
    "description"              : "ISSCC2021 eDRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      4.71,   4.71,        4.71,         4.71,         4.71],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [      0.99,   0.99,        0.99,         0.99,         0.99],
    "Power_idle_mW"            : 0.2,
    "Capacity_Gb"              : 0.000016,
    "Weight_capacity_Mb"       : 0.000016,
    "Activation_capacity_Mb"   : 0.000016,
    "area_mm2"                 : 0.57,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; idle power assumed, bandwidth assumed"
},
"DRAM_CIM_2": {
    "name"                     : "DRAM_CIM_2",
    "source_paper"             : "A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Applications",
    "description"              : "ISSCC2022 DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      1000,   1000,        1000,         1000,         1000],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [       200,    200,         200,          200,          200],
    "Power_idle_mW"            : 10,
    "Capacity_Gb"              : 8,
    "Weight_capacity_Mb"       : 8000,
    "Activation_capacity_Mb"   : 8000,
    "area_mm2"                 : 35.3,
    "out_bandwidth_Mbps"       : 10240000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 10240000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power assumed; idle power assumed"
},
"IGZO_CIM_1": {
    "name"                     : "IGZO_CIM_1",
    "source_paper"             : "",
    "description"              : "transfer from 1T1C DRAM to IGZO DRAM",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [      1000,   1000,        1000,         1000,         1000],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [        50,     50,          50,           50,           50],
    "Power_idle_mW"            : 1,
    "Capacity_Gb"              : 8,
    "Weight_capacity_Mb"       : 8000,
    "Activation_capacity_Mb"   : 8000,
    "area_mm2"                 : 20,
    "out_bandwidth_Mbps"       : 10240000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 10240000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "all parameters assumed based on cell-level simulation"
},

"MRAM_CIM_1": {
    "name"                     : "MRAM_CIM_1",
    "source_paper"             : "A 22nm 4Mb STT-MRAM Data-Encrypted Near Memory Computation Macro with a 192GB/s Read-and-Decryption Bandwidth and 25.1-55.1TOPS/W 8b MAC for AI Operations",
    "description"              : "ISSCC2022 MRAM",
	"device_type"              : "MRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding", "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [       260,    260,         260,          260,          260],
    "performance_opt_support"  : [      "no",   "no",        "no",         "no",         "no"],
    "Power_mW"                 : [       7.2,    7.2,         7.2,          7.2,          7.2],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.004512,
    "Weight_capacity_Mb"       : 4,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 9,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power assumed; idle power assumed; area approxiamately estimated from layout; activation capacity =0 but assumes 0.512Mb (512KB)"
},






"SRAM_CIM_4": {
    "name"                     : "SRAM_CIM_4",
    "source_paper"             : "A 1-16b Precision Reconfigurable Digital In-Memory Computing Macro Featuring Column-MAC Architecture and Bit-Serial Computation",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      24.4,   24.4,        24.4],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     3.552,  3.552,       3.552],
    "Power_idle_mW"            : 0.036,
    "Capacity_Gb"              : 0.0008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.2287,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_5": {
    "name"                     : "SRAM_CIM_5",
    "source_paper"             : "Conv-RAM: An Energy-Efficient SRAM with Embedded Convolution Computation for Low-Power CNN-Based Machine Learning Applications",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      8.19,   8.19,        8.19],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      0.38,   0.38,        0.38],
    "Power_idle_mW"            : 0.004,
    "Capacity_Gb"              : 0.00008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.082,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_6": {
    "name"                     : "SRAM_CIM_6",
    "source_paper"             : "A 42pJ/Decision 3.12TOPS/W Robust In-Memory Machine Learning Classifier with On-Chip Training",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      256,     256,         256],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     81.92,  81.92,       81.92],
    "Power_idle_mW"            : 0.82,
    "Capacity_Gb"              : 0.00008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 1.455,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"RRAM_CIM_3": {
    "name"                     : "RRAM_CIM_3",
    "source_paper"             : "A 65nm 1Mb Nonvolatile Computing-in-Memory ReRAM Macro with Sub-16ns Multiply-and-Accumulate for Binary DNN AI Edge Processors",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      9.73,   9.73,        9.73],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     3.904,  3.904,       3.904],
    "Power_idle_mW"            : 0.04,
    "Capacity_Gb"              : 0.001064,
    "Weight_capacity_Mb"       : 1,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.622,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power estimated from RRAM_CIM_4; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2, area approximately estimated from layout"
},
"SRAM_CIM_7": {
    "name"                     : "SRAM_CIM_7",
    "source_paper"             : "A 65nm 4Kb Algorithm-Dependent Computingin-Memory SRAM Unit-Macro with 2.3ns and 55.8TOPS/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",    "MVM",  "embedding"],
    "performance_GOPS"         : [   111.304,  111.304,      111.304],
    "performance_opt_support"  : [      "no",     "no",         "no"],
    "Power_mW"                 : [    127.66,   127.66,       127.66],
    "Power_idle_mW"            : 1.28,
    "Capacity_Gb"              : 0.000068,
    "Weight_capacity_Mb"       : 0.004,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.037,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2; area approximately estimated from layout"
},
"SRAM_CIM_8": {
    "name"                     : "SRAM_CIM_8",
    "source_paper"             : "A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "scalar_add", "scalar_mul"],
    "performance_GOPS"         : [          122,          9.4],
    "performance_opt_support"  : [         "no",         "no"],
    "Power_mW"                 : [        23.15,        17.09],
    "Power_idle_mW"            : 0.23,
    "Capacity_Gb"              : 0.001128,
    "Weight_capacity_Mb"       : 1,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 2.66,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2;"
},
"RRAM_CIM_4": {
    "name"                     : "RRAM_CIM_4",
    "source_paper"             : "A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN-Based AI Edge Processors",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     2.192,  2.192,       2.192],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      0.88,   0.88,        0.88],
    "Power_idle_mW"            : 0.009,
    "Capacity_Gb"              : 0.001512,
    "Weight_capacity_Mb"       : 1,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.535,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2; area approximately estimated from layout"
},
"SRAM_CIM_9": {
    "name"                     : "SRAM_CIM_9",
    "source_paper"             : "Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      39.2,   39.2,        39.2],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     10.48,  10.48,       10.48],
    "Power_idle_mW"            : 0.1,
    "Capacity_Gb"              : 0.000156,
    "Weight_capacity_Mb"       : 0.006,
    "Activation_capacity_Mb"   : 0.15,
    "area_mm2"                 : 1.189,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; area approximately estimated from layout"
},
"SRAM_CIM_10": {
    "name"                     : "SRAM_CIM_10",
    "source_paper"             : "A Twin-8T SRAM Computation-In-Memory Macro for Multiple-bit CNN-Based Machine Learning",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     6.625,  6.625,       6.625],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      1.15,   1.15,        1.15],
    "Power_idle_mW"            : 0.012,
    "Capacity_Gb"              : 0.00006784,
    "Weight_capacity_Mb"       : 0.00384,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.385,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_11": {
    "name"                     : "SRAM_CIM_11",
    "source_paper"             : "A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      2000,   2000,        2000],
    "performance_opt_support"  : [      "no",   "no",       "yes"],
    "Power_mW"                 : [      65.2,   65.2,        65.2],
    "Power_idle_mW"            : 0.07,
    "Capacity_Gb"              : 0.001,
    "Weight_capacity_Mb"       : 0.5,
    "Activation_capacity_Mb"   : 0.5,
    "area_mm2"                 : 9,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2; assuming a large bandwidth"
},
"SRAM_CIM_12": {
    "name"                     : "SRAM_CIM_12",
    "source_paper"             : "A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      0.53,   0.53,        0.53],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      0.07,   0.07,        0.07],
    "Power_idle_mW"            : 0.0007,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.147,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB); area extracted from SRAM_CIM_14"
},
"SRAM_CIM_13": {
    "name"                     : "SRAM_CIM_13",
    "source_paper"             : "A 351 TOPS/W and 372.4 GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine Learning Applications",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      93.1,   93.1,        93.1],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.265,  0.265,       0.265],
    "Power_idle_mW"            : 0.0027,
    "Capacity_Gb"              : 0.00068,
    "Weight_capacity_Mb"       : 0.004,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.0182,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"RRAM_CIM_5": {
    "name"                     : "RRAM_CIM_5",
    "source_paper"             : "A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.219,    0.219,        0.219],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      0.03,   0.03,        0.03],
    "Power_idle_mW"            : 0.0003,
    "Capacity_Gb"              : 0.002512,
    "Weight_capacity_Mb"       : 2,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 6.11,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_14": {
    "name"                     : "SRAM_CIM_14",
    "source_paper"             : "A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    22.857, 22.857,      22.857],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     1.374,  1.374,       1.374],
    "Power_idle_mW"            : 0.014,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.147,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"RRAM_CIM_6": {
    "name"                     : "RRAM_CIM_6",
    "source_paper"             : "A Fully-Integrated Analog ReRAM based 78.4 TOPS/W Computing-In-Memory Chip with Fully-Parallel MAC Computing",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.313,  0.313,       0.313],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.004,  0.004,       0.004],
    "Power_idle_mW"            : 0.00004,
    "Capacity_Gb"              : 0.00067,
    "Weight_capacity_Mb"       : 0.1588,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 21.93,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_15": {
    "name"                     : "SRAM_CIM_15",
    "source_paper"             : "A Programmable Neural-Network Inference Accelerator Based on Scalable In-Memory Computing",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     11800,  11800,       11800],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [    97.521, 97.521,      97.521],
    "Power_idle_mW"            : 1,
    "Capacity_Gb"              : 0.005012,
    "Weight_capacity_Mb"       : 4.5,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 25.11,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_16": {
    "name"                     : "SRAM_CIM_16",
    "source_paper"             : "A 2.75-to-75.9TOPS/W Computing-in-Memory NN Processor Supporting Set-Associate Block-Wise Zero Skipping and Ping-Pong CIM with Simultaneous Computation and Weight Updating",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     98.75,  98.75,       98.75],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      84.1,   84.1,        84.1],
    "Power_idle_mW"            : 0.84,
    "Capacity_Gb"              : 0.002,
    "Weight_capacity_Mb"       : 1,
    "Activation_capacity_Mb"   : 1,
    "area_mm2"                 : 12,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency"
},
"SRAM_CIM_17": {
    "name"                     : "SRAM_CIM_17",
    "source_paper"             : "A 65nm 3T Dynamic Analog RAM Based Computing-in-Memory Macro and CNN Accelerator with Retention Enhancement, Adaptive Analog Sparsity and 44TOPS/W System Energy Efficiency",
    "description"              : "",
	"device_type"              : "DRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [       8.3,    8.3,        10.9],
    "performance_opt_support"  : [      "no",   "no",       "yes"],
    "Power_mW"                 : [      52.8,   52.8,        38.4],
    "Power_idle_mW"            : 0.53,
    "Capacity_Gb"              : 0.172,
    "Weight_capacity_Mb"       : 0.086,
    "Activation_capacity_Mb"   : 0.086,
    "area_mm2"                 : 3.3,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; capacity approximately estimated from architecture"
},
"SRAM_CIM_18": {
    "name"                     : "SRAM_CIM_18",
    "source_paper"             : "A 5.99-to-691.1 TOPS/W Tensor-Train In-Memory-Computing Processor Using Bit-Level-Sparsity-Based Optimization and Variable-Precision Quantization",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [       256,    256,         256],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      7.26,   7.26,        7.26],
    "Power_idle_mW"            : 0.07,
    "Capacity_Gb"              : 0.00064,
    "Weight_capacity_Mb"       : 0.128,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 9.08,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_19": {
    "name"                     : "SRAM_CIM_18",
    "source_paper"             : "A 28nm 384Kb 6T SRAM Computation-in-memory Macro with 8b Precision for AI Edge Chips",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      1.11,   1.11,        1.11],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.049,  0.049,       0.049],
    "Power_idle_mW"            : 0.0005,
    "Capacity_Gb"              : 0.000896,
    "Weight_capacity_Mb"       : 0.384,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.114,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_20": {
    "name"                     : "SRAM_CIM_20",
    "source_paper"             : "A 89 TOPS/W and 16.3 TOPS/mm2 All Digital SRAM-Based Full Precision Compute-In-Memory in 22nm for Machine-Learning Edge Applications",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [       917,    917,         917],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [    31.126, 31.126,      31.126],
    "Power_idle_mW"            : 0.03,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.312,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"PCM_CIM_1": {
    "name"                     : "PCM_CIM_1",
    "source_paper"             : "A 40nm 2M-cell 8b-Precision Hybrid SLCMLC PCM Computing-in-Memory Macro with 20.5-65.0 TOPS/W for Tiny AI Edge Devices",
    "description"              : "",
	"device_type"              : "PCM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [       475,    475,         475],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     7.308,  7.308,       7.308],
    "Power_idle_mW"            : 0.07,
    "Capacity_Gb"              : 0.002512,
    "Weight_capacity_Mb"       : 2,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 18.11,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_21": {
    "name"                     : "SRAM_CIM_21",
    "source_paper"             : "Area-Efficient and Variation-Tolerant In-Memory BNN Computing using 6T SRAM Array",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     819.2,  819.2,       819.2],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      2.05,   2.05,        2.05],
    "Power_idle_mW"            : 0.02,
    "Capacity_Gb"              : 0.00008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.019,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2, area approximately estimated from layout"
},
"SRAM_CIM_22": {
    "name"                     : "SRAM_CIM_22",
    "source_paper"             : "A 28nm 1Mb Time-Domain Computing-in-Memory 6T SRAM Macro with 6.6ns Latency 1241 GOPS and 37.01 TOPS/W for 8b-MAC Operations for Edge-AI Devices",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      1241,   1241,        1241],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [    33.531, 33.531,      33.531],
    "Power_idle_mW"            : 0.000002,
    "Capacity_Gb"              : 0.001512,
    "Weight_capacity_Mb"       : 1,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 0.51,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_23": {
    "name"                     : "SRAM_CIM_23",
    "source_paper"             : "A 28nm 29.2TFLOPS/W BF16 and 36.5TOPS/W INT8 Reconfigurable Digital CIM Processor with Unified FP/INT Pipeline and Bitwise in-Memory Booth Multiplication for Cloud Deep Learning Acceleration",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      1350,   1350,        1350],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     69.35,  69.35,       69.35],
    "Power_idle_mW"            : 0.07,
    "Capacity_Gb"              : 0.00064,
    "Weight_capacity_Mb"       : 0.128,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 6.801,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"DIANA": {
    "name"                     : "DIANA",
    "source_paper"             : "DIANA: An End-to-End Energy-Efficient DIgital and ANAlog Hybrid Neural Network SoC",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    224.46, 224.46,      224.46],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [       129,    129,         129],
    "Power_idle_mW"            : 1.3,
    "Capacity_Gb"              : 0.00032,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.256,
    "area_mm2"                 : 10.24,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "performance extracted from power and efficiency"
},
"ARCHON": {
    "name"                     : "ARCHON",
    "source_paper"             : "ARCHON: A 332.7-TOPS/W, 5-Bit Variation- Tolerant Analog CNN Processor Featuring Analog Neuronal Computation Unit and Analog Memory",
    "description"              : "",
	"device_type"              : "AMEM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    39.375, 39.375,      39.375],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     5.073,  5.073,       5.073],
    "Power_idle_mW"            : 0.05,
    "Capacity_Gb"              : 0.0000372,
    "Weight_capacity_Mb"       : 0.0248,
    "Activation_capacity_Mb"   : 0.0124,
    "area_mm2"                 : 1.26,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_24": {
    "name"                     : "SRAM_CIM_24",
    "source_paper"             : "30 DIMC: 2219TOPS/W 2569F2/b Digital In-Memory Computing Macro in 28nm Based on Approximate Arithmetic Hardware",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    300.25, 300.25,      300.25],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     19.37,  19.37,       19.37],
    "Power_idle_mW"            : 0.2,
    "Capacity_Gb"              : 0.00008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.064,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_25": {
    "name"                     : "SRAM_CIM_25",
    "source_paper"             : "Z-PIM: An Energy-Efficient Sparsity Aware Processing-In-Memory Architecture with Fully Variable Weight Precision",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     65.01,  65.01,      65.01],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     5.294,  5.294,       5.294],
    "Power_idle_mW"            : 0.05,
    "Capacity_Gb"              : 0.00006875,
    "Weight_capacity_Mb"       : 0.00475,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.392,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "performance extracted from power and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_26": {
    "name"                     : "SRAM_CIM_26",
    "source_paper"             : "A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      86.4,   86.4,       86.4],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [    52.513, 52.513,      52.513],
    "Power_idle_mW"            : 0.5,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 6.2,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"SRAM_CIM_27": {
    "name"                     : "SRAM_CIM_27",
    "source_paper"             : "A Ternary Based Bit Scalable, 8.80 TOPS/W CNN accelerator with Many-core Processing-in-memory Architecture with 896K synapses/mm2",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     6.047,  6.047,       6.047],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      19.5,   19.5,        19.5],
    "Power_idle_mW"            : 0.2,
    "Capacity_Gb"              : 0.002052,
    "Weight_capacity_Mb"       : 1.54,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 9.11,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"RRAM_CIM_non_linear": {
    "name"                     : "RRAM_CIM_non_linear",
    "source_paper"             : "RRAM-based Spiking Nonvolatile Computing-In-Memory Processing Engine with Precision-Configurable In Situ Nonlinear Activation",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",    "MVM", "embedding", "non_linear_act"],
    "performance_GOPS"         : [    25.688,   25.688,      25.688,           25.688],
    "performance_opt_support"  : [      "no",     "no",        "no",             "no"],
    "Power_mW"                 : [      1.52,     1.52,        1.52,             1.52],
    "Power_idle_mW"            : 0.015,
    "Capacity_Gb"              : 0.000576,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.512,
    "area_mm2"                 : 21.93,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.512Mb (512KB) with 0.11mm2"
},
"RRAM_CIM_7": {
    "name"                     : "RRAM_CIM_7",
    "source_paper"             : "A 40-nm, 64-Kb, 56.67 TOPS/W Voltage-Sensing Computing-In-Memory/Digital RRAM Macro Supporting Iterative Write With Verification and Online Read-Disturb Detection",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.225,  0.225,      0.225],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.254,  0.254,       0.254],
    "Power_idle_mW"            : 0.0025,
    "Capacity_Gb"              : 0.000128,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 1.563,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_28": {
    "name"                     : "SRAM_CIM_28",
    "source_paper"             : "A Programmable Heterogeneous Microprocessor Based on Bit-Scalable In-Memory Computing",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [    34.141, 34.141,      34.141],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     11.38,  11.38,       11.38],
    "Power_idle_mW"            : 0.11,
    "Capacity_Gb"              : 0.00064,
    "Weight_capacity_Mb"       : 0.576,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 8.56,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; assume activation capacity = 0.064Mb (64KB)"
},
"RRAM_CIM_8": {
    "name"                     : "RRAM_CIM_8",
    "source_paper"             : "A 40-nm 118.44-TOPS/W Voltage-Sensing Compute-in-Memory RRAM Macro With Write Verification and Multi-Bit Encoding",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.225,  0.225,       0.225],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.077,  0.077,       0.077],
    "Power_idle_mW"            : 0.0008,
    "Capacity_Gb"              : 0.000128,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 1.563,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_29": {
    "name"                     : "SRAM_CIM_29",
    "source_paper"             : "A Local Computing Cell and 6T SRAM-Based Computing-in-Memory Macro With 8-b MAC Operation for Edge AI Chips",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.313,  0.313,       0.313],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.019,  0.019,       0.019],
    "Power_idle_mW"            : 0.0002,
    "Capacity_Gb"              : 0.000128,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.338,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_30": {
    "name"                     : "SRAM_CIM_30",
    "source_paper"             : "A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      5.14,   5.14,        5.14],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      8.57,   8.57,        8.57],
    "Power_idle_mW"            : 0.086,
    "Capacity_Gb"              : 0.000068,
    "Weight_capacity_Mb"       : 0.004,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 5.96,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"RRAM_CIM_9": {
    "name"                     : "RRAM_CIM_9",
    "source_paper"             : "A 40nm 64kb 26.56TOPS/W 2.37Mb/mm2 RRAM Binary/Compute-in-Memory Macro with 4.23×   Improvement in Density and >75% Use of Sensing Dynamic Range",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     0.256,  0.256,       0.256],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.617,  0.617,       0.617],
    "Power_idle_mW"            : 0.006,
    "Capacity_Gb"              : 0.000128,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.042,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
},
"SRAM_CIM_31": {
    "name"                     : "SRAM_CIM_31",
    "source_paper"             : "A Weight-Reload-Eliminated Compute-in-Memory Accelerator for 60fps 4K Super-Resolution",
    "description"              : "",
	"device_type"              : "SRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [     33300,  33300,       33300],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [      2.39,   2.39,        2.39],
    "Power_idle_mW"            : 0.024,
    "Capacity_Gb"              : 0.006384,
    "Weight_capacity_Mb"       : 0.064,
    "Activation_capacity_Mb"   : 6.32,
    "area_mm2"                 : 18,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : "none",
    "scaling"                  : "linear",
    "note"                     : "power extracted from performance and efficiency"
},
"RRAM_CIM_10": {
    "name"                     : "RRAM_CIM_10",
    "source_paper"             : "An RRAM-Based Digital Computing-in-Memory Macro with Dynamic Voltage Sense Amplifier and Sparse-Aware Approximate Adder Tree",
    "description"              : "",
	"device_type"              : "RRAM",
    "support_operator_list"    : [ "conv_2D",  "MVM", "embedding"],
    "performance_GOPS"         : [      12.5,   12.5,        12.5],
    "performance_opt_support"  : [      "no",   "no",        "no"],
    "Power_mW"                 : [     0.407,  0.407,       0.407],
    "Power_idle_mW"            : 0.004,
    "Capacity_Gb"              : 0.00008,
    "Weight_capacity_Mb"       : 0.016,
    "Activation_capacity_Mb"   : 0.064,
    "area_mm2"                 : 0.026,
    "out_bandwidth_Mbps"       : 128000,
    "out_bandwidth_opt_support": "no",
    "in_bandwidth_Mbps"        : 128000,
    "in_bandwidth_opt_support" : "no",
    "max_write_cycle"          : 1000000,
    "scaling"                  : "linear",
    "note"                     : "performance approximately estimated from architecture; power extracted from performance and efficiency; activation capacity =0 but assumes 0.064Mb (64KB) with 0.015mm2"
}
}