$date
	Sun Aug 09 10:56:12 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y4 $end
$var wire 1 " Y3 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y1 $end
$var reg 1 % P1 $end
$var reg 1 & P2 $end
$var reg 1 ' P3 $end
$var reg 1 ( P4 $end
$scope module G1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 $ Y $end
$upscope $end
$scope module G2 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 # Y $end
$upscope $end
$scope module G3 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 " Y $end
$upscope $end
$scope module G4 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
0'
0&
0%
1$
x#
1"
x!
$end
#1
0$
0"
1!
1'
#2
1$
1"
1!
0'
1&
#3
x!
0$
0"
1'
#4
1!
1$
1"
0'
0&
1%
#5
1'
#6
0$
0"
0'
1&
#7
x!
1$
1"
1'
#8
1#
1!
0(
0'
0&
0%
#9
0#
0!
1(
#10
0$
0"
1!
0(
1'
#11
1#
1(
#12
0#
1$
1"
0(
0'
1&
#13
1#
1(
#14
0$
0"
0(
1'
#15
0#
0!
1(
#16
1$
1"
1!
0(
0'
0&
1%
#17
1#
1(
#18
0(
1'
#19
0#
1(
#20
1#
0$
0"
0(
0'
1&
#21
0#
1(
#22
1$
1"
0(
1'
#23
1#
0!
1(
#25
1#
1!
0(
0'
0&
0%
#26
0#
0!
1(
#27
0$
0"
1!
0(
1'
#28
1#
1(
#29
0#
1$
1"
0(
0'
1&
#30
1#
1(
#31
0$
0"
0(
1'
#32
0#
0!
1(
#33
1$
1"
1!
0(
0'
0&
1%
#34
1#
1(
#35
0(
1'
#36
0#
1(
#37
1#
0$
0"
0(
0'
1&
#38
0#
1(
#39
1$
1"
0(
1'
#40
1#
0!
1(
#42
1#
1!
0(
0'
0&
0%
#43
0#
0!
1(
#44
0$
0"
1!
0(
1'
#45
1#
1(
#46
0#
1$
1"
0(
0'
1&
#47
1#
1(
#48
0$
0"
0(
1'
#49
0#
0!
1(
#50
1$
1"
1!
0(
0'
0&
1%
#51
1#
1(
#52
0(
1'
#53
0#
1(
#54
1#
0$
0"
0(
0'
1&
#55
0#
1(
#56
1$
1"
0(
1'
#57
1#
0!
1(
#58
