# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# ** Error: (vcom-7) Failed to open design unit file "../src/*.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 1
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# ** Error: (vcom-7) Failed to open design unit file "../src/*.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 1
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture pipeline of fpmul
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(26): Labels do not match: 'fpmul_pipeline' and 'fpmul'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(26): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# ** Error: (vcom-11) Could not find ./work.fpmul_stage1.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage1'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(151): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage2.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage2'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(152): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage3.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage3'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(153): Configuration specification requires an entity aspect.
# ** Error: (vcom-11) Could not find ./work.fpmul_stage4.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1195) Cannot find expanded name: 'work.fpmul_stage4'.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): (vcom-1105) 'work' is not an entity.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(154): Configuration specification requires an entity aspect.
# ** Error: ../src/multiplier/fpmul_pipeline.vhd(229): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 2
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/multiplier/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(37): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(38): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(45): No feasible entries for subprogram "hread".
# ** Error: ../tb/mul_pipe_tb_in.vhd(67): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 8
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(37): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(38): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(45): No feasible entries for subprogram "hread".
# ** Error: ../tb/mul_pipe_tb_in.vhd(67): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(37): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(38): Target of signal assignment is not a signal.
# ** Error: ../tb/mul_pipe_tb_in.vhd(67): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(44): (vcom-1047) Actual (signal "a") for class variable formal "value" is not a variable.
# ** Error: ../tb/mul_pipe_tb_in.vhd(46): (vcom-1047) Actual (signal "b") for class variable formal "value" is not a variable.
# ** Error: ../tb/mul_pipe_tb_in.vhd(67): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# ** Error: ../tb/mul_pipe_tb_in.vhd(45): No feasible entries for subprogram "hread".
# ** Error: ../tb/mul_pipe_tb_in.vhd(70): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# ** Error: ../tb/mul_pipe_tb_out.vhd(53): (vcom-1136) Unknown identifier "vout".
# ** Error: ../tb/mul_pipe_tb_out.vhd(53): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: ../tb/mul_pipe_tb_out.vhd(80): VHDL Compiler exiting
# ** Error: /software/mentor/modelsim_6.2g/linux/vcom failed.
# Error in macro ./compile.do line 10
# /software/mentor/modelsim_6.2g/linux/vcom failed.
#     while executing
# "vcom -93 -work ./work ../tb/*.vhd"
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb(mul_pipe_tb) 
# ** Error: (vsim-3170) Could not find './work.mul_pipe_tb(mul_pipe_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 12
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb(mul_pipe_tb) 
# ** Error: (vsim-3170) Could not find './work.mul_pipe_tb(mul_pipe_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 12
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb(mul_pipe_tb) 
# ** Error: (vsim-3170) Could not find './work.mul_pipe_tb(mul_pipe_tb)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 12
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity fpnormalize
# -- Compiling architecture fpnormalize of fpnormalize
# -- Compiling entity fpround
# -- Compiling architecture fpround of fpround
# -- Compiling entity packfp
# -- Compiling architecture packfp of packfp
# -- Compiling entity unpackfp
# -- Compiling architecture unpackfp of unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage1
# -- Compiling architecture struct of fpmul_stage1
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage2
# -- Compiling architecture struct of fpmul_stage2
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage3
# -- Compiling architecture struct of fpmul_stage3
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_stage4
# -- Compiling architecture struct of fpmul_stage4
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity packfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul
# -- Compiling architecture single_cycle of fpmul
# -- Loading package std_logic_unsigned
# -- Loading entity fpnormalize
# -- Loading entity fpround
# -- Loading entity packfp
# -- Loading entity unpackfp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity fpmul_pipeline
# -- Compiling architecture pipeline of fpmul_pipeline
# -- Loading entity fpmul_stage1
# -- Loading entity fpmul_stage2
# -- Loading entity fpmul_stage3
# -- Loading entity fpmul_stage4
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity mul_pipe_tb_in
# -- Compiling architecture beh of mul_pipe_tb_in
# -- Compiling entity mul_pipe_tb_out
# -- Compiling architecture beh of mul_pipe_tb_out
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module mul_pipe_tb
# 
# Top level modules:
# 	mul_pipe_tb
# vsim -t 1ns -novopt work.mul_pipe_tb 
# Refreshing ./work.mul_pipe_tb
# Loading work.mul_pipe_tb
# ** Error: (vsim-3033) ../tb/mul_pipe_tb.v(16): Instantiation of 'clk_gen' failed. The design unit was not found.
#         Region: /mul_pipe_tb
#         Searched libraries:
#             ./work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./compile.do PAUSED at line 12
