#-----------------------------------------------------------
# Webtalk v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 04 22:19:54 2015
# Process ID: 8912
# Log file: G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.sim/sim_1/behav/webtalk.log
# Journal file: G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.sim/sim_1/behav/xsim.dir/sort_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'G:/Users/Steven/FPGADesignProjects/final_project/project_1/project_1.sim/sim_1/behav/xsim.dir/sort_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 04 22:19:59 2015. For additional details about this file, please refer to the WebTalk help file at G:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 04 22:19:59 2015...
