#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jan 15 19:47:20 2018
# Process ID: 11990
# Current directory: /home/marc/MIRI/PA/PA_Project_sources
# Command line: vivado
# Log file: /home/marc/MIRI/PA/PA_Project_sources/vivado.log
# Journal file: /home/marc/MIRI/PA/PA_Project_sources/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/marc/MIRI/PA/PA_Project/PA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marc/ompss/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Proc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
xvlog -m64 --relax -prj Proc_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Registers_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/registers_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1412] syntax error near endmodule [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:59]
INFO: [USF-XSim-99] Step results log file:'/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Proc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
xvlog -m64 --relax -prj Proc_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Registers_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/registers_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1532] use of undefined macro BNE [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1412] syntax error near : [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-554] default case should appear only once [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:53]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log' file for more information.
remove_files /home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/bd/design_1
set_property IS_GLOBAL_INCLUDE 1 [get_files /home/marc/MIRI/PA/PA_Project_sources/CONSTANTS.vh]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Proc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
xvlog -m64 --relax -prj Proc_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Registers_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/registers_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1532] use of undefined macro BNE [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1412] syntax error near : [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-554] default case should appear only once [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:53]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log' file for more information.
set_property IS_GLOBAL_INCLUDE 1 [get_files /home/marc/MIRI/PA/PA_Project_sources/CONSTANTS.vh]
set_property IS_GLOBAL_INCLUDE 1 [get_files /home/marc/MIRI/PA/PA_Project_sources/CONSTANTS.vh]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Proc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
xvlog -m64 --relax -prj Proc_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Registers_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/registers_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:48]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register take_branch is not permitted, left-hand side should be reg/integer/time/genvar [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:49]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v:23]
INFO: [USF-XSim-99] Step results log file:'/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Proc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
xvlog -m64 --relax -prj Proc_testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Registers_Bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers_Bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/registers_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/DataPath.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/DataPath_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Register_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/FlipFlop_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Proc
INFO: [VRFC 10-2458] undeclared symbol CS, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:136]
INFO: [VRFC 10-2458] undeclared symbol write_out, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:165]
INFO: [VRFC 10-2458] undeclared symbol stall_pc, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:186]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/ALU_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Proc_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/MainMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/MainMem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainMem_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Cache+Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Cache+Mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache_Mem_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/RISCV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/RISCV_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_IF_ID
INFO: [VRFC 10-2458] undeclared symbol PC_out, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_IF_ID.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_M_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_M_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_EX_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_EX_M
INFO: [VRFC 10-2458] undeclared symbol ALU_zero_hold, assumed default net type wire [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_EX_M.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Cache2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cache2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Hazard_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.srcs/sim_1/new/CONSTANTS.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /home/marc/ompss/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 2f9f4fce2d954c8d832c6eb7ee9bdb30 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Proc_testbench_behav xil_defaultlib.Proc_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 25 for port Addr [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:152]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port addr_a [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:165]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port take_branch [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:179]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ALU_zero_in [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ALU_zero_out [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:182]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 128 for port Data_Mem [/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc.v:186]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/MainMem.v" Line 5. Module MainMem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4098] File "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/MainMem.v", line 17. The size/number of bits in declaration of "Mem" exceeds maximum allowable limit supported. Size of "Mem"=4294967296, Maximum allowable size=4294967295. 
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_IF_ID.v" Line 1. Module Reg_IF_ID_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_ID_EX.v" Line 1. Module Reg_ID_EX_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_EX_M.v" Line 1. Module Reg_EX_M_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_M_WB.v" Line 1. Module Reg_M_WB_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/MainMem.v" Line 5. Module MainMem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_IF_ID.v" Line 1. Module Reg_IF_ID_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_ID_EX.v" Line 1. Module Reg_ID_EX_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_EX_M.v" Line 1. Module Reg_EX_M_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/REG_M_WB.v" Line 1. Module Reg_M_WB_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainMem_default
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.FlipFlop
Compiling module xil_defaultlib.Reg_IF_ID_default
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.Registers_Bank_default
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.Reg_ID_EX_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Reg_EX_M_default
Compiling module xil_defaultlib.Cache2
Compiling module xil_defaultlib.Reg_M_WB_default
Compiling module xil_defaultlib.Proc
Compiling module xil_defaultlib.Proc_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Proc_testbench_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav/xsim.dir/Proc_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 19:53:01 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/marc/MIRI/PA/PA_Project/PA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Proc_testbench_behav -key {Behavioral:sim_1:Functional:Proc_testbench} -tclbatch {Proc_testbench.tcl} -view {/home/marc/MIRI/PA/PA_Project/Reg1_Check.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
open_wave_config /home/marc/MIRI/PA/PA_Project/Reg1_Check.wcfg
source Proc_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 20 ns : File "/home/marc/MIRI/PA/PA_Project/PA.srcs/sources_1/new/Proc_testbench.v" Line 165
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Proc_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 19:53:15 2018...
