4 BRAMS with 1 port each (size = 4096,read and write latency = 1)
Inst BRAM size = 16384
4 MACs (latency = 11)
4 DIVs(latency = 10)
