

================================================================
== Vivado HLS Report for 'decision_function_7'
================================================================
* Date:           Mon Dec 11 23:07:35 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.771|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    457|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|    677|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |my_prj_acceleratobkb_x34_U209  |my_prj_acceleratobkb_x34  |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+
    |Total                          |                          |        0|      0|  0|  457|    0|
    +-------------------------------+--------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |and_ln73_35_fu_168_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_36_fu_183_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_37_fu_193_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_38_fu_198_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_39_fu_214_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_40_fu_178_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_41_fu_209_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln73_fu_164_p2         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_12_fu_134_p2   |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_1_fu_128_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_2_fu_140_p2    |   icmp   |      0|  0|  13|          12|           1|
    |icmp_ln1497_5_fu_146_p2    |   icmp   |      0|  0|  13|          12|          10|
    |icmp_ln1497_8_fu_152_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_9_fu_158_p2    |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln1497_fu_122_p2      |   icmp   |      0|  0|  13|          12|           9|
    |or_ln88_21_fu_226_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_22_fu_231_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_23_fu_236_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln88_fu_220_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln89_35_fu_260_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln89_36_fu_272_p3   |  select  |      0|  0|   4|           1|           3|
    |select_ln89_37_fu_279_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln89_38_fu_287_p3   |  select  |      0|  0|   3|           1|           3|
    |select_ln89_fu_252_p3      |  select  |      0|  0|   3|           1|           2|
    |tmp_fu_303_p9              |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_14_fu_188_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_15_fu_204_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln75_fu_173_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln89_fu_242_p2         |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 145|         109|         100|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |x_V_address0             |  21|          4|    4|         16|
    |x_V_address1             |  15|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         15|   11|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln1497_12_reg_361       |  1|   0|    1|          0|
    |icmp_ln1497_1_reg_345        |  1|   0|    1|          0|
    |icmp_ln1497_2_reg_366        |  1|   0|    1|          0|
    |icmp_ln1497_5_reg_371        |  1|   0|    1|          0|
    |icmp_ln1497_8_reg_376        |  1|   0|    1|          0|
    |icmp_ln1497_reg_335          |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 11|   0|   11|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------+-----+-----+------------+---------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_done       | out |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | decision_function.7 | return value |
|ap_return     | out |   12| ap_ctrl_hs | decision_function.7 | return value |
|x_V_address0  | out |    4|  ap_memory |         x_V         |     array    |
|x_V_ce0       | out |    1|  ap_memory |         x_V         |     array    |
|x_V_q0        |  in |   12|  ap_memory |         x_V         |     array    |
|x_V_address1  | out |    4|  ap_memory |         x_V         |     array    |
|x_V_ce1       | out |    1|  ap_memory |         x_V         |     array    |
|x_V_q1        |  in |   12|  ap_memory |         x_V         |     array    |
+--------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 10" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 5 'getelementptr' 'x_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 6 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_V_addr_30 = getelementptr [12 x i12]* %x_V, i64 0, i64 5" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 7 'getelementptr' 'x_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_30, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 8 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.31>
ST_2 : Operation 9 [1/2] (2.32ns)   --->   "%x_V_load = load i12* %x_V_addr, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 9 'load' 'x_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 10 [1/1] (1.99ns)   --->   "%icmp_ln1497 = icmp slt i12 %x_V_load, 257" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 10 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%x_V_load_1 = load i12* %x_V_addr_30, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 11 'load' 'x_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln1497_1 = icmp slt i12 %x_V_load_1, 880" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 12 'icmp' 'icmp_ln1497_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_addr_31 = getelementptr [12 x i12]* %x_V, i64 0, i64 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 13 'getelementptr' 'x_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_31, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 14 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_addr_32 = getelementptr [12 x i12]* %x_V, i64 0, i64 8" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 15 'getelementptr' 'x_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_32, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 16 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_2 : Operation 17 [1/1] (1.99ns)   --->   "%icmp_ln1497_12 = icmp slt i12 %x_V_load, -383" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 17 'icmp' 'icmp_ln1497_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 18 [1/2] (2.32ns)   --->   "%x_V_load_2 = load i12* %x_V_addr_31, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 18 'load' 'x_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 19 [1/1] (1.99ns)   --->   "%icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 1" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 19 'icmp' 'icmp_ln1497_2' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%x_V_load_5 = load i12* %x_V_addr_32, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 20 'load' 'x_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_3 : Operation 21 [1/1] (1.99ns)   --->   "%icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 769" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 21 'icmp' 'icmp_ln1497_5' <Predicate = (icmp_ln1497)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln1497_8 = icmp slt i12 %x_V_load_5, -895" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 22 'icmp' 'icmp_ln1497_8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x_V_addr_33 = getelementptr [12 x i12]* %x_V, i64 0, i64 6" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 23 'getelementptr' 'x_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_33, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 24 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 7.77>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../my-conifer-prj/firmware/BDT.h:25]   --->   Operation 25 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (2.32ns)   --->   "%x_V_load_9 = load i12* %x_V_addr_33, align 2" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 26 'load' 'x_V_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 12> <RAM>
ST_4 : Operation 27 [1/1] (1.99ns)   --->   "%icmp_ln1497_9 = icmp slt i12 %x_V_load_9, 1153" [../my-conifer-prj/firmware/BDT.h:57]   --->   Operation 27 'icmp' 'icmp_ln1497_9' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.97ns)   --->   "%and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 28 'and' 'and_ln73' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%and_ln73_35 = and i1 %icmp_ln1497_2, %and_ln73" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 29 'and' 'and_ln73_35' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%xor_ln75 = xor i1 %icmp_ln1497_1, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 30 'xor' 'xor_ln75' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_40 = and i1 %icmp_ln1497_5, %xor_ln75" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 31 'and' 'and_ln73_40' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln88)   --->   "%and_ln73_36 = and i1 %and_ln73_40, %icmp_ln1497" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 32 'and' 'and_ln73_36' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.97ns)   --->   "%xor_ln75_14 = xor i1 %icmp_ln1497, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 33 'xor' 'xor_ln75_14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln73_37 = and i1 %icmp_ln1497_8, %xor_ln75_14" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 34 'and' 'and_ln73_37' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_38)   --->   "%and_ln73_38 = and i1 %icmp_ln1497_9, %and_ln73_37" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 35 'and' 'and_ln73_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln75_15 = xor i1 %icmp_ln1497_8, true" [../my-conifer-prj/firmware/BDT.h:75]   --->   Operation 36 'xor' 'xor_ln75_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_41 = and i1 %icmp_ln1497_12, %xor_ln75_14" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 37 'and' 'and_ln73_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln73_39 = and i1 %and_ln73_41, %xor_ln75_15" [../my-conifer-prj/firmware/BDT.h:73]   --->   Operation 38 'and' 'and_ln73_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln88 = or i1 %and_ln73, %and_ln73_36" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 39 'or' 'or_ln88' <Predicate = (icmp_ln1497)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_38)   --->   "%or_ln88_21 = or i1 %icmp_ln1497, %and_ln73_38" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 40 'or' 'or_ln88_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.97ns)   --->   "%or_ln88_22 = or i1 %icmp_ln1497, %and_ln73_37" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 41 'or' 'or_ln88_22' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln88_23 = or i1 %or_ln88_22, %and_ln73_39" [../my-conifer-prj/firmware/BDT.h:88]   --->   Operation 42 'or' 'or_ln88_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%xor_ln89 = xor i1 %and_ln73_35, true" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 43 'xor' 'xor_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%zext_ln89 = zext i1 %xor_ln89 to i2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 44 'zext' 'zext_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 45 'select' 'select_ln89' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%select_ln89_35 = select i1 %or_ln88, i2 %select_ln89, i2 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 46 'select' 'select_ln89_35' <Predicate = (icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_36)   --->   "%zext_ln89_8 = zext i2 %select_ln89_35 to i3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 47 'zext' 'zext_ln89_8' <Predicate = (icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln89_36 = select i1 %icmp_ln1497, i3 %zext_ln89_8, i3 -4" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 48 'select' 'select_ln89_36' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln89_38)   --->   "%select_ln89_37 = select i1 %or_ln88_21, i3 %select_ln89_36, i3 -3" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 49 'select' 'select_ln89_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln89_38 = select i1 %or_ln88_22, i3 %select_ln89_37, i3 -2" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 50 'select' 'select_ln89_38' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln89_39 = select i1 %or_ln88_23, i3 %select_ln89_38, i3 -1" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 51 'select' 'select_ln89_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 3, i12 -29, i12 -35, i12 34, i12 4, i12 -10, i12 17, i12 -16, i3 %select_ln89_39)" [../my-conifer-prj/firmware/BDT.h:89]   --->   Operation 52 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "ret i12 %tmp" [../my-conifer-prj/firmware/BDT.h:93]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_addr          (getelementptr) [ 00100]
x_V_addr_30       (getelementptr) [ 00100]
x_V_load          (load         ) [ 00000]
icmp_ln1497       (icmp         ) [ 01011]
x_V_load_1        (load         ) [ 00000]
icmp_ln1497_1     (icmp         ) [ 01011]
x_V_addr_31       (getelementptr) [ 00010]
x_V_addr_32       (getelementptr) [ 00010]
icmp_ln1497_12    (icmp         ) [ 01011]
x_V_load_2        (load         ) [ 00000]
icmp_ln1497_2     (icmp         ) [ 01001]
x_V_load_5        (load         ) [ 00000]
icmp_ln1497_5     (icmp         ) [ 01001]
icmp_ln1497_8     (icmp         ) [ 01001]
x_V_addr_33       (getelementptr) [ 01001]
specpipeline_ln25 (specpipeline ) [ 00000]
x_V_load_9        (load         ) [ 00000]
icmp_ln1497_9     (icmp         ) [ 00000]
and_ln73          (and          ) [ 00000]
and_ln73_35       (and          ) [ 00000]
xor_ln75          (xor          ) [ 00000]
and_ln73_40       (and          ) [ 00000]
and_ln73_36       (and          ) [ 00000]
xor_ln75_14       (xor          ) [ 00000]
and_ln73_37       (and          ) [ 00000]
and_ln73_38       (and          ) [ 00000]
xor_ln75_15       (xor          ) [ 00000]
and_ln73_41       (and          ) [ 00000]
and_ln73_39       (and          ) [ 00000]
or_ln88           (or           ) [ 00000]
or_ln88_21        (or           ) [ 00000]
or_ln88_22        (or           ) [ 00000]
or_ln88_23        (or           ) [ 00000]
xor_ln89          (xor          ) [ 00000]
zext_ln89         (zext         ) [ 00000]
select_ln89       (select       ) [ 00000]
select_ln89_35    (select       ) [ 00000]
zext_ln89_8       (zext         ) [ 00000]
select_ln89_36    (select       ) [ 00000]
select_ln89_37    (select       ) [ 00000]
select_ln89_38    (select       ) [ 00000]
select_ln89_39    (select       ) [ 00000]
tmp               (mux          ) [ 00000]
ret_ln93          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i12.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="12" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
<pin id="93" dir="1" index="7" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_V_load/1 x_V_load_1/1 x_V_load_2/2 x_V_load_5/2 x_V_load_9/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_V_addr_30_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_30/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_V_addr_31_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="12" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_31/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_V_addr_32_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_32/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_V_addr_33_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="4" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr_33/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln1497_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1497_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln1497_12_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_12/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1497_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln1497_5_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_5/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln1497_8_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_8/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln1497_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1497_9/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="and_ln73_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="2"/>
<pin id="166" dir="0" index="1" bw="1" slack="2"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="and_ln73_35_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_35/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln75_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln73_40_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_40/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="and_ln73_36_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="2"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_36/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="xor_ln75_14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="2"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_14/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="and_ln73_37_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_37/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="and_ln73_38_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_38/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xor_ln75_15_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_15/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln73_41_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="2"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_41/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln73_39_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_39/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln88_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln88_21_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_21/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln88_22_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_22/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln88_23_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88_23/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln89_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln89/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln89_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln89_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="0" index="2" bw="2" slack="0"/>
<pin id="256" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln89_35_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_35/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln89_8_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89_8/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln89_36_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="2"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="0" index="2" bw="3" slack="0"/>
<pin id="276" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_36/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln89_37_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="0" index="2" bw="3" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_37/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln89_38_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_38/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln89_39_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="3" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln89_39/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="0" index="3" bw="7" slack="0"/>
<pin id="308" dir="0" index="4" bw="7" slack="0"/>
<pin id="309" dir="0" index="5" bw="4" slack="0"/>
<pin id="310" dir="0" index="6" bw="5" slack="0"/>
<pin id="311" dir="0" index="7" bw="6" slack="0"/>
<pin id="312" dir="0" index="8" bw="5" slack="0"/>
<pin id="313" dir="0" index="9" bw="3" slack="0"/>
<pin id="314" dir="1" index="10" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="x_V_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="x_V_addr_30_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="1"/>
<pin id="332" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_30 "/>
</bind>
</comp>

<comp id="335" class="1005" name="icmp_ln1497_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln1497_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="2"/>
<pin id="347" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="x_V_addr_31_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_31 "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_V_addr_32_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_32 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln1497_12_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1497_12 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln1497_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln1497_5_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln1497_8_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1497_8 "/>
</bind>
</comp>

<comp id="382" class="1005" name="x_V_addr_33_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="103"><net_src comp="95" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="126"><net_src comp="76" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="76" pin="7"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="76" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="76" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="76" pin="7"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="76" pin="7"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="76" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="164" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="158" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="204" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="164" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="183" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="198" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="193" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="214" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="168" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="164" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="220" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="252" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="226" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="272" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="231" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="279" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="236" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="303" pin=5"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="303" pin=6"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="303" pin=7"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="303" pin=8"/></net>

<net id="324"><net_src comp="295" pin="3"/><net_sink comp="303" pin=9"/></net>

<net id="328"><net_src comp="68" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="333"><net_src comp="82" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="338"><net_src comp="122" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="344"><net_src comp="335" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="348"><net_src comp="128" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="354"><net_src comp="95" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="359"><net_src comp="104" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="364"><net_src comp="134" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="369"><net_src comp="140" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="374"><net_src comp="146" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="379"><net_src comp="152" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="385"><net_src comp="113" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
 - Input state : 
	Port: decision_function.7 : x_V | {1 2 3 4 }
  - Chain level:
	State 1
		x_V_load : 1
		x_V_load_1 : 1
	State 2
		icmp_ln1497 : 1
		icmp_ln1497_1 : 1
		x_V_load_2 : 1
		x_V_load_5 : 1
		icmp_ln1497_12 : 1
	State 3
		icmp_ln1497_2 : 1
		icmp_ln1497_5 : 1
		icmp_ln1497_8 : 1
		x_V_load_9 : 1
	State 4
		icmp_ln1497_9 : 1
		select_ln89 : 1
		select_ln89_35 : 2
		zext_ln89_8 : 3
		select_ln89_36 : 4
		select_ln89_37 : 5
		select_ln89_38 : 6
		select_ln89_39 : 7
		tmp : 8
		ret_ln93 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    mux   |       tmp_fu_303      |    0    |   457   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln1497_fu_122  |    0    |    13   |
|          |  icmp_ln1497_1_fu_128 |    0    |    13   |
|          | icmp_ln1497_12_fu_134 |    0    |    13   |
|   icmp   |  icmp_ln1497_2_fu_140 |    0    |    13   |
|          |  icmp_ln1497_5_fu_146 |    0    |    13   |
|          |  icmp_ln1497_8_fu_152 |    0    |    13   |
|          |  icmp_ln1497_9_fu_158 |    0    |    13   |
|----------|-----------------------|---------|---------|
|          |    and_ln73_fu_164    |    0    |    2    |
|          |   and_ln73_35_fu_168  |    0    |    2    |
|          |   and_ln73_40_fu_178  |    0    |    2    |
|    and   |   and_ln73_36_fu_183  |    0    |    2    |
|          |   and_ln73_37_fu_193  |    0    |    2    |
|          |   and_ln73_38_fu_198  |    0    |    2    |
|          |   and_ln73_41_fu_209  |    0    |    2    |
|          |   and_ln73_39_fu_214  |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   select_ln89_fu_252  |    0    |    2    |
|          | select_ln89_35_fu_260 |    0    |    2    |
|  select  | select_ln89_36_fu_272 |    0    |    3    |
|          | select_ln89_37_fu_279 |    0    |    3    |
|          | select_ln89_38_fu_287 |    0    |    3    |
|          | select_ln89_39_fu_295 |    0    |    3    |
|----------|-----------------------|---------|---------|
|          |    xor_ln75_fu_173    |    0    |    2    |
|    xor   |   xor_ln75_14_fu_188  |    0    |    2    |
|          |   xor_ln75_15_fu_204  |    0    |    2    |
|          |    xor_ln89_fu_242    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |     or_ln88_fu_220    |    0    |    2    |
|    or    |   or_ln88_21_fu_226   |    0    |    2    |
|          |   or_ln88_22_fu_231   |    0    |    2    |
|          |   or_ln88_23_fu_236   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   zext   |    zext_ln89_fu_248   |    0    |    0    |
|          |   zext_ln89_8_fu_268  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   596   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|icmp_ln1497_12_reg_361|    1   |
| icmp_ln1497_1_reg_345|    1   |
| icmp_ln1497_2_reg_366|    1   |
| icmp_ln1497_5_reg_371|    1   |
| icmp_ln1497_8_reg_376|    1   |
|  icmp_ln1497_reg_335 |    1   |
|  x_V_addr_30_reg_330 |    4   |
|  x_V_addr_31_reg_351 |    4   |
|  x_V_addr_32_reg_356 |    4   |
|  x_V_addr_33_reg_382 |    4   |
|   x_V_addr_reg_325   |    4   |
+----------------------+--------+
|         Total        |   26   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_76 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.8125 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   596  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   54   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   26   |   650  |
+-----------+--------+--------+--------+
