// Seed: 1255633243
module module_0;
  wire id_1;
  always_comb id_2 = id_2;
  wire id_3;
  wire id_4;
  wire id_5 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = id_3 - id_2;
  assign id_3 = {-1, id_2, 1};
  tri0 id_14;
  module_0 modCall_1 ();
  id_15 :
  assert property (@(-1 or id_1) -1) begin : LABEL_0
    begin : LABEL_0
      id_14 = id_1;
    end
  end
  assign id_8 = id_12;
  wire id_16, id_17;
endmodule
