
*** Running vivado
    with args -log version1_hw_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source version1_hw_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source version1_hw_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ibai/vivado/ESDC/Lab2/wr_memory'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ibai/vivado/ESDC/Lab2/vga_sync'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ibai/vivado/ESDC/Lab2/control_v1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ibai/vivado/ESDC/Lab2/add_generator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_VGA_SYNC_0_0/version1_hw_VGA_SYNC_0_0.dcp' for cell 'version1_hw_i/VGA_SYNC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_add_generator_0_0/version1_hw_add_generator_0_0.dcp' for cell 'version1_hw_i/add_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_blk_mem_gen_0_0/version1_hw_blk_mem_gen_0_0.dcp' for cell 'version1_hw_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0.dcp' for cell 'version1_hw_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_control_v1_0_0/version1_hw_control_v1_0_0.dcp' for cell 'version1_hw_i/control_v1_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_wr_memory_0_0/version1_hw_wr_memory_0_0.dcp' for cell 'version1_hw_i/wr_memory_0'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0_board.xdc] for cell 'version1_hw_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0_board.xdc] for cell 'version1_hw_i/clk_wiz_0/inst'
Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0.xdc] for cell 'version1_hw_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1955.090 ; gain = 485.508 ; free physical = 9616 ; free virtual = 21493
Finished Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/sources_1/bd/version1_hw/ip/version1_hw_clk_wiz_0_0/version1_hw_clk_wiz_0_0.xdc] for cell 'version1_hw_i/clk_wiz_0/inst'
Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/constrs_1/imports/Lab2/zyboVGA_HW.xdc]
Finished Parsing XDC File [/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.srcs/constrs_1/imports/Lab2/zyboVGA_HW.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1955.090 ; gain = 827.207 ; free physical = 9616 ; free virtual = 21493
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1987.105 ; gain = 32.016 ; free physical = 9608 ; free virtual = 21484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1db298a0f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21484
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b2a410cd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21484
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 28b9c5d36

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21485
INFO: [Opt 31-389] Phase Sweep created 13 cells and removed 6 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 28b9c5d36

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21485
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 28b9c5d36

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21485
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21485
Ending Logic Optimization Task | Checksum: 28b9c5d36

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2003.105 ; gain = 0.000 ; free physical = 9608 ; free virtual = 21485

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 30 newly gated: 12 Total Ports: 24
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 17e84a103

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9592 ; free virtual = 21474
Ending Power Optimization Task | Checksum: 17e84a103

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2157.176 ; gain = 154.070 ; free physical = 9596 ; free virtual = 21478
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9596 ; free virtual = 21479
INFO: [Common 17-1381] The checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_opt.dcp' has been generated.
Command: report_drc -file version1_hw_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9585 ; free virtual = 21468
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e856106e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9585 ; free virtual = 21468
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9585 ; free virtual = 21468

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7fc33a87

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9582 ; free virtual = 21468

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ae74e857

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9580 ; free virtual = 21467

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ae74e857

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9580 ; free virtual = 21467
Phase 1 Placer Initialization | Checksum: ae74e857

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9580 ; free virtual = 21467

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a20eea9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a20eea9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 181d73a76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 249c747da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 249c747da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c7672f25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9579 ; free virtual = 21467

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f79fc0d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9577 ; free virtual = 21466

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15a7a9af7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9577 ; free virtual = 21466

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15a7a9af7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9577 ; free virtual = 21466
Phase 3 Detail Placement | Checksum: 15a7a9af7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9577 ; free virtual = 21466

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bc270c8f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bc270c8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461
INFO: [Place 30-746] Post Placement Timing Summary WNS=34.626. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 124d11481

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461
Phase 4.1 Post Commit Optimization | Checksum: 124d11481

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124d11481

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 124d11481

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 13c73d6c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13c73d6c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21461
Ending Placer Task | Checksum: cfb34bdb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9574 ; free virtual = 21464
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9573 ; free virtual = 21464
INFO: [Common 17-1381] The checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9565 ; free virtual = 21455
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9572 ; free virtual = 21462
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9571 ; free virtual = 21461
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 86c5ea3f ConstDB: 0 ShapeSum: 48ed619c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1592a3321

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9488 ; free virtual = 21378

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1592a3321

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9488 ; free virtual = 21379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1592a3321

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9473 ; free virtual = 21364

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1592a3321

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9473 ; free virtual = 21364
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e6b552de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9471 ; free virtual = 21362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.742 | TNS=0.000  | WHS=-0.429 | THS=-86.416|

Phase 2 Router Initialization | Checksum: 198a8f57f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9471 ; free virtual = 21361

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bc7c929b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9470 ; free virtual = 21361

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.178 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9480 ; free virtual = 21371
Phase 4 Rip-up And Reroute | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9480 ; free virtual = 21371

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.178 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371
Phase 5 Delay and Skew Optimization | Checksum: 23e3b79db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22576f2f8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=34.178 | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4734501

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371
Phase 6 Post Hold Fix | Checksum: 1f4734501

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.259713 %
  Global Horizontal Routing Utilization  = 0.202436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c225717f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9481 ; free virtual = 21371

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c225717f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9480 ; free virtual = 21371

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b97df25e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9480 ; free virtual = 21371

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.178 | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b97df25e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9479 ; free virtual = 21370
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9494 ; free virtual = 21385

Routing Is Done.
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9494 ; free virtual = 21385
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2157.176 ; gain = 0.000 ; free physical = 9493 ; free virtual = 21386
INFO: [Common 17-1381] The checkpoint '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_routed.dcp' has been generated.
Command: report_drc -file version1_hw_wrapper_drc_routed.rpt -pb version1_hw_wrapper_drc_routed.pb -rpx version1_hw_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file version1_hw_wrapper_methodology_drc_routed.rpt -rpx version1_hw_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/version1_hw_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file version1_hw_wrapper_power_routed.rpt -pb version1_hw_wrapper_power_summary_routed.pb -rpx version1_hw_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force version1_hw_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./version1_hw_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/ibai/vivado/ESDC/Lab2/version1_hw/version1_hw.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr  4 11:32:40 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Vivado/2017.2/doc/webtalk_introduction.html.
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2430.625 ; gain = 262.434 ; free physical = 9446 ; free virtual = 21349
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 11:32:41 2019...
