
--------> ./rtl.vhdl 
-- ----------------------------------------------------------------------
--  HLS HDL:        VHDL Netlister
--  HLS Version:    2022.2_1/1019737 Production Release
--  HLS Date:       Mon Nov 21 20:05:27 PST 2022
-- 
--  Generated by:   HLS_student@localhost.localdomain
--  Generated date: Tue Mar 25 11:37:35 2025
-- ----------------------------------------------------------------------

-- 
-- ------------------------------------------------------------------
--  Design Unit:    FFT_COMPORTEMENT
-- ------------------------------------------------------------------

LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT_COMPORTEMENT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_source : IN STD_LOGIC;
    data_req_source : OUT STD_LOGIC;
    data_valid_sink : OUT STD_LOGIC
  );
END FFT_COMPORTEMENT;

ARCHITECTURE v1 OF FFT_COMPORTEMENT IS
  -- Default Constants

  -- Interconnect Declarations
  SIGNAL while_else_nor_1_tmp : STD_LOGIC;
  SIGNAL while_else_if_1_nor_1_tmp : STD_LOGIC;
  SIGNAL while_else_if_if_1_acc_tmp : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL and_dcpl_32 : STD_LOGIC;
  SIGNAL or_dcpl_44 : STD_LOGIC;
  SIGNAL or_dcpl_45 : STD_LOGIC;
  SIGNAL or_dcpl_50 : STD_LOGIC;
  SIGNAL or_dcpl_51 : STD_LOGIC;
  SIGNAL or_dcpl_52 : STD_LOGIC;
  SIGNAL or_dcpl_53 : STD_LOGIC;
  SIGNAL or_dcpl_54 : STD_LOGIC;
  SIGNAL or_dcpl_55 : STD_LOGIC;
  SIGNAL or_dcpl_56 : STD_LOGIC;
  SIGNAL or_dcpl_57 : STD_LOGIC;
  SIGNAL or_dcpl_58 : STD_LOGIC;
  SIGNAL or_dcpl_59 : STD_LOGIC;
  SIGNAL or_dcpl_60 : STD_LOGIC;
  SIGNAL or_dcpl_61 : STD_LOGIC;
  SIGNAL or_dcpl_62 : STD_LOGIC;
  SIGNAL or_dcpl_63 : STD_LOGIC;
  SIGNAL or_dcpl_64 : STD_LOGIC;
  SIGNAL or_dcpl_65 : STD_LOGIC;
  SIGNAL or_dcpl_66 : STD_LOGIC;
  SIGNAL or_dcpl_67 : STD_LOGIC;
  SIGNAL or_dcpl_68 : STD_LOGIC;
  SIGNAL or_dcpl_70 : STD_LOGIC;
  SIGNAL or_dcpl_71 : STD_LOGIC;
  SIGNAL or_dcpl_73 : STD_LOGIC;
  SIGNAL or_dcpl_75 : STD_LOGIC;
  SIGNAL or_dcpl_77 : STD_LOGIC;
  SIGNAL or_dcpl_78 : STD_LOGIC;
  SIGNAL or_dcpl_80 : STD_LOGIC;
  SIGNAL or_dcpl_81 : STD_LOGIC;
  SIGNAL or_dcpl_83 : STD_LOGIC;
  SIGNAL or_dcpl_85 : STD_LOGIC;
  SIGNAL or_dcpl_87 : STD_LOGIC;
  SIGNAL data_valid_sink_rd_sva : STD_LOGIC;
  SIGNAL processing_sva_dfm_2 : STD_LOGIC;
  SIGNAL processing_sva : STD_LOGIC;
  SIGNAL while_else_land_1_lpi_1_dfm_1 : STD_LOGIC;
  SIGNAL i_sva_dfm_1_3_mx0 : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_acc_10_psp_sva_1_33_6 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_or_4_itm_1 : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_acc_psp_sva_1_33_6 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_or_itm_1 : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_acc_10_psp_sva_1_33_6 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_or_4_itm_1 : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_acc_psp_sva_1_33_6 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_or_itm_1 : STD_LOGIC;
  SIGNAL while_else_land_3_lpi_1_dfm_1 : STD_LOGIC;
  SIGNAL j_sva_dfm_3_1 : STD_LOGIC;
  SIGNAL j_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1 : STD_LOGIC_VECTOR
      (26 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_5_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_4_FFT_but_conc_8_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_3_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_4_FFT_but_conc_6_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_2_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_4_FFT_but_conc_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_16_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_2_FFT_but_conc_8_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_10_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_2_FFT_but_conc_6_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_7_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_2_FFT_but_conc_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL data_req_source_wr_lpi_1 : STD_LOGIC;
  SIGNAL data_valid_source_svs_1_st_2 : STD_LOGIC;
  SIGNAL while_stage_0_3 : STD_LOGIC;
  SIGNAL while_else_land_1_lpi_1_dfm_2 : STD_LOGIC;
  SIGNAL while_stage_0_2 : STD_LOGIC;
  SIGNAL while_else_land_3_lpi_1_dfm_st_1 : STD_LOGIC;
  SIGNAL while_else_land_3_lpi_1_dfm_st_2 : STD_LOGIC;
  SIGNAL while_else_land_1_lpi_1_dfm_1_1 : STD_LOGIC;
  SIGNAL data_valid_source_svs_1_st_1 : STD_LOGIC;
  SIGNAL while_else_if_land_lpi_1_dfm_st_3 : STD_LOGIC;
  SIGNAL data_valid_source_svs_1_st_3 : STD_LOGIC;
  SIGNAL while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_3 : STD_LOGIC;
  SIGNAL while_else_land_lpi_1_dfm_st_3 : STD_LOGIC;
  SIGNAL while_stage_0_4 : STD_LOGIC;
  SIGNAL while_else_land_3_lpi_1_dfm_st_3 : STD_LOGIC;
  SIGNAL while_else_asn_66_itm_3_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_asn_66_itm_3_3 : STD_LOGIC;
  SIGNAL while_else_asn_66_itm_3_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL processing_sva_dfm_1_st_1_3 : STD_LOGIC;
  SIGNAL while_else_land_1_lpi_1_dfm_3 : STD_LOGIC;
  SIGNAL i_sva_3 : STD_LOGIC;
  SIGNAL i_sva_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL FFT_but_2_temp_imag_24_1_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_2_temp_imag_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_temp_real_24_1_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_2_temp_real_0_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_temp_imag_24_1_2_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_2_temp_imag_0_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_temp_real_24_1_2_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_2_temp_real_0_2_sva_1 : STD_LOGIC;
  SIGNAL while_else_unequal_tmp_1 : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_acc_19_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_19_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_9_psp_sva_1 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_5_sva_1 : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_16_sva_1 : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL reg_while_else_asn_19_itm_1_cse : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_j_sva_31_4_cse : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL reg_j_sva_3_cse : STD_LOGIC;
  SIGNAL FFT_but_slc_FFT_but_acc_sat_17_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_3_FFT_but_conc_8_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_14_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_3_FFT_but_conc_7_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_11_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_3_FFT_but_conc_6_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_8_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_3_FFT_but_conc_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_15_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_1_FFT_but_conc_8_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_12_26_2_24_3_itm_1 : STD_LOGIC;
  SIGNAL BUT_S1_1_FFT_but_conc_7_ncse_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_9_26_2_24_2_itm_1 : STD_LOGIC;
  SIGNAL FFT_FFT8S_stage1_imag_0_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_6_26_2_24_2_itm_1 : STD_LOGIC;
  SIGNAL FFT_FFT8S_stage1_real_0_24_2_sva_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_2 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_2 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_ncse_0_sva_2 : STD_LOGIC;
  SIGNAL while_else_if_3_and_m1c : STD_LOGIC;
  SIGNAL while_else_if_3_and_m1c_1 : STD_LOGIC;
  SIGNAL while_else_if_3_and_m1c_2 : STD_LOGIC;
  SIGNAL while_else_if_3_and_m1c_3 : STD_LOGIC;
  SIGNAL while_else_if_3_nor_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_2_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_5_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_8_cse : STD_LOGIC;
  SIGNAL reg_input_fft_imag_3_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_7_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_3_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_7_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_1_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_5_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_1_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_5_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_2_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_6_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_2_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_6_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_0_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_imag_4_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_0_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_input_fft_real_4_25_2_reg : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_3_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_7_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_3_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_7_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_1_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_5_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_1_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_5_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_2_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_6_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_2_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_6_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_0_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_imag_4_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_0_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL input_fft_real_4_25_2_sva_dfm_1_mx0_22_0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_5_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_4_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_3_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_2_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_17_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_14_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_11_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_8_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_16_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_13_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_10_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_7_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_15_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_12_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_9_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_acc_sat_6_26_2_sva_1_23_0 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL while_else_if_3_and_3_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_4_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_6_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_7_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_9_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_10_cse : STD_LOGIC;
  SIGNAL or_12_cse : STD_LOGIC;
  SIGNAL output_fft_real_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_4_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_3_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_2_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_5_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_1_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_6_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_imag_7_sva : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_6_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_conc_ncse_0_sva_1 : STD_LOGIC;
  SIGNAL output_fft_real_4_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_4_sva_dfm_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_6_sva_dfm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_6_sva_dfm_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_slc_FFT_but_acc_sat_13_26_2_24_2_itm_1 : STD_LOGIC;
  SIGNAL FFT_but_slc_FFT_but_acc_sat_4_26_2_24_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_FFT_but_1_nor_14_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_FFT_but_1_nor_16_itm_1 : STD_LOGIC_VECTOR (23 DOWNTO
      0);
  SIGNAL BUT_S2_4_FFT_but_1_FFT_but_1_nor_17_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1 : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_nor_9_itm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_and_14_itm_1 : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_nor_11_itm_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_and_22_itm_1 : STD_LOGIC;
  SIGNAL while_else_if_3_slc_j_2_0_1_itm_1 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_if_3_slc_j_2_0_1_itm_2 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_if_3_slc_j_2_0_1_itm_3 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_land_lpi_1_dfm_st_1 : STD_LOGIC;
  SIGNAL while_else_land_lpi_1_dfm_st_2 : STD_LOGIC;
  SIGNAL while_else_if_land_lpi_1_dfm_st_1 : STD_LOGIC;
  SIGNAL while_else_if_land_lpi_1_dfm_st_2 : STD_LOGIC;
  SIGNAL while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_1 : STD_LOGIC;
  SIGNAL while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_2 : STD_LOGIC;
  SIGNAL processing_sva_dfm_1_st_1_2 : STD_LOGIC;
  SIGNAL FFT_but_1_FFT_but_or_itm_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_1_FFT_but_or_2_itm_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL i_sva_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL while_else_asn_66_itm_1_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL while_else_asn_66_itm_1_3 : STD_LOGIC;
  SIGNAL while_else_asn_66_itm_1_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL while_else_asn_66_itm_2_31_4 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL while_else_asn_66_itm_2_3 : STD_LOGIC;
  SIGNAL while_else_asn_66_itm_2_2_0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL data_req_source_mx0c1 : STD_LOGIC;
  SIGNAL data_valid_sink_mx0c1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_1_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_10_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_10_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_7_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_and_unfl_7_sva_1 : STD_LOGIC;
  SIGNAL while_else_asn_150_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_147_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_144_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_141_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_1_sva_dfm_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_159_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_156_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL while_else_asn_153_mx0w0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL i_sva_31_4_mx0 : STD_LOGIC_VECTOR (27 DOWNTO 0);
  SIGNAL i_sva_2_0_mx0 : STD_LOGIC_VECTOR (2 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_10_psp_sva_1 : STD_LOGIC_VECTOR (33 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_psp_sva_1 : STD_LOGIC_VECTOR (33 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_10_psp_sva_1 : STD_LOGIC_VECTOR (33 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_psp_sva_1 : STD_LOGIC_VECTOR (33 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_mul_cse_sva_1 : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_mul_1_cse_sva_1 : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL j_sva_3 : STD_LOGIC_VECTOR (31 DOWNTO 0);
  SIGNAL output_fft_real_6_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL output_fft_real_4_sva_mx0 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_1_nor_ovfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_5_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_4_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_temp_imag_24_1_3_sva_1 : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL FFT_but_2_temp_imag_0_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_2_nor_ovfl_11_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_20_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_3_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_2_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_1_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_23_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_17_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_14_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_22_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_19_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_16_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_and_unfl_16_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_13_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_10_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_21_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_18_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_15_sva_1 : STD_LOGIC;
  SIGNAL FFT_but_1_nor_ovfl_12_sva_1 : STD_LOGIC;
  SIGNAL while_else_if_land_lpi_1_dfm_1 : STD_LOGIC;
  SIGNAL reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd : STD_LOGIC;
  SIGNAL reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd : STD_LOGIC;
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd : STD_LOGIC;
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd : STD_LOGIC;
  SIGNAL FFT_but_1_acc_25_psp_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_25_psp_2_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_temp_imag_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_1_temp_imag_24_1_2_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_23 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_23 : STD_LOGIC;
  SIGNAL FFT_but_1_acc_sat_4_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_3_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_2_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_17_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_14_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_11_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_8_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_13_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_10_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_7_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_15_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_12_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_9_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_acc_sat_6_sva_1_26_2 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL FFT_but_1_conc_168_24_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_conc_8_ncse_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL FFT_FFT8S_stage2_imag_conc_3_24_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL FFT_FFT8S_stage2_real_conc_3_24_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_conc_ncse_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_4_FFT_but_1_FFT_but_1_nor_7_itm_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_FFT_but_1_nor_13_itm_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_FFT_but_1_nor_7_itm_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 : STD_LOGIC_VECTOR (22 DOWNTO
      0);
  SIGNAL FFT_but_1_conc_166_24_2 : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_ftd : STD_LOGIC_VECTOR (22
      DOWNTO 0);
  SIGNAL reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_22_1 : STD_LOGIC_VECTOR
      (21 DOWNTO 0);
  SIGNAL reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_0 : STD_LOGIC;
  SIGNAL reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1 : STD_LOGIC_VECTOR
      (21 DOWNTO 0);
  SIGNAL reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 : STD_LOGIC;
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_22_1 : STD_LOGIC_VECTOR
      (21 DOWNTO 0);
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_0 : STD_LOGIC;
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1 : STD_LOGIC_VECTOR
      (21 DOWNTO 0);
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 : STD_LOGIC;
  SIGNAL output_fft_imag_4_sva_mx0_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_4_sva_mx0_0 : STD_LOGIC;
  SIGNAL output_fft_imag_0_sva_mx0_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_0_sva_mx0_0 : STD_LOGIC;
  SIGNAL output_fft_real_2_sva_mx0_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_2_sva_mx0_0 : STD_LOGIC;
  SIGNAL output_fft_real_0_sva_mx0_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_0_sva_mx0_0 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_0 : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO
      0);
  SIGNAL BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_0 : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_nor_4_seb : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_and_10_seb : STD_LOGIC;
  SIGNAL output_fft_real_0_sva_dfm_1_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_0_sva_dfm_1_0 : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_nor_4_seb : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_and_10_seb : STD_LOGIC;
  SIGNAL output_fft_real_2_sva_dfm_1_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_2_sva_dfm_1_0 : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_nor_5_seb : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_and_14_seb : STD_LOGIC;
  SIGNAL output_fft_imag_0_sva_dfm_1_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_0_sva_dfm_1_0 : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_nor_7_seb : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_and_22_seb : STD_LOGIC;
  SIGNAL output_fft_imag_4_sva_dfm_1_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_4_sva_dfm_1_0 : STD_LOGIC;
  SIGNAL output_fft_real_0_sva_dfm_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_0_sva_dfm_2_0 : STD_LOGIC;
  SIGNAL output_fft_real_2_sva_dfm_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_real_2_sva_dfm_2_0 : STD_LOGIC;
  SIGNAL output_fft_imag_0_sva_dfm_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_0_sva_dfm_2_0 : STD_LOGIC;
  SIGNAL output_fft_imag_4_sva_dfm_2_22_1 : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL output_fft_imag_4_sva_dfm_2_0 : STD_LOGIC;
  SIGNAL reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse : STD_LOGIC;
  SIGNAL reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse : STD_LOGIC;
  SIGNAL while_else_if_3_and_itm : STD_LOGIC;
  SIGNAL while_else_if_3_and_1_itm : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_acc_35_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_25_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_35_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_25_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_30_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_20_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_30_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_20_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL while_else_aelse_2_acc_itm_29_1 : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_35_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_25_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_30_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_30_itm_26_2_1 : STD_LOGIC_VECTOR (24 DOWNTO 0);
  SIGNAL while_else_if_if_1_if_acc_itm_29_1 : STD_LOGIC;
  SIGNAL while_else_if_acc_itm_29_1 : STD_LOGIC;
  SIGNAL reg_out_imag_ftd : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL reg_out_imag_ftd_1 : STD_LOGIC;
  SIGNAL reg_out_real_ftd : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL reg_out_real_ftd_1 : STD_LOGIC;
  SIGNAL BUT_S2_3_FFT_but_1_and_18_seb : STD_LOGIC;

  SIGNAL mux_5_nl : STD_LOGIC;
  SIGNAL nor_12_nl : STD_LOGIC;
  SIGNAL or_13_nl : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_nor_7_nl : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_nor_5_nl : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_nor_24_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S2_4_FFT_but_1_nor_21_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_4_FFT_but_1_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_nor_15_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_4_FFT_but_1_and_10_nl : STD_LOGIC;
  SIGNAL BUT_S2_4_FFT_but_1_nor_18_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_3_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_nor_11_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_6_nl : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_1_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_nor_9_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_5_nl : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_FFT_but_2_nor_2_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_nor_10_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_nor_6_nl : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_2_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_nor_10_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_nor_6_nl : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S3_3_FFT_but_2_FFT_but_2_nor_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_nor_8_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_FFT_but_2_nor_4_nl : STD_LOGIC;
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_nor_8_nl : STD_LOGIC_VECTOR (21 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_FFT_but_2_nor_4_nl : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_nor_24_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_nor_21_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S2_2_FFT_but_1_nor_18_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_nor_15_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_2_FFT_but_1_and_10_nl : STD_LOGIC;
  SIGNAL mux_4_nl : STD_LOGIC;
  SIGNAL and_81_nl : STD_LOGIC;
  SIGNAL while_else_if_while_else_if_or_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_acc_35_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_25_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_35_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_25_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_and_5_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_15_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_30_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_20_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_acc_30_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_acc_20_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_and_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_12_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_and_5_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_nor_15_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_and_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_nor_12_nl : STD_LOGIC_VECTOR (23 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_9_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_5_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_and_14_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_9_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_nor_5_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_and_14_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_nor_11_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_7_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_and_22_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_11_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_nor_7_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_and_22_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_FFT_but_2_nor_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_8_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_4_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_and_10_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_8_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_nor_4_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_and_10_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_nor_10_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_nor_6_nl : STD_LOGIC;
  SIGNAL BUT_S3_2_FFT_but_2_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_nor_10_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S3_4_FFT_but_2_nor_6_nl : STD_LOGIC;
  SIGNAL BUT_S3_4_FFT_but_2_and_18_nl : STD_LOGIC;
  SIGNAL while_else_aelse_2_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_mul_2_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_mul_3_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_mul_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL BUT_S3_2_FFT_but_2_mul_1_nl : STD_LOGIC_VECTOR (32 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_25_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_35_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_25_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_35_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_20_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_30_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_3_FFT_but_2_acc_20_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL BUT_S3_1_FFT_but_2_acc_30_nl : STD_LOGIC_VECTOR (26 DOWNTO 0);
  SIGNAL FFT_but_2_FFT_but_1_or_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_nor_21_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_but_2_FFT_but_1_or_2_nl : STD_LOGIC;
  SIGNAL BUT_S2_3_FFT_but_1_nor_24_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_and_22_nl : STD_LOGIC;
  SIGNAL BUT_S2_3_FFT_but_1_nor_18_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_and_14_nl : STD_LOGIC;
  SIGNAL BUT_S2_3_FFT_but_1_nor_15_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_3_FFT_but_1_and_10_nl : STD_LOGIC;
  SIGNAL while_else_if_if_1_if_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL while_else_if_acc_nl : STD_LOGIC_VECTOR (29 DOWNTO 0);
  SIGNAL BUT_S2_1_FFT_but_1_nor_24_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_1_FFT_but_1_and_22_nl : STD_LOGIC;
  SIGNAL BUT_S2_1_FFT_but_1_nor_21_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_1_FFT_but_1_and_18_nl : STD_LOGIC;
  SIGNAL BUT_S2_1_FFT_but_1_nor_18_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_1_FFT_but_1_and_14_nl : STD_LOGIC;
  SIGNAL BUT_S2_1_FFT_but_1_nor_15_nl : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL BUT_S2_1_FFT_but_1_and_10_nl : STD_LOGIC;
  FUNCTION CONV_SL_1_1(input_val:BOOLEAN)
  RETURN STD_LOGIC IS
  BEGIN
    IF input_val THEN RETURN '1';ELSE RETURN '0';END IF;
  END;

  FUNCTION MUX1HOT_s_1_11_2(input_10 : STD_LOGIC;
  input_9 : STD_LOGIC;
  input_8 : STD_LOGIC;
  input_7 : STD_LOGIC;
  input_6 : STD_LOGIC;
  input_5 : STD_LOGIC;
  input_4 : STD_LOGIC;
  input_3 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(10 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
      tmp := sel(3);
      result := result or ( input_3 and tmp);
      tmp := sel(4);
      result := result or ( input_4 and tmp);
      tmp := sel(5);
      result := result or ( input_5 and tmp);
      tmp := sel(6);
      result := result or ( input_6 and tmp);
      tmp := sel(7);
      result := result or ( input_7 and tmp);
      tmp := sel(8);
      result := result or ( input_8 and tmp);
      tmp := sel(9);
      result := result or ( input_9 and tmp);
      tmp := sel(10);
      result := result or ( input_10 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_s_1_12_2(input_11 : STD_LOGIC;
  input_10 : STD_LOGIC;
  input_9 : STD_LOGIC;
  input_8 : STD_LOGIC;
  input_7 : STD_LOGIC;
  input_6 : STD_LOGIC;
  input_5 : STD_LOGIC;
  input_4 : STD_LOGIC;
  input_3 : STD_LOGIC;
  input_2 : STD_LOGIC;
  input_1 : STD_LOGIC;
  input_0 : STD_LOGIC;
  sel : STD_LOGIC_VECTOR(11 DOWNTO 0))
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;
    VARIABLE tmp : STD_LOGIC;

    BEGIN
      tmp := sel(0);
      result := input_0 and tmp;
      tmp := sel(1);
      result := result or ( input_1 and tmp);
      tmp := sel(2);
      result := result or ( input_2 and tmp);
      tmp := sel(3);
      result := result or ( input_3 and tmp);
      tmp := sel(4);
      result := result or ( input_4 and tmp);
      tmp := sel(5);
      result := result or ( input_5 and tmp);
      tmp := sel(6);
      result := result or ( input_6 and tmp);
      tmp := sel(7);
      result := result or ( input_7 and tmp);
      tmp := sel(8);
      result := result or ( input_8 and tmp);
      tmp := sel(9);
      result := result or ( input_9 and tmp);
      tmp := sel(10);
      result := result or ( input_10 and tmp);
      tmp := sel(11);
      result := result or ( input_11 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_22_11_2(input_10 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_9 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_8 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(10 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(21 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(21 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
      tmp := (OTHERS=>sel( 9));
      result := result or ( input_9 and tmp);
      tmp := (OTHERS=>sel( 10));
      result := result or ( input_10 and tmp);
    RETURN result;
  END;

  FUNCTION MUX1HOT_v_22_12_2(input_11 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_10 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_9 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_8 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_7 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_6 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_5 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_4 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_3 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_2 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_0 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  sel : STD_LOGIC_VECTOR(11 DOWNTO 0))
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(21 DOWNTO 0);
    VARIABLE tmp : STD_LOGIC_VECTOR(21 DOWNTO 0);

    BEGIN
      tmp := (OTHERS=>sel(0));
      result := input_0 and tmp;
      tmp := (OTHERS=>sel( 1));
      result := result or ( input_1 and tmp);
      tmp := (OTHERS=>sel( 2));
      result := result or ( input_2 and tmp);
      tmp := (OTHERS=>sel( 3));
      result := result or ( input_3 and tmp);
      tmp := (OTHERS=>sel( 4));
      result := result or ( input_4 and tmp);
      tmp := (OTHERS=>sel( 5));
      result := result or ( input_5 and tmp);
      tmp := (OTHERS=>sel( 6));
      result := result or ( input_6 and tmp);
      tmp := (OTHERS=>sel( 7));
      result := result or ( input_7 and tmp);
      tmp := (OTHERS=>sel( 8));
      result := result or ( input_8 and tmp);
      tmp := (OTHERS=>sel( 9));
      result := result or ( input_9 and tmp);
      tmp := (OTHERS=>sel( 10));
      result := result or ( input_10 and tmp);
      tmp := (OTHERS=>sel( 11));
      result := result or ( input_11 and tmp);
    RETURN result;
  END;

  FUNCTION MUX_s_1_2_2(input_0 : STD_LOGIC;
  input_1 : STD_LOGIC;
  sel : STD_LOGIC)
  RETURN STD_LOGIC IS
    VARIABLE result : STD_LOGIC;

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_22_2_2(input_0 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(21 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(21 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_23_2_2(input_0 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(22 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(22 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_24_2_2(input_0 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(23 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(23 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_28_2_2(input_0 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(27 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(27 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

  FUNCTION MUX_v_3_2_2(input_0 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  input_1 : STD_LOGIC_VECTOR(2 DOWNTO 0);
  sel : STD_LOGIC)
  RETURN STD_LOGIC_VECTOR IS
    VARIABLE result : STD_LOGIC_VECTOR(2 DOWNTO 0);

    BEGIN
      CASE sel IS
        WHEN '0' =>
          result := input_0;
        WHEN others =>
          result := input_1;
      END CASE;
    RETURN result;
  END;

BEGIN
  while_else_if_3_and_m1c <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("001"));
  while_else_if_3_and_m1c_1 <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("011"));
  while_else_if_3_and_m1c_2 <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("101"));
  while_else_if_3_and_m1c_3 <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("111"));
  while_else_if_3_nor_cse <= NOT(CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3/=STD_LOGIC_VECTOR'("000")));
  while_else_if_3_and_2_cse <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("010"));
  while_else_if_3_and_5_cse <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("100"));
  while_else_if_3_and_8_cse <= CONV_SL_1_1(while_else_if_3_slc_j_2_0_1_itm_3=STD_LOGIC_VECTOR'("110"));
  while_else_if_3_and_3_cse <= (NOT while_else_land_1_lpi_1_dfm_3) AND while_else_if_3_and_m1c_1;
  while_else_if_3_and_4_cse <= while_else_land_1_lpi_1_dfm_3 AND while_else_if_3_and_m1c_1;
  while_else_if_3_and_6_cse <= (NOT while_else_land_1_lpi_1_dfm_3) AND while_else_if_3_and_m1c_2;
  while_else_if_3_and_7_cse <= while_else_land_1_lpi_1_dfm_3 AND while_else_if_3_and_m1c_2;
  while_else_if_3_and_9_cse <= (NOT while_else_land_1_lpi_1_dfm_3) AND while_else_if_3_and_m1c_3;
  while_else_if_3_and_10_cse <= while_else_land_1_lpi_1_dfm_3 AND while_else_if_3_and_m1c_3;
  while_else_if_3_and_itm <= (NOT while_else_land_1_lpi_1_dfm_3) AND while_else_if_3_and_m1c;
  while_else_if_3_and_1_itm <= while_else_land_1_lpi_1_dfm_3 AND while_else_if_3_and_m1c;
  out_imag <= reg_out_imag_ftd & reg_out_imag_ftd_1;
  out_real <= reg_out_real_ftd & reg_out_real_ftd_1;
  BUT_S2_4_FFT_but_1_nor_21_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_4_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_4_sva_1));
  BUT_S2_4_FFT_but_1_and_18_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_4_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_4_FFT_but_1_nor_21_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_4_FFT_but_1_and_18_nl));
  BUT_S2_4_FFT_but_1_nor_15_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_2_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_2_sva_1));
  BUT_S2_4_FFT_but_1_and_10_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_2_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_4_FFT_but_1_FFT_but_1_nor_7_itm_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_4_FFT_but_1_nor_15_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_4_FFT_but_1_and_10_nl));
  BUT_S3_1_FFT_but_2_nor_7_seb <= NOT(CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_1_FFT_but_2_and_22_seb <= CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_1_FFT_but_2_nor_5_seb <= NOT(CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_1_FFT_but_2_and_14_seb <= CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_3_FFT_but_2_nor_4_seb <= NOT(CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_3_FFT_but_2_and_10_seb <= CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_1_FFT_but_2_nor_4_seb <= NOT(CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_1_FFT_but_2_and_10_seb <= CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_2_FFT_but_1_nor_21_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_13_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_19_sva_1));
  BUT_S2_2_FFT_but_1_and_18_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_13_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_2_FFT_but_1_FFT_but_1_nor_13_itm_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_2_FFT_but_1_nor_21_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_2_FFT_but_1_and_18_nl));
  BUT_S2_2_FFT_but_1_nor_15_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_7_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_13_sva_1));
  BUT_S2_2_FFT_but_1_and_10_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_7_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_2_FFT_but_1_FFT_but_1_nor_7_itm_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_2_FFT_but_1_nor_15_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_2_FFT_but_1_and_10_nl));
  and_81_nl <= data_valid_source AND while_else_if_acc_itm_29_1;
  mux_4_nl <= MUX_s_1_2_2(i_sva_3, (while_else_if_if_1_acc_tmp(3)), and_81_nl);
  or_12_cse <= (NOT((mux_4_nl AND while_else_if_1_nor_1_tmp) OR processing_sva))
      OR (reg_j_sva_3_cse AND while_else_nor_1_tmp) OR data_valid_sink_rd_sva OR
      (NOT while_else_aelse_2_acc_itm_29_1);
  BUT_S3_4_FFT_but_2_acc_35_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_2 & BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(27)))
      & (NOT FFT_but_2_temp_imag_24_1_sva_1) & (NOT FFT_but_2_temp_imag_0_sva_1)),
      26), 27) + SIGNED'( "000000000000000000000000001"), 27));
  BUT_S3_4_FFT_but_2_acc_35_itm_26_2_1 <= BUT_S3_4_FFT_but_2_acc_35_nl(26 DOWNTO
      2);
  BUT_S3_2_FFT_but_2_acc_25_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_2
      & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_ftd & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse
      & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse), 26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(27))
      & FFT_but_2_temp_imag_24_1_2_sva_1 & FFT_but_2_temp_imag_0_2_sva_1), 26), 27),
      27));
  BUT_S3_2_FFT_but_2_acc_25_itm_26_2_1 <= BUT_S3_2_FFT_but_2_acc_25_nl(26 DOWNTO
      2);
  BUT_S3_2_FFT_but_2_acc_35_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_2
      & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_ftd & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse
      & reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse), 26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(27))) & (NOT FFT_but_2_temp_imag_24_1_2_sva_1)
      & (NOT FFT_but_2_temp_imag_0_2_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  BUT_S3_2_FFT_but_2_acc_35_itm_26_2_1 <= BUT_S3_2_FFT_but_2_acc_35_nl(26 DOWNTO
      2);
  BUT_S3_4_FFT_but_2_acc_25_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_2 & BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(27))
      & FFT_but_2_temp_imag_24_1_sva_1 & FFT_but_2_temp_imag_0_sva_1), 26), 27),
      27));
  BUT_S3_4_FFT_but_2_acc_25_itm_26_2_1 <= BUT_S3_4_FFT_but_2_acc_25_nl(26 DOWNTO
      2);
  BUT_S3_4_FFT_but_2_and_5_nl <= (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1_33_6(0)) AND
      BUT_S3_4_FFT_but_2_or_4_itm_1;
  BUT_S3_4_FFT_but_2_acc_19_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_acc_10_psp_sva_1_33_6(27
      DOWNTO 1)), 27), 28) + CONV_SIGNED(CONV_UNSIGNED(BUT_S3_4_FFT_but_2_and_5_nl,
      1), 28), 28));
  BUT_S3_4_FFT_but_2_nor_15_nl <= NOT(MUX_v_24_2_2((BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_nor_ovfl_1_sva_1));
  FFT_but_2_temp_imag_24_1_sva_1 <= NOT(MUX_v_24_2_2(BUT_S3_4_FFT_but_2_nor_15_nl,
      STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_and_unfl_1_sva_1));
  FFT_but_2_temp_imag_0_sva_1 <= NOT((NOT((BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(0))
      OR FFT_but_2_nor_ovfl_1_sva_1)) OR FFT_but_2_and_unfl_1_sva_1);
  BUT_S3_4_FFT_but_2_acc_30_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_23 & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_22_1
      & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_0 & BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(27)))
      & (NOT FFT_but_2_temp_real_24_1_sva_1) & (NOT FFT_but_2_temp_real_0_sva_1)),
      26), 27) + SIGNED'( "000000000000000000000000001"), 27));
  BUT_S3_4_FFT_but_2_acc_30_itm_26_2_1 <= BUT_S3_4_FFT_but_2_acc_30_nl(26 DOWNTO
      2);
  BUT_S3_2_FFT_but_2_acc_20_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_23 & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_22_1
      & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_0 & BUT_S2_2_FFT_but_1_conc_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(27))
      & FFT_but_2_temp_real_24_1_2_sva_1 & FFT_but_2_temp_real_0_2_sva_1), 26), 27),
      27));
  BUT_S3_2_FFT_but_2_acc_20_itm_26_2_1 <= BUT_S3_2_FFT_but_2_acc_20_nl(26 DOWNTO
      2);
  BUT_S3_2_FFT_but_2_acc_30_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_23 & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_22_1
      & BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_0 & BUT_S2_2_FFT_but_1_conc_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(27)))
      & (NOT FFT_but_2_temp_real_24_1_2_sva_1) & (NOT FFT_but_2_temp_real_0_2_sva_1)),
      26), 27) + SIGNED'( "000000000000000000000000001"), 27));
  BUT_S3_2_FFT_but_2_acc_30_itm_26_2_1 <= BUT_S3_2_FFT_but_2_acc_30_nl(26 DOWNTO
      2);
  BUT_S3_4_FFT_but_2_acc_20_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_2
      & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_23 & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_22_1
      & BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_0 & BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_2),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(27))
      & FFT_but_2_temp_real_24_1_sva_1 & FFT_but_2_temp_real_0_sva_1), 26), 27),
      27));
  BUT_S3_4_FFT_but_2_acc_20_itm_26_2_1 <= BUT_S3_4_FFT_but_2_acc_20_nl(26 DOWNTO
      2);
  BUT_S3_4_FFT_but_2_and_nl <= (BUT_S3_4_FFT_but_2_acc_psp_sva_1_33_6(0)) AND BUT_S3_4_FFT_but_2_or_itm_1;
  BUT_S3_4_FFT_but_2_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_acc_psp_sva_1_33_6(27
      DOWNTO 1)), 27), 28) + CONV_SIGNED(CONV_UNSIGNED(BUT_S3_4_FFT_but_2_and_nl,
      1), 28), 28));
  BUT_S3_4_FFT_but_2_nor_12_nl <= NOT(MUX_v_24_2_2((BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_nor_ovfl_sva_1));
  FFT_but_2_temp_real_24_1_sva_1 <= NOT(MUX_v_24_2_2(BUT_S3_4_FFT_but_2_nor_12_nl,
      STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_and_unfl_sva_1));
  FFT_but_2_temp_real_0_sva_1 <= NOT((NOT((BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(0))
      OR FFT_but_2_nor_ovfl_sva_1)) OR FFT_but_2_and_unfl_sva_1);
  FFT_but_2_nor_ovfl_1_sva_1 <= NOT((BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(27)) OR
      (NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(26 DOWNTO 25)/=STD_LOGIC_VECTOR'("00")))));
  FFT_but_2_and_unfl_1_sva_1 <= (BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(27)) AND (NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_19_psp_sva_1(26
      DOWNTO 25)=STD_LOGIC_VECTOR'("11"))));
  FFT_but_2_nor_ovfl_sva_1 <= NOT((BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(27)) OR (NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(26
      DOWNTO 25)/=STD_LOGIC_VECTOR'("00")))));
  FFT_but_2_and_unfl_sva_1 <= (BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(27)) AND (NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_9_psp_sva_1(26
      DOWNTO 25)=STD_LOGIC_VECTOR'("11"))));
  BUT_S3_2_FFT_but_2_and_5_nl <= (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1_33_6(0)) AND
      BUT_S3_2_FFT_but_2_or_4_itm_1;
  BUT_S3_2_FFT_but_2_acc_19_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_acc_10_psp_sva_1_33_6(27
      DOWNTO 1)), 27), 28) + CONV_SIGNED(CONV_UNSIGNED(BUT_S3_2_FFT_but_2_and_5_nl,
      1), 28), 28));
  BUT_S3_2_FFT_but_2_nor_15_nl <= NOT(MUX_v_24_2_2((BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_nor_ovfl_10_sva_1));
  FFT_but_2_temp_imag_24_1_2_sva_1 <= NOT(MUX_v_24_2_2(BUT_S3_2_FFT_but_2_nor_15_nl,
      STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_and_unfl_10_sva_1));
  FFT_but_2_temp_imag_0_2_sva_1 <= NOT((NOT((BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(0))
      OR FFT_but_2_nor_ovfl_10_sva_1)) OR FFT_but_2_and_unfl_10_sva_1);
  BUT_S3_2_FFT_but_2_and_nl <= (BUT_S3_2_FFT_but_2_acc_psp_sva_1_33_6(0)) AND BUT_S3_2_FFT_but_2_or_itm_1;
  BUT_S3_2_FFT_but_2_acc_9_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_acc_psp_sva_1_33_6(27
      DOWNTO 1)), 27), 28) + CONV_SIGNED(CONV_UNSIGNED(BUT_S3_2_FFT_but_2_and_nl,
      1), 28), 28));
  BUT_S3_2_FFT_but_2_nor_12_nl <= NOT(MUX_v_24_2_2((BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_nor_ovfl_7_sva_1));
  FFT_but_2_temp_real_24_1_2_sva_1 <= NOT(MUX_v_24_2_2(BUT_S3_2_FFT_but_2_nor_12_nl,
      STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_and_unfl_7_sva_1));
  FFT_but_2_temp_real_0_2_sva_1 <= NOT((NOT((BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(0))
      OR FFT_but_2_nor_ovfl_7_sva_1)) OR FFT_but_2_and_unfl_7_sva_1);
  FFT_but_2_nor_ovfl_10_sva_1 <= NOT((BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(27)) OR
      (NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(26 DOWNTO 25)/=STD_LOGIC_VECTOR'("00")))));
  FFT_but_2_and_unfl_10_sva_1 <= (BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(27)) AND (NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_19_psp_sva_1(26
      DOWNTO 25)=STD_LOGIC_VECTOR'("11"))));
  FFT_but_2_nor_ovfl_7_sva_1 <= NOT((BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(27)) OR (NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(26
      DOWNTO 25)/=STD_LOGIC_VECTOR'("00")))));
  FFT_but_2_and_unfl_7_sva_1 <= (BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(27)) AND (NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_9_psp_sva_1(26
      DOWNTO 25)=STD_LOGIC_VECTOR'("11"))));
  BUT_S3_2_FFT_but_2_nor_5_nl <= NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_2_FFT_but_2_nor_9_nl <= NOT(MUX_v_23_2_2((BUT_S3_2_FFT_but_2_acc_25_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_2_FFT_but_2_nor_5_nl));
  BUT_S3_2_FFT_but_2_and_14_nl <= CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_150_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_2_FFT_but_2_nor_9_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_2_FFT_but_2_and_14_nl));
  BUT_S3_4_FFT_but_2_nor_5_nl <= NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_4_FFT_but_2_nor_9_nl <= NOT(MUX_v_23_2_2((BUT_S3_4_FFT_but_2_acc_25_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_4_FFT_but_2_nor_5_nl));
  BUT_S3_4_FFT_but_2_and_14_nl <= CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_147_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_4_FFT_but_2_nor_9_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_4_FFT_but_2_and_14_nl));
  BUT_S3_2_FFT_but_2_nor_7_nl <= NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_2_FFT_but_2_nor_11_nl <= NOT(MUX_v_23_2_2((BUT_S3_2_FFT_but_2_acc_35_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_2_FFT_but_2_nor_7_nl));
  BUT_S3_2_FFT_but_2_and_22_nl <= CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_144_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_2_FFT_but_2_nor_11_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_2_FFT_but_2_and_22_nl));
  BUT_S3_4_FFT_but_2_nor_7_nl <= NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_4_FFT_but_2_nor_11_nl <= NOT(MUX_v_23_2_2((BUT_S3_4_FFT_but_2_acc_35_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_4_FFT_but_2_nor_7_nl));
  BUT_S3_4_FFT_but_2_and_22_nl <= CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_141_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_4_FFT_but_2_nor_11_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_4_FFT_but_2_and_22_nl));
  BUT_S3_2_FFT_but_2_nor_4_nl <= NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_2_FFT_but_2_nor_8_nl <= NOT(MUX_v_23_2_2((BUT_S3_2_FFT_but_2_acc_20_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_2_FFT_but_2_nor_4_nl));
  BUT_S3_2_FFT_but_2_and_10_nl <= CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_2_FFT_but_2_FFT_but_2_nor_nl <= NOT(MUX_v_23_2_2(BUT_S3_2_FFT_but_2_nor_8_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_2_FFT_but_2_and_10_nl));
  output_fft_real_1_sva_dfm_mx0 <= MUX_v_23_2_2(reg_while_else_asn_19_itm_1_cse,
      BUT_S3_2_FFT_but_2_FFT_but_2_nor_nl, while_else_land_1_lpi_1_dfm_3);
  BUT_S3_4_FFT_but_2_nor_4_nl <= NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_4_FFT_but_2_nor_8_nl <= NOT(MUX_v_23_2_2((BUT_S3_4_FFT_but_2_acc_20_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_4_FFT_but_2_nor_4_nl));
  BUT_S3_4_FFT_but_2_and_10_nl <= CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_20_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_159_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_4_FFT_but_2_nor_8_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_4_FFT_but_2_and_10_nl));
  BUT_S3_2_FFT_but_2_nor_6_nl <= NOT(CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_2_FFT_but_2_nor_10_nl <= NOT(MUX_v_23_2_2((BUT_S3_2_FFT_but_2_acc_30_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_2_FFT_but_2_nor_6_nl));
  BUT_S3_2_FFT_but_2_and_18_nl <= CONV_SL_1_1(BUT_S3_2_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_156_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_2_FFT_but_2_nor_10_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_2_FFT_but_2_and_18_nl));
  BUT_S3_4_FFT_but_2_nor_6_nl <= NOT(CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_4_FFT_but_2_nor_10_nl <= NOT(MUX_v_23_2_2((BUT_S3_4_FFT_but_2_acc_30_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_4_FFT_but_2_nor_6_nl));
  BUT_S3_4_FFT_but_2_and_18_nl <= CONV_SL_1_1(BUT_S3_4_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  while_else_asn_153_mx0w0 <= NOT(MUX_v_23_2_2(BUT_S3_4_FFT_but_2_nor_10_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S3_4_FFT_but_2_and_18_nl));
  while_else_if_1_nor_1_tmp <= NOT(CONV_SL_1_1(i_sva_31_4_mx0/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(i_sva_2_0_mx0/=STD_LOGIC_VECTOR'("000")));
  while_else_land_1_lpi_1_dfm_1 <= NOT(processing_sva OR (NOT(i_sva_dfm_1_3_mx0 AND
      while_else_if_1_nor_1_tmp)));
  while_else_aelse_2_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(reg_j_sva_31_4_cse
      & j_sva_dfm_3_1), 29), 30) + UNSIGNED'( "111111111111111111111111111111"),
      30));
  while_else_aelse_2_acc_itm_29_1 <= while_else_aelse_2_acc_nl(29);
  j_sva_dfm_3_1 <= reg_j_sva_3_cse AND while_else_unequal_tmp_1;
  while_else_nor_1_tmp <= NOT(CONV_SL_1_1(reg_j_sva_31_4_cse/=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      OR CONV_SL_1_1(j_sva_2_0/=STD_LOGIC_VECTOR'("000")));
  while_else_unequal_tmp_1 <= NOT(reg_j_sva_3_cse AND while_else_nor_1_tmp);
  while_else_if_if_1_acc_tmp <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(i_sva_31_4 &
      i_sva_3 & i_sva_2_0) + SIGNED'( "00000000000000000000000000000001"), 32));
  i_sva_31_4_mx0 <= MUX_v_28_2_2((while_else_if_if_1_acc_tmp(31 DOWNTO 4)), i_sva_31_4,
      or_dcpl_51);
  i_sva_2_0_mx0 <= MUX_v_3_2_2((while_else_if_if_1_acc_tmp(2 DOWNTO 0)), i_sva_2_0,
      or_dcpl_51);
  i_sva_dfm_1_3_mx0 <= MUX_s_1_2_2((while_else_if_if_1_acc_tmp(3)), i_sva_3, or_dcpl_51);
  while_else_land_3_lpi_1_dfm_1 <= (NOT data_valid_sink_rd_sva) AND while_else_aelse_2_acc_itm_29_1
      AND processing_sva_dfm_2;
  processing_sva_dfm_2 <= (processing_sva OR while_else_land_1_lpi_1_dfm_1) AND while_else_unequal_tmp_1;
  BUT_S3_4_FFT_but_2_acc_10_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_mul_cse_sva_1),
      33), 34) + CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_mul_1_cse_sva_1),
      33), 34), 34));
  BUT_S3_4_FFT_but_2_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_mul_cse_sva_1),
      33), 34) - CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_4_FFT_but_2_mul_1_cse_sva_1),
      33), 34), 34));
  BUT_S3_2_FFT_but_2_mul_2_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1
      & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1
      & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 & BUT_S2_4_FFT_but_1_conc_ncse_0_sva_1)
      * SIGNED'( "10100101")), 33));
  BUT_S3_2_FFT_but_2_mul_3_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1
      & BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 & reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse
      & reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse) * SIGNED'( "01011011")),
      33));
  BUT_S3_2_FFT_but_2_acc_10_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_mul_2_nl),
      34) + CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_mul_3_nl), 34), 34));
  BUT_S3_2_FFT_but_2_mul_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1
      & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1
      & reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 & BUT_S2_4_FFT_but_1_conc_ncse_0_sva_1)
      * SIGNED'( "01011011")), 33));
  BUT_S3_2_FFT_but_2_mul_1_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1
      & BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 & reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse
      & reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse) * SIGNED'( "10100101")),
      33));
  BUT_S3_2_FFT_but_2_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_mul_nl),
      34) - CONV_SIGNED(SIGNED(BUT_S3_2_FFT_but_2_mul_1_nl), 34), 34));
  BUT_S3_4_FFT_but_2_mul_cse_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1
      & reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd & reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_22_1
      & reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_0 & BUT_S2_4_FFT_but_1_FFT_but_1_nor_14_itm_1)
      * SIGNED'( "10100101")), 33));
  BUT_S3_4_FFT_but_2_mul_1_cse_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED'( SIGNED(BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1
      & BUT_S2_4_FFT_but_1_FFT_but_1_nor_16_itm_1 & BUT_S2_4_FFT_but_1_FFT_but_1_nor_17_itm_1)
      * SIGNED'( "10100101")), 33));
  j_sva_3 <= STD_LOGIC_VECTOR(CONV_SIGNED(SIGNED(reg_j_sva_31_4_cse & j_sva_dfm_3_1
      & j_sva_2_0) + SIGNED'( "00000000000000000000000000000001"), 32));
  output_fft_imag_4_sva_mx0_22_1 <= MUX_v_22_2_2(reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1,
      output_fft_imag_4_sva_dfm_1_22_1, while_stage_0_3);
  output_fft_imag_4_sva_mx0_0 <= MUX_s_1_2_2(reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0,
      output_fft_imag_4_sva_dfm_1_0, while_stage_0_3);
  output_fft_imag_0_sva_mx0_22_1 <= MUX_v_22_2_2(reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_22_1,
      output_fft_imag_0_sva_dfm_1_22_1, while_stage_0_3);
  output_fft_imag_0_sva_mx0_0 <= MUX_s_1_2_2(reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_0,
      output_fft_imag_0_sva_dfm_1_0, while_stage_0_3);
  output_fft_real_6_sva_mx0 <= MUX_v_23_2_2(output_fft_real_6_sva, output_fft_real_6_sva_dfm_1,
      while_stage_0_3);
  output_fft_real_4_sva_mx0 <= MUX_v_23_2_2(output_fft_real_4_sva, output_fft_real_4_sva_dfm_1,
      while_stage_0_3);
  output_fft_real_2_sva_mx0_22_1 <= MUX_v_22_2_2(reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1,
      output_fft_real_2_sva_dfm_1_22_1, while_stage_0_3);
  output_fft_real_2_sva_mx0_0 <= MUX_s_1_2_2(reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0,
      output_fft_real_2_sva_dfm_1_0, while_stage_0_3);
  output_fft_real_0_sva_mx0_22_1 <= MUX_v_22_2_2(reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_22_1,
      output_fft_real_0_sva_dfm_1_22_1, while_stage_0_3);
  output_fft_real_0_sva_mx0_0 <= MUX_s_1_2_2(reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_0,
      output_fft_real_0_sva_dfm_1_0, while_stage_0_3);
  BUT_S3_1_FFT_but_2_acc_25_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_9_sva_1_26_2(24))
      & FFT_FFT8S_stage2_imag_conc_3_24_2 & FFT_but_1_nor_ovfl_15_sva_1 & FFT_but_1_nor_ovfl_15_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_11_sva_1_26_2(24))
      & BUT_S2_3_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 & FFT_but_1_nor_ovfl_17_sva_1
      & FFT_but_1_nor_ovfl_17_sva_1), 26), 27), 27));
  BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1 <= BUT_S3_1_FFT_but_2_acc_25_nl(26 DOWNTO
      2);
  BUT_S3_3_FFT_but_2_acc_35_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_15_sva_1_26_2(24))
      & FFT_but_1_conc_166_24_2 & FFT_but_1_nor_ovfl_21_sva_1 & FFT_but_1_nor_ovfl_21_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1(26)))
      & (NOT FFT_but_2_temp_imag_24_1_3_sva_1) & (NOT FFT_but_2_temp_imag_0_3_sva_1)),
      26), 27) + SIGNED'( "000000000000000000000000001"), 27));
  BUT_S3_3_FFT_but_2_acc_35_itm_26_2_1 <= BUT_S3_3_FFT_but_2_acc_35_nl(26 DOWNTO
      2);
  BUT_S3_3_FFT_but_2_acc_25_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_15_sva_1_26_2(24))
      & FFT_but_1_conc_166_24_2 & FFT_but_1_nor_ovfl_21_sva_1 & FFT_but_1_nor_ovfl_21_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1(26))
      & FFT_but_2_temp_imag_24_1_3_sva_1 & FFT_but_2_temp_imag_0_3_sva_1), 26), 27),
      27));
  BUT_S3_3_FFT_but_2_acc_25_itm_26_2_1 <= BUT_S3_3_FFT_but_2_acc_25_nl(26 DOWNTO
      2);
  BUT_S3_1_FFT_but_2_acc_35_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_9_sva_1_26_2(24))
      & FFT_FFT8S_stage2_imag_conc_3_24_2 & FFT_but_1_nor_ovfl_15_sva_1 & FFT_but_1_nor_ovfl_15_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (FFT_but_1_acc_sat_11_sva_1_26_2(24)))
      & (NOT BUT_S2_3_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1) & (NOT FFT_but_1_nor_ovfl_17_sva_1)
      & (NOT FFT_but_1_nor_ovfl_17_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1 <= BUT_S3_1_FFT_but_2_acc_35_nl(26 DOWNTO
      2);
  FFT_but_1_acc_sat_16_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_15_26_2_24_3_itm_1
      & BUT_S1_1_FFT_but_conc_8_ncse_24_2_sva_1 & STD_LOGIC_VECTOR'( "00")), 26),
      27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (FFT_but_1_acc_25_psp_2_sva_1_26_2(24)))
      & (NOT FFT_but_1_temp_imag_24_1_2_sva_1_23_1) & (NOT FFT_but_1_nor_ovfl_10_sva_1)
      & (NOT FFT_but_1_nor_ovfl_10_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  BUT_S3_1_FFT_but_2_acc_20_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_6_sva_1_26_2(24))
      & FFT_FFT8S_stage2_real_conc_3_24_2 & FFT_but_1_nor_ovfl_12_sva_1 & FFT_but_1_nor_ovfl_12_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_8_sva_1_26_2(24))
      & BUT_S2_3_FFT_but_1_conc_ncse_24_1_sva_1_23_1 & FFT_but_1_nor_ovfl_14_sva_1
      & FFT_but_1_nor_ovfl_14_sva_1), 26), 27), 27));
  BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1 <= BUT_S3_1_FFT_but_2_acc_20_nl(26 DOWNTO
      2);
  BUT_S3_3_FFT_but_2_acc_30_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_12_sva_1_26_2(24))
      & FFT_but_1_conc_168_24_2 & FFT_but_1_nor_ovfl_18_sva_1 & FFT_but_1_nor_ovfl_18_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (FFT_but_1_acc_sat_17_sva_1_26_2(24)))
      & (NOT BUT_S2_3_FFT_but_1_conc_8_ncse_24_1_sva_1_23_1) & (NOT FFT_but_1_nor_ovfl_23_sva_1)
      & (NOT FFT_but_1_nor_ovfl_23_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  BUT_S3_3_FFT_but_2_acc_30_itm_26_2_1 <= BUT_S3_3_FFT_but_2_acc_30_nl(26 DOWNTO
      2);
  BUT_S3_3_FFT_but_2_acc_20_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_12_sva_1_26_2(24))
      & FFT_but_1_conc_168_24_2 & FFT_but_1_nor_ovfl_18_sva_1 & FFT_but_1_nor_ovfl_18_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_17_sva_1_26_2(24))
      & BUT_S2_3_FFT_but_1_conc_8_ncse_24_1_sva_1_23_1 & FFT_but_1_nor_ovfl_23_sva_1
      & FFT_but_1_nor_ovfl_23_sva_1), 26), 27), 27));
  BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1 <= BUT_S3_3_FFT_but_2_acc_20_nl(26 DOWNTO
      2);
  BUT_S3_1_FFT_but_2_acc_30_nl <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_sat_6_sva_1_26_2(24))
      & FFT_FFT8S_stage2_real_conc_3_24_2 & FFT_but_1_nor_ovfl_12_sva_1 & FFT_but_1_nor_ovfl_12_sva_1),
      26), 27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (FFT_but_1_acc_sat_8_sva_1_26_2(24)))
      & (NOT BUT_S2_3_FFT_but_1_conc_ncse_24_1_sva_1_23_1) & (NOT FFT_but_1_nor_ovfl_14_sva_1)
      & (NOT FFT_but_1_nor_ovfl_14_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  BUT_S3_1_FFT_but_2_acc_30_itm_26_2_1 <= BUT_S3_1_FFT_but_2_acc_30_nl(26 DOWNTO
      2);
  FFT_but_1_acc_sat_13_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_12_26_2_24_3_itm_1
      & BUT_S1_1_FFT_but_conc_7_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_16_26_2_24_3_itm_1) & (NOT BUT_S1_2_FFT_but_conc_8_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_acc_sat_5_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_17_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_8_ncse_24_2_sva_1 & STD_LOGIC_VECTOR'( "00")), 26),
      27) + CONV_SIGNED(CONV_SIGNED(SIGNED((NOT (FFT_but_1_acc_25_psp_sva_1_26_2(24)))
      & (NOT FFT_but_1_temp_imag_24_1_sva_1_23_1) & (NOT FFT_but_1_nor_ovfl_1_sva_1)
      & (NOT FFT_but_1_nor_ovfl_1_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  FFT_but_1_nor_ovfl_5_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_5_sva_1(26 DOWNTO
      25)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_and_unfl_5_sva_1 <= CONV_SL_1_1(FFT_but_1_acc_sat_5_sva_1(26 DOWNTO 25)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_acc_sat_4_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_14_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_7_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_5_26_2_24_3_itm_1) & (NOT BUT_S1_4_FFT_but_conc_8_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_nor_ovfl_4_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_4_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_acc_sat_15_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_9_26_2_24_2_itm_1
      & FFT_FFT8S_stage1_imag_0_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_10_26_2_24_3_itm_1) & (NOT BUT_S1_2_FFT_but_conc_6_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  BUT_S2_3_FFT_but_1_and_18_seb <= CONV_SL_1_1(FFT_but_1_acc_sat_14_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_3_FFT_but_1_nor_21_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_14_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_20_sva_1));
  FFT_but_2_FFT_but_1_or_nl <= MUX_v_23_2_2(BUT_S2_3_FFT_but_1_nor_21_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S2_3_FFT_but_1_and_18_seb);
  FFT_but_2_FFT_but_1_or_2_nl <= (NOT FFT_but_1_nor_ovfl_20_sva_1) OR BUT_S2_3_FFT_but_1_and_18_seb;
  BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED((NOT
      (FFT_but_1_acc_sat_14_sva_1_26_2(24))) & FFT_but_2_FFT_but_1_or_nl & FFT_but_2_FFT_but_1_or_2_nl
      & (NOT FFT_but_1_nor_ovfl_20_sva_1)), 26), 27) + SIGNED'( "000000000000000000000000001"),
      27));
  FFT_but_2_temp_imag_24_1_3_sva_1 <= MUX_v_24_2_2((BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_2_nor_ovfl_11_sva_1);
  FFT_but_2_temp_imag_0_3_sva_1 <= (BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1(0))
      OR FFT_but_2_nor_ovfl_11_sva_1;
  FFT_but_1_acc_sat_12_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_6_26_2_24_2_itm_1
      & FFT_FFT8S_stage1_real_0_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_7_26_2_24_3_itm_1) & (NOT BUT_S1_2_FFT_but_conc_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_acc_sat_17_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_11_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_6_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_3_26_2_24_3_itm_1) & (NOT BUT_S1_4_FFT_but_conc_6_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  BUT_S2_3_FFT_but_1_nor_24_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_17_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_23_sva_1));
  BUT_S2_3_FFT_but_1_and_22_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_17_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_3_FFT_but_1_conc_8_ncse_24_1_sva_1_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_3_FFT_but_1_nor_24_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_3_FFT_but_1_and_22_nl));
  FFT_but_2_nor_ovfl_11_sva_1 <= NOT(CONV_SL_1_1(BUT_S3_3_FFT_but_2_FFT_but_2_FFT_but_2_acc_psp_sva_1(26
      DOWNTO 25)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_acc_sat_14_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_8_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_2_26_2_24_3_itm_1) & (NOT BUT_S1_4_FFT_but_conc_ncse_24_2_sva_1)),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_nor_ovfl_20_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_14_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_acc_sat_10_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_15_26_2_24_3_itm_1
      & BUT_S1_1_FFT_but_conc_8_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_25_psp_2_sva_1_26_2(24))
      & FFT_but_1_temp_imag_24_1_2_sva_1_23_1), 24), 25), 25));
  FFT_but_1_acc_sat_7_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_12_26_2_24_3_itm_1
      & BUT_S1_1_FFT_but_conc_7_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_16_26_2_24_3_itm_1
      & BUT_S1_2_FFT_but_conc_8_ncse_24_2_sva_1), 24), 25), 25));
  FFT_but_1_acc_sat_3_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_17_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_8_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED((FFT_but_1_acc_25_psp_sva_1_26_2(24))
      & FFT_but_1_temp_imag_24_1_sva_1_23_1), 24), 25), 25));
  FFT_but_1_acc_sat_2_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_14_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_7_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_5_26_2_24_3_itm_1
      & BUT_S1_4_FFT_but_conc_8_ncse_24_2_sva_1), 24), 25), 25));
  FFT_but_1_acc_sat_9_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_9_26_2_24_2_itm_1
      & FFT_FFT8S_stage1_imag_0_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_10_26_2_24_3_itm_1
      & BUT_S1_2_FFT_but_conc_6_ncse_24_2_sva_1), 24), 25), 25));
  FFT_but_1_acc_sat_11_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_11_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_6_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_3_26_2_24_3_itm_1
      & BUT_S1_4_FFT_but_conc_6_ncse_24_2_sva_1), 24), 25), 25));
  BUT_S2_3_FFT_but_1_nor_18_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_11_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_17_sva_1));
  BUT_S2_3_FFT_but_1_and_14_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_11_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_3_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_3_FFT_but_1_nor_18_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_3_FFT_but_1_and_14_nl));
  FFT_but_1_acc_sat_6_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_6_26_2_24_2_itm_1
      & FFT_FFT8S_stage1_real_0_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_7_26_2_24_3_itm_1
      & BUT_S1_2_FFT_but_conc_ncse_24_2_sva_1), 24), 25), 25));
  FFT_but_1_acc_sat_8_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_8_26_2_24_3_itm_1
      & BUT_S1_3_FFT_but_conc_ncse_24_2_sva_1), 24), 25) + CONV_UNSIGNED(CONV_SIGNED(SIGNED(FFT_but_slc_FFT_but_acc_sat_2_26_2_24_3_itm_1
      & BUT_S1_4_FFT_but_conc_ncse_24_2_sva_1), 24), 25), 25));
  BUT_S2_3_FFT_but_1_nor_15_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_8_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_14_sva_1));
  BUT_S2_3_FFT_but_1_and_10_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_8_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  BUT_S2_3_FFT_but_1_conc_ncse_24_1_sva_1_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_3_FFT_but_1_nor_15_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_3_FFT_but_1_and_10_nl));
  FFT_but_1_acc_25_psp_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_4_26_2_24_2_itm_1) & FFT_but_1_FFT_but_or_2_itm_1_23_1),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_temp_imag_24_1_sva_1_23_1 <= MUX_v_23_2_2((FFT_but_1_acc_25_psp_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_1_sva_1);
  FFT_but_1_nor_ovfl_3_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_3_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_and_unfl_3_sva_1 <= CONV_SL_1_1(FFT_but_1_acc_sat_3_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_nor_ovfl_2_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_2_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_1_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_25_psp_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_23_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_17_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_17_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_11_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_14_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_8_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_22_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_16_sva_1(26 DOWNTO
      25)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_and_unfl_22_sva_1 <= CONV_SL_1_1(FFT_but_1_acc_sat_16_sva_1(26 DOWNTO
      25)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_acc_25_psp_2_sva_1_26_2 <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED((NOT
      FFT_but_slc_FFT_but_acc_sat_13_26_2_24_2_itm_1) & FFT_but_1_FFT_but_or_itm_1_23_1),
      24), 25) + UNSIGNED'( "0000000000000000000000001"), 25));
  FFT_but_1_temp_imag_24_1_2_sva_1_23_1 <= MUX_v_23_2_2((FFT_but_1_acc_25_psp_2_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_10_sva_1);
  FFT_but_1_nor_ovfl_19_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_13_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_16_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_10_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_and_unfl_16_sva_1 <= CONV_SL_1_1(FFT_but_1_acc_sat_10_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_nor_ovfl_13_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_7_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_10_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_25_psp_2_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_21_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_15_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_18_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_12_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_15_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_9_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  FFT_but_1_nor_ovfl_12_sva_1 <= NOT(CONV_SL_1_1(FFT_but_1_acc_sat_6_sva_1_26_2(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  while_else_if_if_1_if_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(while_else_if_if_1_acc_tmp(31
      DOWNTO 3)), 29), 30) + UNSIGNED'( "111111111111111111111111111111"), 30));
  while_else_if_if_1_if_acc_itm_29_1 <= while_else_if_if_1_if_acc_nl(29);
  while_else_if_land_lpi_1_dfm_1 <= NOT(data_req_source_wr_lpi_1 OR data_valid_source);
  while_else_if_acc_nl <= STD_LOGIC_VECTOR(CONV_UNSIGNED(CONV_UNSIGNED(CONV_SIGNED(SIGNED(i_sva_31_4
      & i_sva_3), 29), 30) + UNSIGNED'( "111111111111111111111111111111"), 30));
  while_else_if_acc_itm_29_1 <= while_else_if_acc_nl(29);
  FFT_but_acc_sat_17_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_1_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_5_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_5_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_3_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_7_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_14_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_1_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_5_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_4_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_3_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_7_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_3_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_3_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_7_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_11_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_1_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_5_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_2_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_3_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_7_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_8_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_1_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_5_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_15_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_0_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_4_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_16_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_2_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_6_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_12_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_0_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_4_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_13_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_2_25_2_sva_dfm_1_mx0_22_0),
      23), 24) - CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_6_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_10_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_2_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_6_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_9_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_0_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_imag_4_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_7_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_2_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_6_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  FFT_but_acc_sat_6_26_2_sva_1_23_0 <= STD_LOGIC_VECTOR(CONV_SIGNED(CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_0_25_2_sva_dfm_1_mx0_22_0),
      23), 24) + CONV_SIGNED(CONV_SIGNED(SIGNED(input_fft_real_4_25_2_sva_dfm_1_mx0_22_0),
      23), 24), 24));
  input_fft_imag_3_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_3_25_2_reg,
      or_dcpl_56);
  input_fft_imag_7_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_7_25_2_reg,
      or_dcpl_58);
  input_fft_real_3_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_3_25_2_reg,
      or_dcpl_56);
  input_fft_real_7_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_7_25_2_reg,
      or_dcpl_58);
  input_fft_imag_1_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_1_25_2_reg,
      or_dcpl_60);
  input_fft_imag_5_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_5_25_2_reg,
      or_dcpl_61);
  input_fft_real_1_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_1_25_2_reg,
      or_dcpl_60);
  input_fft_real_5_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_5_25_2_reg,
      or_dcpl_61);
  input_fft_imag_2_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_2_25_2_reg,
      or_dcpl_63);
  input_fft_imag_6_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_6_25_2_reg,
      or_dcpl_64);
  input_fft_real_2_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_2_25_2_reg,
      or_dcpl_63);
  input_fft_real_6_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_6_25_2_reg,
      or_dcpl_64);
  input_fft_imag_0_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_0_25_2_reg,
      or_dcpl_66);
  input_fft_imag_4_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_imag, reg_input_fft_imag_4_25_2_reg,
      or_dcpl_67);
  input_fft_real_0_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_0_25_2_reg,
      or_dcpl_66);
  input_fft_real_4_25_2_sva_dfm_1_mx0_22_0 <= MUX_v_23_2_2(in_real, reg_input_fft_real_4_25_2_reg,
      or_dcpl_67);
  BUT_S2_1_FFT_but_1_nor_24_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_15_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_21_sva_1));
  BUT_S2_1_FFT_but_1_and_22_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_15_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_conc_166_24_2 <= NOT(MUX_v_23_2_2(BUT_S2_1_FFT_but_1_nor_24_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S2_1_FFT_but_1_and_22_nl));
  BUT_S2_1_FFT_but_1_nor_21_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_12_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_18_sva_1));
  BUT_S2_1_FFT_but_1_and_18_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_12_sva_1_26_2(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  FFT_but_1_conc_168_24_2 <= NOT(MUX_v_23_2_2(BUT_S2_1_FFT_but_1_nor_21_nl, STD_LOGIC_VECTOR'("11111111111111111111111"),
      BUT_S2_1_FFT_but_1_and_18_nl));
  BUT_S2_1_FFT_but_1_nor_18_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_9_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_15_sva_1));
  BUT_S2_1_FFT_but_1_and_14_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_9_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  FFT_FFT8S_stage2_imag_conc_3_24_2 <= NOT(MUX_v_23_2_2(BUT_S2_1_FFT_but_1_nor_18_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_1_FFT_but_1_and_14_nl));
  BUT_S2_1_FFT_but_1_nor_15_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_6_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_12_sva_1));
  BUT_S2_1_FFT_but_1_and_10_nl <= CONV_SL_1_1(FFT_but_1_acc_sat_6_sva_1_26_2(24 DOWNTO
      23)=STD_LOGIC_VECTOR'("10"));
  FFT_FFT8S_stage2_real_conc_3_24_2 <= NOT(MUX_v_23_2_2(BUT_S2_1_FFT_but_1_nor_15_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S2_1_FFT_but_1_and_10_nl));
  and_dcpl_32 <= while_stage_0_4 AND while_else_land_lpi_1_dfm_st_3;
  or_dcpl_44 <= NOT(while_stage_0_4 AND while_else_land_3_lpi_1_dfm_st_3);
  or_dcpl_45 <= NOT(while_stage_0_4 AND while_else_land_1_lpi_1_dfm_3);
  or_dcpl_50 <= processing_sva OR (NOT while_else_if_acc_itm_29_1);
  or_dcpl_51 <= or_dcpl_50 OR (NOT data_valid_source);
  or_dcpl_52 <= NOT(while_stage_0_3 AND while_else_land_1_lpi_1_dfm_2);
  or_dcpl_53 <= NOT(CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)=STD_LOGIC_VECTOR'("11")));
  or_dcpl_54 <= NOT(while_else_if_acc_itm_29_1 AND data_valid_source);
  or_dcpl_55 <= or_dcpl_54 OR (i_sva_2_0(2));
  or_dcpl_56 <= or_dcpl_55 OR or_dcpl_53;
  or_dcpl_57 <= or_dcpl_54 OR (NOT (i_sva_2_0(2)));
  or_dcpl_58 <= or_dcpl_57 OR or_dcpl_53;
  or_dcpl_59 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("01"));
  or_dcpl_60 <= or_dcpl_55 OR or_dcpl_59;
  or_dcpl_61 <= or_dcpl_57 OR or_dcpl_59;
  or_dcpl_62 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("10"));
  or_dcpl_63 <= or_dcpl_55 OR or_dcpl_62;
  or_dcpl_64 <= or_dcpl_57 OR or_dcpl_62;
  or_dcpl_65 <= CONV_SL_1_1(i_sva_2_0(1 DOWNTO 0)/=STD_LOGIC_VECTOR'("00"));
  or_dcpl_66 <= or_dcpl_55 OR or_dcpl_65;
  or_dcpl_67 <= or_dcpl_57 OR or_dcpl_65;
  or_dcpl_68 <= NOT((i_sva_2_0(2)) AND (i_sva_2_0(0)));
  or_dcpl_70 <= or_dcpl_51 OR or_dcpl_68 OR (NOT (i_sva_2_0(1)));
  or_dcpl_71 <= (NOT (i_sva_2_0(2))) OR (i_sva_2_0(0));
  or_dcpl_73 <= or_dcpl_51 OR or_dcpl_71 OR (NOT (i_sva_2_0(1)));
  or_dcpl_75 <= or_dcpl_51 OR or_dcpl_68 OR (i_sva_2_0(1));
  or_dcpl_77 <= or_dcpl_51 OR or_dcpl_71 OR (i_sva_2_0(1));
  or_dcpl_78 <= (i_sva_2_0(2)) OR (NOT (i_sva_2_0(0)));
  or_dcpl_80 <= or_dcpl_51 OR or_dcpl_78 OR (NOT (i_sva_2_0(1)));
  or_dcpl_81 <= (i_sva_2_0(2)) OR (i_sva_2_0(0));
  or_dcpl_83 <= or_dcpl_51 OR or_dcpl_81 OR (NOT (i_sva_2_0(1)));
  or_dcpl_85 <= or_dcpl_51 OR or_dcpl_78 OR (i_sva_2_0(1));
  or_dcpl_87 <= or_dcpl_51 OR or_dcpl_81 OR (i_sva_2_0(1));
  data_req_source_mx0c1 <= and_dcpl_32 AND data_valid_source_svs_1_st_3 AND (NOT
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_3);
  data_valid_sink_mx0c1 <= ((CONV_SL_1_1(while_else_asn_66_itm_3_31_4=STD_LOGIC_VECTOR'("0000000000000000000000000000"))
      AND while_else_asn_66_itm_3_3 AND CONV_SL_1_1(while_else_asn_66_itm_3_2_0=STD_LOGIC_VECTOR'("000")))
      OR processing_sva_dfm_1_st_1_3) AND while_stage_0_4 AND (NOT while_else_land_3_lpi_1_dfm_st_3);
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      data_req_source <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((mux_5_nl AND and_dcpl_32) OR data_req_source_mx0c1) = '1' ) THEN
        data_req_source <= NOT data_req_source_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      data_valid_sink <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( ((while_stage_0_4 AND while_else_land_3_lpi_1_dfm_st_3) OR data_valid_sink_mx0c1)
          = '1' ) THEN
        data_valid_sink <= NOT data_valid_sink_mx0c1;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_out_imag_ftd <= STD_LOGIC_VECTOR'( "0000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_44 = '0' ) THEN
        reg_out_imag_ftd <= MUX1HOT_v_22_12_2(output_fft_imag_0_sva_dfm_2_22_1, (output_fft_imag_1_sva(22
            DOWNTO 1)), (while_else_asn_150_mx0w0(22 DOWNTO 1)), (output_fft_imag_2_sva(22
            DOWNTO 1)), (output_fft_imag_3_sva(22 DOWNTO 1)), (while_else_asn_147_mx0w0(22
            DOWNTO 1)), output_fft_imag_4_sva_dfm_2_22_1, (output_fft_imag_5_sva(22
            DOWNTO 1)), (while_else_asn_144_mx0w0(22 DOWNTO 1)), (output_fft_imag_6_sva(22
            DOWNTO 1)), (output_fft_imag_7_sva(22 DOWNTO 1)), (while_else_asn_141_mx0w0(22
            DOWNTO 1)), STD_LOGIC_VECTOR'( while_else_if_3_nor_cse & while_else_if_3_and_itm
            & while_else_if_3_and_1_itm & while_else_if_3_and_2_cse & while_else_if_3_and_3_cse
            & while_else_if_3_and_4_cse & while_else_if_3_and_5_cse & while_else_if_3_and_6_cse
            & while_else_if_3_and_7_cse & while_else_if_3_and_8_cse & while_else_if_3_and_9_cse
            & while_else_if_3_and_10_cse));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_out_imag_ftd_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_44 = '0' ) THEN
        reg_out_imag_ftd_1 <= MUX1HOT_s_1_12_2(output_fft_imag_0_sva_dfm_2_0, (output_fft_imag_1_sva(0)),
            (while_else_asn_150_mx0w0(0)), (output_fft_imag_2_sva(0)), (output_fft_imag_3_sva(0)),
            (while_else_asn_147_mx0w0(0)), output_fft_imag_4_sva_dfm_2_0, (output_fft_imag_5_sva(0)),
            (while_else_asn_144_mx0w0(0)), (output_fft_imag_6_sva(0)), (output_fft_imag_7_sva(0)),
            (while_else_asn_141_mx0w0(0)), STD_LOGIC_VECTOR'( while_else_if_3_nor_cse
            & while_else_if_3_and_itm & while_else_if_3_and_1_itm & while_else_if_3_and_2_cse
            & while_else_if_3_and_3_cse & while_else_if_3_and_4_cse & while_else_if_3_and_5_cse
            & while_else_if_3_and_6_cse & while_else_if_3_and_7_cse & while_else_if_3_and_8_cse
            & while_else_if_3_and_9_cse & while_else_if_3_and_10_cse));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_out_real_ftd <= STD_LOGIC_VECTOR'( "0000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_44 = '0' ) THEN
        reg_out_real_ftd <= MUX1HOT_v_22_11_2(output_fft_real_0_sva_dfm_2_22_1, (output_fft_real_1_sva_dfm_mx0(22
            DOWNTO 1)), output_fft_real_2_sva_dfm_2_22_1, (output_fft_real_3_sva(22
            DOWNTO 1)), (while_else_asn_159_mx0w0(22 DOWNTO 1)), (output_fft_real_4_sva_dfm_2(22
            DOWNTO 1)), (output_fft_real_5_sva(22 DOWNTO 1)), (while_else_asn_156_mx0w0(22
            DOWNTO 1)), (output_fft_real_6_sva_dfm_2(22 DOWNTO 1)), (output_fft_real_7_sva(22
            DOWNTO 1)), (while_else_asn_153_mx0w0(22 DOWNTO 1)), STD_LOGIC_VECTOR'(
            while_else_if_3_nor_cse & while_else_if_3_and_m1c & while_else_if_3_and_2_cse
            & while_else_if_3_and_3_cse & while_else_if_3_and_4_cse & while_else_if_3_and_5_cse
            & while_else_if_3_and_6_cse & while_else_if_3_and_7_cse & while_else_if_3_and_8_cse
            & while_else_if_3_and_9_cse & while_else_if_3_and_10_cse));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_out_real_ftd_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_44 = '0' ) THEN
        reg_out_real_ftd_1 <= MUX1HOT_s_1_11_2(output_fft_real_0_sva_dfm_2_0, (output_fft_real_1_sva_dfm_mx0(0)),
            output_fft_real_2_sva_dfm_2_0, (output_fft_real_3_sva(0)), (while_else_asn_159_mx0w0(0)),
            (output_fft_real_4_sva_dfm_2(0)), (output_fft_real_5_sva(0)), (while_else_asn_156_mx0w0(0)),
            (output_fft_real_6_sva_dfm_2(0)), (output_fft_real_7_sva(0)), (while_else_asn_153_mx0w0(0)),
            STD_LOGIC_VECTOR'( while_else_if_3_nor_cse & while_else_if_3_and_m1c
            & while_else_if_3_and_2_cse & while_else_if_3_and_3_cse & while_else_if_3_and_4_cse
            & while_else_if_3_and_5_cse & while_else_if_3_and_6_cse & while_else_if_3_and_7_cse
            & while_else_if_3_and_8_cse & while_else_if_3_and_9_cse & while_else_if_3_and_10_cse));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_3 <= '0';
      data_valid_source_svs_1_st_3 <= '0';
      while_else_if_land_lpi_1_dfm_st_3 <= '0';
      processing_sva_dfm_1_st_1_3 <= '0';
      while_else_land_3_lpi_1_dfm_st_3 <= '0';
      while_else_asn_66_itm_3_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      while_else_asn_66_itm_3_3 <= '0';
      while_else_asn_66_itm_3_2_0 <= STD_LOGIC_VECTOR'( "000");
      while_else_land_1_lpi_1_dfm_3 <= '0';
      while_else_land_lpi_1_dfm_st_3 <= '0';
      reg_j_sva_3_cse <= '0';
      i_sva_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      i_sva_3 <= '0';
      i_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
      data_valid_sink_rd_sva <= '0';
      processing_sva <= '0';
      while_stage_0_2 <= '0';
      while_stage_0_3 <= '0';
      while_stage_0_4 <= '0';
      BUT_S3_3_FFT_but_2_and_22_itm_1 <= '0';
      BUT_S3_3_FFT_but_2_and_14_itm_1 <= '0';
      while_else_land_1_lpi_1_dfm_2 <= '0';
      processing_sva_dfm_1_st_1_2 <= '0';
      while_else_land_3_lpi_1_dfm_st_2 <= '0';
      while_else_asn_66_itm_2_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      while_else_asn_66_itm_2_2_0 <= STD_LOGIC_VECTOR'( "000");
      while_else_asn_66_itm_2_3 <= '0';
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_2 <= '0';
      data_valid_source_svs_1_st_2 <= '0';
      while_else_if_land_lpi_1_dfm_st_2 <= '0';
      while_else_land_lpi_1_dfm_st_2 <= '0';
      while_else_land_1_lpi_1_dfm_1_1 <= '0';
      while_else_land_3_lpi_1_dfm_st_1 <= '0';
      while_else_asn_66_itm_1_31_4 <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
      while_else_asn_66_itm_1_2_0 <= STD_LOGIC_VECTOR'( "000");
      while_else_asn_66_itm_1_3 <= '0';
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_1 <= '0';
      data_valid_source_svs_1_st_1 <= '0';
      while_else_if_land_lpi_1_dfm_st_1 <= '0';
      while_else_land_lpi_1_dfm_st_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_3 <= while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_2;
      data_valid_source_svs_1_st_3 <= data_valid_source_svs_1_st_2;
      while_else_if_land_lpi_1_dfm_st_3 <= while_else_if_land_lpi_1_dfm_st_2;
      processing_sva_dfm_1_st_1_3 <= processing_sva_dfm_1_st_1_2;
      while_else_land_3_lpi_1_dfm_st_3 <= while_else_land_3_lpi_1_dfm_st_2;
      while_else_asn_66_itm_3_31_4 <= while_else_asn_66_itm_2_31_4;
      while_else_asn_66_itm_3_3 <= while_else_asn_66_itm_2_3;
      while_else_asn_66_itm_3_2_0 <= while_else_asn_66_itm_2_2_0;
      while_else_land_1_lpi_1_dfm_3 <= while_else_land_1_lpi_1_dfm_2;
      while_else_land_lpi_1_dfm_st_3 <= while_else_land_lpi_1_dfm_st_2;
      reg_j_sva_3_cse <= MUX_s_1_2_2((j_sva_3(3)), j_sva_dfm_3_1, or_12_cse);
      i_sva_31_4 <= i_sva_31_4_mx0;
      i_sva_3 <= i_sva_dfm_1_3_mx0 AND (NOT while_else_land_1_lpi_1_dfm_1);
      i_sva_2_0 <= i_sva_2_0_mx0;
      data_valid_sink_rd_sva <= (data_valid_sink_rd_sva AND while_else_unequal_tmp_1
          AND (NOT processing_sva_dfm_2)) OR while_else_land_3_lpi_1_dfm_1;
      processing_sva <= processing_sva_dfm_2;
      while_stage_0_2 <= '1';
      while_stage_0_3 <= while_stage_0_2;
      while_stage_0_4 <= while_stage_0_3;
      BUT_S3_3_FFT_but_2_and_22_itm_1 <= CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_35_itm_26_2_1(24
          DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
      BUT_S3_3_FFT_but_2_and_14_itm_1 <= CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_25_itm_26_2_1(24
          DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
      while_else_land_1_lpi_1_dfm_2 <= while_else_land_1_lpi_1_dfm_1_1;
      processing_sva_dfm_1_st_1_2 <= processing_sva;
      while_else_land_3_lpi_1_dfm_st_2 <= while_else_land_3_lpi_1_dfm_st_1;
      while_else_asn_66_itm_2_31_4 <= while_else_asn_66_itm_1_31_4;
      while_else_asn_66_itm_2_2_0 <= while_else_asn_66_itm_1_2_0;
      while_else_asn_66_itm_2_3 <= while_else_asn_66_itm_1_3;
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_2 <= while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_1;
      data_valid_source_svs_1_st_2 <= data_valid_source_svs_1_st_1;
      while_else_if_land_lpi_1_dfm_st_2 <= while_else_if_land_lpi_1_dfm_st_1;
      while_else_land_lpi_1_dfm_st_2 <= while_else_land_lpi_1_dfm_st_1;
      while_else_land_1_lpi_1_dfm_1_1 <= while_else_land_1_lpi_1_dfm_1;
      while_else_land_3_lpi_1_dfm_st_1 <= while_else_land_3_lpi_1_dfm_1;
      while_else_asn_66_itm_1_31_4 <= reg_j_sva_31_4_cse;
      while_else_asn_66_itm_1_2_0 <= j_sva_2_0;
      while_else_asn_66_itm_1_3 <= reg_j_sva_3_cse;
      while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_1 <= while_else_if_if_1_if_acc_itm_29_1;
      data_valid_source_svs_1_st_1 <= data_valid_source;
      while_else_if_land_lpi_1_dfm_st_1 <= while_else_if_land_lpi_1_dfm_1;
      while_else_land_lpi_1_dfm_st_1 <= (NOT processing_sva) AND while_else_if_acc_itm_29_1;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_2 <= BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1;
      BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_2 <= BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_1;
      BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_2 <= BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_1;
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_2 <= BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1;
      BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_23 <= reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd;
      BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_22_1 <= reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_22_1;
      BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_2_0 <= reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_0;
      BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_2 <= BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_1;
      BUT_S3_4_FFT_but_2_acc_10_psp_sva_1_33_6 <= BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(33
          DOWNTO 6);
      BUT_S3_4_FFT_but_2_or_4_itm_1 <= (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(0)) OR
          (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(1)) OR (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(2))
          OR (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(3)) OR (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(4))
          OR (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(5)) OR (BUT_S3_4_FFT_but_2_acc_10_psp_sva_1(7));
      BUT_S3_4_FFT_but_2_acc_psp_sva_1_33_6 <= BUT_S3_4_FFT_but_2_acc_psp_sva_1(33
          DOWNTO 6);
      BUT_S3_4_FFT_but_2_or_itm_1 <= (BUT_S3_4_FFT_but_2_acc_psp_sva_1(0)) OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(1))
          OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(2)) OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(3))
          OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(4)) OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(5))
          OR (BUT_S3_4_FFT_but_2_acc_psp_sva_1(7));
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_2 <= BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1;
      reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_ftd <= BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1;
      reg_BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_2_1_cse <= BUT_S2_2_FFT_but_1_conc_6_ncse_0_sva_1;
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_2 <= BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1;
      BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_23 <= reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd;
      BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_22_1 <= reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1;
      BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_2_0 <= reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0;
      BUT_S2_2_FFT_but_1_conc_ncse_0_sva_2 <= BUT_S2_2_FFT_but_1_conc_ncse_0_sva_1;
      BUT_S3_2_FFT_but_2_acc_10_psp_sva_1_33_6 <= BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(33
          DOWNTO 6);
      BUT_S3_2_FFT_but_2_or_4_itm_1 <= (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(0)) OR
          (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(1)) OR (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(2))
          OR (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(3)) OR (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(4))
          OR (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(5)) OR (BUT_S3_2_FFT_but_2_acc_10_psp_sva_1(7));
      BUT_S3_2_FFT_but_2_acc_psp_sva_1_33_6 <= BUT_S3_2_FFT_but_2_acc_psp_sva_1(33
          DOWNTO 6);
      BUT_S3_2_FFT_but_2_or_itm_1 <= (BUT_S3_2_FFT_but_2_acc_psp_sva_1(0)) OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(1))
          OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(2)) OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(3))
          OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(4)) OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(5))
          OR (BUT_S3_2_FFT_but_2_acc_psp_sva_1(7));
      output_fft_imag_0_sva_dfm_2_22_1 <= output_fft_imag_0_sva_dfm_1_22_1;
      output_fft_imag_0_sva_dfm_2_0 <= output_fft_imag_0_sva_dfm_1_0;
      output_fft_imag_4_sva_dfm_2_22_1 <= output_fft_imag_4_sva_dfm_1_22_1;
      output_fft_imag_4_sva_dfm_2_0 <= output_fft_imag_4_sva_dfm_1_0;
      while_else_if_3_slc_j_2_0_1_itm_3 <= while_else_if_3_slc_j_2_0_1_itm_2;
      output_fft_real_0_sva_dfm_2_22_1 <= output_fft_real_0_sva_dfm_1_22_1;
      output_fft_real_0_sva_dfm_2_0 <= output_fft_real_0_sva_dfm_1_0;
      output_fft_real_2_sva_dfm_2_22_1 <= output_fft_real_2_sva_dfm_1_22_1;
      output_fft_real_2_sva_dfm_2_0 <= output_fft_real_2_sva_dfm_1_0;
      output_fft_real_4_sva_dfm_2 <= output_fft_real_4_sva_dfm_1;
      output_fft_real_6_sva_dfm_2 <= output_fft_real_6_sva_dfm_1;
      BUT_S3_3_FFT_but_2_nor_11_itm_1 <= NOT(MUX_v_23_2_2((BUT_S3_3_FFT_but_2_acc_35_itm_26_2_1(22
          DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_nor_7_nl));
      BUT_S3_3_FFT_but_2_nor_9_itm_1 <= NOT(MUX_v_23_2_2((BUT_S3_3_FFT_but_2_acc_25_itm_26_2_1(22
          DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_nor_5_nl));
      BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1 <= FFT_but_1_acc_sat_5_sva_1(26);
      BUT_S2_4_FFT_but_1_FFT_but_1_nor_16_itm_1 <= NOT(MUX_v_24_2_2(BUT_S2_4_FFT_but_1_nor_24_nl,
          STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_1_and_unfl_5_sva_1));
      BUT_S2_4_FFT_but_1_FFT_but_1_nor_17_itm_1 <= NOT((NOT((FFT_but_1_acc_sat_5_sva_1(0))
          OR FFT_but_1_nor_ovfl_5_sva_1)) OR FFT_but_1_and_unfl_5_sva_1);
      BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1 <= FFT_but_1_acc_sat_4_sva_1_26_2(24);
      reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd <= BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_23_1(22);
      reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_22_1 <= MUX_v_22_2_2(output_fft_real_0_sva_mx0_22_1,
          (BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_23_1(21 DOWNTO 0)), while_stage_0_2);
      reg_BUT_S2_4_FFT_but_1_FFT_but_1_nor_13_itm_1_ftd_1_0 <= MUX_s_1_2_2(output_fft_real_0_sva_mx0_0,
          FFT_but_1_nor_ovfl_4_sva_1, while_stage_0_2);
      BUT_S2_4_FFT_but_1_FFT_but_1_nor_14_itm_1 <= FFT_but_1_nor_ovfl_4_sva_1;
      BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1 <= FFT_but_1_acc_sat_2_sva_1_26_2(24);
      reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd <= BUT_S2_4_FFT_but_1_FFT_but_1_nor_7_itm_23_1(22);
      reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1 <= MUX_v_22_2_2(output_fft_real_2_sva_mx0_22_1,
          (BUT_S2_4_FFT_but_1_FFT_but_1_nor_7_itm_23_1(21 DOWNTO 0)), while_stage_0_2);
      reg_BUT_S2_4_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 <= MUX_s_1_2_2(output_fft_real_2_sva_mx0_0,
          FFT_but_1_nor_ovfl_2_sva_1, while_stage_0_2);
      BUT_S2_4_FFT_but_1_conc_ncse_0_sva_1 <= FFT_but_1_nor_ovfl_2_sva_1;
      BUT_S2_4_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1 <= FFT_but_1_acc_sat_3_sva_1_26_2(24);
      BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_4_FFT_but_1_nor_18_nl,
          STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_and_unfl_3_sva_1));
      reg_BUT_S2_4_FFT_but_1_conc_6_ncse_24_1_sva_1_1_cse <= NOT((NOT(FFT_but_1_nor_ovfl_1_sva_1
          OR FFT_but_1_nor_ovfl_3_sva_1)) OR FFT_but_1_and_unfl_3_sva_1);
      while_else_if_3_slc_j_2_0_1_itm_2 <= while_else_if_3_slc_j_2_0_1_itm_1;
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_5_26_2_itm_1 <= FFT_but_1_acc_sat_16_sva_1(26);
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_4_26_2_itm_1 <= FFT_but_1_acc_sat_13_sva_1_26_2(24);
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_3_26_2_itm_1 <= FFT_but_1_acc_sat_10_sva_1_26_2(24);
      BUT_S2_2_FFT_but_1_slc_FFT_but_1_acc_sat_2_26_2_itm_1 <= FFT_but_1_acc_sat_7_sva_1_26_2(24);
      output_fft_imag_4_sva_dfm_1_22_1 <= MUX_v_22_2_2(output_fft_imag_4_sva_mx0_22_1,
          BUT_S3_1_FFT_but_2_FFT_but_2_nor_3_nl, while_else_land_1_lpi_1_dfm_1_1);
      output_fft_imag_4_sva_dfm_1_0 <= MUX_s_1_2_2(output_fft_imag_4_sva_mx0_0, BUT_S3_1_FFT_but_2_FFT_but_2_nor_6_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      output_fft_imag_0_sva_dfm_1_22_1 <= MUX_v_22_2_2(output_fft_imag_0_sva_mx0_22_1,
          BUT_S3_1_FFT_but_2_FFT_but_2_nor_1_nl, while_else_land_1_lpi_1_dfm_1_1);
      output_fft_imag_0_sva_dfm_1_0 <= MUX_s_1_2_2(output_fft_imag_0_sva_mx0_0, BUT_S3_1_FFT_but_2_FFT_but_2_nor_5_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_6_sva_dfm_1 <= MUX_v_23_2_2(output_fft_real_6_sva_mx0, BUT_S3_3_FFT_but_2_FFT_but_2_nor_2_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_4_sva_dfm_1 <= MUX_v_23_2_2(output_fft_real_4_sva_mx0, BUT_S3_1_FFT_but_2_FFT_but_2_nor_2_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_2_sva_dfm_1_22_1 <= MUX_v_22_2_2(output_fft_real_2_sva_mx0_22_1,
          BUT_S3_3_FFT_but_2_FFT_but_2_nor_nl, while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_2_sva_dfm_1_0 <= MUX_s_1_2_2(output_fft_real_2_sva_mx0_0, BUT_S3_3_FFT_but_2_FFT_but_2_nor_4_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_0_sva_dfm_1_22_1 <= MUX_v_22_2_2(output_fft_real_0_sva_mx0_22_1,
          BUT_S3_1_FFT_but_2_FFT_but_2_nor_nl, while_else_land_1_lpi_1_dfm_1_1);
      output_fft_real_0_sva_dfm_1_0 <= MUX_s_1_2_2(output_fft_real_0_sva_mx0_0, BUT_S3_1_FFT_but_2_FFT_but_2_nor_4_nl,
          while_else_land_1_lpi_1_dfm_1_1);
      BUT_S2_2_FFT_but_1_conc_8_ncse_0_sva_1 <= NOT((NOT((FFT_but_1_acc_sat_16_sva_1(0))
          OR FFT_but_1_nor_ovfl_22_sva_1)) OR FFT_but_1_and_unfl_22_sva_1);
      BUT_S2_2_FFT_but_1_conc_8_ncse_24_1_sva_1 <= NOT(MUX_v_24_2_2(BUT_S2_2_FFT_but_1_nor_24_nl,
          STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_1_and_unfl_22_sva_1));
      BUT_S2_2_FFT_but_1_conc_7_ncse_0_sva_1 <= FFT_but_1_nor_ovfl_19_sva_1;
      reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd <= BUT_S2_2_FFT_but_1_FFT_but_1_nor_13_itm_23_1(22);
      reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_22_1 <= MUX_v_22_2_2(output_fft_imag_0_sva_mx0_22_1,
          (BUT_S2_2_FFT_but_1_FFT_but_1_nor_13_itm_23_1(21 DOWNTO 0)), while_stage_0_2);
      reg_BUT_S2_2_FFT_but_1_conc_7_ncse_24_1_sva_1_ftd_1_0 <= MUX_s_1_2_2(output_fft_imag_0_sva_mx0_0,
          FFT_but_1_nor_ovfl_19_sva_1, while_stage_0_2);
      BUT_S2_2_FFT_but_1_conc_6_ncse_0_sva_1 <= NOT((NOT(FFT_but_1_nor_ovfl_10_sva_1
          OR FFT_but_1_nor_ovfl_16_sva_1)) OR FFT_but_1_and_unfl_16_sva_1);
      BUT_S2_2_FFT_but_1_conc_6_ncse_24_1_sva_1_23_1 <= NOT(MUX_v_23_2_2(BUT_S2_2_FFT_but_1_nor_18_nl,
          STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_and_unfl_16_sva_1));
      BUT_S2_2_FFT_but_1_conc_ncse_0_sva_1 <= FFT_but_1_nor_ovfl_13_sva_1;
      reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd <= BUT_S2_2_FFT_but_1_FFT_but_1_nor_7_itm_23_1(22);
      reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_22_1 <= MUX_v_22_2_2(output_fft_imag_4_sva_mx0_22_1,
          (BUT_S2_2_FFT_but_1_FFT_but_1_nor_7_itm_23_1(21 DOWNTO 0)), while_stage_0_2);
      reg_BUT_S2_2_FFT_but_1_conc_ncse_24_1_sva_1_ftd_1_0 <= MUX_s_1_2_2(output_fft_imag_4_sva_mx0_0,
          FFT_but_1_nor_ovfl_13_sva_1, while_stage_0_2);
      output_fft_real_6_sva <= output_fft_real_6_sva_mx0;
      output_fft_real_4_sva <= output_fft_real_4_sva_mx0;
      FFT_but_slc_FFT_but_acc_sat_17_26_2_24_3_itm_1 <= FFT_but_acc_sat_17_26_2_sva_1_23_0(23);
      BUT_S1_3_FFT_but_conc_8_ncse_24_2_sva_1 <= FFT_but_acc_sat_17_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_14_26_2_24_3_itm_1 <= FFT_but_acc_sat_14_26_2_sva_1_23_0(23);
      BUT_S1_3_FFT_but_conc_7_ncse_24_2_sva_1 <= FFT_but_acc_sat_14_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_5_26_2_24_3_itm_1 <= FFT_but_acc_sat_5_26_2_sva_1_23_0(23);
      BUT_S1_4_FFT_but_conc_8_ncse_24_2_sva_1 <= FFT_but_acc_sat_5_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_4_26_2_24_2_itm_1 <= FFT_but_acc_sat_4_26_2_sva_1_23_0(23);
      FFT_but_1_FFT_but_or_2_itm_1_23_1 <= NOT (FFT_but_acc_sat_4_26_2_sva_1_23_0(22
          DOWNTO 0));
      FFT_but_slc_FFT_but_acc_sat_11_26_2_24_3_itm_1 <= FFT_but_acc_sat_11_26_2_sva_1_23_0(23);
      BUT_S1_3_FFT_but_conc_6_ncse_24_2_sva_1 <= FFT_but_acc_sat_11_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_3_26_2_24_3_itm_1 <= FFT_but_acc_sat_3_26_2_sva_1_23_0(23);
      BUT_S1_4_FFT_but_conc_6_ncse_24_2_sva_1 <= FFT_but_acc_sat_3_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_8_26_2_24_3_itm_1 <= FFT_but_acc_sat_8_26_2_sva_1_23_0(23);
      BUT_S1_3_FFT_but_conc_ncse_24_2_sva_1 <= FFT_but_acc_sat_8_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_2_26_2_24_3_itm_1 <= FFT_but_acc_sat_2_26_2_sva_1_23_0(23);
      BUT_S1_4_FFT_but_conc_ncse_24_2_sva_1 <= FFT_but_acc_sat_2_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_15_26_2_24_3_itm_1 <= FFT_but_acc_sat_15_26_2_sva_1_23_0(23);
      BUT_S1_1_FFT_but_conc_8_ncse_24_2_sva_1 <= FFT_but_acc_sat_15_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_12_26_2_24_3_itm_1 <= FFT_but_acc_sat_12_26_2_sva_1_23_0(23);
      BUT_S1_1_FFT_but_conc_7_ncse_24_2_sva_1 <= FFT_but_acc_sat_12_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_16_26_2_24_3_itm_1 <= FFT_but_acc_sat_16_26_2_sva_1_23_0(23);
      BUT_S1_2_FFT_but_conc_8_ncse_24_2_sva_1 <= FFT_but_acc_sat_16_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_13_26_2_24_2_itm_1 <= FFT_but_acc_sat_13_26_2_sva_1_23_0(23);
      FFT_but_1_FFT_but_or_itm_1_23_1 <= NOT (FFT_but_acc_sat_13_26_2_sva_1_23_0(22
          DOWNTO 0));
      FFT_but_slc_FFT_but_acc_sat_9_26_2_24_2_itm_1 <= FFT_but_acc_sat_9_26_2_sva_1_23_0(23);
      FFT_FFT8S_stage1_imag_0_24_2_sva_1 <= FFT_but_acc_sat_9_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_10_26_2_24_3_itm_1 <= FFT_but_acc_sat_10_26_2_sva_1_23_0(23);
      BUT_S1_2_FFT_but_conc_6_ncse_24_2_sva_1 <= FFT_but_acc_sat_10_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_6_26_2_24_2_itm_1 <= FFT_but_acc_sat_6_26_2_sva_1_23_0(23);
      FFT_FFT8S_stage1_real_0_24_2_sva_1 <= FFT_but_acc_sat_6_26_2_sva_1_23_0(22
          DOWNTO 0);
      FFT_but_slc_FFT_but_acc_sat_7_26_2_24_3_itm_1 <= FFT_but_acc_sat_7_26_2_sva_1_23_0(23);
      BUT_S1_2_FFT_but_conc_ncse_24_2_sva_1 <= FFT_but_acc_sat_7_26_2_sva_1_23_0(22
          DOWNTO 0);
      while_else_if_3_slc_j_2_0_1_itm_1 <= j_sva_2_0;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_imag_7_sva <= while_else_asn_141_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_imag_5_sva <= while_else_asn_144_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_imag_3_sva <= while_else_asn_147_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_imag_1_sva <= while_else_asn_150_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_real_7_sva <= while_else_asn_153_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_real_5_sva <= while_else_asn_156_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_45 = '0' ) THEN
        output_fft_real_3_sva <= while_else_asn_159_mx0w0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( while_stage_0_4 = '1' ) THEN
        reg_while_else_asn_19_itm_1_cse <= output_fft_real_1_sva_dfm_mx0;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_j_sva_31_4_cse <= STD_LOGIC_VECTOR'( "0000000000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_12_cse = '0' ) THEN
        reg_j_sva_31_4_cse <= j_sva_3(31 DOWNTO 4);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      j_sva_2_0 <= STD_LOGIC_VECTOR'( "000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_12_cse = '0' ) THEN
        j_sva_2_0 <= j_sva_3(2 DOWNTO 0);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_52 = '0' ) THEN
        output_fft_imag_6_sva <= NOT(MUX_v_23_2_2(BUT_S3_3_FFT_but_2_nor_11_itm_1,
            STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_and_22_itm_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk)
  BEGIN
    IF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_52 = '0' ) THEN
        output_fft_imag_2_sva <= NOT(MUX_v_23_2_2(BUT_S3_3_FFT_but_2_nor_9_itm_1,
            STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_and_14_itm_1));
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      data_req_source_wr_lpi_1 <= '0';
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_50 = '0' ) THEN
        data_req_source_wr_lpi_1 <= MUX_s_1_2_2(while_else_if_while_else_if_or_nl,
            while_else_if_if_1_if_acc_itm_29_1, data_valid_source);
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_3_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_80 = '0' ) THEN
        reg_input_fft_imag_3_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_7_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_70 = '0' ) THEN
        reg_input_fft_imag_7_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_3_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_80 = '0' ) THEN
        reg_input_fft_real_3_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_7_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_70 = '0' ) THEN
        reg_input_fft_real_7_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_1_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_85 = '0' ) THEN
        reg_input_fft_imag_1_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_5_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_75 = '0' ) THEN
        reg_input_fft_imag_5_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_1_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_85 = '0' ) THEN
        reg_input_fft_real_1_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_5_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_75 = '0' ) THEN
        reg_input_fft_real_5_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_2_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_83 = '0' ) THEN
        reg_input_fft_imag_2_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_6_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_73 = '0' ) THEN
        reg_input_fft_imag_6_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_2_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_83 = '0' ) THEN
        reg_input_fft_real_2_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_6_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_73 = '0' ) THEN
        reg_input_fft_real_6_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_0_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_87 = '0' ) THEN
        reg_input_fft_imag_0_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_imag_4_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_77 = '0' ) THEN
        reg_input_fft_imag_4_25_2_reg <= in_imag;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_0_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_87 = '0' ) THEN
        reg_input_fft_real_0_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  PROCESS (clk, rst)
  BEGIN
    IF ( rst = '1' ) THEN
      reg_input_fft_real_4_25_2_reg <= STD_LOGIC_VECTOR'( "00000000000000000000000");
    ELSIF clk'EVENT AND ( clk = '1' ) THEN
      IF ( or_dcpl_77 = '0' ) THEN
        reg_input_fft_real_4_25_2_reg <= in_real;
      END IF;
    END IF;
  END PROCESS;
  nor_12_nl <= NOT((NOT while_else_if_land_lpi_1_dfm_st_3) OR data_valid_source_svs_1_st_3);
  or_13_nl <= while_else_if_land_lpi_1_dfm_st_3 OR data_valid_source_svs_1_st_3;
  mux_5_nl <= MUX_s_1_2_2(nor_12_nl, or_13_nl, while_else_if_if_1_if_slc_while_else_if_if_1_if_acc_29_mdf_sva_st_3);
  BUT_S3_3_FFT_but_2_nor_7_nl <= NOT(CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_35_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_3_FFT_but_2_nor_5_nl <= NOT(CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_25_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S2_4_FFT_but_1_nor_24_nl <= NOT(MUX_v_24_2_2((FFT_but_1_acc_sat_5_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_1_nor_ovfl_5_sva_1));
  BUT_S2_4_FFT_but_1_nor_18_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_3_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_3_sva_1));
  BUT_S3_1_FFT_but_2_nor_11_nl <= NOT(MUX_v_22_2_2((BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1(22
      DOWNTO 1)), STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_nor_7_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_3_nl <= NOT(MUX_v_22_2_2(BUT_S3_1_FFT_but_2_nor_11_nl,
      STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_and_22_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_6_nl <= NOT((NOT((BUT_S3_1_FFT_but_2_acc_35_itm_26_2_1(0))
      OR BUT_S3_1_FFT_but_2_nor_7_seb)) OR BUT_S3_1_FFT_but_2_and_22_seb);
  BUT_S3_1_FFT_but_2_nor_9_nl <= NOT(MUX_v_22_2_2((BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1(22
      DOWNTO 1)), STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_nor_5_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_1_nl <= NOT(MUX_v_22_2_2(BUT_S3_1_FFT_but_2_nor_9_nl,
      STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_and_14_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_5_nl <= NOT((NOT((BUT_S3_1_FFT_but_2_acc_25_itm_26_2_1(0))
      OR BUT_S3_1_FFT_but_2_nor_5_seb)) OR BUT_S3_1_FFT_but_2_and_14_seb);
  BUT_S3_3_FFT_but_2_nor_6_nl <= NOT(CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_3_FFT_but_2_nor_10_nl <= NOT(MUX_v_23_2_2((BUT_S3_3_FFT_but_2_acc_30_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_nor_6_nl));
  BUT_S3_3_FFT_but_2_and_18_nl <= CONV_SL_1_1(BUT_S3_3_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_3_FFT_but_2_FFT_but_2_nor_2_nl <= NOT(MUX_v_23_2_2(BUT_S3_3_FFT_but_2_nor_10_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_3_FFT_but_2_and_18_nl));
  BUT_S3_1_FFT_but_2_nor_6_nl <= NOT(CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)/=STD_LOGIC_VECTOR'("01")));
  BUT_S3_1_FFT_but_2_nor_10_nl <= NOT(MUX_v_23_2_2((BUT_S3_1_FFT_but_2_acc_30_itm_26_2_1(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_1_FFT_but_2_nor_6_nl));
  BUT_S3_1_FFT_but_2_and_18_nl <= CONV_SL_1_1(BUT_S3_1_FFT_but_2_acc_30_itm_26_2_1(24
      DOWNTO 23)=STD_LOGIC_VECTOR'("10"));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_2_nl <= NOT(MUX_v_23_2_2(BUT_S3_1_FFT_but_2_nor_10_nl,
      STD_LOGIC_VECTOR'("11111111111111111111111"), BUT_S3_1_FFT_but_2_and_18_nl));
  BUT_S3_3_FFT_but_2_nor_8_nl <= NOT(MUX_v_22_2_2((BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1(22
      DOWNTO 1)), STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_3_FFT_but_2_nor_4_seb));
  BUT_S3_3_FFT_but_2_FFT_but_2_nor_nl <= NOT(MUX_v_22_2_2(BUT_S3_3_FFT_but_2_nor_8_nl,
      STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_3_FFT_but_2_and_10_seb));
  BUT_S3_3_FFT_but_2_FFT_but_2_nor_4_nl <= NOT((NOT((BUT_S3_3_FFT_but_2_acc_20_itm_26_2_1(0))
      OR BUT_S3_3_FFT_but_2_nor_4_seb)) OR BUT_S3_3_FFT_but_2_and_10_seb);
  BUT_S3_1_FFT_but_2_nor_8_nl <= NOT(MUX_v_22_2_2((BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1(22
      DOWNTO 1)), STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_nor_4_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_nl <= NOT(MUX_v_22_2_2(BUT_S3_1_FFT_but_2_nor_8_nl,
      STD_LOGIC_VECTOR'("1111111111111111111111"), BUT_S3_1_FFT_but_2_and_10_seb));
  BUT_S3_1_FFT_but_2_FFT_but_2_nor_4_nl <= NOT((NOT((BUT_S3_1_FFT_but_2_acc_20_itm_26_2_1(0))
      OR BUT_S3_1_FFT_but_2_nor_4_seb)) OR BUT_S3_1_FFT_but_2_and_10_seb);
  BUT_S2_2_FFT_but_1_nor_24_nl <= NOT(MUX_v_24_2_2((FFT_but_1_acc_sat_16_sva_1(24
      DOWNTO 1)), STD_LOGIC_VECTOR'("111111111111111111111111"), FFT_but_1_nor_ovfl_22_sva_1));
  BUT_S2_2_FFT_but_1_nor_18_nl <= NOT(MUX_v_23_2_2((FFT_but_1_acc_sat_10_sva_1_26_2(22
      DOWNTO 0)), STD_LOGIC_VECTOR'("11111111111111111111111"), FFT_but_1_nor_ovfl_16_sva_1));
  while_else_if_while_else_if_or_nl <= data_req_source_wr_lpi_1 OR while_else_if_land_lpi_1_dfm_1;
END v1;

-- ------------------------------------------------------------------
--  Design Unit:    FFT
-- ------------------------------------------------------------------

LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;


ENTITY FFT IS
  PORT(
    clk : IN STD_LOGIC;
    rst : IN STD_LOGIC;
    in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
    data_valid_source : IN STD_LOGIC;
    data_req_source : OUT STD_LOGIC;
    data_valid_sink : OUT STD_LOGIC;
    data_req_sink : IN STD_LOGIC
  );
END FFT;

ARCHITECTURE v1 OF FFT IS
  -- Default Constants

  COMPONENT FFT_COMPORTEMENT
    PORT(
      clk : IN STD_LOGIC;
      rst : IN STD_LOGIC;
      in_real : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      in_imag : IN STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_real : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      out_imag : OUT STD_LOGIC_VECTOR (22 DOWNTO 0);
      data_valid_source : IN STD_LOGIC;
      data_req_source : OUT STD_LOGIC;
      data_valid_sink : OUT STD_LOGIC
    );
  END COMPONENT;
  SIGNAL FFT_COMPORTEMENT_inst_in_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_in_imag : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_real : STD_LOGIC_VECTOR (22 DOWNTO 0);
  SIGNAL FFT_COMPORTEMENT_inst_out_imag : STD_LOGIC_VECTOR (22 DOWNTO 0);

BEGIN
  FFT_COMPORTEMENT_inst : FFT_COMPORTEMENT
    PORT MAP(
      clk => clk,
      rst => rst,
      in_real => FFT_COMPORTEMENT_inst_in_real,
      in_imag => FFT_COMPORTEMENT_inst_in_imag,
      out_real => FFT_COMPORTEMENT_inst_out_real,
      out_imag => FFT_COMPORTEMENT_inst_out_imag,
      data_valid_source => data_valid_source,
      data_req_source => data_req_source,
      data_valid_sink => data_valid_sink
    );
  FFT_COMPORTEMENT_inst_in_real <= in_real;
  FFT_COMPORTEMENT_inst_in_imag <= in_imag;
  out_real <= FFT_COMPORTEMENT_inst_out_real;
  out_imag <= FFT_COMPORTEMENT_inst_out_imag;

END v1;



