-- SampleRateClk.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor.  It ties off all outputs to ground and
-- ignores all inputs.  It needs to be edited to make it do something
-- useful.
-- 
-- This file will not be automatically regenerated.  You should check it in
-- to your version control system if you want to keep it.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SampleRateClk is
	port (
		clk50MHz   : in  std_logic := '0'; --   clock_sink.clk
		clk32000Hz : out std_logic         -- clock_source.clk
	);
end entity SampleRateClk;

architecture rtl of SampleRateClk is
begin

	-- TODO: Auto-generated HDL template

	clk32000Hz <= '0';

end architecture rtl; -- of SampleRateClk
