# Synopsys Constraint Checker, version maplat, Build 1368R, built Jan  8 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Mar 25 11:03:18 2016


##### DESIGN INFO #######################################################

Top View:                "platform1_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                Ending                                  |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  System                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
System                                  platform1_top|clk_in_inferred_clock     |     41.356           |     No paths         |     No paths         |     No paths                         
platform1_top|clk_in_inferred_clock     System                                  |     41.356           |     No paths         |     No paths         |     No paths                         
platform1_top|clk_in_inferred_clock     platform1_top|clk_in_inferred_clock     |     41.356           |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LEDPIO_OUT[0]
p:LEDPIO_OUT[1]
p:LEDPIO_OUT[2]
p:LEDPIO_OUT[3]
p:reset_n
p:uartSIN
p:uartSOUT


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
