
                         Lattice Mapping Report File

Design:  vga
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Fri Dec  6 04:39:08 2024

Design Information
------------------

Command line:   map -pdc C:/Users/KetHollingsworth/Desktop/Repositories/Microps/
     Squat-Hero/FPGA/squat_hero/test.pdc -i squat_hero_test_1_syn.udb -o
     squat_hero_test_1_map.udb -mp squat_hero_test_1.mrp -hierrpt -gui -msgset C
     :/Users/KetHollingsworth/Desktop/Repositories/Microps/Squat-Hero/FPGA/squat
     _hero/promote.xml

Design Summary
--------------

   Number of slice registers:  20 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           165 out of  5280 (3%)
      Number of logic LUT4s:             141
      Number of ripple logic:             12 (24 LUT4s)
   Number of IO sites used:   23 out of 39 (59%)
      Number of IO sites used for general PIO: 23
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 23 out of 36 (64%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 23 out of 39 (59%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net int_osc: 1 loads, 1 rising, 0 falling (Driver: Pin hf_osc/CLKHF)
      Net vgaclk_c: 20 loads, 20 rising, 0 falling (Driver: Pin
     pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE)
   Number of Clock Enables:  2
      Net VCC_net: 1 loads, 0 SLICEs
      Net vgaCont.n19: 10 loads, 10 SLICEs
   Number of LSRs:  1
      Pin reset: 20 loads, 20 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net frame_switch_c_2: 34 loads
      Net frame_switch_c_1: 30 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net reset_c: 21 loads
      Net vgaCont.n19: 20 loads
      Net frame_switch_c_0: 18 loads
      Net y[5]: 14 loads
      Net y[6]: 14 loads
      Net y[4]: 13 loads
      Net y[7]: 13 loads
      Net y[8]: 13 loads





   Number of warnings:  8
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/KetHollingsworth/Desktop/Repositories/Microps/
     Squat-Hero/FPGA/squat_hero/test.pdc (16) : No port matched 'dip[1]'.
WARNING <1026001> - map: C:/Users/KetHollingsworth/Desktop/Repositories/Microps/
     Squat-Hero/FPGA/squat_hero/test.pdc (17) : No port matched 'dip[2]'.
WARNING <1027013> - map: No port matched 'dip[1]'.
WARNING <1026001> - map: C:/Users/KetHollingsworth/Desktop/Repositories/Microps/
     Squat-Hero/FPGA/squat_hero/test.pdc (16) : Can't resolve object 'dip[1]' in
     constraint 'ldc_set_location -site {35} [get_ports {dip[1]}]'.
WARNING <1027013> - map: No port matched 'dip[2]'.
WARNING <1026001> - map: C:/Users/KetHollingsworth/Desktop/Repositories/Microps/
     Squat-Hero/FPGA/squat_hero/test.pdc (17) : Can't resolve object 'dip[2]' in
     constraint 'ldc_set_location -site {31} [get_ports {dip[2]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {35}
     [get_ports {dip[1]}]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {31}
     [get_ports {dip[2]}]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| test                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| blank_b             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sync_b              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vgaclk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| test1               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| r[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[3]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[2]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[1]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b[0]                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_switch[2]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_switch[1]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| frame_switch[0]     | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_inst/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               NODE     int_osc
  Output Clock(CoreA):                 PIN,NODE vgaclk_c
  Output Clock(GlobalA):                        NONE
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_inst.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE
       pll_inst.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            3
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     int_osc
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: hf_osc
         Type: HFOSC
Instance Name: pll_inst/lscc_pll_inst/u_PLL_B
         Type: PLL

Constraint Summary
------------------

   Total number of constraints: 28
   Total number of constraints dropped: 2
   Dropped constraints are:
     ldc_set_location -site {35} [get_ports {dip[1]}]
     ldc_set_location -site {31} [get_ports {dip[2]}]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 66 MB
Checksum -- map: 99dc84035f47d1bc6d2efd6469a9cbbfa5c0e892













                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
