// Seed: 3710472723
module module_0 (
    output wor  id_0,
    input  tri0 id_1
    , id_3
);
  always @(1) id_3 <= "";
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wand id_6,
    output supply0 id_7,
    output tri id_8,
    output tri0 id_9,
    input wire id_10,
    output wor id_11,
    input wor id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    output wand id_16
);
  assign id_5 = id_3;
  xnor (id_11, id_14, id_10, id_2, id_3, id_1, id_4, id_13, id_0, id_12, id_6);
  module_0(
      id_16, id_14
  );
endmodule
