 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Tue Nov 17 01:38:56 2020
****************************************

Information: Some cells in the design are using inferred operating conditions.

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.
Wire Load Model Mode: top

  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_wreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U185/Y (OAI22X1MTH)
                                                          0.06       1.03 f    1.08
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.03 f    1.08
  data arrival time                                                  1.03      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.03      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U178/Y (OAI22X1MTH)
                                                          0.06       1.03 f    1.08
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.03 f    1.08
  data arrival time                                                  1.03      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.03      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_wreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U185/Y (OAI22X1MTH)
                                                          0.07       1.04 f    1.08
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.04 f    1.08
  data arrival time                                                  1.04      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.04      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U178/Y (OAI22X1MTH)
                                                          0.07       1.04 f    1.08
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.04 f    1.08
  data arrival time                                                  1.04      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.04      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U181/Y (OAI2B2X1MTH)
                                                          0.08       1.06 f    1.08
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.06 f    1.08
  data arrival time                                                  1.06      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.06      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_wreg_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U185/Y (OAI22X1MTH)
                                                          0.08       1.06 f    1.08
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.06 f    1.08
  data arrival time                                                  1.06      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_wreg_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.06      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_rdatac_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U178/Y (OAI22X1MTH)
                                                          0.08       1.06 f    1.08
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.06 f    1.08
  data arrival time                                                  1.06      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_rdatac_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.06      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U181/Y (OAI2B2X1MTH)
                                                          0.09       1.07 f    1.08
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.07 f    1.08
  data arrival time                                                  1.07      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.07      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_idle_mode_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL_reg[0]/Q (DFFRHQX8MTR)
                                                          0.23       0.98 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_CONTROL[0] (sensor_core)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/i_ADS1292_CONTROL[0] (ads1292_controller)
                                                          0.00       0.98 r    
  khu_sensor_top/ads1292_controller/U181/Y (OAI2B2X1MTH)
                                                          0.11       1.09 f    1.08
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/D (DFFRQX4MTH)
                                                          0.00       1.09 f    1.08
  data arrival time                                                  1.09      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_idle_mode_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.09      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.01      


  Startpoint: khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_command_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 f    1.08
  khu_sensor_top/sensor_core/o_ADS1292_REG_ADDR[1] (sensor_core)
                                                          0.00       0.99 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_REG_ADDR[1] (ads1292_controller)
                                                          0.00       0.99 f    
  khu_sensor_top/ads1292_controller/U293/Y (NAND2X1MTH)
                                                          0.05       1.04 r    1.08
  khu_sensor_top/ads1292_controller/U292/Y (OAI21X1MTH)
                                                          0.07       1.11 f    1.08
  khu_sensor_top/ads1292_controller/r_ads_command_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.11 f    1.08
  data arrival time                                                  1.11      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_controller/r_ads_command_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.11      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.03      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET (ads1292_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_ADS1292_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.06       9.43 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.43 f    1.08
  data arrival time                                                  9.43      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.43      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET (ads1292_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_ADS1292_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.06       9.44 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.44 f    1.08
  data arrival time                                                  9.44      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.44      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET (ads1292_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_ADS1292_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.07       9.44 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.44 f    1.08
  data arrival time                                                  9.44      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.44      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET (mpr121_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_MPR121_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.07       9.44 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.44 f    1.08
  data arrival time                                                  9.44      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.44      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET (mpr121_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_MPR121_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.07       9.45 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.45 f    1.08
  data arrival time                                                  9.45      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.45      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.23       9.38 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET (mpr121_controller)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/i_MPR121_INIT_SET (sensor_core)
                                                          0.00       9.38 r    
  khu_sensor_top/sensor_core/U621/Y (AOI32X2MTR)          0.08       9.45 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/D (DFFRQX4MTH)
                                                          0.00       9.45 f    1.08
  data arrival time                                                  9.45      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.45      
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.24       9.39 f    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_INIT_SET (ads1292_controller)
                                                          0.00       9.39 f    
  khu_sensor_top/sensor_core/i_ADS1292_INIT_SET (sensor_core)
                                                          0.00       9.39 f    
  khu_sensor_top/sensor_core/U3/Y (NAND2X2MTH)            0.04       9.43 r    1.08
  khu_sensor_top/sensor_core/U618/Y (OAI31X1MTR)          0.07       9.50 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[1]/D (DFFRQX4MTH)
                                                          0.00       9.50 f    1.08
  data arrival time                                                  9.50      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.50      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.02      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_core_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/CK (DFFRHQX8MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET_reg/Q (DFFRHQX8MTR)
                                                          0.24       9.39 f    1.08
  khu_sensor_top/mpr121_controller/o_MPR121_INIT_SET (mpr121_controller)
                                                          0.00       9.39 f    
  khu_sensor_top/sensor_core/i_MPR121_INIT_SET (sensor_core)
                                                          0.00       9.39 f    
  khu_sensor_top/sensor_core/U3/Y (NAND2X2MTH)            0.05       9.44 r    1.08
  khu_sensor_top/sensor_core/U618/Y (OAI31X1MTR)          0.07       9.51 f    1.08
  khu_sensor_top/sensor_core/r_core_pstate_reg[1]/D (DFFRQX4MTH)
                                                          0.00       9.51 f    1.08
  data arrival time                                                  9.51      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_core_pstate_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.51      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.03      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[2]/CK (DFFHQX1MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[2]/Q (DFFHQX1MTR)
                                                          0.26       9.41 f    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[2] (ads1292_controller)
                                                          0.00       9.41 f    
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[2] (sensor_core)
                                                          0.00       9.41 f    
  khu_sensor_top/sensor_core/U100/Y (AO22X2MTR)           0.10       9.51 f    1.08
  khu_sensor_top/sensor_core/r_ads_reg_data_reg[2]/D (DFFRQX2MTH)
                                                          0.00       9.51 f    1.08
  data arrival time                                                  9.51      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_ads_reg_data_reg[2]/CK (DFFRQX2MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.51      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.03      


  Startpoint: khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_reg_data_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[0]/CK (DFFHQX1MTR)
                                                          0.00 #     9.15 r    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT_reg[0]/Q (DFFHQX1MTR)
                                                          0.26       9.41 f    1.08
  khu_sensor_top/ads1292_controller/o_ADS1292_REG_DATA_OUT[0] (ads1292_controller)
                                                          0.00       9.41 f    
  khu_sensor_top/sensor_core/i_ADS1292_REG_DATA_OUT[0] (sensor_core)
                                                          0.00       9.41 f    
  khu_sensor_top/sensor_core/U98/Y (AO22X2MTR)            0.10       9.51 f    1.08
  khu_sensor_top/sensor_core/r_ads_reg_data_reg[0]/D (DFFRQX2MTH)
                                                          0.00       9.51 f    1.08
  data arrival time                                                  9.51      

  clock clk_half (rise edge)                              8.40       8.40      
  clock network delay (ideal)                             0.75       9.15      
  khu_sensor_top/sensor_core/r_ads_reg_data_reg[0]/CK (DFFRQX2MTH)
                                                          0.00       9.15 r    
  library hold time                                       0.33       9.48      
  data required time                                                 9.48      
  ------------------------------------------------------------------------------------
  data required time                                                 9.48      
  data arrival time                                                 -9.51      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.03      


1
