<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axipcie v3_0: xaxipcie_g.c File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxipcie_g.c File Reference</h1><code>#include &quot;xparameters.h&quot;</code><br/>
<code>#include &quot;<a class="el" href="xaxipcie_8h.html">xaxipcie.h</a>&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_pcie___config.html">XAxiPcie_Config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxipcie__g_8c.html#a4247bb7075b04e73c1dbfea40045c9e1">XAxiPcie_ConfigTable</a> []</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This file contains a configuration table that specifies the configuration of AXI PCIe devices in the system.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- ---------------------------------------------------
 1.00a rkv  03/03/11 Original code.
 2.00a rkv  07/19/11  Added support of pcie root complex functionality.</pre><pre> </pre><dl class="note"><dt><b>Note:</b></dt><dd></dd></dl>
<p>None. </p>
<hr/><h2>Variable Documentation</h2>
<a class="anchor" id="a4247bb7075b04e73c1dbfea40045c9e1"></a><!-- doxytag: member="xaxipcie_g.c::XAxiPcie_ConfigTable" ref="a4247bb7075b04e73c1dbfea40045c9e1" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_pcie___config.html">XAxiPcie_Config</a> <a class="el" href="xaxipcie__sinit_8c.html#a4247bb7075b04e73c1dbfea40045c9e1">XAxiPcie_ConfigTable</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment"> {
        {
         XPAR_AXIPCIE_0_DEVICE_ID,
         XPAR_AXIPCIE_0_BASEADDR,
         XPAR_AXIPCIE_0_AXI_BAR_NUM,
         XPAR_AXIPCIE_0_INCLUDE_BAROFFSET_REG,
         XPAR_AXI_PCIE_0_INCLUDE_RC
        }
}
</pre></div>
</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
