{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676665186091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676665186092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 17:19:46 2023 " "Processing started: Fri Feb 17 17:19:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676665186092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665186092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_RV -c Mem_RV " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_RV -c Mem_RV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665186092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676665186391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676665186391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiag/onedrive/documentos/facul/oac/trabalhos/marcus/mem_rv/mc_mem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thiag/onedrive/documentos/facul/oac/trabalhos/marcus/mem_rv/mc_mem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rv_tb-test " "Found design unit 1: mem_rv_tb-test" {  } { { "../../../Trabalhos/Marcus/mem_rv/mc_mem_tb.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/mem_rv/mc_mem_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195263 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rv_tb " "Found entity 1: mem_rv_tb" {  } { { "../../../Trabalhos/Marcus/mem_rv/mc_mem_tb.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/mem_rv/mc_mem_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/thiag/onedrive/documentos/facul/oac/trabalhos/marcus/mem_rv/mc_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/thiag/onedrive/documentos/facul/oac/trabalhos/marcus/mem_rv/mc_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_rvm-RTL " "Found design unit 1: mem_rvm-RTL" {  } { { "../../../Trabalhos/Marcus/mem_rv/mc_mem.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/mem_rv/mc_mem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195265 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_rvm " "Found entity 1: mem_rvm" {  } { { "../../../Trabalhos/Marcus/mem_rv/mc_mem.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Trabalhos/Marcus/mem_rv/mc_mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement Mem_RV.vhd(58) " "VHDL syntax error at Mem_RV.vhd(58) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or a concurrent statement" {  } { { "Mem_RV.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Code/Processador_RiscV/Memory_RiscV/Mem_RV.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195266 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" Mem_RV.vhd(58) " "VHDL syntax error at Mem_RV.vhd(58) near text \"then\";  expecting \"<=\"" {  } { { "Mem_RV.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Code/Processador_RiscV/Memory_RiscV/Mem_RV.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195266 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" Mem_RV.vhd(69) " "VHDL syntax error at Mem_RV.vhd(69) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "Mem_RV.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Code/Processador_RiscV/Memory_RiscV/Mem_RV.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rv.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mem_rv.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mem_rv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mem_rv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_Mem_RV-test " "Found design unit 1: TB_Mem_RV-test" {  } { { "TB_Mem_RV.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Code/Processador_RiscV/Memory_RiscV/TB_Mem_RV.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195268 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_Mem_RV " "Found entity 1: TB_Mem_RV" {  } { { "TB_Mem_RV.vhd" "" { Text "C:/Users/thiag/OneDrive/Documentos/Facul/OAC/Code/Processador_RiscV/Memory_RiscV/TB_Mem_RV.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676665195268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195268 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676665195352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 17 17:19:55 2023 " "Processing ended: Fri Feb 17 17:19:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676665195352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676665195352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676665195352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676665195352 ""}
