05/06/25

devel@pi5-90:~/PipelineC $ git checkout 6161
commit 61616541dce691c6f6196596bec8cb597a4c7f9f (HEAD)
Merge: 077994c 8fd76fb
Author: develone <develone@sbcglobal.net>
Date:   Sat Jan 11 14:22:33 2025 -0700

    Merge branch 'JulianKemmerer:master' into test-dev
devel@pi5-90:~ $ cd ~/pico-ice/PipelineC/vga-pong/
devel@pi5-90:~/pico-ice/PipelineC/vga-pong $ cd examples/
devel@pi5-90:~ $ cd ~/pico-ice/PipelineC/vga-pong/
devel@pi5-90:~/pico-ice/PipelineC/vga-pong $ cd examples/
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples $ cd pico-ice/ice_makefile_pipelinec/
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ ls
examples  ice40.pcf  Makefile  pong_top.c  README.md  top.c  top.h  top.sv
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ make clean
rm -f lextab.py
rm -f yacctab.py
rm -f pll_clk_mhz.h
rm -f -r pipelinec_output
rm -f pipelinec.log
rm -f pll.v
rm -f *.json *.asc *.bin *.uf2
rm -f yosys_stderr.log
rm -f dfu_util.log
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ make pipelinec
echo "#define PLL_CLK_MHZ 25.0\n" > pll_clk_mhz.h
/home/devel/PipelineC/src/pipelinec pong_top.c --top pipelinec_top --out_dir pipelinec_output --comb --no_synth > pipelinec.log
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ make gateware.bin 
/home/devel/oss-cad-suite//bin/icepll -q -i 12 -o 25.0 -p -m -f pll.v
/home/devel/oss-cad-suite//bin/yosys -l simple.log -q -m ghdl -p "ghdl --std=08 -frelaxed `cat pipelinec_output/vhdl_files.txt` -e pipelinec_top; read_verilog -sv top.sv pll.v; synth_ice40 -top top -json gateware.json" 2> yosys_stderr.log
/home/devel/oss-cad-suite//bin/nextpnr-ice40 -l nextpnr.log -q --randomize-seed --up5k --package sg48 --pcf ice40.pcf --json gateware.json --asc gateware.asc --freq 25.0
/home/devel/oss-cad-suite//bin/icepack gateware.asc gateware.bin
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ rm -f /media/devel/5221-0000/*.bin
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ cp gateware.bin /media/devel/5221-0000/vga-pong-PipelineC.bin
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ mkdir test_mpremote
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec $ cd test_mpremote/
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $ cp ../../../../../blink-ex-uart-echo/test_mpremote/virtp.sh .
devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $ cp ../../../../../blink-ex-uart-echo/test_mpremote/test_uart-echo.py .
inec/test_mpremote $ . virtp.sh 
(env) devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $
(env) devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $ pip3 install mpremote
Looking in indexes: https://pypi.org/simple, https://www.piwheels.org/simple
Collecting mpremote
  Using cached mpremote-1.25.0-py3-none-any.whl (33 kB)
Collecting pyserial>=3.3
  Using cached https://www.piwheels.org/simple/pyserial/pyserial-3.5-py2.py3-none-any.whl (90 kB)
Installing collected packages: pyserial, mpremote
Successfully installed mpremote-1.25.0 pyserial-3.5
(env) devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $ mpremote run test_vga-pong.py 
Version 0.0.1 05/06/25 
vga-pong-PipelineC.bin created using PipelineC
PipelineC converts C to VHDL default or Verilog
vga-pong-PipelineC.bin created using OSS-CAD-SUITE
pico-ice/PipelineC//ice_makefile_pipelinec
./build.sh
cp gateware.bin /media/devel/5221-0000/vga-pong-PipelineC.bin
Loads the iCE40UP5K with vga-pong-PipelineC.bin
mpremote run test_vga-pong.py
pico-ice starts blinking blue and vga-pong apears on monitor.
_pipelinec/test_mpremote $ mpremote run test_vga-pong.py 
Version 0.0.1 05/06/25 
vga-pong-PipelineC.bin created using PipelineC
PipelineC converts C to VHDL default or Verilog
vga-pong-PipelineC.bin created using OSS-CAD-SUITE
pico-ice/PipelineC//ice_makefile_pipelinec
./build.sh
cp gateware.bin /media/devel/5221-0000/vga-pong-PipelineC.bin
Loads the iCE40UP5K with vga-pong-PipelineC.bin
mpremote run test_vga-pong.py




(env) devel@pi5-90:~/pico-ice/PipelineC/vga-pong/examples/pico-ice/ice_makefile_pipelinec/test_mpremote $ cp ../../../../../blink-ex-uart-echo/test_mpremote/test_uart-a-z.py test_vga-pong-uart.py
