#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb  6 07:04:09 2026
# Process ID         : 125106
# Current directory  : /home/audrey/Documents/convolution/Map_inflation/hardware_impl
# Command line       : vivado -mode batch -source script2.tcl
# Log file           : /home/audrey/Documents/convolution/Map_inflation/hardware_impl/vivado.log
# Journal file       : /home/audrey/Documents/convolution/Map_inflation/hardware_impl/vivado.jou
# Running On         : audrey-Precision-5520
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7820HQ CPU @ 2.90GHz
# CPU Frequency      : 3598.819 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16612 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18760 MB
# Available Virtual  : 12508 MB
#-----------------------------------------------------------
source script2.tcl
# set proj_name "project1"
# set proj_dir "./project1"
# set part_name "xc7s50csga324-2"
# set top_module "top"
# set sim_top_module "tb_top2"
# set sim_pe "tb_pe"
# set sim_axim_reg "tb_axim_reg"
# set sim_top_fifo "tb_top_fifo"
# set sim_fifo "tb_fifo"
# set sim_weight_loader "tb_weight_loader"
# set bitfile "mapinflation.bit"
# file mkdir sim
# cd sim
# file mkdir work
# cd work
# exec xvlog ./../../pe.v
# exec xvlog ./../../adder_tree.v
# exec xvlog -sv ./../../data_accumulator.sv
# exec xvlog -sv ./../../weight_loader.sv
# exec xvlog -sv ./../../axim_reg.sv
# exec xvlog ./../../fifo.v
# exec xvlog ./../../fifo_axis.v
# exec xvlog ./../../top_fifo.v
# exec xvlog ./../../axis_unpack_data.v
# exec xvlog ./../../delay.v
# exec xvlog ./../../crossbar.v
# exec xvlog ./../../pe_wrapper.v
# exec xvlog ./../../top.v
# exec xvlog ./../../tb_pe.v
# exec xvlog ./../../tb_weight_loader.v
# exec xvlog ./../../tb_axim_reg.v
# exec xvlog ./../../tb_top_fifo.v
# exec xvlog ./../../tb_fifo.v
# exec xvlog ./../../tb_top2.v
# exec xelab $sim_pe -debug all
# exec xelab  $sim_weight_loader -debug all
# exec xelab $sim_axim_reg -debug all
# exec xelab $sim_fifo -debug all
# exec xelab  $sim_top_fifo -debug all
# exec xelab $sim_top_module -debug all
# exec  xsim $sim_top_module --tclbatch ./../../sim.tcl
# cd ../..
# catch {close_design}
# file mkdir synth_place_route
# cd  synth_place_route
# read_verilog ./../pe.v
# read_verilog ./../adder_tree.v
# read_verilog  -sv ./../data_accumulator.sv
# read_verilog -sv ./../weight_loader.sv
# read_verilog -sv ./../axim_reg.sv
# read_verilog ./../fifo.v
# read_verilog ./../fifo_axis.v
# read_verilog ./../top_fifo.v
# read_verilog ./../axis_unpack_data.v
# read_verilog ./../delay.v
# read_verilog ./../pe_wrapper.v
# read_verilog ./../crossbar.v
# read_verilog ./../top.v
# read_xdc ./../timingConstraint.xdc
# synth_design -top $top_module -part $part_name -directive LogicCompaction 
Command: synth_design -top top -part xc7s50csga324-2 -directive LogicCompaction
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 126314
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.070 ; gain = 428.746 ; free physical = 1361 ; free virtual = 10750
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'pipe_flushing', assumed default net type 'wire' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/top.v:182]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'weight_loader' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/weight_loader.sv:3]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'weight_loader' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/weight_loader.sv:3]
INFO: [Synth 8-6157] synthesizing module 'data_accumulator' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/data_accumulator.sv:3]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_accumulator' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/data_accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'axis_unpack_data' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/axis_unpack_data.v:3]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PTR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_axis' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo_axis.v:3]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PTR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo.v:3]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PTR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_axis' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo_axis.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axis_unpack_data' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/axis_unpack_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'pe_wrapper' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/pe_wrapper.v:2]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/pe.v:3]
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/pe.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/adder_tree.v:3]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_axis__parameterized0' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo_axis.v:3]
	Parameter DATAWIDTH bound to: 18 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter PTR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo.v:3]
	Parameter DATAWIDTH bound to: 18 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter PTR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fifo_axis__parameterized0' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/fifo_axis.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/adder_tree.v:3]
INFO: [Synth 8-6157] synthesizing module 'crossbar' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/crossbar.v:3]
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crossbar' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/crossbar.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pe_wrapper' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/pe_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/delay.v:3]
	Parameter LATENCY bound to: 11 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/delay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.008 ; gain = 503.684 ; free physical = 1268 ; free virtual = 10673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.820 ; gain = 521.496 ; free physical = 1268 ; free virtual = 10673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.820 ; gain = 521.496 ; free physical = 1268 ; free virtual = 10673
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1984.820 ; gain = 0.000 ; free physical = 1268 ; free virtual = 10673
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/timingConstraint.xdc]
Finished Parsing XDC File [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/timingConstraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.570 ; gain = 0.000 ; free physical = 1266 ; free virtual = 10668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.570 ; gain = 0.000 ; free physical = 1266 ; free virtual = 10668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2135.570 ; gain = 672.246 ; free physical = 1312 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2143.574 ; gain = 680.250 ; free physical = 1312 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2143.574 ; gain = 680.250 ; free physical = 1304 ; free virtual = 10713
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'weight_loader'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'data_accumulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            LOAD_WEIGHTS |                                0 | 00000000000000000000000000000001
                    IDLE |                                1 | 00000000000000000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'weight_loader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            ACCUMULATING |                                0 | 00000000000000000000000000000000
              OUTPUTTING |                                1 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'data_accumulator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2143.574 ; gain = 680.250 ; free physical = 1301 ; free virtual = 10718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 7     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 10    
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 30    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 53    
+---RAMs : 
	              144 Bit	(8 X 18 bit)          RAMs := 3     
	               32 Bit	(4 X 8 bit)          RAMs := 3     
+---Muxes : 
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.574 ; gain = 680.250 ; free physical = 1352 ; free virtual = 10744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+
|unpacker    | genblk1[0].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|unpacker    | genblk1[1].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|unpacker    | genblk1[2].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|pe_engine   | genblk1[2].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
|pe_engine   | genblk1[1].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
|pe_engine   | genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2163.574 ; gain = 700.250 ; free physical = 1260 ; free virtual = 10652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2167.574 ; gain = 704.250 ; free physical = 1253 ; free virtual = 10653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                                | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+
|unpacker    | genblk1[0].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|unpacker    | genblk1[1].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|unpacker    | genblk1[2].fifo_inst/fifo_inst/MEM_reg                    | Implied   | 4 x 8                | RAM32M x 2  | 
|pe_engine   | genblk1[2].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
|pe_engine   | genblk1[1].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
|pe_engine   | genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg | Implied   | 8 x 18               | RAM32M x 3  | 
+------------+-----------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2190.605 ; gain = 727.281 ; free physical = 1224 ; free virtual = 10632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1105 ; free virtual = 10512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1105 ; free virtual = 10512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   113|
|3     |LUT1     |     1|
|4     |LUT2     |   248|
|5     |LUT3     |    92|
|6     |LUT4     |   264|
|7     |LUT5     |    78|
|8     |LUT6     |   376|
|9     |RAM32M   |    12|
|10    |RAM32X1D |     6|
|11    |FDRE     |   907|
|12    |IBUF     |    36|
|13    |OBUF     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.418 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2346.418 ; gain = 732.344 ; free physical = 1096 ; free virtual = 10518
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2346.426 ; gain = 883.094 ; free physical = 1096 ; free virtual = 10518
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2346.426 ; gain = 0.000 ; free physical = 1246 ; free virtual = 10668
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/timingConstraint.xdc]
Finished Parsing XDC File [/home/audrey/Documents/convolution/Map_inflation/hardware_impl/timingConstraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.445 ; gain = 0.000 ; free physical = 1242 ; free virtual = 10664
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete | Checksum: dd3fdfbc
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2402.445 ; gain = 998.684 ; free physical = 1242 ; free virtual = 10665
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1566.133; main = 1566.133; forked = 267.896
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3060.238; main = 2402.449; forked = 916.660
# write_checkpoint -force  synth_checkpoint.dcp
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2434.461 ; gain = 0.000 ; free physical = 1242 ; free virtual = 10665
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/synth_place_route/synth_checkpoint.dcp' has been generated.
# opt_design  -remap -resynth_remap 
Command: opt_design -remap -resynth_remap
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2437.430 ; gain = 2.969 ; free physical = 1238 ; free virtual = 10649

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 26ff81718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.273 ; gain = 0.000 ; free physical = 1243 ; free virtual = 10637

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26ff81718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.273 ; gain = 0.000 ; free physical = 1243 ; free virtual = 10637
Phase 1 Initialization | Checksum: 26ff81718

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.273 ; gain = 0.000 ; free physical = 1243 ; free virtual = 10637

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 26ff81718

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.016 ; gain = 371.742 ; free physical = 966 ; free virtual = 10374

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 26ff81718

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.016 ; gain = 371.742 ; free physical = 966 ; free virtual = 10374
Phase 2 Timer Update And Timing Data Collection | Checksum: 26ff81718

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.016 ; gain = 371.742 ; free physical = 966 ; free virtual = 10374

Phase 3 Remap
Phase 3 Remap | Checksum: 26ff81718

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.016 ; gain = 371.742 ; free physical = 966 ; free virtual = 10375
Remap | Checksum: 26ff81718
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Remap

Starting refreshPlacementInfo for remap Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.016 ; gain = 0.000 ; free physical = 966 ; free virtual = 10375

Starting timing update for remap Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2824.016 ; gain = 0.000 ; free physical = 950 ; free virtual = 10359

Starting timing path analysis for remap Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2931.016 ; gain = 107.000 ; free physical = 816 ; free virtual = 10209
INFO: [Opt 31-572] Total number of LUTs replicated during resynth remap are 0

Starting suspend timer after remap Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 706 ; free virtual = 10100
Phase 4 Remap | Checksum: 26ff81718

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10078
Remap | Checksum: 26ff81718
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1e68c6cfe

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10078
Post Processing Netlist | Checksum: 1e68c6cfe
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 6 Finalization

Phase 6.1 Finalizing Design Cores and Updating Shapes
Phase 6.1 Finalizing Design Cores and Updating Shapes | Checksum: 2a321d824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10087

Phase 6.2 Verifying Netlist Connectivity
Phase 6.2 Verifying Netlist Connectivity | Checksum: 2a321d824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10087
Phase 6 Finalization | Checksum: 2a321d824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10087
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Remap                    |               0  |               0  |                                              1  |
|  Remap                    |               0  |               0  |                                              1  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2a321d824

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3005.102 ; gain = 552.828 ; free physical = 666 ; free virtual = 10087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 659 ; free virtual = 10086
Ending Netlist Obfuscation Task | Checksum: 2a321d824

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 659 ; free virtual = 10086
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3005.102 ; gain = 570.641 ; free physical = 659 ; free virtual = 10086
# place_design 
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 662 ; free virtual = 10089
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a8ab0816

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 662 ; free virtual = 10089
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 662 ; free virtual = 10085

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 24fbd3205

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3005.102 ; gain = 0.000 ; free physical = 663 ; free virtual = 10085

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 314667052

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 663 ; free virtual = 10085

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 314667052

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 663 ; free virtual = 10085
Phase 1 Placer Initialization | Checksum: 314667052

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 663 ; free virtual = 10085

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2dff6c13e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 714 ; free virtual = 10137

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2d8e71103

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 714 ; free virtual = 10137

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2d8e71103

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 714 ; free virtual = 10137

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 26a143837

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 744 ; free virtual = 10167

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 327d51287

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 744 ; free virtual = 10167

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 9 nets or LUTs. Breaked 0 LUT, combined 9 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 744 ; free virtual = 10167

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              9  |                     9  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              9  |                     9  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 249175180

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 744 ; free virtual = 10166
Phase 2.5 Global Place Phase2 | Checksum: 3196f0ec2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 744 ; free virtual = 10166
Phase 2 Global Placement | Checksum: 3196f0ec2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 744 ; free virtual = 10166

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26b9d8e87

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 743 ; free virtual = 10154

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187664148

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 743 ; free virtual = 10154

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 237e0c785

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 743 ; free virtual = 10154

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9bd3d46

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 743 ; free virtual = 10154

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17fb89dbb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 742 ; free virtual = 10153

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 254acef71

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 742 ; free virtual = 10153

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24cbe1283

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 742 ; free virtual = 10153

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26b7133ff

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 742 ; free virtual = 10153

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2932950f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 763 ; free virtual = 10156
Phase 3 Detail Placement | Checksum: 2932950f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 763 ; free virtual = 10156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 3239b5e41

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.123 | TNS=-45.567 |
Phase 1 Physical Synthesis Initialization | Checksum: 28e40755d

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 758 ; free virtual = 10160
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 35679c07a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 758 ; free virtual = 10160
Phase 4.1.1.1 BUFG Insertion | Checksum: 3239b5e41

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 758 ; free virtual = 10160

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.725. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26537ca9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 700 ; free virtual = 10141

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 700 ; free virtual = 10141
Phase 4.1 Post Commit Optimization | Checksum: 26537ca9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 700 ; free virtual = 10141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26537ca9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26537ca9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132
Phase 4.3 Placer Reporting | Checksum: 26537ca9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 682 ; free virtual = 10132

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 254be7b9b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132
Ending Placer Task | Checksum: 16fabf112

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3044.145 ; gain = 39.043 ; free physical = 682 ; free virtual = 10132
# phys_opt_design  -placement_opt -dsp_register_opt
Command: phys_opt_design -placement_opt -dsp_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 677 ; free virtual = 10126
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.62s |  WALL: 0.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 677 ; free virtual = 10126

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-27.816 |
Phase 1 Physical Synthesis Initialization | Checksum: 189f9b506

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 670 ; free virtual = 10127
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-27.816 |

Phase 2 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 27 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_weight_reg_reg_n_0_[2].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_weight_reg_reg[2]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_10__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_10__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_10__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_10__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_6__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_6__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_14__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_14__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]_0[15].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_2__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_2__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_11__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_11__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_15__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_15__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]_0[12].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[12]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]_0[14].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[14]
INFO: [Physopt 32-663] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_weight_reg_reg_n_0_[1].  Re-placed instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_weight_reg_reg[1]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg_n_0_[1].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg[1]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_30__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_30__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_34__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_34__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]_0[13].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[13]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg_n_0_[2].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg[2]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_29__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_29__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_33__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_33__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_8__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_8__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_12__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_12__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_9__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_9__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_13__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_13__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[15]_0[11].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[11]
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_20__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_20__6
INFO: [Physopt 32-663] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[2]_i_2__6_n_0.  Re-placed instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[2]_i_2__6
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg_n_0_[3].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg[3]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.725 | TNS=-27.816 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 675 ; free virtual = 10117
Phase 2 Single Cell Placement Optimization | Checksum: 1d6ea923e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 675 ; free virtual = 10117

Phase 3 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 25 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_10__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_10__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_10__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_10__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_11__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_11__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_30__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_30__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg_n_0_[2].  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_input_reg_reg[2]/Q
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_29__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[10]_i_29__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_8__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_8__6/O
INFO: [Physopt 32-662] Processed net pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_9__6_n_0.  Did not re-place instance pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output[6]_i_9__6/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124
Phase 3 Multi Cell Placement Optimization | Checksum: 22bc2c062

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124

Phase 4 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 DSP Register Optimization | Checksum: 22bc2c062

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.725 | TNS=-27.816 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     2  |           0  |           3  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124
Ending Physical Synthesis Task | Checksum: 2a9f6579a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 684 ; free virtual = 10124
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design -directive AggressiveExplore
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1fef83fa ConstDB: 0 ShapeSum: e4fed05c RouteDB: aa913336
Post Restoration Checksum: NetGraph: 9ba6216a | NumContArr: 7f608355 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a05899f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 655 ; free virtual = 10071

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a05899f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 640 ; free virtual = 10063

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a05899f9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 640 ; free virtual = 10063
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 143cb4420

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 640 ; free virtual = 10063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.697 | TNS=-21.226| WHS=-0.223 | THS=-68.378|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1790
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1790
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 124927a17

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10062

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 124927a17

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10062

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17fff9ce7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10063
Phase 4 Initial Routing | Checksum: 17fff9ce7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10063
INFO: [Route 35-580] Design has 18 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                         |
+====================+===================+=============================================================+
| clk                | clk               | pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[12]/D |
| clk                | clk               | pe_engine/genblk1[0].genblk1[2].pe_inst/pe_output_reg[14]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[14]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[15]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[0].pe_inst/pe_output_reg[14]/D |
+--------------------+-------------------+-------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 513
 Number of Nodes with overlaps = 235
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.943 | TNS=-51.682| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22b09444f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10062

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.932 | TNS=-46.152| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1ccf1fb37

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 636 ; free virtual = 10066

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.000 | TNS=-45.181| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2393ebe45

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 649 ; free virtual = 10075
Phase 5 Rip-up And Reroute | Checksum: 2393ebe45

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 649 ; free virtual = 10075

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24a711ed2

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 646 ; free virtual = 10071
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.865 | TNS=-37.356| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 35b0113cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 644 ; free virtual = 10069

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 35b0113cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 642 ; free virtual = 10067
Phase 6 Delay and Skew Optimization | Checksum: 35b0113cb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 642 ; free virtual = 10067

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.855 | TNS=-33.857| WHS=0.033  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 376e9924d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063
Phase 7 Post Hold Fix | Checksum: 376e9924d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 38b4a592b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.855 | TNS=-33.857| WHS=0.033  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 38b4a592b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.623934 %
  Global Horizontal Routing Utilization  = 0.715252 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 38b4a592b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 38b4a592b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 2a5577528

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10063
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.694. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 119ff9e81

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 642 ; free virtual = 10091
Phase 12 Incr Placement Change | Checksum: 119ff9e81

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 634 ; free virtual = 10092

Phase 13 Build RT Design
Checksum: PlaceDB: 10f3220e ConstDB: 0 ShapeSum: baa7d475 RouteDB: 4e64a7fe
Post Restoration Checksum: NetGraph: a590588c | NumContArr: 4b809a67 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 27662e82d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 645 ; free virtual = 10085

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 27662e82d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 645 ; free virtual = 10085

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 238d98378

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 645 ; free virtual = 10085
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1cd8063cf

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.762 | TNS=-33.945| WHS=-0.223 | THS=-68.063|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.599378 %
  Global Horizontal Routing Utilization  = 0.691827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 161
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56
  Number of Partially Routed Nets     = 105
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 17cbc3636

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10085

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 17cbc3636

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10085

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1e1f9a88d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10085
Phase 16 Initial Routing | Checksum: 1e1f9a88d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 638 ; free virtual = 10085
INFO: [Route 35-580] Design has 21 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                         |
+====================+===================+=============================================================+
| clk                | clk               | pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[14]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[15]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[0].pe_inst/pe_output_reg[14]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[13]/D |
| clk                | clk               | pe_engine/genblk1[1].genblk1[0].pe_inst/pe_output_reg[13]/D |
+--------------------+-------------------+-------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.780 | TNS=-35.416| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 319ffc13f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 644 ; free virtual = 10079

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.819 | TNS=-35.447| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 22ac6d9d8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
Phase 17 Rip-up And Reroute | Checksum: 22ac6d9d8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 25540ce79

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.713 | TNS=-28.380| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 232008e25

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 232008e25

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
Phase 18 Delay and Skew Optimization | Checksum: 232008e25

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.703 | TNS=-26.625| WHS=0.033  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 2ca819560

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
Phase 19 Post Hold Fix | Checksum: 2ca819560

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 2ca819560

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.703 | TNS=-26.625| WHS=0.033  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 2ca819560

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.637328 %
  Global Horizontal Routing Utilization  = 0.735294 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 2ca819560

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 2ca819560

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 24b59281b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090
INFO: [Route 72-16] Aggressive Explore Summary
+======+========+=====+=======+=====+========+==============+===================+
| Pass |  WNS   | TNS |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+======+========+=====+=======+=====+========+==============+===================+
|  1   | -0.855 |  -  | 0.033 |  -  |  Pass  |   00:00:11   |                   |
|  2   | -0.703 |  -  | 0.033 |  -  |  Pass  |   00:00:07   |         x         |
+------+--------+-----+-------+-----+--------+--------------+-------------------+


Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 24b59281b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.703 | TNS=-26.554| WHS=0.036  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 278737311

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 45.93 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 18630b25f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18630b25f

Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:46 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10090
# phys_opt_design -routing_opt 
Command: phys_opt_design -routing_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.92s |  WALL: 0.26s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.703 | TNS=-26.554 | WHS=0.036 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1dd366fd2

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 663 ; free virtual = 10089
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.703 | TNS=-26.554 | WHS=0.036 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[15]_0[15].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_input_reg_reg_n_0_[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output[10]_i_2__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output[10]_i_10__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[14]_i_21_n_6.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output[6]_i_10__3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: pe_engine/genblk1[1].genblk1[2].pe_inst/pe_output_reg[15]_i_1_n_7.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk. Processed net: clk.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.703 | TNS=-26.554 | WHS=0.036 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
Phase 2 Critical Path Optimization | Checksum: 1dd366fd2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.703 | TNS=-26.554 | WHS=0.036 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:16  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
Ending Physical Synthesis Task | Checksum: 1dd366fd2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
# write_checkpoint -force final_checkpoint.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9777
Wrote PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9778
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9778
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9778
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9779
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9779
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3044.145 ; gain = 0.000 ; free physical = 306 ; free virtual = 9779
INFO: [Common 17-1381] The checkpoint '/home/audrey/Documents/convolution/Map_inflation/hardware_impl/synth_place_route/final_checkpoint.dcp' has been generated.
# report_utilization -file  utilization.rpt
# report_timing_summary -file timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# read_saif -strip_path tb_top2/DUT ./../sim/work/myTop.saif
INFO: [Power 33-167] Parsing SAIF file ./../sim/work/myTop.saif
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file ./../sim/work/myTop.saif
INFO: [Power 33-26] Design nets matched = 181 of 2649
# report_power -file power_utilization.rpt
Command: report_power -file power_utilization.rpt
7% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power_opt -file power_opt.rpt
INFO: [Pwropt 34-45] Reporting existing clock enables to power_opt.rpt.
# report_route_status -file route_status.rpt
# report_place_status -file place_status.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 07:07:29 2026...
