MIPS CPUs have always had cache hardware built tightly into the <FONT class=clozed>pipeline</FONT>.