INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/Lab/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/Lab/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/new/bitmapmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitmapmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/comparision.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/Lab/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/imports/Lab/keyboard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/new/memIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/Lab/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/Lab/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/new/screenmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module screenmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/Lab/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/Lab/vgadisplaydriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgadisplaydriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/new/vgatimer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgatimer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xycounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.srcs/sim_4/imports/Lab/tester_screentest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_screentest
INFO: [VRFC 10-311] analyzing module selfcheck_nopause
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MIE/Desktop/COMP541/Lab/Project/Project.sim/sim_4/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
