// Seed: 1943695260
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign id_2[1] = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd61,
    parameter id_2 = 32'd63
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  inout wire _id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  if (1) begin : LABEL_0
    wire [id_1 : id_2  -  -1] id_4;
  end
  wire [-1 : -1  |  1 'd0] id_5;
endmodule
