Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 +0530 2018
Options: 
Date:    Thu Dec 22 11:41:54 2022
Host:    aed (x86_64 w/Linux 3.10.0-1160.53.1.el7.x86_64) (4cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz 8192KB) (16175820KB)
OS:      CentOS Linux release 7.9.2009 (Core)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 1658 days old.
@genus:root: 1> source lab2-exercise.tcl
Sourcing './lab2-exercise.tcl' (Thu Dec 22 11:42:22 +0530 2022)...
#@ Begin verbose source lab2-exercise.tcl
@file(lab2-exercise.tcl) 10: source ../scripts/setup.tcl
Sourcing '../scripts/setup.tcl' (Thu Dec 22 11:42:22 +0530 2022)...
#@ Begin verbose source scripts/setup.tcl
@file(setup.tcl) 2: set_db init_lib_search_path [list ../input/libs/gsclib045/lef ../input/libs/gsclib045/timing ../input/libs/gsclib045/qrc/qx]
  Setting attribute of root '/': 'init_lib_search_path' = ../input/libs/gsclib045/lef ../input/libs/gsclib045/timing ../input/libs/gsclib045/qrc/qx
@file(setup.tcl) 4: set_db library slow_vdd1v0_basicCells.lib

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Could not find an attribute in the library. [LBR-436]: 574
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
@file(setup.tcl) 6: set_db lef_library {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_EV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_M_WV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x1_HH_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_1x2_VV_C' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M1_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M2_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_M3_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M5_M4_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M6_M5_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M7_M6_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M8_M7_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M9_M8_2x2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M10_M9_2x2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_HV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_VV_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_NH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_M_SH_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_N_NEW' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M11_M10_1x2_VH_S_NEW' has no resistance value.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVSS' on cell 'FSWNX1' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDD' on cell 'FSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVSS' on cell 'FSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VDD' on cell 'FSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWDNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWDNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWDX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWDX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'ExtVDD' on cell 'HSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'HSWX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOHLDX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOHX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISOLX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'ISONLX1_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISOH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISOL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISONH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHL_ISONL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSHLX1_FROM' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOH_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISOL_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONH_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONH_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONL_X1_FROM_OFF' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLH_ISONL_X1_TO_ON' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLHX1_FROM' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'LSLHX1_TO' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'PBUFX2' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'PINVX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RDFFX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'RTLATX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFNX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSRQX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSRX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFSX1' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property. [PHYS-2381]
        : Multiple ports are found on pin 'VSS' on cell 'SRDFFX1' without MUSTJOINALLPORTS in the pin property.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF2RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF2RX2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF2X1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF2X2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF4RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF4RX2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF4X1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'DFF4X2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SDFF2RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SDFF2RX2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SDFF4RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SDFF4RX2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SPDFF2RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SPDFF2RX2' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SPDFF4RX1' defined before, overlapping information will be overwritten.
Warning : Macro already defined before, overlapping information will be overwritten. [PHYS-107]
        : Macro 'SPDFF4RX2' defined before, overlapping information will be overwritten.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

  Library has 324 usable logic and 128 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /home/lab/entc18_dicd/180441C_180534N_180631J/lab2_dft_insertion/work/../input/libs/gsclib045/lef/gsclib045_tech.lef /home/lab/entc18_dicd/180441C_180534N_180631J/lab2_dft_insertion/work/../input/libs/gsclib045/lef/gsclib045_macro.lef /home/lab/entc18_dicd/180441C_180534N_180631J/lab2_dft_insertion/work/../input/libs/gsclib045/lef/gsclib045_multibitsDFF.lef
@file(setup.tcl) 7: set_db qrc_tech_file gpdk045.tch

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /home/lab/entc18_dicd/180441C_180534N_180631J/lab2_dft_insertion/work/../input/libs/gsclib045/qrc/qx/gpdk045.tch
#@ End verbose source scripts/setup.tcl
@file(lab2-exercise.tcl) 13: read_hdl [glob ../input/rtl/*.v]
@file(lab2-exercise.tcl) 16: elaborate uart_top
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'uart_top' from file '../input/rtl/uart_top.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'uart_top' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'uart_top'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7             29                                      elaborate
@file(lab2-exercise.tcl) 19: uniquify uart_top
@file(lab2-exercise.tcl) 22: source ../input/constraints.tcl
Sourcing '../input/constraints.tcl' (Thu Dec 22 11:42:23 +0530 2022)...
#@ Begin verbose source input/constraints.tcl
@file(constraints.tcl) 5: create_clock -name clk_a -period 10 [get_ports clk_a] -waveform {0 5}
@file(constraints.tcl) 6: create_clock -name clk_b -period 10 [get_ports clk_b] -waveform {0 5}
@file(constraints.tcl) 8: set design_inputs [get_ports {tx_parallel_data_in* tx_data_wr_enable_in* rx_data_rd_enable_in*}]
@file(constraints.tcl) 9: set design_outputs [get_ports {tx_busy_out_* rx_full_* rx_parallel_data_out_* rx_parity_error_* rx_stop_bit_error_*}]
@file(constraints.tcl) 11: set design_inputs_a [get_ports {tx_parallel_data_in_a tx_data_wr_enable_in_a rx_data_rd_enable_in_a}]
@file(constraints.tcl) 12: set design_outputs_a [get_ports {tx_busy_out_a rx_full_a rx_parallel_data_out_a rx_parity_error_a rx_stop_bit_error_a}]
@file(constraints.tcl) 14: set design_inputs_b [get_ports {tx_parallel_data_in_b tx_data_wr_enable_in_b rx_data_rd_enable_in_b}]
@file(constraints.tcl) 15: set design_outputs_b [get_ports {tx_busy_out_b rx_full_a rx_parallel_data_out_b rx_parity_error_b rx_stop_bit_error_b}]
@file(constraints.tcl) 17: set_clock_uncertainty 0.5 [all_clocks]
@file(constraints.tcl) 18: set_dont_touch_network [all_clocks]
@file(constraints.tcl) 19: set_dont_touch_network [get_ports {reset_a reset_b}]
@file(constraints.tcl) 21: set_input_delay  6 -clock clk_a  $design_inputs_a
@file(constraints.tcl) 22: set_input_delay  6 -clock clk_b  $design_inputs_b
@file(constraints.tcl) 23: set_output_delay 6 -clock clk_a $design_outputs_a
@file(constraints.tcl) 24: set_output_delay 6 -clock clk_b $design_outputs_b
@file(constraints.tcl) 26: set_load        0.2 $design_outputs
@file(constraints.tcl) 27: set_max_fanout  20  $design_inputs
@file(constraints.tcl) 28: set_fanout_load 2   $design_outputs
@file(constraints.tcl) 30: set_false_path -from [get_clocks clk_a] -to [get_clocks clk_b]
@file(constraints.tcl) 31: set_false_path -from [get_clocks clk_b] -to [get_clocks clk_a]
#@ End verbose source input/constraints.tcl
@file(lab2-exercise.tcl) 29: set_db dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
@file(lab2-exercise.tcl) 32: set_db dft_prefix dft_
  Setting attribute of root '/': 'dft_prefix' = dft_
@file(lab2-exercise.tcl) 35: define_shift_enable -name SE -active high -create_port SE
@file(lab2-exercise.tcl) 38: check_dft_rules
  Checking DFT rules for 'uart_top' module under 'muxed_scan' style

  Checking DFT rules for clock pins
  Checking DFT rules for async. pins
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 48
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 2
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 176
  Percentage of total registers that are scannable: 100%
@file(lab2-exercise.tcl) 47: set_db syn_generic_effort medium
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(lab2-exercise.tcl) 48: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 58 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[3]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 12 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'uart_top' to generic gates using 'medium' effort.
  Setting attribute of design 'uart_top': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'uart_top'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'uart_top'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_292'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_292'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_291'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_291'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_284'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_284'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_283'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_283'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_290'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_290'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_289'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_289'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_288'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_288'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_287'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_287'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_286'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_286'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_285'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_285'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_282'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_282'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'uart_top'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[10]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_a' target slack:    97 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_a)

Cost Group 'clk_b' target slack:    97 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_b)

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 4.397859
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) | 100.0(100.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) | 100.0(100.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      1526      5856       289
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1174      4254       289
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
unloaded       ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_16_reg
unloaded       ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/tick_16_16_reg
constant 0     ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_fsm/state_reg[3]
constant 0     ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_fsm/state_reg[3]
constant 0     ins_uart_transceiver_A/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[10]
constant 0     ins_uart_transceiver_A/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[10]
constant 0     ins_uart_transceiver_B/ins_rx_wrapper/ins_sampling_tick_generator/counter_reg[10]
constant 0     ins_uart_transceiver_B/ins_tx_wrapper/ins_sampling_tick_generator/counter_reg[10]
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'uart_top' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             5              5                                      syn_generic
@file(lab2-exercise.tcl) 51: set_db syn_map_effort medium
  Setting attribute of root '/': 'syn_map_effort' = medium
@file(lab2-exercise.tcl) 52: syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'uart_top' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) | 100.0(100.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) | 100.0(100.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_a' target slack:    97 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_a)

Cost Group 'clk_b' target slack:    97 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_b)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 3355        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_a                97     2520             10000 
         clk_b                97     2520             10000 

 
Global incremental target info
==============================
Cost Group 'clk_a' target slack:    56 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_a)

Cost Group 'clk_b' target slack:    56 ps
Target path end-point (Port: uart_top/rx_stop_bit_error_b)

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                3499        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         clk_a                56     2520             10000 
         clk_b                56     2520             10000 

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 scan_map                   3558        0 
PBS_Techmap-Global Mapping - Elapsed_Time 4, CPU_Time 4.090482
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  51.8( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  48.2( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/uart_top/fv_map.fv.json' for netlist 'fv/uart_top/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/uart_top/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 1.0000000000000018
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  46.4( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  43.1( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:01(00:00:00) |  10.5(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  46.4( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  43.1( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:01(00:00:00) |  10.5(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:uart_top ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  46.4( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  43.1( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:01(00:00:00) |  10.5(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                  3558        0         0       471        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 3558        0         0       471        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                   3558        0         0       471        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  46.4( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  43.1( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:01(00:00:00) |  10.5(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:27) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:24 (Dec22) |  289.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:04(00:00:04) |  46.4( 50.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:28 (Dec22) |  289.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:15(00:00:35) |  00:00:04(00:00:04) |  43.1( 50.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:01(00:00:00) |  10.5(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:35) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:42:32 (Dec22) |  311.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
   Reason      Instance Name
-----------------------------
constant 0     ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]
constant 0     ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]
constant 0     ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]
constant 0     ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/buffer_empty_counter_reg[4]
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1174      4254       289
##>M:Pre Cleanup                        0         -         -      1174      4254       289
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       764      2570       311
##>M:Const Prop                         0      2519         0       764      2570       311
##>M:Cleanup                            0      2519         0       764      2570       311
##>M:MBCI                               0         -         -       764      2570       311
##>M:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'uart_top'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             7              4                                      syn_map
@file(lab2-exercise.tcl) 55: write_hdl > ../output/uart_top_1.v
@file(lab2-exercise.tcl) 58: report_area > ../report/after_scan_synthesis/area.log
@file(lab2-exercise.tcl) 59: report_timing -nworst 10 > ../report/after_scan_synthesis/timing.log
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'uart_top'.
        : Use 'report timing -lint' for more information.
@file(lab2-exercise.tcl) 60: report_port * > ../report/after_scan_synthesis/ports.log
@file(lab2-exercise.tcl) 61: report_power > ../report/after_scan_synthesis/power.log
@file(lab2-exercise.tcl) 64: define_scan_chain -name top_chain_a1 -sdi scan_in_a1 -sdo scan_out_a1 -non_shared_output -create_ports -domain clk_a
Pin or port 'scan_in_a1' not found.
Pin or port 'scan_out_a1' not found.
@file(lab2-exercise.tcl) 65: define_scan_chain -name top_chain_a2 -sdi scan_in_a2 -sdo scan_out_a2 -non_shared_output -create_ports -domain clk_a
Pin or port 'scan_in_a2' not found.
Pin or port 'scan_out_a2' not found.
@file(lab2-exercise.tcl) 67: define_scan_chain -name top_chain_b1 -sdi scan_in_b1 -sdo scan_out_b1 -non_shared_output -create_ports -domain clk_b
Pin or port 'scan_in_b1' not found.
Pin or port 'scan_out_b1' not found.
@file(lab2-exercise.tcl) 68: define_scan_chain -name top_chain_b2 -sdi scan_in_b2 -sdo scan_out_b2 -non_shared_output -create_ports -domain clk_b
Pin or port 'scan_in_b2' not found.
Pin or port 'scan_out_b2' not found.
@file(lab2-exercise.tcl) 71: connect_scan_chains -preview -auto_create_chains
  Starting DFT Scan Configuration for module 'uart_top' in 'normal' mode, with physical flow OFF 
  Configuring 4 chains for 164 scan f/f 
  Configured 2 chains for Domain: 'clk_a', edge: 'rising'
  	 top_chain_a1 (scan_in_a1 -> scan_out_a1) has 41 registers; Domain:clk_a, edge: rising
  	 top_chain_a2 (scan_in_a2 -> scan_out_a2) has 41 registers; Domain:clk_a, edge: rising
  Configured 2 chains for Domain: 'clk_b', edge: 'rising'
  	 top_chain_b1 (scan_in_b1 -> scan_out_b1) has 41 registers; Domain:clk_b, edge: rising
  	 top_chain_b2 (scan_in_b2 -> scan_out_b2) has 41 registers; Domain:clk_b, edge: rising
Processing 4 scan chains in 'muxed_scan' style.
Default shift enable signal is 'SE': 'port:uart_top/SE' active high.
@file(lab2-exercise.tcl) 74: connect_scan_chains -auto_create_chains
  Starting DFT Scan Configuration for module 'uart_top' in 'normal' mode, with physical flow OFF 
  Configuring 4 chains for 164 scan f/f 
  Configured 2 chains for Domain: 'clk_a', edge: 'rising'
  	 top_chain_a1 (scan_in_a1 -> scan_out_a1) has 41 registers; Domain:clk_a, edge: rising
  	 top_chain_a2 (scan_in_a2 -> scan_out_a2) has 41 registers; Domain:clk_a, edge: rising
  Configured 2 chains for Domain: 'clk_b', edge: 'rising'
  	 top_chain_b1 (scan_in_b1 -> scan_out_b1) has 41 registers; Domain:clk_b, edge: rising
  	 top_chain_b2 (scan_in_b2 -> scan_out_b2) has 41 registers; Domain:clk_b, edge: rising
  Processing 4 scan chains in 'muxed_scan' style.
  Default shift enable signal is 'SE': 'port:uart_top/SE' active high.
Mapping DFT logic introduced by scan chain connection...

Mapping DFT logic done.
@file(lab2-exercise.tcl) 77: syn_opt -incr
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 6.60 ohm (from qrc_tech_file)
Site size           : 1.91 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'uart_top' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                  3621        0         0       471        0        0
 const_prop                 3621        0         0       471        0        0
 hi_fo_buf                  3621        0         0       471        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 3621        0         0       471        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   3621        0         0       471        0        0
 incr_max_trans             3633        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        26  (        0 /        0 )  0.00
        plc_star        26  (        0 /        0 )  0.00
        drc_bufs       124  (        2 /       98 )  0.04
        drc_fopt        24  (        0 /       24 )  0.02
        drc_bufb        24  (        0 /        0 )  0.00
      simple_buf        24  (        0 /        0 )  0.05
             dup        24  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        24  (        0 /        0 )  0.01
       crit_slew        24  (        0 /       22 )  0.06


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   3633        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  3633        0         0       439        0        0
 rem_inv                    3628        0         0       439        0        0
 glob_area                  3624        0         0       439        0        0
 area_down                  3617        0         0       439        0        0
 rem_inv                    3616        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        26  (        0 /        2 )  0.03
         rem_inv         4  (        2 /        2 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        14  (        0 /        4 )  0.04
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        13  (        6 /       13 )  0.04
       area_down        46  (        2 /       14 )  0.14
      size_n_buf         8  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        26  (        0 /        2 )  0.03
         rem_inv         2  (        2 /        2 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 3616        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   3616        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        24  (        0 /        0 )  0.00
        plc_star        24  (        0 /        0 )  0.00
        drc_bufs       120  (        0 /       96 )  0.03
        drc_fopt        24  (        0 /       24 )  0.02
        drc_bufb        24  (        0 /        0 )  0.00
      simple_buf        24  (        0 /        0 )  0.05
             dup        24  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        24  (        0 /        0 )  0.04
       crit_slew        24  (        0 /       22 )  0.06


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   3616        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  3616        0         0       439        0        0
 glob_area                  3613        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf        26  (        0 /        2 )  0.03
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        14  (        0 /        4 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.01
       glob_area        11  (        2 /       11 )  0.04
       area_down        46  (        0 /       13 )  0.13
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                 3613        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   3613        0         0       439        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        24  (        0 /        0 )  0.00
        plc_star        24  (        0 /        0 )  0.00
        drc_bufs       120  (        0 /       96 )  0.04
        drc_fopt        24  (        0 /       24 )  0.02
        drc_bufb        24  (        0 /        0 )  0.00
      simple_buf        24  (        0 /        0 )  0.05
             dup        24  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        24  (        0 /        0 )  0.04
       crit_slew        24  (        0 /       22 )  0.05


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'uart_top'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              2                                      syn_opt
@file(lab2-exercise.tcl) 80: check_dft_rules
  Checking DFT rules for 'uart_top' module under 'muxed_scan' style

  Checking DFT rules for clock pins
  Checking DFT rules for async. pins
  Checking DFT rules for shift registers.
Detected 0 DFT rule violation(s)
	Summary of check_dft_rules
	**************************
	Number of usable scan cells: 48
Clock Rule Violations:
---------------------
	  Internally driven clock net: 0
	      Tied constant clock net: 0
	           Undriven clock net: 0
	Conflicting async & clock net: 0
	              Misc. clock net: 0

Async. set/reset Rule Violations:
--------------------------------
	Internally driven async net: 0
	      Tied active async net: 0
	         Undriven async net: 0
	            Misc. async net: 0

   Total number of DFT violations: 0

  Total number of Test Clock Domains: 2
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 164
  Percentage of total registers that are scannable: 100%
@file(lab2-exercise.tcl) 83: report_scan_setup > ../report/scan_setup.log
@file(lab2-exercise.tcl) 84: report_scan_chains > ../report/scan_chains.log
@file(lab2-exercise.tcl) 87: write_hdl > ../output/uart_top_2.v
@file(lab2-exercise.tcl) 88: write_sdc > ../output/uart_top_2.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(lab2-exercise.tcl) 91: write_scandef > ../output/uart_top_2_scanDEF.scandef
@file(lab2-exercise.tcl) 94: report_area > ../report/after_scan_connect/area.log
@file(lab2-exercise.tcl) 95: report_timing -nworst 10 > ../report/after_scan_connect/timing.log
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'uart_top'.
@file(lab2-exercise.tcl) 96: report_port * > ../report/after_scan_connect/ports.log
@file(lab2-exercise.tcl) 97: report_power > ../report/after_scan_connect/power.log
@file(lab2-exercise.tcl) 100: write_dft_atpg -library ../input/libs/gsclib045/timing/slow_vdd1v0_basicCells.lib
Warning : Potential error generating clock gating report. [RPT_CG-12]
        : 'lp_insert_clock_gating' root attribute is set to 'false'.
        : The 'report clock_gating' command depends on the 'lp_insert_clock_gating' attribute.  Set it to 'true' before calling this command.
----------------------------------------------------------------------------
Modus scripts for ATPG have been written 
 for fullscan mode to directory './test_scripts'.
To generate the ATPG test vectors in fullscan mode :
.... Invoke the script from OS command line as 'modus -file ./test_scripts/runmodus.atpg.tcl'.
To simulate the ATPG generated test vectors in FULLSCAN mode:
.... Invoke the script from OS command line as './test_scripts/run_fullscan_sim'.
------------------------------------------------------------------------
#@ End verbose source lab2-exercise.tcl
0
@genus:root: 2> gui_show
no gcells found!
@genus:root: 3> quit
Normal exit.