// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convex_hull_accel_convex_hull_accel,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.412600,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=20643,HLS_SYN_LUT=39137,HLS_VERSION=2023_2}" *)

module convex_hull_accel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 51'd1;
parameter    ap_ST_fsm_state2 = 51'd2;
parameter    ap_ST_fsm_state3 = 51'd4;
parameter    ap_ST_fsm_state4 = 51'd8;
parameter    ap_ST_fsm_state5 = 51'd16;
parameter    ap_ST_fsm_state6 = 51'd32;
parameter    ap_ST_fsm_state7 = 51'd64;
parameter    ap_ST_fsm_state8 = 51'd128;
parameter    ap_ST_fsm_state9 = 51'd256;
parameter    ap_ST_fsm_state10 = 51'd512;
parameter    ap_ST_fsm_state11 = 51'd1024;
parameter    ap_ST_fsm_state12 = 51'd2048;
parameter    ap_ST_fsm_state13 = 51'd4096;
parameter    ap_ST_fsm_state14 = 51'd8192;
parameter    ap_ST_fsm_state15 = 51'd16384;
parameter    ap_ST_fsm_state16 = 51'd32768;
parameter    ap_ST_fsm_state17 = 51'd65536;
parameter    ap_ST_fsm_state18 = 51'd131072;
parameter    ap_ST_fsm_state19 = 51'd262144;
parameter    ap_ST_fsm_state20 = 51'd524288;
parameter    ap_ST_fsm_state21 = 51'd1048576;
parameter    ap_ST_fsm_state22 = 51'd2097152;
parameter    ap_ST_fsm_state23 = 51'd4194304;
parameter    ap_ST_fsm_state24 = 51'd8388608;
parameter    ap_ST_fsm_state25 = 51'd16777216;
parameter    ap_ST_fsm_state26 = 51'd33554432;
parameter    ap_ST_fsm_state27 = 51'd67108864;
parameter    ap_ST_fsm_state28 = 51'd134217728;
parameter    ap_ST_fsm_state29 = 51'd268435456;
parameter    ap_ST_fsm_state30 = 51'd536870912;
parameter    ap_ST_fsm_state31 = 51'd1073741824;
parameter    ap_ST_fsm_state32 = 51'd2147483648;
parameter    ap_ST_fsm_state33 = 51'd4294967296;
parameter    ap_ST_fsm_state34 = 51'd8589934592;
parameter    ap_ST_fsm_state35 = 51'd17179869184;
parameter    ap_ST_fsm_state36 = 51'd34359738368;
parameter    ap_ST_fsm_state37 = 51'd68719476736;
parameter    ap_ST_fsm_state38 = 51'd137438953472;
parameter    ap_ST_fsm_state39 = 51'd274877906944;
parameter    ap_ST_fsm_state40 = 51'd549755813888;
parameter    ap_ST_fsm_state41 = 51'd1099511627776;
parameter    ap_ST_fsm_state42 = 51'd2199023255552;
parameter    ap_ST_fsm_state43 = 51'd4398046511104;
parameter    ap_ST_fsm_state44 = 51'd8796093022208;
parameter    ap_ST_fsm_state45 = 51'd17592186044416;
parameter    ap_ST_fsm_state46 = 51'd35184372088832;
parameter    ap_ST_fsm_state47 = 51'd70368744177664;
parameter    ap_ST_fsm_state48 = 51'd140737488355328;
parameter    ap_ST_fsm_state49 = 51'd281474976710656;
parameter    ap_ST_fsm_state50 = 51'd562949953421312;
parameter    ap_ST_fsm_state51 = 51'd1125899906842624;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [50:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in_data;
wire   [63:0] out_data;
wire   [31:0] rows;
wire   [31:0] cols;
reg   [31:0] hull_size;
reg    hull_size_ap_vld;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state44;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state41;
reg   [0:0] icmp_ln60_reg_1234;
reg   [31:0] cols_read_reg_1134;
reg   [31:0] rows_read_reg_1139;
reg   [63:0] out_data_read_reg_1144;
reg   [63:0] in_data_read_reg_1151;
wire   [7:0] empty_fu_781_p1;
reg   [7:0] empty_reg_1175;
wire   [7:0] empty_32_fu_785_p1;
reg   [7:0] empty_32_reg_1181;
wire   [14:0] mul_ln34_fu_797_p2;
reg   [14:0] mul_ln34_reg_1201;
wire   [31:0] select_ln34_cast_fu_809_p1;
reg   [31:0] select_ln34_cast_reg_1211;
wire   [15:0] bound_fu_819_p2;
reg   [15:0] bound_reg_1218;
wire    ap_CS_fsm_state9;
wire   [30:0] trunc_ln47_fu_828_p1;
reg   [30:0] trunc_ln47_reg_1228;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln60_fu_832_p2;
wire   [30:0] select_ln85_fu_850_p3;
reg   [30:0] select_ln85_reg_1252;
wire   [30:0] add_ln85_2_fu_876_p2;
reg   [30:0] add_ln85_2_reg_1263;
wire    ap_CS_fsm_state16;
wire   [1:0] trunc_ln85_fu_882_p1;
reg   [1:0] trunc_ln85_reg_1268;
wire   [31:0] zext_ln85_fu_908_p1;
wire    ap_CS_fsm_state17;
wire   [31:0] key_x_fu_911_p11;
reg   [31:0] key_x_reg_1319;
wire   [31:0] key_y_fu_934_p11;
reg   [31:0] key_y_reg_1329;
wire   [63:0] zext_ln89_fu_975_p1;
reg   [63:0] zext_ln89_reg_1341;
wire    ap_CS_fsm_state18;
wire   [1:0] trunc_ln90_fu_983_p1;
reg   [1:0] trunc_ln90_reg_1373;
wire    ap_CS_fsm_state19;
wire   [31:0] tmp_fu_987_p11;
reg   [31:0] tmp_reg_1378;
wire   [5:0] trunc_ln90_1_fu_1011_p1;
reg   [5:0] trunc_ln90_1_reg_1388;
wire    ap_CS_fsm_state20;
wire   [5:0] add_ln89_fu_1015_p2;
reg   [5:0] add_ln89_reg_1394;
wire   [0:0] icmp_ln90_fu_1021_p2;
reg   [0:0] icmp_ln90_reg_1399;
wire   [0:0] icmp_ln90_2_fu_1029_p2;
reg   [0:0] icmp_ln90_2_reg_1426;
wire    ap_CS_fsm_state21;
wire   [3:0] pts_y_addr_3_gep_fu_458_p3;
wire    ap_CS_fsm_state22;
wire   [3:0] pts_y_1_addr_3_gep_fu_464_p3;
wire   [3:0] pts_y_2_addr_3_gep_fu_470_p3;
wire   [3:0] pts_y_3_addr_3_gep_fu_476_p3;
reg   [3:0] lshr_ln8_reg_1450;
wire   [31:0] add_ln93_fu_1054_p2;
wire    ap_CS_fsm_state23;
wire   [31:0] t_fu_1111_p2;
reg   [31:0] t_reg_1466;
wire    ap_CS_fsm_state26;
wire   [30:0] add_ln118_fu_1118_p2;
reg   [30:0] add_ln118_reg_1471;
wire   [31:0] hs_fu_1127_p2;
reg   [31:0] hs_reg_1476;
wire    ap_CS_fsm_state28;
reg   [3:0] pts_x_address0;
reg    pts_x_ce0;
reg    pts_x_we0;
reg   [31:0] pts_x_d0;
wire   [31:0] pts_x_q0;
reg   [3:0] pts_x_1_address0;
reg    pts_x_1_ce0;
reg    pts_x_1_we0;
reg   [31:0] pts_x_1_d0;
wire   [31:0] pts_x_1_q0;
reg   [3:0] pts_x_2_address0;
reg    pts_x_2_ce0;
reg    pts_x_2_we0;
reg   [31:0] pts_x_2_d0;
wire   [31:0] pts_x_2_q0;
reg   [3:0] pts_x_3_address0;
reg    pts_x_3_ce0;
reg    pts_x_3_we0;
reg   [31:0] pts_x_3_d0;
wire   [31:0] pts_x_3_q0;
reg   [3:0] pts_y_address0;
reg    pts_y_ce0;
reg    pts_y_we0;
reg   [31:0] pts_y_d0;
wire   [31:0] pts_y_q0;
reg   [3:0] pts_y_1_address0;
reg    pts_y_1_ce0;
reg    pts_y_1_we0;
reg   [31:0] pts_y_1_d0;
wire   [31:0] pts_y_1_q0;
reg   [3:0] pts_y_2_address0;
reg    pts_y_2_ce0;
reg    pts_y_2_we0;
reg   [31:0] pts_y_2_d0;
wire   [31:0] pts_y_2_q0;
reg   [3:0] pts_y_3_address0;
reg    pts_y_3_ce0;
reg    pts_y_3_we0;
reg   [31:0] pts_y_3_d0;
wire   [31:0] pts_y_3_q0;
reg   [3:0] hull_x_address0;
reg    hull_x_ce0;
reg    hull_x_we0;
reg   [31:0] hull_x_d0;
wire   [31:0] hull_x_q0;
reg   [3:0] hull_x_1_address0;
reg    hull_x_1_ce0;
reg    hull_x_1_we0;
reg   [31:0] hull_x_1_d0;
wire   [31:0] hull_x_1_q0;
reg   [3:0] hull_x_2_address0;
reg    hull_x_2_ce0;
reg    hull_x_2_we0;
reg   [31:0] hull_x_2_d0;
wire   [31:0] hull_x_2_q0;
reg   [3:0] hull_x_3_address0;
reg    hull_x_3_ce0;
reg    hull_x_3_we0;
reg   [31:0] hull_x_3_d0;
wire   [31:0] hull_x_3_q0;
reg   [3:0] hull_y_address0;
reg    hull_y_ce0;
reg    hull_y_we0;
reg   [31:0] hull_y_d0;
wire   [31:0] hull_y_q0;
reg   [3:0] hull_y_1_address0;
reg    hull_y_1_ce0;
reg    hull_y_1_we0;
reg   [31:0] hull_y_1_d0;
wire   [31:0] hull_y_1_q0;
reg   [3:0] hull_y_2_address0;
reg    hull_y_2_ce0;
reg    hull_y_2_we0;
reg   [31:0] hull_y_2_d0;
wire   [31:0] hull_y_2_q0;
reg   [3:0] hull_y_3_address0;
reg    hull_y_3_ce0;
reg    hull_y_3_we0;
reg   [31:0] hull_y_3_d0;
wire   [31:0] hull_y_3_q0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WVALID;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WDATA;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WSTRB;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WLAST;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WID;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_BREADY;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out_ap_vld;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WLAST;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WID;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_RREADY;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_idle;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID;
wire   [7:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WLAST;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WID;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARVALID;
wire   [63:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARADDR;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARID;
wire   [31:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLEN;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARBURST;
wire   [1:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARPROT;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARQOS;
wire   [3:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARREGION;
wire   [0:0] grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARUSER;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_RREADY;
wire    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY;
reg   [31:0] grp_cross_r_fu_1481_a_x_val;
reg   [31:0] grp_cross_r_fu_1481_a_y_val;
reg   [31:0] grp_cross_r_fu_1481_b_x_val;
reg   [31:0] grp_cross_r_fu_1481_b_y_val;
reg   [31:0] grp_cross_r_fu_1481_c_x_val;
reg   [31:0] grp_cross_r_fu_1481_c_y_val;
wire   [31:0] grp_cross_r_fu_1481_ap_return;
reg    grp_cross_r_fu_1481_ap_ce;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [7:0] gmem0_RDATA;
wire   [10:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg   [63:0] gmem1_AWADDR;
reg   [31:0] gmem1_AWLEN;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
reg   [7:0] gmem1_WDATA;
reg   [0:0] gmem1_WSTRB;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [7:0] gmem1_RDATA;
wire   [10:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
reg   [31:0] j_reg_598;
reg   [5:0] j_0_lcssa_ph_reg_608;
wire   [0:0] tmp_128_fu_957_p3;
wire   [0:0] icmp_ln90_1_fu_1025_p2;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    in_img_data_full_n;
reg    in_img_data_write;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire   [7:0] in_img_data_dout;
wire    in_img_data_empty_n;
reg    in_img_data_read;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg;
wire   [0:0] icmp_ln85_1_fu_871_p2;
wire    ap_CS_fsm_state25;
reg   [31:0] k_loc_fu_166;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg;
wire    ap_CS_fsm_state27;
reg   [31:0] k_1_loc_fu_162;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg   [7:0] out_img_data_din;
wire    out_img_data_full_n;
reg    out_img_data_write;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire   [7:0] out_img_data_dout;
wire    out_img_data_empty_n;
reg    out_img_data_read;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
reg    grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire   [63:0] zext_ln85_1_fu_896_p1;
wire   [63:0] zext_ln92_fu_1043_p1;
wire   [63:0] zext_ln95_fu_1080_p1;
wire    ap_CS_fsm_state24;
reg    ap_block_state41;
reg   [30:0] indvars_iv189_fu_246;
reg   [30:0] i_fu_250;
wire   [30:0] add_ln85_1_fu_1092_p2;
wire   [1:0] trunc_ln95_fu_1060_p1;
wire   [31:0] grp_fu_741_p11;
wire   [31:0] grp_fu_741_p9;
wire  signed [14:0] mul_ln34_fu_797_p0;
wire  signed [14:0] mul_ln34_fu_797_p1;
wire   [7:0] bound_fu_819_p0;
wire   [7:0] bound_fu_819_p1;
wire   [30:0] add_ln85_fu_838_p2;
wire   [0:0] icmp_ln85_fu_844_p2;
wire   [3:0] lshr_ln1_fu_886_p4;
wire   [31:0] key_x_fu_911_p9;
wire   [31:0] key_y_fu_934_p9;
wire   [3:0] lshr_ln3_fu_965_p4;
wire   [31:0] tmp_fu_987_p9;
wire   [1:0] tmp_fu_987_p10;
wire   [5:0] add_ln95_fu_1064_p2;
wire   [3:0] lshr_ln6_fu_1070_p4;
reg   [50:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire   [15:0] bound_fu_819_p00;
wire   [15:0] bound_fu_819_p10;
wire   [1:0] grp_fu_741_p1;
wire   [1:0] grp_fu_741_p3;
wire  signed [1:0] grp_fu_741_p5;
wire  signed [1:0] grp_fu_741_p7;
wire   [1:0] key_x_fu_911_p1;
wire   [1:0] key_x_fu_911_p3;
wire  signed [1:0] key_x_fu_911_p5;
wire  signed [1:0] key_x_fu_911_p7;
wire   [1:0] key_y_fu_934_p1;
wire   [1:0] key_y_fu_934_p3;
wire  signed [1:0] key_y_fu_934_p5;
wire  signed [1:0] key_y_fu_934_p7;
wire   [1:0] tmp_fu_987_p1;
wire   [1:0] tmp_fu_987_p3;
wire  signed [1:0] tmp_fu_987_p5;
wire  signed [1:0] tmp_fu_987_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 51'd1;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg = 1'b0;
#0 grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg = 1'b0;
#0 indvars_iv189_fu_246 = 31'd0;
#0 i_fu_250 = 31'd0;
end

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_x_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_x_address0),
    .ce0(pts_x_ce0),
    .we0(pts_x_we0),
    .d0(pts_x_d0),
    .q0(pts_x_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_x_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_x_1_address0),
    .ce0(pts_x_1_ce0),
    .we0(pts_x_1_we0),
    .d0(pts_x_1_d0),
    .q0(pts_x_1_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_x_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_x_2_address0),
    .ce0(pts_x_2_ce0),
    .we0(pts_x_2_we0),
    .d0(pts_x_2_d0),
    .q0(pts_x_2_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_x_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_x_3_address0),
    .ce0(pts_x_3_ce0),
    .we0(pts_x_3_we0),
    .d0(pts_x_3_d0),
    .q0(pts_x_3_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_y_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_y_address0),
    .ce0(pts_y_ce0),
    .we0(pts_y_we0),
    .d0(pts_y_d0),
    .q0(pts_y_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_y_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_y_1_address0),
    .ce0(pts_y_1_ce0),
    .we0(pts_y_1_we0),
    .d0(pts_y_1_d0),
    .q0(pts_y_1_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_y_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_y_2_address0),
    .ce0(pts_y_2_ce0),
    .we0(pts_y_2_we0),
    .d0(pts_y_2_d0),
    .q0(pts_y_2_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
pts_y_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(pts_y_3_address0),
    .ce0(pts_y_3_ce0),
    .we0(pts_y_3_we0),
    .d0(pts_y_3_d0),
    .q0(pts_y_3_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_x_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_x_address0),
    .ce0(hull_x_ce0),
    .we0(hull_x_we0),
    .d0(hull_x_d0),
    .q0(hull_x_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_x_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_x_1_address0),
    .ce0(hull_x_1_ce0),
    .we0(hull_x_1_we0),
    .d0(hull_x_1_d0),
    .q0(hull_x_1_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_x_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_x_2_address0),
    .ce0(hull_x_2_ce0),
    .we0(hull_x_2_we0),
    .d0(hull_x_2_d0),
    .q0(hull_x_2_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_x_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_x_3_address0),
    .ce0(hull_x_3_ce0),
    .we0(hull_x_3_we0),
    .d0(hull_x_3_d0),
    .q0(hull_x_3_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_y_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_y_address0),
    .ce0(hull_y_ce0),
    .we0(hull_y_we0),
    .d0(hull_y_d0),
    .q0(hull_y_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_y_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_y_1_address0),
    .ce0(hull_y_1_ce0),
    .we0(hull_y_1_we0),
    .d0(hull_y_1_d0),
    .q0(hull_y_1_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_y_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_y_2_address0),
    .ce0(hull_y_2_ce0),
    .we0(hull_y_2_we0),
    .d0(hull_y_2_d0),
    .q0(hull_y_2_q0)
);

convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
hull_y_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(hull_y_3_address0),
    .ce0(hull_y_3_ce0),
    .we0(hull_y_3_we0),
    .d0(hull_y_3_d0),
    .q0(hull_y_3_q0)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready),
    .m_axi_gmem0_AWVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .in_img_data_din(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din),
    .in_img_data_full_n(in_img_data_full_n),
    .in_img_data_write(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write),
    .bound(bound_reg_1218),
    .in_data(in_data_read_reg_1151)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready),
    .in_img_data_dout(in_img_data_dout),
    .in_img_data_empty_n(in_img_data_empty_n),
    .in_img_data_read(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read),
    .bound(bound_reg_1218),
    .empty(empty_reg_1175),
    .pts_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0),
    .pts_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0),
    .pts_y_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0),
    .pts_y_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0),
    .pts_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0),
    .pts_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0),
    .pts_y_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0),
    .pts_y_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0),
    .pts_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0),
    .pts_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0),
    .pts_y_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0),
    .pts_y_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0),
    .pts_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0),
    .pts_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0),
    .pts_y_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0),
    .pts_y_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0),
    .pts_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0),
    .pts_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0),
    .pts_x_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0),
    .pts_x_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0),
    .pts_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0),
    .pts_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0),
    .pts_x_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0),
    .pts_x_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0),
    .pts_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0),
    .pts_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0),
    .pts_x_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0),
    .pts_x_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0),
    .pts_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0),
    .pts_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0),
    .pts_x_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0),
    .pts_x_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0),
    .count_out(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out),
    .count_out_ap_vld(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out_ap_vld)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready),
    .empty(trunc_ln47_reg_1228),
    .hull_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0),
    .hull_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0),
    .hull_x_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0),
    .hull_x_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0),
    .hull_x_q0(hull_x_q0),
    .hull_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0),
    .hull_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0),
    .hull_x_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0),
    .hull_x_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0),
    .hull_x_1_q0(hull_x_1_q0),
    .hull_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0),
    .hull_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0),
    .hull_x_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0),
    .hull_x_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0),
    .hull_x_2_q0(hull_x_2_q0),
    .hull_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0),
    .hull_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0),
    .hull_x_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0),
    .hull_x_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0),
    .hull_x_3_q0(hull_x_3_q0),
    .hull_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0),
    .hull_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0),
    .hull_y_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0),
    .hull_y_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0),
    .hull_y_q0(hull_y_q0),
    .hull_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0),
    .hull_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0),
    .hull_y_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0),
    .hull_y_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0),
    .hull_y_1_q0(hull_y_1_q0),
    .hull_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0),
    .hull_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0),
    .hull_y_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0),
    .hull_y_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0),
    .hull_y_2_q0(hull_y_2_q0),
    .hull_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0),
    .hull_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0),
    .hull_y_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0),
    .hull_y_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0),
    .hull_y_3_q0(hull_y_3_q0),
    .pts_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0),
    .pts_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0),
    .pts_x_q0(pts_x_q0),
    .pts_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0),
    .pts_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0),
    .pts_x_1_q0(pts_x_1_q0),
    .pts_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0),
    .pts_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0),
    .pts_x_2_q0(pts_x_2_q0),
    .pts_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0),
    .pts_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0),
    .pts_x_3_q0(pts_x_3_q0),
    .pts_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0),
    .pts_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0),
    .pts_y_q0(pts_y_q0),
    .pts_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0),
    .pts_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0),
    .pts_y_1_q0(pts_y_1_q0),
    .pts_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0),
    .pts_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0),
    .pts_y_2_q0(pts_y_2_q0),
    .pts_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0),
    .pts_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0),
    .pts_y_3_q0(pts_y_3_q0),
    .k_out(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out),
    .k_out_ap_vld(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld),
    .grp_cross_r_fu_1481_p_din1(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1),
    .grp_cross_r_fu_1481_p_din2(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2),
    .grp_cross_r_fu_1481_p_din3(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3),
    .grp_cross_r_fu_1481_p_din4(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4),
    .grp_cross_r_fu_1481_p_din5(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5),
    .grp_cross_r_fu_1481_p_din6(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6),
    .grp_cross_r_fu_1481_p_dout0(grp_cross_r_fu_1481_ap_return),
    .grp_cross_r_fu_1481_p_ce(grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready),
    .zext_ln118(add_ln118_reg_1471),
    .k_reload(k_loc_fu_166),
    .hull_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0),
    .hull_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0),
    .hull_x_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0),
    .hull_x_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0),
    .hull_x_q0(hull_x_q0),
    .hull_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0),
    .hull_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0),
    .hull_x_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0),
    .hull_x_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0),
    .hull_x_1_q0(hull_x_1_q0),
    .hull_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0),
    .hull_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0),
    .hull_x_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0),
    .hull_x_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0),
    .hull_x_2_q0(hull_x_2_q0),
    .hull_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0),
    .hull_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0),
    .hull_x_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0),
    .hull_x_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0),
    .hull_x_3_q0(hull_x_3_q0),
    .hull_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0),
    .hull_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0),
    .hull_y_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0),
    .hull_y_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0),
    .hull_y_q0(hull_y_q0),
    .hull_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0),
    .hull_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0),
    .hull_y_1_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0),
    .hull_y_1_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0),
    .hull_y_1_q0(hull_y_1_q0),
    .hull_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0),
    .hull_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0),
    .hull_y_2_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0),
    .hull_y_2_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0),
    .hull_y_2_q0(hull_y_2_q0),
    .hull_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0),
    .hull_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0),
    .hull_y_3_we0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0),
    .hull_y_3_d0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0),
    .hull_y_3_q0(hull_y_3_q0),
    .pts_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0),
    .pts_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0),
    .pts_x_q0(pts_x_q0),
    .pts_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0),
    .pts_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0),
    .pts_x_1_q0(pts_x_1_q0),
    .pts_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0),
    .pts_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0),
    .pts_x_2_q0(pts_x_2_q0),
    .pts_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0),
    .pts_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0),
    .pts_x_3_q0(pts_x_3_q0),
    .pts_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0),
    .pts_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0),
    .pts_y_q0(pts_y_q0),
    .pts_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0),
    .pts_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0),
    .pts_y_1_q0(pts_y_1_q0),
    .pts_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0),
    .pts_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0),
    .pts_y_2_q0(pts_y_2_q0),
    .pts_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0),
    .pts_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0),
    .pts_y_3_q0(pts_y_3_q0),
    .t(t_reg_1466),
    .k_1_out(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out),
    .k_1_out_ap_vld(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld),
    .grp_cross_r_fu_1481_p_din1(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1),
    .grp_cross_r_fu_1481_p_din2(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2),
    .grp_cross_r_fu_1481_p_din3(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3),
    .grp_cross_r_fu_1481_p_din4(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4),
    .grp_cross_r_fu_1481_p_din5(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5),
    .grp_cross_r_fu_1481_p_din6(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6),
    .grp_cross_r_fu_1481_p_dout0(grp_cross_r_fu_1481_ap_return),
    .grp_cross_r_fu_1481_p_ce(grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready),
    .out_img_data_din(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din),
    .out_img_data_full_n(out_img_data_full_n),
    .out_img_data_write(grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write),
    .bound(bound_reg_1218)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready),
    .out_img_data_din(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din),
    .out_img_data_full_n(out_img_data_full_n),
    .out_img_data_write(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write),
    .hs(hs_reg_1476),
    .hull_x_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0),
    .hull_x_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0),
    .hull_x_q0(hull_x_q0),
    .hull_x_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0),
    .hull_x_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0),
    .hull_x_1_q0(hull_x_1_q0),
    .hull_x_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0),
    .hull_x_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0),
    .hull_x_2_q0(hull_x_2_q0),
    .hull_x_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0),
    .hull_x_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0),
    .hull_x_3_q0(hull_x_3_q0),
    .hull_y_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0),
    .hull_y_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0),
    .hull_y_q0(hull_y_q0),
    .hull_y_1_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0),
    .hull_y_1_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0),
    .hull_y_1_q0(hull_y_1_q0),
    .hull_y_2_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0),
    .hull_y_2_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0),
    .hull_y_2_q0(hull_y_2_q0),
    .hull_y_3_address0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0),
    .hull_y_3_ce0(grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0),
    .hull_y_3_q0(hull_y_3_q0),
    .cols(cols_read_reg_1134),
    .rows(rows_read_reg_1139)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready),
    .out_img_data_dout(out_img_data_dout),
    .out_img_data_empty_n(out_img_data_empty_n),
    .out_img_data_read(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read),
    .m_axi_gmem1_AWVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(8'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(11'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .bound(bound_reg_1218),
    .out_data(out_data_read_reg_1144)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready),
    .out_img_data_din(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din),
    .out_img_data_full_n(out_img_data_full_n),
    .out_img_data_write(grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write),
    .bound(bound_reg_1218)
);

convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start),
    .ap_done(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done),
    .ap_idle(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_idle),
    .ap_ready(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready),
    .out_img_data_dout(out_img_data_dout),
    .out_img_data_empty_n(out_img_data_empty_n),
    .out_img_data_read(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read),
    .m_axi_gmem1_AWVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(8'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(11'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .bound(bound_reg_1218),
    .out_data(out_data_read_reg_1144)
);

convex_hull_accel_cross_r grp_cross_r_fu_1481(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_x_val(grp_cross_r_fu_1481_a_x_val),
    .a_y_val(grp_cross_r_fu_1481_a_y_val),
    .b_x_val(grp_cross_r_fu_1481_b_x_val),
    .b_y_val(grp_cross_r_fu_1481_b_y_val),
    .c_x_val(grp_cross_r_fu_1481_c_x_val),
    .c_y_val(grp_cross_r_fu_1481_c_y_val),
    .ap_return(grp_cross_r_fu_1481_ap_return),
    .ap_ce(grp_cross_r_fu_1481_ap_ce)
);

convex_hull_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .rows(rows),
    .cols(cols),
    .hull_size(hull_size),
    .hull_size_ap_vld(hull_size_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

convex_hull_accel_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_data(in_data),
    .out_data(out_data)
);

convex_hull_accel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(8'd0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

convex_hull_accel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(gmem1_AWADDR),
    .I_AWLEN(gmem1_AWLEN),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(gmem1_WDATA),
    .I_WSTRB(gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY)
);

convex_hull_accel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U95(
    .din0(pts_y_q0),
    .din1(pts_y_1_q0),
    .din2(pts_y_2_q0),
    .din3(pts_y_3_q0),
    .def(grp_fu_741_p9),
    .sel(trunc_ln90_reg_1373),
    .dout(grp_fu_741_p11)
);

convex_hull_accel_mul_15s_15s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
mul_15s_15s_15_1_1_U96(
    .din0(mul_ln34_fu_797_p0),
    .din1(mul_ln34_fu_797_p1),
    .dout(mul_ln34_fu_797_p2)
);

convex_hull_accel_mul_8ns_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8ns_8ns_16_1_1_U97(
    .din0(bound_fu_819_p0),
    .din1(bound_fu_819_p1),
    .dout(bound_fu_819_p2)
);

convex_hull_accel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U98(
    .din0(pts_x_q0),
    .din1(pts_x_1_q0),
    .din2(pts_x_2_q0),
    .din3(pts_x_3_q0),
    .def(key_x_fu_911_p9),
    .sel(trunc_ln85_reg_1268),
    .dout(key_x_fu_911_p11)
);

convex_hull_accel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U99(
    .din0(pts_y_q0),
    .din1(pts_y_1_q0),
    .din2(pts_y_2_q0),
    .din3(pts_y_3_q0),
    .def(key_y_fu_934_p9),
    .sel(trunc_ln85_reg_1268),
    .dout(key_y_fu_934_p11)
);

convex_hull_accel_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U100(
    .din0(pts_x_q0),
    .din1(pts_x_1_q0),
    .din2(pts_x_2_q0),
    .din3(pts_x_3_q0),
    .def(tmp_fu_987_p9),
    .sel(tmp_fu_987_p10),
    .dout(tmp_fu_987_p11)
);

convex_hull_accel_fifo_w8_d2_S in_img_data_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_din),
    .if_full_n(in_img_data_full_n),
    .if_write(in_img_data_write),
    .if_dout(in_img_data_dout),
    .if_empty_n(in_img_data_empty_n),
    .if_read(in_img_data_read)
);

convex_hull_accel_fifo_w8_d2_S out_img_data_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(out_img_data_din),
    .if_full_n(out_img_data_full_n),
    .if_write(out_img_data_write),
    .if_dout(out_img_data_dout),
    .if_empty_n(out_img_data_empty_n),
    .if_read(out_img_data_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd1))) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state45)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= 1'b1;
        end else if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_ready == 1'b1)) begin
            grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        i_fu_250 <= 31'd1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_fu_250 <= add_ln85_1_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        indvars_iv189_fu_246 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        indvars_iv189_fu_246 <= add_ln85_2_reg_1263;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_2_reg_1426 == 1'd0) & (icmp_ln90_reg_1399 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        j_0_lcssa_ph_reg_608 <= trunc_ln90_1_reg_1388;
    end else if (((icmp_ln90_fu_1021_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln90_1_fu_1025_p2 == 1'd0))) begin
        j_0_lcssa_ph_reg_608 <= trunc_ln90_1_fu_1011_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (tmp_128_fu_957_p3 == 1'd1))) begin
        j_0_lcssa_ph_reg_608 <= 6'd63;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        j_reg_598 <= add_ln93_fu_1054_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        j_reg_598 <= zext_ln85_fu_908_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln118_reg_1471 <= add_ln118_fu_1118_p2;
        t_reg_1466 <= t_fu_1111_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln85_2_reg_1263 <= add_ln85_2_fu_876_p2;
        trunc_ln85_reg_1268 <= trunc_ln85_fu_882_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln89_reg_1394 <= add_ln89_fu_1015_p2;
        icmp_ln90_reg_1399 <= icmp_ln90_fu_1021_p2;
        trunc_ln90_1_reg_1388 <= trunc_ln90_1_fu_1011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bound_reg_1218 <= bound_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cols_read_reg_1134 <= cols;
        empty_32_reg_1181 <= empty_32_fu_785_p1;
        empty_reg_1175 <= empty_fu_781_p1;
        in_data_read_reg_1151 <= in_data;
        mul_ln34_reg_1201 <= mul_ln34_fu_797_p2;
        out_data_read_reg_1144 <= out_data;
        rows_read_reg_1139 <= rows;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        hs_reg_1476 <= hs_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln60_reg_1234 <= icmp_ln60_fu_832_p2;
        select_ln85_reg_1252 <= select_ln85_fu_850_p3;
        trunc_ln47_reg_1228 <= trunc_ln47_fu_828_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        icmp_ln90_2_reg_1426 <= icmp_ln90_2_fu_1029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out_ap_vld == 1'b1))) begin
        k_1_loc_fu_162 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_k_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        k_loc_fu_166 <= grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_k_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        key_x_reg_1319 <= key_x_fu_911_p11;
        key_y_reg_1329 <= key_y_fu_934_p11;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        lshr_ln8_reg_1450 <= {{add_ln89_reg_1394[5:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        select_ln34_cast_reg_1211[14 : 0] <= select_ln34_cast_fu_809_p1[14 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_reg_1378 <= tmp_fu_987_p11;
        trunc_ln90_reg_1373 <= trunc_ln90_fu_983_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        zext_ln89_reg_1341[3 : 0] <= zext_ln89_fu_975_p1[3 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done == 1'b0)) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_AWREADY == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state41)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_AWREADY == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

always @ (*) begin
    if ((gmem1_BVALID == 1'b0)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARADDR = in_data_read_reg_1151;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_ARADDR = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARLEN = select_ln34_cast_fu_809_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_ARLEN = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_ARVALID = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_RREADY = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state34) & (gmem1_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (gmem1_AWREADY == 1'b1)))) begin
        gmem1_AWADDR = out_data_read_reg_1144;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_AWADDR = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_AWADDR = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWADDR;
    end else begin
        gmem1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state34) & (gmem1_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (gmem1_AWREADY == 1'b1)))) begin
        gmem1_AWLEN = select_ln34_cast_reg_1211;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_AWLEN = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_AWLEN = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWLEN;
    end else begin
        gmem1_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state34) & (gmem1_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (gmem1_AWREADY == 1'b1)))) begin
        gmem1_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_AWVALID = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_AWVALID = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_AWVALID;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln60_reg_1234 == 1'd0) & (1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41)) | ((1'b1 == ap_CS_fsm_state51) & (gmem1_BVALID == 1'b1)))) begin
        gmem1_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_BREADY = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_BREADY = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_BREADY;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_WDATA = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_WDATA = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WDATA;
    end else begin
        gmem1_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_WSTRB = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_WSTRB = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WSTRB;
    end else begin
        gmem1_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45))) begin
        gmem1_WVALID = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_m_axi_gmem1_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem1_WVALID = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_m_axi_gmem1_WVALID;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state44))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((icmp_ln60_reg_1234 == 1'd0) & (1'b1 == ap_CS_fsm_state41)))) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_a_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_a_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din1;
    end else begin
        grp_cross_r_fu_1481_a_x_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_a_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_a_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din2;
    end else begin
        grp_cross_r_fu_1481_a_y_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_ap_ce = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_ap_ce = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_cross_r_fu_1481_ap_ce = 1'b0;
    end else begin
        grp_cross_r_fu_1481_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_b_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_b_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din3;
    end else begin
        grp_cross_r_fu_1481_b_x_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_b_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_b_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din4;
    end else begin
        grp_cross_r_fu_1481_b_y_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_c_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din5;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_c_x_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din5;
    end else begin
        grp_cross_r_fu_1481_c_x_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_cross_r_fu_1481_c_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_grp_cross_r_fu_1481_p_din6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_cross_r_fu_1481_c_y_val = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_grp_cross_r_fu_1481_p_din6;
    end else begin
        grp_cross_r_fu_1481_c_y_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        hull_size = hs_fu_1127_p2;
    end else if (((icmp_ln60_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
        hull_size = 32'd0;
    end else begin
        hull_size = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln60_fu_832_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15)))) begin
        hull_size_ap_vld = 1'b1;
    end else begin
        hull_size_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_address0;
    end else begin
        hull_x_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_ce0;
    end else begin
        hull_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_d0;
    end else begin
        hull_x_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_1_we0;
    end else begin
        hull_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_address0;
    end else begin
        hull_x_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_ce0;
    end else begin
        hull_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_d0;
    end else begin
        hull_x_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_2_we0;
    end else begin
        hull_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_address0;
    end else begin
        hull_x_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_ce0;
    end else begin
        hull_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_d0;
    end else begin
        hull_x_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_3_we0;
    end else begin
        hull_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_address0;
    end else begin
        hull_x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_ce0;
    end else begin
        hull_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_d0;
    end else begin
        hull_x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_x_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_x_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_x_we0;
    end else begin
        hull_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_address0;
    end else begin
        hull_y_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_ce0;
    end else begin
        hull_y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_d0;
    end else begin
        hull_y_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_1_we0;
    end else begin
        hull_y_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_address0;
    end else begin
        hull_y_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_ce0;
    end else begin
        hull_y_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_d0;
    end else begin
        hull_y_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_2_we0;
    end else begin
        hull_y_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_address0;
    end else begin
        hull_y_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_ce0;
    end else begin
        hull_y_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_d0;
    end else begin
        hull_y_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_3_we0;
    end else begin
        hull_y_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_address0;
    end else begin
        hull_y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        hull_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_hull_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_ce0;
    end else begin
        hull_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_d0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_d0;
    end else begin
        hull_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        hull_y_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_we0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        hull_y_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_hull_y_we0;
    end else begin
        hull_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        in_img_data_read = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_in_img_data_read;
    end else begin
        in_img_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        in_img_data_write = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_in_img_data_write;
    end else begin
        in_img_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        out_img_data_din = grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out_img_data_din = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_din;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out_img_data_din = grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_din;
    end else begin
        out_img_data_din = grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        out_img_data_read = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_out_img_data_read;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        out_img_data_read = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_out_img_data_read;
    end else begin
        out_img_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        out_img_data_write = grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_out_img_data_write;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        out_img_data_write = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_out_img_data_write;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out_img_data_write = grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_out_img_data_write;
    end else begin
        out_img_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_1_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_1_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pts_x_1_address0 = zext_ln89_fu_975_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_x_1_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_address0;
    end else begin
        pts_x_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_x_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_ce0;
    end else begin
        pts_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_1_d0 = key_x_reg_1319;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_1_d0 = tmp_reg_1378;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_d0;
    end else begin
        pts_x_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd0)) | ((trunc_ln90_reg_1373 == 2'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_x_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_1_we0;
    end else begin
        pts_x_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_2_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_2_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pts_x_2_address0 = zext_ln89_fu_975_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_x_2_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_address0;
    end else begin
        pts_x_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_x_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_ce0;
    end else begin
        pts_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_2_d0 = key_x_reg_1319;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_2_d0 = tmp_reg_1378;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_d0;
    end else begin
        pts_x_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd1)) | ((trunc_ln90_reg_1373 == 2'd1) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_x_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_2_we0;
    end else begin
        pts_x_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_3_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_3_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pts_x_3_address0 = zext_ln89_fu_975_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_x_3_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_address0;
    end else begin
        pts_x_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_x_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_ce0;
    end else begin
        pts_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_3_d0 = key_x_reg_1319;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_3_d0 = tmp_reg_1378;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_d0;
    end else begin
        pts_x_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd2)) | ((trunc_ln90_reg_1373 == 2'd2) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_x_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_3_we0;
    end else begin
        pts_x_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pts_x_address0 = zext_ln89_fu_975_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_x_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_address0;
    end else begin
        pts_x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_ce0;
    end else begin
        pts_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_x_d0 = key_x_reg_1319;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_x_d0 = tmp_reg_1378;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_d0;
    end else begin
        pts_x_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd3)) | ((trunc_ln90_reg_1373 == 2'd3) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_x_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_x_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_x_we0;
    end else begin
        pts_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_1_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_1_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        pts_y_1_address0 = pts_y_1_addr_3_gep_fu_464_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        pts_y_1_address0 = zext_ln89_reg_1341;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_y_1_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_1_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_address0;
    end else begin
        pts_y_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_y_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_1_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_ce0;
    end else begin
        pts_y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_1_d0 = key_y_reg_1329;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_1_d0 = grp_fu_741_p11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_1_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_d0;
    end else begin
        pts_y_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd0)) | ((trunc_ln90_reg_1373 == 2'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_y_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_1_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_1_we0;
    end else begin
        pts_y_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_2_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_2_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        pts_y_2_address0 = pts_y_2_addr_3_gep_fu_470_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        pts_y_2_address0 = zext_ln89_reg_1341;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_y_2_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_2_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_address0;
    end else begin
        pts_y_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_y_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_2_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_ce0;
    end else begin
        pts_y_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_2_d0 = key_y_reg_1329;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_2_d0 = grp_fu_741_p11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_2_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_d0;
    end else begin
        pts_y_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd1)) | ((trunc_ln90_reg_1373 == 2'd1) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_y_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_2_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_2_we0;
    end else begin
        pts_y_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_3_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_3_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        pts_y_3_address0 = pts_y_3_addr_3_gep_fu_476_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        pts_y_3_address0 = zext_ln89_reg_1341;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_y_3_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_3_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_address0;
    end else begin
        pts_y_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_y_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_3_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_ce0;
    end else begin
        pts_y_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_3_d0 = key_y_reg_1329;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_3_d0 = grp_fu_741_p11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_3_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_d0;
    end else begin
        pts_y_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd2)) | ((trunc_ln90_reg_1373 == 2'd2) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_y_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_3_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_3_we0;
    end else begin
        pts_y_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_address0 = zext_ln95_fu_1080_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_address0 = zext_ln92_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        pts_y_address0 = pts_y_addr_3_gep_fu_458_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        pts_y_address0 = zext_ln89_reg_1341;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0))) begin
        pts_y_address0 = zext_ln85_1_fu_896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_address0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_address0;
    end else begin
        pts_y_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd0)))) begin
        pts_y_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        pts_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_pts_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        pts_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_pts_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_ce0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_ce0;
    end else begin
        pts_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        pts_y_d0 = key_y_reg_1329;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        pts_y_d0 = grp_fu_741_p11;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_d0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_d0;
    end else begin
        pts_y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state24) & (trunc_ln95_fu_1060_p1 == 2'd3)) | ((trunc_ln90_reg_1373 == 2'd3) & (1'b1 == ap_CS_fsm_state23)))) begin
        pts_y_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        pts_y_we0 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_pts_y_we0;
    end else begin
        pts_y_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln60_fu_832_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln85_1_fu_871_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (tmp_128_fu_957_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln90_fu_1021_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln90_1_fu_1025_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((icmp_ln90_fu_1021_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20) & (icmp_ln90_1_fu_1025_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln90_2_reg_1426 == 1'd0) & (icmp_ln90_reg_1399 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state25 : begin
            if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (gmem1_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (gmem1_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (gmem1_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_fu_1118_p2 = ($signed(trunc_ln47_reg_1228) + $signed(31'd2147483646));

assign add_ln85_1_fu_1092_p2 = (i_fu_250 + 31'd1);

assign add_ln85_2_fu_876_p2 = (indvars_iv189_fu_246 + 31'd1);

assign add_ln85_fu_838_p2 = ($signed(trunc_ln47_fu_828_p1) + $signed(31'd2147483647));

assign add_ln89_fu_1015_p2 = (trunc_ln90_1_fu_1011_p1 + 6'd1);

assign add_ln93_fu_1054_p2 = ($signed(j_reg_598) + $signed(32'd4294967295));

assign add_ln95_fu_1064_p2 = (j_0_lcssa_ph_reg_608 + 6'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state41 = ((icmp_ln60_reg_1234 == 1'd0) & (gmem1_BVALID == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bound_fu_819_p0 = bound_fu_819_p00;

assign bound_fu_819_p00 = empty_32_reg_1181;

assign bound_fu_819_p1 = bound_fu_819_p10;

assign bound_fu_819_p10 = empty_reg_1175;

assign empty_32_fu_785_p1 = rows[7:0];

assign empty_fu_781_p1 = cols[7:0];

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723_ap_start_reg;

assign grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start = grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729_ap_start_reg;

assign grp_fu_741_p9 = 'bx;

assign hs_fu_1127_p2 = ($signed(k_1_loc_fu_162) + $signed(32'd4294967295));

assign icmp_ln60_fu_832_p2 = (($signed(grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out) < $signed(32'd3)) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_871_p2 = ((indvars_iv189_fu_246 == select_ln85_reg_1252) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_844_p2 = ((add_ln85_fu_838_p2 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln90_1_fu_1025_p2 = ((tmp_reg_1378 == key_x_reg_1319) ? 1'b1 : 1'b0);

assign icmp_ln90_2_fu_1029_p2 = (($signed(grp_fu_741_p11) > $signed(key_y_reg_1329)) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_1021_p2 = (($signed(tmp_reg_1378) > $signed(key_x_reg_1319)) ? 1'b1 : 1'b0);

assign key_x_fu_911_p9 = 'bx;

assign key_y_fu_934_p9 = 'bx;

assign lshr_ln1_fu_886_p4 = {{i_fu_250[5:2]}};

assign lshr_ln3_fu_965_p4 = {{j_reg_598[5:2]}};

assign lshr_ln6_fu_1070_p4 = {{add_ln95_fu_1064_p2[5:2]}};

assign mul_ln34_fu_797_p0 = cols[14:0];

assign mul_ln34_fu_797_p1 = rows[14:0];

assign pts_y_1_addr_3_gep_fu_464_p3 = zext_ln89_reg_1341;

assign pts_y_2_addr_3_gep_fu_470_p3 = zext_ln89_reg_1341;

assign pts_y_3_addr_3_gep_fu_476_p3 = zext_ln89_reg_1341;

assign pts_y_addr_3_gep_fu_458_p3 = zext_ln89_reg_1341;

assign select_ln34_cast_fu_809_p1 = mul_ln34_reg_1201;

assign select_ln85_fu_850_p3 = ((icmp_ln85_fu_844_p2[0:0] == 1'b1) ? add_ln85_fu_838_p2 : 31'd1);

assign t_fu_1111_p2 = (k_loc_fu_166 + 32'd1);

assign tmp_128_fu_957_p3 = j_reg_598[32'd31];

assign tmp_fu_987_p10 = j_reg_598[1:0];

assign tmp_fu_987_p9 = 'bx;

assign trunc_ln47_fu_828_p1 = grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630_count_out[30:0];

assign trunc_ln85_fu_882_p1 = i_fu_250[1:0];

assign trunc_ln90_1_fu_1011_p1 = j_reg_598[5:0];

assign trunc_ln90_fu_983_p1 = j_reg_598[1:0];

assign trunc_ln95_fu_1060_p1 = j_0_lcssa_ph_reg_608[1:0];

assign zext_ln85_1_fu_896_p1 = lshr_ln1_fu_886_p4;

assign zext_ln85_fu_908_p1 = indvars_iv189_fu_246;

assign zext_ln89_fu_975_p1 = lshr_ln3_fu_965_p4;

assign zext_ln92_fu_1043_p1 = lshr_ln8_reg_1450;

assign zext_ln95_fu_1080_p1 = lshr_ln6_fu_1070_p4;

always @ (posedge ap_clk) begin
    select_ln34_cast_reg_1211[31:15] <= 17'b00000000000000000;
    zext_ln89_reg_1341[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //convex_hull_accel
