
BodyComputer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e90  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08005074  08005074  00015074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050a0  080050a0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080050a0  080050a0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050a0  080050a0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050a0  080050a0  000150a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050a4  080050a4  000150a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080050a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000654  2000000c  080050b4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000660  080050b4  00020660  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015131  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002778  00000000  00000000  00035166  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016f0  00000000  00000000  000378e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000015c8  00000000  00000000  00038fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018a10  00000000  00000000  0003a598  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001016d  00000000  00000000  00052fa8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000909ae  00000000  00000000  00063115  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f3ac3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000636c  00000000  00000000  000f3b40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	0800505c 	.word	0x0800505c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	0800505c 	.word	0x0800505c

08000224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000228:	4b08      	ldr	r3, [pc, #32]	; (800024c <HAL_Init+0x28>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <HAL_Init+0x28>)
 800022e:	f043 0310 	orr.w	r3, r3, #16
 8000232:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000234:	2003      	movs	r0, #3
 8000236:	f000 fb45 	bl	80008c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f808 	bl	8000250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000240:	f004 f9fa 	bl	8004638 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000244:	2300      	movs	r3, #0
}
 8000246:	4618      	mov	r0, r3
 8000248:	bd80      	pop	{r7, pc}
 800024a:	bf00      	nop
 800024c:	40022000 	.word	0x40022000

08000250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	b082      	sub	sp, #8
 8000254:	af00      	add	r7, sp, #0
 8000256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000258:	4b12      	ldr	r3, [pc, #72]	; (80002a4 <HAL_InitTick+0x54>)
 800025a:	681a      	ldr	r2, [r3, #0]
 800025c:	4b12      	ldr	r3, [pc, #72]	; (80002a8 <HAL_InitTick+0x58>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	4619      	mov	r1, r3
 8000262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000266:	fbb3 f3f1 	udiv	r3, r3, r1
 800026a:	fbb2 f3f3 	udiv	r3, r2, r3
 800026e:	4618      	mov	r0, r3
 8000270:	f000 fb4f 	bl	8000912 <HAL_SYSTICK_Config>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800027a:	2301      	movs	r3, #1
 800027c:	e00e      	b.n	800029c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2b0f      	cmp	r3, #15
 8000282:	d80a      	bhi.n	800029a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000284:	2200      	movs	r2, #0
 8000286:	6879      	ldr	r1, [r7, #4]
 8000288:	f04f 30ff 	mov.w	r0, #4294967295
 800028c:	f000 fb25 	bl	80008da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000290:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_InitTick+0x5c>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000296:	2300      	movs	r3, #0
 8000298:	e000      	b.n	800029c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800029a:	2301      	movs	r3, #1
}
 800029c:	4618      	mov	r0, r3
 800029e:	3708      	adds	r7, #8
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	20000008 	.word	0x20000008
 80002a8:	20000004 	.word	0x20000004
 80002ac:	20000000 	.word	0x20000000

080002b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002b0:	b480      	push	{r7}
 80002b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <HAL_IncTick+0x1c>)
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	461a      	mov	r2, r3
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <HAL_IncTick+0x20>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	4413      	add	r3, r2
 80002c0:	4a03      	ldr	r2, [pc, #12]	; (80002d0 <HAL_IncTick+0x20>)
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	20000004 	.word	0x20000004
 80002d0:	20000028 	.word	0x20000028

080002d4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  return uwTick;
 80002d8:	4b02      	ldr	r3, [pc, #8]	; (80002e4 <HAL_GetTick+0x10>)
 80002da:	681b      	ldr	r3, [r3, #0]
}
 80002dc:	4618      	mov	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	20000028 	.word	0x20000028

080002e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b084      	sub	sp, #16
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002f0:	f7ff fff0 	bl	80002d4 <HAL_GetTick>
 80002f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000300:	d005      	beq.n	800030e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000302:	4b09      	ldr	r3, [pc, #36]	; (8000328 <HAL_Delay+0x40>)
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	461a      	mov	r2, r3
 8000308:	68fb      	ldr	r3, [r7, #12]
 800030a:	4413      	add	r3, r2
 800030c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800030e:	bf00      	nop
 8000310:	f7ff ffe0 	bl	80002d4 <HAL_GetTick>
 8000314:	4602      	mov	r2, r0
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	68fa      	ldr	r2, [r7, #12]
 800031c:	429a      	cmp	r2, r3
 800031e:	d8f7      	bhi.n	8000310 <HAL_Delay+0x28>
  {
  }
}
 8000320:	bf00      	nop
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000004 	.word	0x20000004

0800032c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b086      	sub	sp, #24
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000334:	2300      	movs	r3, #0
 8000336:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000338:	2300      	movs	r3, #0
 800033a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800033c:	2300      	movs	r3, #0
 800033e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000340:	2300      	movs	r3, #0
 8000342:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d101      	bne.n	800034e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800034a:	2301      	movs	r3, #1
 800034c:	e0ce      	b.n	80004ec <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000358:	2b00      	cmp	r3, #0
 800035a:	d109      	bne.n	8000370 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f004 f996 	bl	800469c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000370:	6878      	ldr	r0, [r7, #4]
 8000372:	f000 f9bd 	bl	80006f0 <ADC_ConversionStop_Disable>
 8000376:	4603      	mov	r3, r0
 8000378:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800037e:	f003 0310 	and.w	r3, r3, #16
 8000382:	2b00      	cmp	r3, #0
 8000384:	f040 80a9 	bne.w	80004da <HAL_ADC_Init+0x1ae>
 8000388:	7dfb      	ldrb	r3, [r7, #23]
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 80a5 	bne.w	80004da <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000394:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000398:	f023 0302 	bic.w	r3, r3, #2
 800039c:	f043 0202 	orr.w	r2, r3, #2
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4951      	ldr	r1, [pc, #324]	; (80004f4 <HAL_ADC_Init+0x1c8>)
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d10a      	bne.n	80003c8 <HAL_ADC_Init+0x9c>
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80003ba:	d002      	beq.n	80003c2 <HAL_ADC_Init+0x96>
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	69db      	ldr	r3, [r3, #28]
 80003c0:	e004      	b.n	80003cc <HAL_ADC_Init+0xa0>
 80003c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003c6:	e001      	b.n	80003cc <HAL_ADC_Init+0xa0>
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003cc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	7b1b      	ldrb	r3, [r3, #12]
 80003d2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80003d4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80003d6:	68ba      	ldr	r2, [r7, #8]
 80003d8:	4313      	orrs	r3, r2
 80003da:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80003e4:	d003      	beq.n	80003ee <HAL_ADC_Init+0xc2>
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	689b      	ldr	r3, [r3, #8]
 80003ea:	2b01      	cmp	r3, #1
 80003ec:	d102      	bne.n	80003f4 <HAL_ADC_Init+0xc8>
 80003ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003f2:	e000      	b.n	80003f6 <HAL_ADC_Init+0xca>
 80003f4:	2300      	movs	r3, #0
 80003f6:	693a      	ldr	r2, [r7, #16]
 80003f8:	4313      	orrs	r3, r2
 80003fa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	7d1b      	ldrb	r3, [r3, #20]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d119      	bne.n	8000438 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	7b1b      	ldrb	r3, [r3, #12]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d109      	bne.n	8000420 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	699b      	ldr	r3, [r3, #24]
 8000410:	3b01      	subs	r3, #1
 8000412:	035a      	lsls	r2, r3, #13
 8000414:	693b      	ldr	r3, [r7, #16]
 8000416:	4313      	orrs	r3, r2
 8000418:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800041c:	613b      	str	r3, [r7, #16]
 800041e:	e00b      	b.n	8000438 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000424:	f043 0220 	orr.w	r2, r3, #32
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000430:	f043 0201 	orr.w	r2, r3, #1
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	685b      	ldr	r3, [r3, #4]
 800043e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	693a      	ldr	r2, [r7, #16]
 8000448:	430a      	orrs	r2, r1
 800044a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	689a      	ldr	r2, [r3, #8]
 8000452:	4b29      	ldr	r3, [pc, #164]	; (80004f8 <HAL_ADC_Init+0x1cc>)
 8000454:	4013      	ands	r3, r2
 8000456:	687a      	ldr	r2, [r7, #4]
 8000458:	6812      	ldr	r2, [r2, #0]
 800045a:	68b9      	ldr	r1, [r7, #8]
 800045c:	430b      	orrs	r3, r1
 800045e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	689b      	ldr	r3, [r3, #8]
 8000464:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000468:	d003      	beq.n	8000472 <HAL_ADC_Init+0x146>
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	2b01      	cmp	r3, #1
 8000470:	d104      	bne.n	800047c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	691b      	ldr	r3, [r3, #16]
 8000476:	3b01      	subs	r3, #1
 8000478:	051b      	lsls	r3, r3, #20
 800047a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000482:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	68fa      	ldr	r2, [r7, #12]
 800048c:	430a      	orrs	r2, r1
 800048e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	689a      	ldr	r2, [r3, #8]
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <HAL_ADC_Init+0x1d0>)
 8000498:	4013      	ands	r3, r2
 800049a:	68ba      	ldr	r2, [r7, #8]
 800049c:	429a      	cmp	r2, r3
 800049e:	d10b      	bne.n	80004b8 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	2200      	movs	r2, #0
 80004a4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004aa:	f023 0303 	bic.w	r3, r3, #3
 80004ae:	f043 0201 	orr.w	r2, r3, #1
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004b6:	e018      	b.n	80004ea <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004bc:	f023 0312 	bic.w	r3, r3, #18
 80004c0:	f043 0210 	orr.w	r2, r3, #16
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004cc:	f043 0201 	orr.w	r2, r3, #1
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80004d4:	2301      	movs	r3, #1
 80004d6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004d8:	e007      	b.n	80004ea <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004de:	f043 0210 	orr.w	r2, r3, #16
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80004e6:	2301      	movs	r3, #1
 80004e8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80004ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80004ec:	4618      	mov	r0, r3
 80004ee:	3718      	adds	r7, #24
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}
 80004f4:	40013c00 	.word	0x40013c00
 80004f8:	ffe1f7fd 	.word	0xffe1f7fd
 80004fc:	ff1f0efe 	.word	0xff1f0efe

08000500 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000500:	b480      	push	{r7}
 8000502:	b085      	sub	sp, #20
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800050a:	2300      	movs	r3, #0
 800050c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800050e:	2300      	movs	r3, #0
 8000510:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000518:	2b01      	cmp	r3, #1
 800051a:	d101      	bne.n	8000520 <HAL_ADC_ConfigChannel+0x20>
 800051c:	2302      	movs	r3, #2
 800051e:	e0dc      	b.n	80006da <HAL_ADC_ConfigChannel+0x1da>
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2201      	movs	r2, #1
 8000524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	685b      	ldr	r3, [r3, #4]
 800052c:	2b06      	cmp	r3, #6
 800052e:	d81c      	bhi.n	800056a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000536:	683b      	ldr	r3, [r7, #0]
 8000538:	685a      	ldr	r2, [r3, #4]
 800053a:	4613      	mov	r3, r2
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	4413      	add	r3, r2
 8000540:	3b05      	subs	r3, #5
 8000542:	221f      	movs	r2, #31
 8000544:	fa02 f303 	lsl.w	r3, r2, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	4019      	ands	r1, r3
 800054c:	683b      	ldr	r3, [r7, #0]
 800054e:	6818      	ldr	r0, [r3, #0]
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685a      	ldr	r2, [r3, #4]
 8000554:	4613      	mov	r3, r2
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	4413      	add	r3, r2
 800055a:	3b05      	subs	r3, #5
 800055c:	fa00 f203 	lsl.w	r2, r0, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	430a      	orrs	r2, r1
 8000566:	635a      	str	r2, [r3, #52]	; 0x34
 8000568:	e03c      	b.n	80005e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	685b      	ldr	r3, [r3, #4]
 800056e:	2b0c      	cmp	r3, #12
 8000570:	d81c      	bhi.n	80005ac <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	685a      	ldr	r2, [r3, #4]
 800057c:	4613      	mov	r3, r2
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	4413      	add	r3, r2
 8000582:	3b23      	subs	r3, #35	; 0x23
 8000584:	221f      	movs	r2, #31
 8000586:	fa02 f303 	lsl.w	r3, r2, r3
 800058a:	43db      	mvns	r3, r3
 800058c:	4019      	ands	r1, r3
 800058e:	683b      	ldr	r3, [r7, #0]
 8000590:	6818      	ldr	r0, [r3, #0]
 8000592:	683b      	ldr	r3, [r7, #0]
 8000594:	685a      	ldr	r2, [r3, #4]
 8000596:	4613      	mov	r3, r2
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	4413      	add	r3, r2
 800059c:	3b23      	subs	r3, #35	; 0x23
 800059e:	fa00 f203 	lsl.w	r2, r0, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	430a      	orrs	r2, r1
 80005a8:	631a      	str	r2, [r3, #48]	; 0x30
 80005aa:	e01b      	b.n	80005e4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80005b2:	683b      	ldr	r3, [r7, #0]
 80005b4:	685a      	ldr	r2, [r3, #4]
 80005b6:	4613      	mov	r3, r2
 80005b8:	009b      	lsls	r3, r3, #2
 80005ba:	4413      	add	r3, r2
 80005bc:	3b41      	subs	r3, #65	; 0x41
 80005be:	221f      	movs	r2, #31
 80005c0:	fa02 f303 	lsl.w	r3, r2, r3
 80005c4:	43db      	mvns	r3, r3
 80005c6:	4019      	ands	r1, r3
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	683b      	ldr	r3, [r7, #0]
 80005ce:	685a      	ldr	r2, [r3, #4]
 80005d0:	4613      	mov	r3, r2
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4413      	add	r3, r2
 80005d6:	3b41      	subs	r3, #65	; 0x41
 80005d8:	fa00 f203 	lsl.w	r2, r0, r3
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	430a      	orrs	r2, r1
 80005e2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	2b09      	cmp	r3, #9
 80005ea:	d91c      	bls.n	8000626 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	68d9      	ldr	r1, [r3, #12]
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	681a      	ldr	r2, [r3, #0]
 80005f6:	4613      	mov	r3, r2
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	4413      	add	r3, r2
 80005fc:	3b1e      	subs	r3, #30
 80005fe:	2207      	movs	r2, #7
 8000600:	fa02 f303 	lsl.w	r3, r2, r3
 8000604:	43db      	mvns	r3, r3
 8000606:	4019      	ands	r1, r3
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	6898      	ldr	r0, [r3, #8]
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4613      	mov	r3, r2
 8000612:	005b      	lsls	r3, r3, #1
 8000614:	4413      	add	r3, r2
 8000616:	3b1e      	subs	r3, #30
 8000618:	fa00 f203 	lsl.w	r2, r0, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	430a      	orrs	r2, r1
 8000622:	60da      	str	r2, [r3, #12]
 8000624:	e019      	b.n	800065a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	6919      	ldr	r1, [r3, #16]
 800062c:	683b      	ldr	r3, [r7, #0]
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4613      	mov	r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	4413      	add	r3, r2
 8000636:	2207      	movs	r2, #7
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	43db      	mvns	r3, r3
 800063e:	4019      	ands	r1, r3
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	6898      	ldr	r0, [r3, #8]
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4613      	mov	r3, r2
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	4413      	add	r3, r2
 800064e:	fa00 f203 	lsl.w	r2, r0, r3
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	430a      	orrs	r2, r1
 8000658:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b10      	cmp	r3, #16
 8000660:	d003      	beq.n	800066a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000666:	2b11      	cmp	r3, #17
 8000668:	d132      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	4a1d      	ldr	r2, [pc, #116]	; (80006e4 <HAL_ADC_ConfigChannel+0x1e4>)
 8000670:	4293      	cmp	r3, r2
 8000672:	d125      	bne.n	80006c0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	689b      	ldr	r3, [r3, #8]
 800067a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800067e:	2b00      	cmp	r3, #0
 8000680:	d126      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	689a      	ldr	r2, [r3, #8]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000690:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000692:	683b      	ldr	r3, [r7, #0]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	2b10      	cmp	r3, #16
 8000698:	d11a      	bne.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <HAL_ADC_ConfigChannel+0x1e8>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a13      	ldr	r2, [pc, #76]	; (80006ec <HAL_ADC_ConfigChannel+0x1ec>)
 80006a0:	fba2 2303 	umull	r2, r3, r2, r3
 80006a4:	0c9a      	lsrs	r2, r3, #18
 80006a6:	4613      	mov	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4413      	add	r3, r2
 80006ac:	005b      	lsls	r3, r3, #1
 80006ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006b0:	e002      	b.n	80006b8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80006b2:	68bb      	ldr	r3, [r7, #8]
 80006b4:	3b01      	subs	r3, #1
 80006b6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d1f9      	bne.n	80006b2 <HAL_ADC_ConfigChannel+0x1b2>
 80006be:	e007      	b.n	80006d0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c4:	f043 0220 	orr.w	r2, r3, #32
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80006cc:	2301      	movs	r3, #1
 80006ce:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	2200      	movs	r2, #0
 80006d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80006d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3714      	adds	r7, #20
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr
 80006e4:	40012400 	.word	0x40012400
 80006e8:	20000008 	.word	0x20000008
 80006ec:	431bde83 	.word	0x431bde83

080006f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	f003 0301 	and.w	r3, r3, #1
 8000706:	2b01      	cmp	r3, #1
 8000708:	d127      	bne.n	800075a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f022 0201 	bic.w	r2, r2, #1
 8000718:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800071a:	f7ff fddb 	bl	80002d4 <HAL_GetTick>
 800071e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000720:	e014      	b.n	800074c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000722:	f7ff fdd7 	bl	80002d4 <HAL_GetTick>
 8000726:	4602      	mov	r2, r0
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	1ad3      	subs	r3, r2, r3
 800072c:	2b02      	cmp	r3, #2
 800072e:	d90d      	bls.n	800074c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000734:	f043 0210 	orr.w	r2, r3, #16
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000740:	f043 0201 	orr.w	r2, r3, #1
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	e007      	b.n	800075c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	689b      	ldr	r3, [r3, #8]
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	2b01      	cmp	r3, #1
 8000758:	d0e3      	beq.n	8000722 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	3710      	adds	r7, #16
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000774:	4b0c      	ldr	r3, [pc, #48]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800077a:	68ba      	ldr	r2, [r7, #8]
 800077c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000780:	4013      	ands	r3, r2
 8000782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800078c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000796:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <__NVIC_SetPriorityGrouping+0x44>)
 8000798:	68bb      	ldr	r3, [r7, #8]
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007b0:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <__NVIC_GetPriorityGrouping+0x18>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	0a1b      	lsrs	r3, r3, #8
 80007b6:	f003 0307 	and.w	r3, r3, #7
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	4603      	mov	r3, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	db0a      	blt.n	80007f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	b2da      	uxtb	r2, r3
 80007e0:	490c      	ldr	r1, [pc, #48]	; (8000814 <__NVIC_SetPriority+0x4c>)
 80007e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e6:	0112      	lsls	r2, r2, #4
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	440b      	add	r3, r1
 80007ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007f0:	e00a      	b.n	8000808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4908      	ldr	r1, [pc, #32]	; (8000818 <__NVIC_SetPriority+0x50>)
 80007f8:	79fb      	ldrb	r3, [r7, #7]
 80007fa:	f003 030f 	and.w	r3, r3, #15
 80007fe:	3b04      	subs	r3, #4
 8000800:	0112      	lsls	r2, r2, #4
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	440b      	add	r3, r1
 8000806:	761a      	strb	r2, [r3, #24]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000e100 	.word	0xe000e100
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081c:	b480      	push	{r7}
 800081e:	b089      	sub	sp, #36	; 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	60f8      	str	r0, [r7, #12]
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	f003 0307 	and.w	r3, r3, #7
 800082e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	f1c3 0307 	rsb	r3, r3, #7
 8000836:	2b04      	cmp	r3, #4
 8000838:	bf28      	it	cs
 800083a:	2304      	movcs	r3, #4
 800083c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800083e:	69fb      	ldr	r3, [r7, #28]
 8000840:	3304      	adds	r3, #4
 8000842:	2b06      	cmp	r3, #6
 8000844:	d902      	bls.n	800084c <NVIC_EncodePriority+0x30>
 8000846:	69fb      	ldr	r3, [r7, #28]
 8000848:	3b03      	subs	r3, #3
 800084a:	e000      	b.n	800084e <NVIC_EncodePriority+0x32>
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000850:	f04f 32ff 	mov.w	r2, #4294967295
 8000854:	69bb      	ldr	r3, [r7, #24]
 8000856:	fa02 f303 	lsl.w	r3, r2, r3
 800085a:	43da      	mvns	r2, r3
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	401a      	ands	r2, r3
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000864:	f04f 31ff 	mov.w	r1, #4294967295
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	fa01 f303 	lsl.w	r3, r1, r3
 800086e:	43d9      	mvns	r1, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	4313      	orrs	r3, r2
         );
}
 8000876:	4618      	mov	r0, r3
 8000878:	3724      	adds	r7, #36	; 0x24
 800087a:	46bd      	mov	sp, r7
 800087c:	bc80      	pop	{r7}
 800087e:	4770      	bx	lr

08000880 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	3b01      	subs	r3, #1
 800088c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000890:	d301      	bcc.n	8000896 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000892:	2301      	movs	r3, #1
 8000894:	e00f      	b.n	80008b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000896:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <SysTick_Config+0x40>)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3b01      	subs	r3, #1
 800089c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800089e:	210f      	movs	r1, #15
 80008a0:	f04f 30ff 	mov.w	r0, #4294967295
 80008a4:	f7ff ff90 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <SysTick_Config+0x40>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008ae:	4b04      	ldr	r3, [pc, #16]	; (80008c0 <SysTick_Config+0x40>)
 80008b0:	2207      	movs	r2, #7
 80008b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008b4:	2300      	movs	r3, #0
}
 80008b6:	4618      	mov	r0, r3
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	e000e010 	.word	0xe000e010

080008c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	f7ff ff49 	bl	8000764 <__NVIC_SetPriorityGrouping>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008da:	b580      	push	{r7, lr}
 80008dc:	b086      	sub	sp, #24
 80008de:	af00      	add	r7, sp, #0
 80008e0:	4603      	mov	r3, r0
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
 80008e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008ec:	f7ff ff5e 	bl	80007ac <__NVIC_GetPriorityGrouping>
 80008f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	68b9      	ldr	r1, [r7, #8]
 80008f6:	6978      	ldr	r0, [r7, #20]
 80008f8:	f7ff ff90 	bl	800081c <NVIC_EncodePriority>
 80008fc:	4602      	mov	r2, r0
 80008fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000902:	4611      	mov	r1, r2
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ff5f 	bl	80007c8 <__NVIC_SetPriority>
}
 800090a:	bf00      	nop
 800090c:	3718      	adds	r7, #24
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b082      	sub	sp, #8
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ffb0 	bl	8000880 <SysTick_Config>
 8000920:	4603      	mov	r3, r0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b082      	sub	sp, #8
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d101      	bne.n	800093c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8000938:	2301      	movs	r3, #1
 800093a:	e014      	b.n	8000966 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	791b      	ldrb	r3, [r3, #4]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	2b00      	cmp	r3, #0
 8000944:	d105      	bne.n	8000952 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2200      	movs	r2, #0
 800094a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f003 fef9 	bl	8004744 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2202      	movs	r2, #2
 8000956:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	2200      	movs	r2, #0
 800095c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2201      	movs	r2, #1
 8000962:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800096e:	b480      	push	{r7}
 8000970:	b087      	sub	sp, #28
 8000972:	af00      	add	r7, sp, #0
 8000974:	60f8      	str	r0, [r7, #12]
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	795b      	ldrb	r3, [r3, #5]
 800097e:	2b01      	cmp	r3, #1
 8000980:	d101      	bne.n	8000986 <HAL_DAC_ConfigChannel+0x18>
 8000982:	2302      	movs	r3, #2
 8000984:	e04a      	b.n	8000a1c <HAL_DAC_ConfigChannel+0xae>
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	2201      	movs	r2, #1
 800098a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	2202      	movs	r2, #2
 8000990:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	f003 0310 	and.w	r3, r3, #16
 80009a0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	697a      	ldr	r2, [r7, #20]
 80009ac:	4013      	ands	r3, r2
 80009ae:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	4313      	orrs	r3, r2
 80009ba:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	f003 0310 	and.w	r3, r3, #16
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	697a      	ldr	r2, [r7, #20]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	697a      	ldr	r2, [r7, #20]
 80009d4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	6819      	ldr	r1, [r3, #0]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f003 0310 	and.w	r3, r3, #16
 80009e2:	22c0      	movs	r2, #192	; 0xc0
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	43da      	mvns	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	400a      	ands	r2, r1
 80009f0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	6819      	ldr	r1, [r3, #0]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	f003 0310 	and.w	r3, r3, #16
 80009fe:	22c0      	movs	r2, #192	; 0xc0
 8000a00:	fa02 f303 	lsl.w	r3, r2, r3
 8000a04:	43da      	mvns	r2, r3
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	2201      	movs	r2, #1
 8000a12:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	2200      	movs	r2, #0
 8000a18:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	371c      	adds	r7, #28
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr
	...

08000a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b08b      	sub	sp, #44	; 0x2c
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a3a:	e133      	b.n	8000ca4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a40:	fa02 f303 	lsl.w	r3, r2, r3
 8000a44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	69fa      	ldr	r2, [r7, #28]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a50:	69ba      	ldr	r2, [r7, #24]
 8000a52:	69fb      	ldr	r3, [r7, #28]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	f040 8122 	bne.w	8000c9e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	2b12      	cmp	r3, #18
 8000a60:	d034      	beq.n	8000acc <HAL_GPIO_Init+0xa4>
 8000a62:	2b12      	cmp	r3, #18
 8000a64:	d80d      	bhi.n	8000a82 <HAL_GPIO_Init+0x5a>
 8000a66:	2b02      	cmp	r3, #2
 8000a68:	d02b      	beq.n	8000ac2 <HAL_GPIO_Init+0x9a>
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d804      	bhi.n	8000a78 <HAL_GPIO_Init+0x50>
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d031      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d01c      	beq.n	8000ab0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a76:	e048      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a78:	2b03      	cmp	r3, #3
 8000a7a:	d043      	beq.n	8000b04 <HAL_GPIO_Init+0xdc>
 8000a7c:	2b11      	cmp	r3, #17
 8000a7e:	d01b      	beq.n	8000ab8 <HAL_GPIO_Init+0x90>
          break;
 8000a80:	e043      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a82:	4a8f      	ldr	r2, [pc, #572]	; (8000cc0 <HAL_GPIO_Init+0x298>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d026      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
 8000a88:	4a8d      	ldr	r2, [pc, #564]	; (8000cc0 <HAL_GPIO_Init+0x298>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d806      	bhi.n	8000a9c <HAL_GPIO_Init+0x74>
 8000a8e:	4a8d      	ldr	r2, [pc, #564]	; (8000cc4 <HAL_GPIO_Init+0x29c>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d020      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
 8000a94:	4a8c      	ldr	r2, [pc, #560]	; (8000cc8 <HAL_GPIO_Init+0x2a0>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d01d      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
          break;
 8000a9a:	e036      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000a9c:	4a8b      	ldr	r2, [pc, #556]	; (8000ccc <HAL_GPIO_Init+0x2a4>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d019      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
 8000aa2:	4a8b      	ldr	r2, [pc, #556]	; (8000cd0 <HAL_GPIO_Init+0x2a8>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d016      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
 8000aa8:	4a8a      	ldr	r2, [pc, #552]	; (8000cd4 <HAL_GPIO_Init+0x2ac>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d013      	beq.n	8000ad6 <HAL_GPIO_Init+0xae>
          break;
 8000aae:	e02c      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	623b      	str	r3, [r7, #32]
          break;
 8000ab6:	e028      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	3304      	adds	r3, #4
 8000abe:	623b      	str	r3, [r7, #32]
          break;
 8000ac0:	e023      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	3308      	adds	r3, #8
 8000ac8:	623b      	str	r3, [r7, #32]
          break;
 8000aca:	e01e      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	330c      	adds	r3, #12
 8000ad2:	623b      	str	r3, [r7, #32]
          break;
 8000ad4:	e019      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d102      	bne.n	8000ae4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ade:	2304      	movs	r3, #4
 8000ae0:	623b      	str	r3, [r7, #32]
          break;
 8000ae2:	e012      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000aec:	2308      	movs	r3, #8
 8000aee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	69fa      	ldr	r2, [r7, #28]
 8000af4:	611a      	str	r2, [r3, #16]
          break;
 8000af6:	e008      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000af8:	2308      	movs	r3, #8
 8000afa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	69fa      	ldr	r2, [r7, #28]
 8000b00:	615a      	str	r2, [r3, #20]
          break;
 8000b02:	e002      	b.n	8000b0a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
          break;
 8000b08:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b0a:	69bb      	ldr	r3, [r7, #24]
 8000b0c:	2bff      	cmp	r3, #255	; 0xff
 8000b0e:	d801      	bhi.n	8000b14 <HAL_GPIO_Init+0xec>
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	e001      	b.n	8000b18 <HAL_GPIO_Init+0xf0>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	3304      	adds	r3, #4
 8000b18:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	2bff      	cmp	r3, #255	; 0xff
 8000b1e:	d802      	bhi.n	8000b26 <HAL_GPIO_Init+0xfe>
 8000b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b22:	009b      	lsls	r3, r3, #2
 8000b24:	e002      	b.n	8000b2c <HAL_GPIO_Init+0x104>
 8000b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b28:	3b08      	subs	r3, #8
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	210f      	movs	r1, #15
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3a:	43db      	mvns	r3, r3
 8000b3c:	401a      	ands	r2, r3
 8000b3e:	6a39      	ldr	r1, [r7, #32]
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	fa01 f303 	lsl.w	r3, r1, r3
 8000b46:	431a      	orrs	r2, r3
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	f000 80a2 	beq.w	8000c9e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b5a:	4b5f      	ldr	r3, [pc, #380]	; (8000cd8 <HAL_GPIO_Init+0x2b0>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	4a5e      	ldr	r2, [pc, #376]	; (8000cd8 <HAL_GPIO_Init+0x2b0>)
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	6193      	str	r3, [r2, #24]
 8000b66:	4b5c      	ldr	r3, [pc, #368]	; (8000cd8 <HAL_GPIO_Init+0x2b0>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b72:	4a5a      	ldr	r2, [pc, #360]	; (8000cdc <HAL_GPIO_Init+0x2b4>)
 8000b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b76:	089b      	lsrs	r3, r3, #2
 8000b78:	3302      	adds	r3, #2
 8000b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b7e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b82:	f003 0303 	and.w	r3, r3, #3
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	220f      	movs	r2, #15
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	43db      	mvns	r3, r3
 8000b90:	68fa      	ldr	r2, [r7, #12]
 8000b92:	4013      	ands	r3, r2
 8000b94:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a51      	ldr	r2, [pc, #324]	; (8000ce0 <HAL_GPIO_Init+0x2b8>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d01f      	beq.n	8000bde <HAL_GPIO_Init+0x1b6>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a50      	ldr	r2, [pc, #320]	; (8000ce4 <HAL_GPIO_Init+0x2bc>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d019      	beq.n	8000bda <HAL_GPIO_Init+0x1b2>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a4f      	ldr	r2, [pc, #316]	; (8000ce8 <HAL_GPIO_Init+0x2c0>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d013      	beq.n	8000bd6 <HAL_GPIO_Init+0x1ae>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a4e      	ldr	r2, [pc, #312]	; (8000cec <HAL_GPIO_Init+0x2c4>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00d      	beq.n	8000bd2 <HAL_GPIO_Init+0x1aa>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a4d      	ldr	r2, [pc, #308]	; (8000cf0 <HAL_GPIO_Init+0x2c8>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d007      	beq.n	8000bce <HAL_GPIO_Init+0x1a6>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a4c      	ldr	r2, [pc, #304]	; (8000cf4 <HAL_GPIO_Init+0x2cc>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d101      	bne.n	8000bca <HAL_GPIO_Init+0x1a2>
 8000bc6:	2305      	movs	r3, #5
 8000bc8:	e00a      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bca:	2306      	movs	r3, #6
 8000bcc:	e008      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bce:	2304      	movs	r3, #4
 8000bd0:	e006      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	e004      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	e002      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e000      	b.n	8000be0 <HAL_GPIO_Init+0x1b8>
 8000bde:	2300      	movs	r3, #0
 8000be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000be2:	f002 0203 	and.w	r2, r2, #3
 8000be6:	0092      	lsls	r2, r2, #2
 8000be8:	4093      	lsls	r3, r2
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bf0:	493a      	ldr	r1, [pc, #232]	; (8000cdc <HAL_GPIO_Init+0x2b4>)
 8000bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf4:	089b      	lsrs	r3, r3, #2
 8000bf6:	3302      	adds	r3, #2
 8000bf8:	68fa      	ldr	r2, [r7, #12]
 8000bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	685b      	ldr	r3, [r3, #4]
 8000c02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d006      	beq.n	8000c18 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c0a:	4b3b      	ldr	r3, [pc, #236]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	493a      	ldr	r1, [pc, #232]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	600b      	str	r3, [r1, #0]
 8000c16:	e006      	b.n	8000c26 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c18:	4b37      	ldr	r3, [pc, #220]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	4935      	ldr	r1, [pc, #212]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c22:	4013      	ands	r3, r2
 8000c24:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d006      	beq.n	8000c40 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c32:	4b31      	ldr	r3, [pc, #196]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c34:	685a      	ldr	r2, [r3, #4]
 8000c36:	4930      	ldr	r1, [pc, #192]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	604b      	str	r3, [r1, #4]
 8000c3e:	e006      	b.n	8000c4e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c40:	4b2d      	ldr	r3, [pc, #180]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c42:	685a      	ldr	r2, [r3, #4]
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	43db      	mvns	r3, r3
 8000c48:	492b      	ldr	r1, [pc, #172]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c4a:	4013      	ands	r3, r2
 8000c4c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	685b      	ldr	r3, [r3, #4]
 8000c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d006      	beq.n	8000c68 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c5a:	4b27      	ldr	r3, [pc, #156]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c5c:	689a      	ldr	r2, [r3, #8]
 8000c5e:	4926      	ldr	r1, [pc, #152]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c60:	69bb      	ldr	r3, [r7, #24]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	608b      	str	r3, [r1, #8]
 8000c66:	e006      	b.n	8000c76 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c68:	4b23      	ldr	r3, [pc, #140]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c6a:	689a      	ldr	r2, [r3, #8]
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	4921      	ldr	r1, [pc, #132]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d006      	beq.n	8000c90 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c82:	4b1d      	ldr	r3, [pc, #116]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c84:	68da      	ldr	r2, [r3, #12]
 8000c86:	491c      	ldr	r1, [pc, #112]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	60cb      	str	r3, [r1, #12]
 8000c8e:	e006      	b.n	8000c9e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c90:	4b19      	ldr	r3, [pc, #100]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	69bb      	ldr	r3, [r7, #24]
 8000c96:	43db      	mvns	r3, r3
 8000c98:	4917      	ldr	r1, [pc, #92]	; (8000cf8 <HAL_GPIO_Init+0x2d0>)
 8000c9a:	4013      	ands	r3, r2
 8000c9c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000caa:	fa22 f303 	lsr.w	r3, r2, r3
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f47f aec4 	bne.w	8000a3c <HAL_GPIO_Init+0x14>
  }
}
 8000cb4:	bf00      	nop
 8000cb6:	372c      	adds	r7, #44	; 0x2c
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bc80      	pop	{r7}
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	10210000 	.word	0x10210000
 8000cc4:	10110000 	.word	0x10110000
 8000cc8:	10120000 	.word	0x10120000
 8000ccc:	10310000 	.word	0x10310000
 8000cd0:	10320000 	.word	0x10320000
 8000cd4:	10220000 	.word	0x10220000
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40010000 	.word	0x40010000
 8000ce0:	40010800 	.word	0x40010800
 8000ce4:	40010c00 	.word	0x40010c00
 8000ce8:	40011000 	.word	0x40011000
 8000cec:	40011400 	.word	0x40011400
 8000cf0:	40011800 	.word	0x40011800
 8000cf4:	40011c00 	.word	0x40011c00
 8000cf8:	40010400 	.word	0x40010400

08000cfc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	807b      	strh	r3, [r7, #2]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d0c:	787b      	ldrb	r3, [r7, #1]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d003      	beq.n	8000d1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d12:	887a      	ldrh	r2, [r7, #2]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000d18:	e003      	b.n	8000d22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000d1a:	887b      	ldrh	r3, [r7, #2]
 8000d1c:	041a      	lsls	r2, r3, #16
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	611a      	str	r2, [r3, #16]
}
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bc80      	pop	{r7}
 8000d2a:	4770      	bx	lr

08000d2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d101      	bne.n	8000d3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	e10f      	b.n	8000f5e <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d106      	bne.n	8000d58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000d52:	6878      	ldr	r0, [r7, #4]
 8000d54:	f003 fd32 	bl	80047bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2224      	movs	r2, #36	; 0x24
 8000d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f022 0201 	bic.w	r2, r2, #1
 8000d6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000d70:	f000 fdbc 	bl	80018ec <HAL_RCC_GetPCLK1Freq>
 8000d74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	4a7b      	ldr	r2, [pc, #492]	; (8000f68 <HAL_I2C_Init+0x23c>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d807      	bhi.n	8000d90 <HAL_I2C_Init+0x64>
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4a7a      	ldr	r2, [pc, #488]	; (8000f6c <HAL_I2C_Init+0x240>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	bf94      	ite	ls
 8000d88:	2301      	movls	r3, #1
 8000d8a:	2300      	movhi	r3, #0
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	e006      	b.n	8000d9e <HAL_I2C_Init+0x72>
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	4a77      	ldr	r2, [pc, #476]	; (8000f70 <HAL_I2C_Init+0x244>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	bf94      	ite	ls
 8000d98:	2301      	movls	r3, #1
 8000d9a:	2300      	movhi	r3, #0
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e0db      	b.n	8000f5e <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	4a72      	ldr	r2, [pc, #456]	; (8000f74 <HAL_I2C_Init+0x248>)
 8000daa:	fba2 2303 	umull	r2, r3, r2, r3
 8000dae:	0c9b      	lsrs	r3, r3, #18
 8000db0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	68ba      	ldr	r2, [r7, #8]
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6a1b      	ldr	r3, [r3, #32]
 8000dcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	4a64      	ldr	r2, [pc, #400]	; (8000f68 <HAL_I2C_Init+0x23c>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d802      	bhi.n	8000de0 <HAL_I2C_Init+0xb4>
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	e009      	b.n	8000df4 <HAL_I2C_Init+0xc8>
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000de6:	fb02 f303 	mul.w	r3, r2, r3
 8000dea:	4a63      	ldr	r2, [pc, #396]	; (8000f78 <HAL_I2C_Init+0x24c>)
 8000dec:	fba2 2303 	umull	r2, r3, r2, r3
 8000df0:	099b      	lsrs	r3, r3, #6
 8000df2:	3301      	adds	r3, #1
 8000df4:	687a      	ldr	r2, [r7, #4]
 8000df6:	6812      	ldr	r2, [r2, #0]
 8000df8:	430b      	orrs	r3, r1
 8000dfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000e06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	4956      	ldr	r1, [pc, #344]	; (8000f68 <HAL_I2C_Init+0x23c>)
 8000e10:	428b      	cmp	r3, r1
 8000e12:	d80d      	bhi.n	8000e30 <HAL_I2C_Init+0x104>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	1e59      	subs	r1, r3, #1
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e22:	3301      	adds	r3, #1
 8000e24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e28:	2b04      	cmp	r3, #4
 8000e2a:	bf38      	it	cc
 8000e2c:	2304      	movcc	r3, #4
 8000e2e:	e04f      	b.n	8000ed0 <HAL_I2C_Init+0x1a4>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d111      	bne.n	8000e5c <HAL_I2C_Init+0x130>
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	1e58      	subs	r0, r3, #1
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6859      	ldr	r1, [r3, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	440b      	add	r3, r1
 8000e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	bf0c      	ite	eq
 8000e54:	2301      	moveq	r3, #1
 8000e56:	2300      	movne	r3, #0
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	e012      	b.n	8000e82 <HAL_I2C_Init+0x156>
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	1e58      	subs	r0, r3, #1
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6859      	ldr	r1, [r3, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	440b      	add	r3, r1
 8000e6a:	0099      	lsls	r1, r3, #2
 8000e6c:	440b      	add	r3, r1
 8000e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e72:	3301      	adds	r3, #1
 8000e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	bf0c      	ite	eq
 8000e7c:	2301      	moveq	r3, #1
 8000e7e:	2300      	movne	r3, #0
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <HAL_I2C_Init+0x15e>
 8000e86:	2301      	movs	r3, #1
 8000e88:	e022      	b.n	8000ed0 <HAL_I2C_Init+0x1a4>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d10e      	bne.n	8000eb0 <HAL_I2C_Init+0x184>
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	1e58      	subs	r0, r3, #1
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6859      	ldr	r1, [r3, #4]
 8000e9a:	460b      	mov	r3, r1
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	440b      	add	r3, r1
 8000ea0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ea4:	3301      	adds	r3, #1
 8000ea6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000eae:	e00f      	b.n	8000ed0 <HAL_I2C_Init+0x1a4>
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	1e58      	subs	r0, r3, #1
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6859      	ldr	r1, [r3, #4]
 8000eb8:	460b      	mov	r3, r1
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	0099      	lsls	r1, r3, #2
 8000ec0:	440b      	add	r3, r1
 8000ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ecc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ed0:	6879      	ldr	r1, [r7, #4]
 8000ed2:	6809      	ldr	r1, [r1, #0]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	69da      	ldr	r2, [r3, #28]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	431a      	orrs	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8000efe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	6911      	ldr	r1, [r2, #16]
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	68d2      	ldr	r2, [r2, #12]
 8000f0a:	4311      	orrs	r1, r2
 8000f0c:	687a      	ldr	r2, [r7, #4]
 8000f0e:	6812      	ldr	r2, [r2, #0]
 8000f10:	430b      	orrs	r3, r1
 8000f12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	695a      	ldr	r2, [r3, #20]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	699b      	ldr	r3, [r3, #24]
 8000f26:	431a      	orrs	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f042 0201 	orr.w	r2, r2, #1
 8000f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2220      	movs	r2, #32
 8000f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2200      	movs	r2, #0
 8000f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	000186a0 	.word	0x000186a0
 8000f6c:	001e847f 	.word	0x001e847f
 8000f70:	003d08ff 	.word	0x003d08ff
 8000f74:	431bde83 	.word	0x431bde83
 8000f78:	10624dd3 	.word	0x10624dd3

08000f7c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f7e:	b08b      	sub	sp, #44	; 0x2c
 8000f80:	af06      	add	r7, sp, #24
 8000f82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e0d3      	b.n	8001136 <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d106      	bne.n	8000fa8 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f003 ff8c 	bl	8004ec0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2203      	movs	r2, #3
 8000fac:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f002 fd6a 	bl	8003a8e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	687e      	ldr	r6, [r7, #4]
 8000fc2:	466d      	mov	r5, sp
 8000fc4:	f106 0410 	add.w	r4, r6, #16
 8000fc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	602b      	str	r3, [r5, #0]
 8000fd0:	1d33      	adds	r3, r6, #4
 8000fd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd4:	6838      	ldr	r0, [r7, #0]
 8000fd6:	f002 fd33 	bl	8003a40 <USB_CoreInit>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d005      	beq.n	8000fec <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e0a4      	b.n	8001136 <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2100      	movs	r1, #0
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f002 fd67 	bl	8003ac6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	e035      	b.n	800106a <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	015b      	lsls	r3, r3, #5
 8001004:	4413      	add	r3, r2
 8001006:	3329      	adds	r3, #41	; 0x29
 8001008:	2201      	movs	r2, #1
 800100a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	015b      	lsls	r3, r3, #5
 8001012:	4413      	add	r3, r2
 8001014:	3328      	adds	r3, #40	; 0x28
 8001016:	7bfa      	ldrb	r2, [r7, #15]
 8001018:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800101a:	7bfb      	ldrb	r3, [r7, #15]
 800101c:	7bfa      	ldrb	r2, [r7, #15]
 800101e:	b291      	uxth	r1, r2
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	015b      	lsls	r3, r3, #5
 8001024:	4413      	add	r3, r2
 8001026:	3336      	adds	r3, #54	; 0x36
 8001028:	460a      	mov	r2, r1
 800102a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	015b      	lsls	r3, r3, #5
 8001032:	4413      	add	r3, r2
 8001034:	332b      	adds	r3, #43	; 0x2b
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	015b      	lsls	r3, r3, #5
 8001040:	4413      	add	r3, r2
 8001042:	3338      	adds	r3, #56	; 0x38
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	015b      	lsls	r3, r3, #5
 800104e:	4413      	add	r3, r2
 8001050:	333c      	adds	r3, #60	; 0x3c
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	3302      	adds	r3, #2
 800105c:	015b      	lsls	r3, r3, #5
 800105e:	4413      	add	r3, r2
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001064:	7bfb      	ldrb	r3, [r7, #15]
 8001066:	3301      	adds	r3, #1
 8001068:	73fb      	strb	r3, [r7, #15]
 800106a:	7bfa      	ldrb	r2, [r7, #15]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	429a      	cmp	r2, r3
 8001072:	d3c4      	bcc.n	8000ffe <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001074:	2300      	movs	r3, #0
 8001076:	73fb      	strb	r3, [r7, #15]
 8001078:	e031      	b.n	80010de <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	015b      	lsls	r3, r3, #5
 8001080:	4413      	add	r3, r2
 8001082:	f203 1329 	addw	r3, r3, #297	; 0x129
 8001086:	2200      	movs	r2, #0
 8001088:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	015b      	lsls	r3, r3, #5
 8001090:	4413      	add	r3, r2
 8001092:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8001096:	7bfa      	ldrb	r2, [r7, #15]
 8001098:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	015b      	lsls	r3, r3, #5
 80010a0:	4413      	add	r3, r2
 80010a2:	f203 132b 	addw	r3, r3, #299	; 0x12b
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	015b      	lsls	r3, r3, #5
 80010b0:	4413      	add	r3, r2
 80010b2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80010ba:	7bfb      	ldrb	r3, [r7, #15]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	015b      	lsls	r3, r3, #5
 80010c0:	4413      	add	r3, r2
 80010c2:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	687a      	ldr	r2, [r7, #4]
 80010ce:	330a      	adds	r3, #10
 80010d0:	015b      	lsls	r3, r3, #5
 80010d2:	4413      	add	r3, r2
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	3301      	adds	r3, #1
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	7bfa      	ldrb	r2, [r7, #15]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3c8      	bcc.n	800107a <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	603b      	str	r3, [r7, #0]
 80010ee:	687e      	ldr	r6, [r7, #4]
 80010f0:	466d      	mov	r5, sp
 80010f2:	f106 0410 	add.w	r4, r6, #16
 80010f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010fa:	6823      	ldr	r3, [r4, #0]
 80010fc:	602b      	str	r3, [r5, #0]
 80010fe:	1d33      	adds	r3, r6, #4
 8001100:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f002 fceb 	bl	8003ade <USB_DevInit>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d005      	beq.n	800111a <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2202      	movs	r2, #2
 8001112:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e00d      	b.n	8001136 <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2201      	movs	r2, #1
 8001126:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f002 fcf9 	bl	8003b26 <USB_DevDisconnect>

  return HAL_OK;
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001140 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b086      	sub	sp, #24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e26c      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0301 	and.w	r3, r3, #1
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 8087 	beq.w	800126e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001160:	4b92      	ldr	r3, [pc, #584]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f003 030c 	and.w	r3, r3, #12
 8001168:	2b04      	cmp	r3, #4
 800116a:	d00c      	beq.n	8001186 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800116c:	4b8f      	ldr	r3, [pc, #572]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 030c 	and.w	r3, r3, #12
 8001174:	2b08      	cmp	r3, #8
 8001176:	d112      	bne.n	800119e <HAL_RCC_OscConfig+0x5e>
 8001178:	4b8c      	ldr	r3, [pc, #560]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001184:	d10b      	bne.n	800119e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001186:	4b89      	ldr	r3, [pc, #548]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d06c      	beq.n	800126c <HAL_RCC_OscConfig+0x12c>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d168      	bne.n	800126c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e246      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a6:	d106      	bne.n	80011b6 <HAL_RCC_OscConfig+0x76>
 80011a8:	4b80      	ldr	r3, [pc, #512]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a7f      	ldr	r2, [pc, #508]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b2:	6013      	str	r3, [r2, #0]
 80011b4:	e02e      	b.n	8001214 <HAL_RCC_OscConfig+0xd4>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10c      	bne.n	80011d8 <HAL_RCC_OscConfig+0x98>
 80011be:	4b7b      	ldr	r3, [pc, #492]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a7a      	ldr	r2, [pc, #488]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c8:	6013      	str	r3, [r2, #0]
 80011ca:	4b78      	ldr	r3, [pc, #480]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a77      	ldr	r2, [pc, #476]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	e01d      	b.n	8001214 <HAL_RCC_OscConfig+0xd4>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011e0:	d10c      	bne.n	80011fc <HAL_RCC_OscConfig+0xbc>
 80011e2:	4b72      	ldr	r3, [pc, #456]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a71      	ldr	r2, [pc, #452]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ec:	6013      	str	r3, [r2, #0]
 80011ee:	4b6f      	ldr	r3, [pc, #444]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a6e      	ldr	r2, [pc, #440]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e00b      	b.n	8001214 <HAL_RCC_OscConfig+0xd4>
 80011fc:	4b6b      	ldr	r3, [pc, #428]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a6a      	ldr	r2, [pc, #424]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	4b68      	ldr	r3, [pc, #416]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a67      	ldr	r2, [pc, #412]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 800120e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001212:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d013      	beq.n	8001244 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121c:	f7ff f85a 	bl	80002d4 <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	e008      	b.n	8001236 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001224:	f7ff f856 	bl	80002d4 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b64      	cmp	r3, #100	; 0x64
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e1fa      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001236:	4b5d      	ldr	r3, [pc, #372]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0f0      	beq.n	8001224 <HAL_RCC_OscConfig+0xe4>
 8001242:	e014      	b.n	800126e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff f846 	bl	80002d4 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800124c:	f7ff f842 	bl	80002d4 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b64      	cmp	r3, #100	; 0x64
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e1e6      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800125e:	4b53      	ldr	r3, [pc, #332]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d1f0      	bne.n	800124c <HAL_RCC_OscConfig+0x10c>
 800126a:	e000      	b.n	800126e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800126c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d063      	beq.n	8001342 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800127a:	4b4c      	ldr	r3, [pc, #304]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 030c 	and.w	r3, r3, #12
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00b      	beq.n	800129e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001286:	4b49      	ldr	r3, [pc, #292]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 030c 	and.w	r3, r3, #12
 800128e:	2b08      	cmp	r3, #8
 8001290:	d11c      	bne.n	80012cc <HAL_RCC_OscConfig+0x18c>
 8001292:	4b46      	ldr	r3, [pc, #280]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800129a:	2b00      	cmp	r3, #0
 800129c:	d116      	bne.n	80012cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800129e:	4b43      	ldr	r3, [pc, #268]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0302 	and.w	r3, r3, #2
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d005      	beq.n	80012b6 <HAL_RCC_OscConfig+0x176>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	691b      	ldr	r3, [r3, #16]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d001      	beq.n	80012b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e1ba      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b6:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	00db      	lsls	r3, r3, #3
 80012c4:	4939      	ldr	r1, [pc, #228]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80012c6:	4313      	orrs	r3, r2
 80012c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ca:	e03a      	b.n	8001342 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d020      	beq.n	8001316 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012d4:	4b36      	ldr	r3, [pc, #216]	; (80013b0 <HAL_RCC_OscConfig+0x270>)
 80012d6:	2201      	movs	r2, #1
 80012d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7fe fffb 	bl	80002d4 <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e0:	e008      	b.n	80012f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e2:	f7fe fff7 	bl	80002d4 <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d901      	bls.n	80012f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012f0:	2303      	movs	r3, #3
 80012f2:	e19b      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f4:	4b2d      	ldr	r3, [pc, #180]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 0302 	and.w	r3, r3, #2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d0f0      	beq.n	80012e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001300:	4b2a      	ldr	r3, [pc, #168]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4927      	ldr	r1, [pc, #156]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001310:	4313      	orrs	r3, r2
 8001312:	600b      	str	r3, [r1, #0]
 8001314:	e015      	b.n	8001342 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001316:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <HAL_RCC_OscConfig+0x270>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131c:	f7fe ffda 	bl	80002d4 <HAL_GetTick>
 8001320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001324:	f7fe ffd6 	bl	80002d4 <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e17a      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001336:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 0308 	and.w	r3, r3, #8
 800134a:	2b00      	cmp	r3, #0
 800134c:	d03a      	beq.n	80013c4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	699b      	ldr	r3, [r3, #24]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d019      	beq.n	800138a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <HAL_RCC_OscConfig+0x274>)
 8001358:	2201      	movs	r2, #1
 800135a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135c:	f7fe ffba 	bl	80002d4 <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001364:	f7fe ffb6 	bl	80002d4 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b02      	cmp	r3, #2
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e15a      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001376:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <HAL_RCC_OscConfig+0x26c>)
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	2b00      	cmp	r3, #0
 8001380:	d0f0      	beq.n	8001364 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f000 fada 	bl	800193c <RCC_Delay>
 8001388:	e01c      	b.n	80013c4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800138a:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <HAL_RCC_OscConfig+0x274>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001390:	f7fe ffa0 	bl	80002d4 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001396:	e00f      	b.n	80013b8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001398:	f7fe ff9c 	bl	80002d4 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d908      	bls.n	80013b8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e140      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
 80013aa:	bf00      	nop
 80013ac:	40021000 	.word	0x40021000
 80013b0:	42420000 	.word	0x42420000
 80013b4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b8:	4b9e      	ldr	r3, [pc, #632]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80013ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1e9      	bne.n	8001398 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f000 80a6 	beq.w	800151e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013d6:	4b97      	ldr	r3, [pc, #604]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d10d      	bne.n	80013fe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013e2:	4b94      	ldr	r3, [pc, #592]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80013e4:	69db      	ldr	r3, [r3, #28]
 80013e6:	4a93      	ldr	r2, [pc, #588]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ec:	61d3      	str	r3, [r2, #28]
 80013ee:	4b91      	ldr	r3, [pc, #580]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	69db      	ldr	r3, [r3, #28]
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013fa:	2301      	movs	r3, #1
 80013fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013fe:	4b8e      	ldr	r3, [pc, #568]	; (8001638 <HAL_RCC_OscConfig+0x4f8>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001406:	2b00      	cmp	r3, #0
 8001408:	d118      	bne.n	800143c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800140a:	4b8b      	ldr	r3, [pc, #556]	; (8001638 <HAL_RCC_OscConfig+0x4f8>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a8a      	ldr	r2, [pc, #552]	; (8001638 <HAL_RCC_OscConfig+0x4f8>)
 8001410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001416:	f7fe ff5d 	bl	80002d4 <HAL_GetTick>
 800141a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141c:	e008      	b.n	8001430 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141e:	f7fe ff59 	bl	80002d4 <HAL_GetTick>
 8001422:	4602      	mov	r2, r0
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	1ad3      	subs	r3, r2, r3
 8001428:	2b64      	cmp	r3, #100	; 0x64
 800142a:	d901      	bls.n	8001430 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800142c:	2303      	movs	r3, #3
 800142e:	e0fd      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	4b81      	ldr	r3, [pc, #516]	; (8001638 <HAL_RCC_OscConfig+0x4f8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001438:	2b00      	cmp	r3, #0
 800143a:	d0f0      	beq.n	800141e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d106      	bne.n	8001452 <HAL_RCC_OscConfig+0x312>
 8001444:	4b7b      	ldr	r3, [pc, #492]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4a7a      	ldr	r2, [pc, #488]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	6213      	str	r3, [r2, #32]
 8001450:	e02d      	b.n	80014ae <HAL_RCC_OscConfig+0x36e>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d10c      	bne.n	8001474 <HAL_RCC_OscConfig+0x334>
 800145a:	4b76      	ldr	r3, [pc, #472]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800145c:	6a1b      	ldr	r3, [r3, #32]
 800145e:	4a75      	ldr	r2, [pc, #468]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001460:	f023 0301 	bic.w	r3, r3, #1
 8001464:	6213      	str	r3, [r2, #32]
 8001466:	4b73      	ldr	r3, [pc, #460]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	4a72      	ldr	r2, [pc, #456]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800146c:	f023 0304 	bic.w	r3, r3, #4
 8001470:	6213      	str	r3, [r2, #32]
 8001472:	e01c      	b.n	80014ae <HAL_RCC_OscConfig+0x36e>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b05      	cmp	r3, #5
 800147a:	d10c      	bne.n	8001496 <HAL_RCC_OscConfig+0x356>
 800147c:	4b6d      	ldr	r3, [pc, #436]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	4a6c      	ldr	r2, [pc, #432]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001482:	f043 0304 	orr.w	r3, r3, #4
 8001486:	6213      	str	r3, [r2, #32]
 8001488:	4b6a      	ldr	r3, [pc, #424]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4a69      	ldr	r2, [pc, #420]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	e00b      	b.n	80014ae <HAL_RCC_OscConfig+0x36e>
 8001496:	4b67      	ldr	r3, [pc, #412]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	4a66      	ldr	r2, [pc, #408]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800149c:	f023 0301 	bic.w	r3, r3, #1
 80014a0:	6213      	str	r3, [r2, #32]
 80014a2:	4b64      	ldr	r3, [pc, #400]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80014a4:	6a1b      	ldr	r3, [r3, #32]
 80014a6:	4a63      	ldr	r2, [pc, #396]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80014a8:	f023 0304 	bic.w	r3, r3, #4
 80014ac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d015      	beq.n	80014e2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b6:	f7fe ff0d 	bl	80002d4 <HAL_GetTick>
 80014ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014bc:	e00a      	b.n	80014d4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014be:	f7fe ff09 	bl	80002d4 <HAL_GetTick>
 80014c2:	4602      	mov	r2, r0
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e0ab      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d4:	4b57      	ldr	r3, [pc, #348]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d0ee      	beq.n	80014be <HAL_RCC_OscConfig+0x37e>
 80014e0:	e014      	b.n	800150c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e2:	f7fe fef7 	bl	80002d4 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e8:	e00a      	b.n	8001500 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ea:	f7fe fef3 	bl	80002d4 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d901      	bls.n	8001500 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014fc:	2303      	movs	r3, #3
 80014fe:	e095      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001500:	4b4c      	ldr	r3, [pc, #304]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001502:	6a1b      	ldr	r3, [r3, #32]
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1ee      	bne.n	80014ea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800150c:	7dfb      	ldrb	r3, [r7, #23]
 800150e:	2b01      	cmp	r3, #1
 8001510:	d105      	bne.n	800151e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001512:	4b48      	ldr	r3, [pc, #288]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	4a47      	ldr	r2, [pc, #284]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001518:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800151c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	69db      	ldr	r3, [r3, #28]
 8001522:	2b00      	cmp	r3, #0
 8001524:	f000 8081 	beq.w	800162a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001528:	4b42      	ldr	r3, [pc, #264]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f003 030c 	and.w	r3, r3, #12
 8001530:	2b08      	cmp	r3, #8
 8001532:	d061      	beq.n	80015f8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	69db      	ldr	r3, [r3, #28]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d146      	bne.n	80015ca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800153c:	4b3f      	ldr	r3, [pc, #252]	; (800163c <HAL_RCC_OscConfig+0x4fc>)
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001542:	f7fe fec7 	bl	80002d4 <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800154a:	f7fe fec3 	bl	80002d4 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e067      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155c:	4b35      	ldr	r3, [pc, #212]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d1f0      	bne.n	800154a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001570:	d108      	bne.n	8001584 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001572:	4b30      	ldr	r3, [pc, #192]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	492d      	ldr	r1, [pc, #180]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001580:	4313      	orrs	r3, r2
 8001582:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001584:	4b2b      	ldr	r3, [pc, #172]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6a19      	ldr	r1, [r3, #32]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001594:	430b      	orrs	r3, r1
 8001596:	4927      	ldr	r1, [pc, #156]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001598:	4313      	orrs	r3, r2
 800159a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800159c:	4b27      	ldr	r3, [pc, #156]	; (800163c <HAL_RCC_OscConfig+0x4fc>)
 800159e:	2201      	movs	r2, #1
 80015a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a2:	f7fe fe97 	bl	80002d4 <HAL_GetTick>
 80015a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a8:	e008      	b.n	80015bc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015aa:	f7fe fe93 	bl	80002d4 <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b02      	cmp	r3, #2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e037      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015bc:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0f0      	beq.n	80015aa <HAL_RCC_OscConfig+0x46a>
 80015c8:	e02f      	b.n	800162a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ca:	4b1c      	ldr	r3, [pc, #112]	; (800163c <HAL_RCC_OscConfig+0x4fc>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d0:	f7fe fe80 	bl	80002d4 <HAL_GetTick>
 80015d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d8:	f7fe fe7c 	bl	80002d4 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e020      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ea:	4b12      	ldr	r3, [pc, #72]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1f0      	bne.n	80015d8 <HAL_RCC_OscConfig+0x498>
 80015f6:	e018      	b.n	800162a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	69db      	ldr	r3, [r3, #28]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d101      	bne.n	8001604 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e013      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001604:	4b0b      	ldr	r3, [pc, #44]	; (8001634 <HAL_RCC_OscConfig+0x4f4>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	429a      	cmp	r2, r3
 8001616:	d106      	bne.n	8001626 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001622:	429a      	cmp	r2, r3
 8001624:	d001      	beq.n	800162a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800162a:	2300      	movs	r3, #0
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40021000 	.word	0x40021000
 8001638:	40007000 	.word	0x40007000
 800163c:	42420060 	.word	0x42420060

08001640 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d101      	bne.n	8001654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e0d0      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001654:	4b6a      	ldr	r3, [pc, #424]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f003 0307 	and.w	r3, r3, #7
 800165c:	683a      	ldr	r2, [r7, #0]
 800165e:	429a      	cmp	r2, r3
 8001660:	d910      	bls.n	8001684 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001662:	4b67      	ldr	r3, [pc, #412]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f023 0207 	bic.w	r2, r3, #7
 800166a:	4965      	ldr	r1, [pc, #404]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	4313      	orrs	r3, r2
 8001670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001672:	4b63      	ldr	r3, [pc, #396]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0307 	and.w	r3, r3, #7
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	429a      	cmp	r2, r3
 800167e:	d001      	beq.n	8001684 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e0b8      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d020      	beq.n	80016d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	2b00      	cmp	r3, #0
 800169a:	d005      	beq.n	80016a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800169c:	4b59      	ldr	r3, [pc, #356]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4a58      	ldr	r2, [pc, #352]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f003 0308 	and.w	r3, r3, #8
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016b4:	4b53      	ldr	r3, [pc, #332]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	4a52      	ldr	r2, [pc, #328]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016c0:	4b50      	ldr	r3, [pc, #320]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	494d      	ldr	r1, [pc, #308]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016ce:	4313      	orrs	r3, r2
 80016d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d040      	beq.n	8001760 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	4b47      	ldr	r3, [pc, #284]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d115      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e07f      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d107      	bne.n	800170e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016fe:	4b41      	ldr	r3, [pc, #260]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d109      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e073      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170e:	4b3d      	ldr	r3, [pc, #244]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d101      	bne.n	800171e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e06b      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800171e:	4b39      	ldr	r3, [pc, #228]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f023 0203 	bic.w	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	4936      	ldr	r1, [pc, #216]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800172c:	4313      	orrs	r3, r2
 800172e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001730:	f7fe fdd0 	bl	80002d4 <HAL_GetTick>
 8001734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001736:	e00a      	b.n	800174e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001738:	f7fe fdcc 	bl	80002d4 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	f241 3288 	movw	r2, #5000	; 0x1388
 8001746:	4293      	cmp	r3, r2
 8001748:	d901      	bls.n	800174e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e053      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800174e:	4b2d      	ldr	r3, [pc, #180]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 020c 	and.w	r2, r3, #12
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	429a      	cmp	r2, r3
 800175e:	d1eb      	bne.n	8001738 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001760:	4b27      	ldr	r3, [pc, #156]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 0307 	and.w	r3, r3, #7
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	429a      	cmp	r2, r3
 800176c:	d210      	bcs.n	8001790 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176e:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f023 0207 	bic.w	r2, r3, #7
 8001776:	4922      	ldr	r1, [pc, #136]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	4313      	orrs	r3, r2
 800177c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800177e:	4b20      	ldr	r3, [pc, #128]	; (8001800 <HAL_RCC_ClockConfig+0x1c0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d001      	beq.n	8001790 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e032      	b.n	80017f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	d008      	beq.n	80017ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800179c:	4b19      	ldr	r3, [pc, #100]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	4916      	ldr	r1, [pc, #88]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0308 	and.w	r3, r3, #8
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017ba:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	691b      	ldr	r3, [r3, #16]
 80017c6:	00db      	lsls	r3, r3, #3
 80017c8:	490e      	ldr	r1, [pc, #56]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ce:	f000 f821 	bl	8001814 <HAL_RCC_GetSysClockFreq>
 80017d2:	4601      	mov	r1, r0
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <HAL_RCC_ClockConfig+0x1c4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	091b      	lsrs	r3, r3, #4
 80017da:	f003 030f 	and.w	r3, r3, #15
 80017de:	4a0a      	ldr	r2, [pc, #40]	; (8001808 <HAL_RCC_ClockConfig+0x1c8>)
 80017e0:	5cd3      	ldrb	r3, [r2, r3]
 80017e2:	fa21 f303 	lsr.w	r3, r1, r3
 80017e6:	4a09      	ldr	r2, [pc, #36]	; (800180c <HAL_RCC_ClockConfig+0x1cc>)
 80017e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017ea:	4b09      	ldr	r3, [pc, #36]	; (8001810 <HAL_RCC_ClockConfig+0x1d0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7fe fd2e 	bl	8000250 <HAL_InitTick>

  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3710      	adds	r7, #16
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40022000 	.word	0x40022000
 8001804:	40021000 	.word	0x40021000
 8001808:	08005088 	.word	0x08005088
 800180c:	20000008 	.word	0x20000008
 8001810:	20000000 	.word	0x20000000

08001814 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001814:	b490      	push	{r4, r7}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800181a:	4b2a      	ldr	r3, [pc, #168]	; (80018c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800181c:	1d3c      	adds	r4, r7, #4
 800181e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001820:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001824:	4b28      	ldr	r3, [pc, #160]	; (80018c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
 8001832:	2300      	movs	r3, #0
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800183e:	4b23      	ldr	r3, [pc, #140]	; (80018cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	2b04      	cmp	r3, #4
 800184c:	d002      	beq.n	8001854 <HAL_RCC_GetSysClockFreq+0x40>
 800184e:	2b08      	cmp	r3, #8
 8001850:	d003      	beq.n	800185a <HAL_RCC_GetSysClockFreq+0x46>
 8001852:	e02d      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001854:	4b1e      	ldr	r3, [pc, #120]	; (80018d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001856:	623b      	str	r3, [r7, #32]
      break;
 8001858:	e02d      	b.n	80018b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	0c9b      	lsrs	r3, r3, #18
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001866:	4413      	add	r3, r2
 8001868:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800186c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d013      	beq.n	80018a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001878:	4b14      	ldr	r3, [pc, #80]	; (80018cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	0c5b      	lsrs	r3, r3, #17
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001886:	4413      	add	r3, r2
 8001888:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800188c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	4a0f      	ldr	r2, [pc, #60]	; (80018d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001892:	fb02 f203 	mul.w	r2, r2, r3
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	fbb2 f3f3 	udiv	r3, r2, r3
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
 800189e:	e004      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	4a0c      	ldr	r2, [pc, #48]	; (80018d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018a4:	fb02 f303 	mul.w	r3, r2, r3
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ac:	623b      	str	r3, [r7, #32]
      break;
 80018ae:	e002      	b.n	80018b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018b0:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80018b2:	623b      	str	r3, [r7, #32]
      break;
 80018b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018b6:	6a3b      	ldr	r3, [r7, #32]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3728      	adds	r7, #40	; 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc90      	pop	{r4, r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	08005074 	.word	0x08005074
 80018c8:	08005084 	.word	0x08005084
 80018cc:	40021000 	.word	0x40021000
 80018d0:	007a1200 	.word	0x007a1200
 80018d4:	003d0900 	.word	0x003d0900

080018d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018dc:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	20000008 	.word	0x20000008

080018ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018f0:	f7ff fff2 	bl	80018d8 <HAL_RCC_GetHCLKFreq>
 80018f4:	4601      	mov	r1, r0
 80018f6:	4b05      	ldr	r3, [pc, #20]	; (800190c <HAL_RCC_GetPCLK1Freq+0x20>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	0a1b      	lsrs	r3, r3, #8
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	4a03      	ldr	r2, [pc, #12]	; (8001910 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001902:	5cd3      	ldrb	r3, [r2, r3]
 8001904:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001908:	4618      	mov	r0, r3
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40021000 	.word	0x40021000
 8001910:	08005098 	.word	0x08005098

08001914 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001918:	f7ff ffde 	bl	80018d8 <HAL_RCC_GetHCLKFreq>
 800191c:	4601      	mov	r1, r0
 800191e:	4b05      	ldr	r3, [pc, #20]	; (8001934 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	0adb      	lsrs	r3, r3, #11
 8001924:	f003 0307 	and.w	r3, r3, #7
 8001928:	4a03      	ldr	r2, [pc, #12]	; (8001938 <HAL_RCC_GetPCLK2Freq+0x24>)
 800192a:	5cd3      	ldrb	r3, [r2, r3]
 800192c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40021000 	.word	0x40021000
 8001938:	08005098 	.word	0x08005098

0800193c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800193c:	b480      	push	{r7}
 800193e:	b085      	sub	sp, #20
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001944:	4b0a      	ldr	r3, [pc, #40]	; (8001970 <RCC_Delay+0x34>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a0a      	ldr	r2, [pc, #40]	; (8001974 <RCC_Delay+0x38>)
 800194a:	fba2 2303 	umull	r2, r3, r2, r3
 800194e:	0a5b      	lsrs	r3, r3, #9
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	fb02 f303 	mul.w	r3, r2, r3
 8001956:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001958:	bf00      	nop
  }
  while (Delay --);
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	1e5a      	subs	r2, r3, #1
 800195e:	60fa      	str	r2, [r7, #12]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d1f9      	bne.n	8001958 <RCC_Delay+0x1c>
}
 8001964:	bf00      	nop
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000008 	.word	0x20000008
 8001974:	10624dd3 	.word	0x10624dd3

08001978 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0301 	and.w	r3, r3, #1
 8001990:	2b00      	cmp	r3, #0
 8001992:	d07d      	beq.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001994:	2300      	movs	r3, #0
 8001996:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001998:	4b4f      	ldr	r3, [pc, #316]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10d      	bne.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019a4:	4b4c      	ldr	r3, [pc, #304]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	4a4b      	ldr	r2, [pc, #300]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ae:	61d3      	str	r3, [r2, #28]
 80019b0:	4b49      	ldr	r3, [pc, #292]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019b2:	69db      	ldr	r3, [r3, #28]
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019bc:	2301      	movs	r3, #1
 80019be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c0:	4b46      	ldr	r3, [pc, #280]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d118      	bne.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019cc:	4b43      	ldr	r3, [pc, #268]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a42      	ldr	r2, [pc, #264]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80019d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019d8:	f7fe fc7c 	bl	80002d4 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019de:	e008      	b.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019e0:	f7fe fc78 	bl	80002d4 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b64      	cmp	r3, #100	; 0x64
 80019ec:	d901      	bls.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e06d      	b.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f2:	4b3a      	ldr	r3, [pc, #232]	; (8001adc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80019fe:	4b36      	ldr	r3, [pc, #216]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a00:	6a1b      	ldr	r3, [r3, #32]
 8001a02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a06:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d02e      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d027      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a1c:	4b2e      	ldr	r3, [pc, #184]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a1e:	6a1b      	ldr	r3, [r3, #32]
 8001a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a24:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a26:	4b2e      	ldr	r3, [pc, #184]	; (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a2c:	4b2c      	ldr	r3, [pc, #176]	; (8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a32:	4a29      	ldr	r2, [pc, #164]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d014      	beq.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a42:	f7fe fc47 	bl	80002d4 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a48:	e00a      	b.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4a:	f7fe fc43 	bl	80002d4 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e036      	b.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a60:	4b1d      	ldr	r3, [pc, #116]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	f003 0302 	and.w	r3, r3, #2
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0ee      	beq.n	8001a4a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a6c:	4b1a      	ldr	r3, [pc, #104]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	4917      	ldr	r1, [pc, #92]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a7e:	7dfb      	ldrb	r3, [r7, #23]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d105      	bne.n	8001a90 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a84:	4b14      	ldr	r3, [pc, #80]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a86:	69db      	ldr	r3, [r3, #28]
 8001a88:	4a13      	ldr	r2, [pc, #76]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d008      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a9c:	4b0e      	ldr	r3, [pc, #56]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	490b      	ldr	r1, [pc, #44]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d008      	beq.n	8001acc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001aba:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	4904      	ldr	r1, [pc, #16]	; (8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	40007000 	.word	0x40007000
 8001ae0:	42420440 	.word	0x42420440

08001ae4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e022      	b.n	8001b3c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d105      	bne.n	8001b0e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f002 fec3 	bl	8004894 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2203      	movs	r2, #3
 8001b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f814 	bl	8001b44 <HAL_SD_InitCard>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00a      	b.n	8001b3c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8001b44:	b5b0      	push	{r4, r5, r7, lr}
 8001b46:	b08e      	sub	sp, #56	; 0x38
 8001b48:	af04      	add	r7, sp, #16
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8001b60:	2376      	movs	r3, #118	; 0x76
 8001b62:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681d      	ldr	r5, [r3, #0]
 8001b68:	466c      	mov	r4, sp
 8001b6a:	f107 0314 	add.w	r3, r7, #20
 8001b6e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001b72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001b76:	f107 0308 	add.w	r3, r7, #8
 8001b7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b7c:	4628      	mov	r0, r5
 8001b7e:	f001 fadf 	bl	8003140 <SDIO_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8001b88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e031      	b.n	8001bf8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8001b94:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <HAL_SD_InitCard+0xbc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f001 fb04 	bl	80031ac <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8001ba4:	4b16      	ldr	r3, [pc, #88]	; (8001c00 <HAL_SD_InitCard+0xbc>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 fb18 	bl	80021e0 <SD_PowerON>
 8001bb0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00b      	beq.n	8001bd0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bc4:	6a3b      	ldr	r3, [r7, #32]
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e013      	b.n	8001bf8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 fa37 	bl	8002044 <SD_InitCard>
 8001bd6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8001bd8:	6a3b      	ldr	r3, [r7, #32]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d00b      	beq.n	8001bf6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001bea:	6a3b      	ldr	r3, [r7, #32]
 8001bec:	431a      	orrs	r2, r3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e000      	b.n	8001bf8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3728      	adds	r7, #40	; 0x28
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bdb0      	pop	{r4, r5, r7, pc}
 8001c00:	423000a0 	.word	0x423000a0

08001c04 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c12:	0f9b      	lsrs	r3, r3, #30
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c1e:	0e9b      	lsrs	r3, r3, #26
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	f003 030f 	and.w	r3, r3, #15
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c30:	0e1b      	lsrs	r3, r3, #24
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	f003 0303 	and.w	r3, r3, #3
 8001c38:	b2da      	uxtb	r2, r3
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c42:	0c1b      	lsrs	r3, r3, #16
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c64:	0d1b      	lsrs	r3, r3, #20
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c70:	0c1b      	lsrs	r3, r3, #16
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	f003 030f 	and.w	r3, r3, #15
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c82:	0bdb      	lsrs	r3, r3, #15
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001c94:	0b9b      	lsrs	r3, r3, #14
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ca6:	0b5b      	lsrs	r3, r3, #13
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001cb8:	0b1b      	lsrs	r3, r3, #12
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d163      	bne.n	8001d9c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001cd8:	009a      	lsls	r2, r3, #2
 8001cda:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001cde:	4013      	ands	r3, r2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8001ce4:	0f92      	lsrs	r2, r2, #30
 8001ce6:	431a      	orrs	r2, r3
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001cf0:	0edb      	lsrs	r3, r3, #27
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	f003 0307 	and.w	r3, r3, #7
 8001cf8:	b2da      	uxtb	r2, r3
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d02:	0e1b      	lsrs	r3, r3, #24
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f003 0307 	and.w	r3, r3, #7
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d14:	0d5b      	lsrs	r3, r3, #21
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	b2da      	uxtb	r2, r3
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d26:	0c9b      	lsrs	r3, r3, #18
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	f003 0307 	and.w	r3, r3, #7
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d38:	0bdb      	lsrs	r3, r3, #15
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	1c5a      	adds	r2, r3, #1
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	7e1b      	ldrb	r3, [r3, #24]
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	3302      	adds	r3, #2
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8001d66:	fb02 f203 	mul.w	r2, r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	7a1b      	ldrb	r3, [r3, #8]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	f003 030f 	and.w	r3, r3, #15
 8001d78:	2201      	movs	r2, #1
 8001d7a:	409a      	lsls	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001d88:	0a52      	lsrs	r2, r2, #9
 8001d8a:	fb02 f203 	mul.w	r2, r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d98:	661a      	str	r2, [r3, #96]	; 0x60
 8001d9a:	e031      	b.n	8001e00 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d11d      	bne.n	8001de0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001da8:	041b      	lsls	r3, r3, #16
 8001daa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001db2:	0c1b      	lsrs	r3, r3, #16
 8001db4:	431a      	orrs	r2, r3
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	691b      	ldr	r3, [r3, #16]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	029a      	lsls	r2, r3, #10
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dd4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	661a      	str	r2, [r3, #96]	; 0x60
 8001dde:	e00f      	b.n	8001e00 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a58      	ldr	r2, [pc, #352]	; (8001f48 <HAL_SD_GetCardCSD+0x344>)
 8001de6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e09d      	b.n	8001f3c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e04:	0b9b      	lsrs	r3, r3, #14
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e16:	09db      	lsrs	r3, r3, #7
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e38:	0fdb      	lsrs	r3, r3, #31
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e44:	0f5b      	lsrs	r3, r3, #29
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e56:	0e9b      	lsrs	r3, r3, #26
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e68:	0d9b      	lsrs	r3, r3, #22
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	f003 030f 	and.w	r3, r3, #15
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7a:	0d5b      	lsrs	r3, r3, #21
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e96:	0c1b      	lsrs	r3, r3, #16
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eaa:	0bdb      	lsrs	r3, r3, #15
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ebe:	0b9b      	lsrs	r3, r3, #14
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed2:	0b5b      	lsrs	r3, r3, #13
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee6:	0b1b      	lsrs	r3, r3, #12
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efa:	0a9b      	lsrs	r3, r3, #10
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0e:	0a1b      	lsrs	r3, r3, #8
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	004005ff 	.word	0x004005ff

08001f4c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8001f4c:	b5b0      	push	{r4, r5, r7, lr}
 8001f4e:	b08e      	sub	sp, #56	; 0x38
 8001f50:	af04      	add	r7, sp, #16
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2203      	movs	r2, #3
 8001f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	2b03      	cmp	r3, #3
 8001f64:	d02e      	beq.n	8001fc4 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f6c:	d106      	bne.n	8001f7c <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f72:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	639a      	str	r2, [r3, #56]	; 0x38
 8001f7a:	e029      	b.n	8001fd0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f82:	d10a      	bne.n	8001f9a <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 f9b9 	bl	80022fc <SD_WideBus_Enable>
 8001f8a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	639a      	str	r2, [r3, #56]	; 0x38
 8001f98:	e01a      	b.n	8001fd0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10a      	bne.n	8001fb6 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 f9f6 	bl	8002392 <SD_WideBus_Disable>
 8001fa6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	639a      	str	r2, [r3, #56]	; 0x38
 8001fb4:	e00c      	b.n	8001fd0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fba:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	639a      	str	r2, [r3, #56]	; 0x38
 8001fc2:	e005      	b.n	8001fd0 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fc8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d009      	beq.n	8001fec <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a18      	ldr	r2, [pc, #96]	; (8002040 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8001fde:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e024      	b.n	8002036 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	695b      	ldr	r3, [r3, #20]
 8002006:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681d      	ldr	r5, [r3, #0]
 8002012:	466c      	mov	r4, sp
 8002014:	f107 0318 	add.w	r3, r7, #24
 8002018:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800201c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002026:	4628      	mov	r0, r5
 8002028:	f001 f88a 	bl	8003140 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3728      	adds	r7, #40	; 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bdb0      	pop	{r4, r5, r7, pc}
 800203e:	bf00      	nop
 8002040:	004005ff 	.word	0x004005ff

08002044 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002044:	b5b0      	push	{r4, r5, r7, lr}
 8002046:	b094      	sub	sp, #80	; 0x50
 8002048:	af04      	add	r7, sp, #16
 800204a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800204c:	2301      	movs	r3, #1
 800204e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f001 f8b8 	bl	80031ca <SDIO_GetPowerState>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d102      	bne.n	8002066 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002060:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002064:	e0b7      	b.n	80021d6 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	2b03      	cmp	r3, #3
 800206c:	d02f      	beq.n	80020ce <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f001 fa32 	bl	80034dc <SDMMC_CmdSendCID>
 8002078:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800207a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <SD_InitCard+0x40>
    {
      return errorstate;
 8002080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002082:	e0a8      	b.n	80021d6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2100      	movs	r1, #0
 800208a:	4618      	mov	r0, r3
 800208c:	f001 f8df 	bl	800324e <SDIO_GetResponse>
 8002090:	4602      	mov	r2, r0
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2104      	movs	r1, #4
 800209c:	4618      	mov	r0, r3
 800209e:	f001 f8d6 	bl	800324e <SDIO_GetResponse>
 80020a2:	4602      	mov	r2, r0
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2108      	movs	r1, #8
 80020ae:	4618      	mov	r0, r3
 80020b0:	f001 f8cd 	bl	800324e <SDIO_GetResponse>
 80020b4:	4602      	mov	r2, r0
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	210c      	movs	r1, #12
 80020c0:	4618      	mov	r0, r3
 80020c2:	f001 f8c4 	bl	800324e <SDIO_GetResponse>
 80020c6:	4602      	mov	r2, r0
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	2b03      	cmp	r3, #3
 80020d4:	d00d      	beq.n	80020f2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f107 020e 	add.w	r2, r7, #14
 80020de:	4611      	mov	r1, r2
 80020e0:	4618      	mov	r0, r3
 80020e2:	f001 fa38 	bl	8003556 <SDMMC_CmdSetRelAdd>
 80020e6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80020e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <SD_InitCard+0xae>
    {
      return errorstate;
 80020ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020f0:	e071      	b.n	80021d6 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d036      	beq.n	8002168 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80020fa:	89fb      	ldrh	r3, [r7, #14]
 80020fc:	461a      	mov	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800210a:	041b      	lsls	r3, r3, #16
 800210c:	4619      	mov	r1, r3
 800210e:	4610      	mov	r0, r2
 8002110:	f001 fa02 	bl	8003518 <SDMMC_CmdSendCSD>
 8002114:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <SD_InitCard+0xdc>
    {
      return errorstate;
 800211c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800211e:	e05a      	b.n	80021d6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2100      	movs	r1, #0
 8002126:	4618      	mov	r0, r3
 8002128:	f001 f891 	bl	800324e <SDIO_GetResponse>
 800212c:	4602      	mov	r2, r0
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2104      	movs	r1, #4
 8002138:	4618      	mov	r0, r3
 800213a:	f001 f888 	bl	800324e <SDIO_GetResponse>
 800213e:	4602      	mov	r2, r0
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2108      	movs	r1, #8
 800214a:	4618      	mov	r0, r3
 800214c:	f001 f87f 	bl	800324e <SDIO_GetResponse>
 8002150:	4602      	mov	r2, r0
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	210c      	movs	r1, #12
 800215c:	4618      	mov	r0, r3
 800215e:	f001 f876 	bl	800324e <SDIO_GetResponse>
 8002162:	4602      	mov	r2, r0
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2104      	movs	r1, #4
 800216e:	4618      	mov	r0, r3
 8002170:	f001 f86d 	bl	800324e <SDIO_GetResponse>
 8002174:	4603      	mov	r3, r0
 8002176:	0d1a      	lsrs	r2, r3, #20
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	4619      	mov	r1, r3
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff fd3e 	bl	8001c04 <HAL_SD_GetCardCSD>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800218e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002192:	e020      	b.n	80021d6 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6819      	ldr	r1, [r3, #0]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800219c:	041b      	lsls	r3, r3, #16
 800219e:	f04f 0400 	mov.w	r4, #0
 80021a2:	461a      	mov	r2, r3
 80021a4:	4623      	mov	r3, r4
 80021a6:	4608      	mov	r0, r1
 80021a8:	f001 f8b0 	bl	800330c <SDMMC_CmdSelDesel>
 80021ac:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80021ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <SD_InitCard+0x174>
  {
    return errorstate;
 80021b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80021b6:	e00e      	b.n	80021d6 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681d      	ldr	r5, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	466c      	mov	r4, sp
 80021c0:	f103 0210 	add.w	r2, r3, #16
 80021c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80021c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80021ca:	3304      	adds	r3, #4
 80021cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ce:	4628      	mov	r0, r5
 80021d0:	f000 ffb6 	bl	8003140 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3740      	adds	r7, #64	; 0x40
 80021da:	46bd      	mov	sp, r7
 80021dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021e0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	2300      	movs	r3, #0
 80021f2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f001 f8aa 	bl	8003352 <SDMMC_CmdGoIdleState>
 80021fe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <SD_PowerON+0x2a>
  {
    return errorstate;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	e072      	b.n	80022f0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f001 f8bd 	bl	800338e <SDMMC_CmdOperCond>
 8002214:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00d      	beq.n	8002238 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f001 f893 	bl	8003352 <SDMMC_CmdGoIdleState>
 800222c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d004      	beq.n	800223e <SD_PowerON+0x5e>
    {
      return errorstate;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	e05b      	b.n	80022f0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002242:	2b01      	cmp	r3, #1
 8002244:	d137      	bne.n	80022b6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2100      	movs	r1, #0
 800224c:	4618      	mov	r0, r3
 800224e:	f001 f8bd 	bl	80033cc <SDMMC_CmdAppCommand>
 8002252:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d02d      	beq.n	80022b6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800225a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800225e:	e047      	b.n	80022f0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f001 f8b0 	bl	80033cc <SDMMC_CmdAppCommand>
 800226c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <SD_PowerON+0x98>
    {
      return errorstate;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	e03b      	b.n	80022f0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	491e      	ldr	r1, [pc, #120]	; (80022f8 <SD_PowerON+0x118>)
 800227e:	4618      	mov	r0, r3
 8002280:	f001 f8c6 	bl	8003410 <SDMMC_CmdAppOperCommand>
 8002284:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d002      	beq.n	8002292 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800228c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002290:	e02e      	b.n	80022f0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2100      	movs	r1, #0
 8002298:	4618      	mov	r0, r3
 800229a:	f000 ffd8 	bl	800324e <SDIO_GetResponse>
 800229e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	0fdb      	lsrs	r3, r3, #31
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d101      	bne.n	80022ac <SD_PowerON+0xcc>
 80022a8:	2301      	movs	r3, #1
 80022aa:	e000      	b.n	80022ae <SD_PowerON+0xce>
 80022ac:	2300      	movs	r3, #0
 80022ae:	613b      	str	r3, [r7, #16]

    count++;
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	3301      	adds	r3, #1
 80022b4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80022bc:	4293      	cmp	r3, r2
 80022be:	d802      	bhi.n	80022c6 <SD_PowerON+0xe6>
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0cc      	beq.n	8002260 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d902      	bls.n	80022d6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80022d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022d4:	e00c      	b.n	80022f0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d003      	beq.n	80022e8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	645a      	str	r2, [r3, #68]	; 0x44
 80022e6:	e002      	b.n	80022ee <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3718      	adds	r7, #24
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	c1100000 	.word	0xc1100000

080022fc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	2300      	movs	r3, #0
 800230a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2100      	movs	r1, #0
 8002312:	4618      	mov	r0, r3
 8002314:	f000 ff9b 	bl	800324e <SDIO_GetResponse>
 8002318:	4603      	mov	r3, r0
 800231a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800231e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002322:	d102      	bne.n	800232a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002324:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002328:	e02f      	b.n	800238a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800232a:	f107 030c 	add.w	r3, r7, #12
 800232e:	4619      	mov	r1, r3
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f000 f879 	bl	8002428 <SD_FindSCR>
 8002336:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	e023      	b.n	800238a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01c      	beq.n	8002386 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002354:	041b      	lsls	r3, r3, #16
 8002356:	4619      	mov	r1, r3
 8002358:	4610      	mov	r0, r2
 800235a:	f001 f837 	bl	80033cc <SDMMC_CmdAppCommand>
 800235e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	e00f      	b.n	800238a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2102      	movs	r1, #2
 8002370:	4618      	mov	r0, r3
 8002372:	f001 f870 	bl	8003456 <SDMMC_CmdBusWidth>
 8002376:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	e003      	b.n	800238a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8002382:	2300      	movs	r3, #0
 8002384:	e001      	b.n	800238a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002386:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800238a:	4618      	mov	r0, r3
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b086      	sub	sp, #24
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800239a:	2300      	movs	r3, #0
 800239c:	60fb      	str	r3, [r7, #12]
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2100      	movs	r1, #0
 80023a8:	4618      	mov	r0, r3
 80023aa:	f000 ff50 	bl	800324e <SDIO_GetResponse>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023b4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80023b8:	d102      	bne.n	80023c0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80023ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80023be:	e02f      	b.n	8002420 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80023c0:	f107 030c 	add.w	r3, r7, #12
 80023c4:	4619      	mov	r1, r3
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 f82e 	bl	8002428 <SD_FindSCR>
 80023cc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	e023      	b.n	8002420 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d01c      	beq.n	800241c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ea:	041b      	lsls	r3, r3, #16
 80023ec:	4619      	mov	r1, r3
 80023ee:	4610      	mov	r0, r2
 80023f0:	f000 ffec 	bl	80033cc <SDMMC_CmdAppCommand>
 80023f4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	e00f      	b.n	8002420 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2100      	movs	r1, #0
 8002406:	4618      	mov	r0, r3
 8002408:	f001 f825 	bl	8003456 <SDMMC_CmdBusWidth>
 800240c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d001      	beq.n	8002418 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	e003      	b.n	8002420 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8002418:	2300      	movs	r3, #0
 800241a:	e001      	b.n	8002420 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800241c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8002428:	b590      	push	{r4, r7, lr}
 800242a:	b08f      	sub	sp, #60	; 0x3c
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8002432:	f7fd ff4f 	bl	80002d4 <HAL_GetTick>
 8002436:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8002438:	2300      	movs	r3, #0
 800243a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800243c:	2300      	movs	r3, #0
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2108      	movs	r1, #8
 800244e:	4618      	mov	r0, r3
 8002450:	f000 ff3a 	bl	80032c8 <SDMMC_CmdBlockLength>
 8002454:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8002456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <SD_FindSCR+0x38>
  {
    return errorstate;
 800245c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800245e:	e0a9      	b.n	80025b4 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002468:	041b      	lsls	r3, r3, #16
 800246a:	4619      	mov	r1, r3
 800246c:	4610      	mov	r0, r2
 800246e:	f000 ffad 	bl	80033cc <SDMMC_CmdAppCommand>
 8002472:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8002474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <SD_FindSCR+0x56>
  {
    return errorstate;
 800247a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800247c:	e09a      	b.n	80025b4 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800247e:	f04f 33ff 	mov.w	r3, #4294967295
 8002482:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8002484:	2308      	movs	r3, #8
 8002486:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8002488:	2330      	movs	r3, #48	; 0x30
 800248a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800248c:	2302      	movs	r3, #2
 800248e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002490:	2300      	movs	r3, #0
 8002492:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8002494:	2301      	movs	r3, #1
 8002496:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f107 0210 	add.w	r2, r7, #16
 80024a0:	4611      	mov	r1, r2
 80024a2:	4618      	mov	r0, r3
 80024a4:	f000 fee5 	bl	8003272 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 fff4 	bl	800349a <SDMMC_CmdSendSCR>
 80024b2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80024b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d022      	beq.n	8002500 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	e07a      	b.n	80025b4 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d00e      	beq.n	80024ea <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6819      	ldr	r1, [r3, #0]
 80024d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	f107 0208 	add.w	r2, r7, #8
 80024d8:	18d4      	adds	r4, r2, r3
 80024da:	4608      	mov	r0, r1
 80024dc:	f000 fe5a 	bl	8003194 <SDIO_ReadFIFO>
 80024e0:	4603      	mov	r3, r0
 80024e2:	6023      	str	r3, [r4, #0]
      index++;
 80024e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e6:	3301      	adds	r3, #1
 80024e8:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80024ea:	f7fd fef3 	bl	80002d4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f8:	d102      	bne.n	8002500 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80024fa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80024fe:	e059      	b.n	80025b4 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002506:	f240 432a 	movw	r3, #1066	; 0x42a
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d0d6      	beq.n	80024be <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d005      	beq.n	800252a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2208      	movs	r2, #8
 8002524:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8002526:	2308      	movs	r3, #8
 8002528:	e044      	b.n	80025b4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2202      	movs	r2, #2
 800253e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8002540:	2302      	movs	r3, #2
 8002542:	e037      	b.n	80025b4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254a:	f003 0320 	and.w	r3, r3, #32
 800254e:	2b00      	cmp	r3, #0
 8002550:	d005      	beq.n	800255e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2220      	movs	r2, #32
 8002558:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800255a:	2320      	movs	r3, #32
 800255c:	e02a      	b.n	80025b4 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f240 523a 	movw	r2, #1338	; 0x53a
 8002566:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	061a      	lsls	r2, r3, #24
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	021b      	lsls	r3, r3, #8
 8002570:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002574:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	0a1b      	lsrs	r3, r3, #8
 800257a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800257e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	0e1b      	lsrs	r3, r3, #24
 8002584:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8002586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002588:	601a      	str	r2, [r3, #0]
    scr++;
 800258a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258c:	3304      	adds	r3, #4
 800258e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	061a      	lsls	r2, r3, #24
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800259c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	0a1b      	lsrs	r3, r3, #8
 80025a2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80025a6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	0e1b      	lsrs	r3, r3, #24
 80025ac:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80025ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025b0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	373c      	adds	r7, #60	; 0x3c
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd90      	pop	{r4, r7, pc}

080025bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d101      	bne.n	80025ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e053      	b.n	8002676 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d106      	bne.n	80025ee <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f002 f9ad 	bl	8004948 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2202      	movs	r2, #2
 80025f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002604:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685a      	ldr	r2, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	431a      	orrs	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	ea42 0103 	orr.w	r1, r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	430a      	orrs	r2, r1
 8002644:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	0c1a      	lsrs	r2, r3, #16
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f002 0204 	and.w	r2, r2, #4
 8002654:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	69da      	ldr	r2, [r3, #28]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002664:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b082      	sub	sp, #8
 8002682:	af00      	add	r7, sp, #0
 8002684:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e01d      	b.n	80026cc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d106      	bne.n	80026aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f002 f99b 	bl	80049e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	3304      	adds	r3, #4
 80026ba:	4619      	mov	r1, r3
 80026bc:	4610      	mov	r0, r2
 80026be:	f000 f95d 	bl	800297c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2201      	movs	r2, #1
 80026c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3708      	adds	r7, #8
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e07f      	b.n	80027e8 <HAL_TIM_Encoder_Init+0x114>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d106      	bne.n	8002702 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80026fc:	6878      	ldr	r0, [r7, #4]
 80026fe:	f002 f9c7 	bl	8004a90 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2202      	movs	r2, #2
 8002706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	6812      	ldr	r2, [r2, #0]
 8002714:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002718:	f023 0307 	bic.w	r3, r3, #7
 800271c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3304      	adds	r3, #4
 8002726:	4619      	mov	r1, r3
 8002728:	4610      	mov	r0, r2
 800272a:	f000 f927 	bl	800297c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	4313      	orrs	r3, r2
 800274e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002756:	f023 0303 	bic.w	r3, r3, #3
 800275a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	4313      	orrs	r3, r2
 8002768:	693a      	ldr	r2, [r7, #16]
 800276a:	4313      	orrs	r3, r2
 800276c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002774:	f023 030c 	bic.w	r3, r3, #12
 8002778:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002780:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002784:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	68da      	ldr	r2, [r3, #12]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	4313      	orrs	r3, r2
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4313      	orrs	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	011a      	lsls	r2, r3, #4
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	6a1b      	ldr	r3, [r3, #32]
 80027a2:	031b      	lsls	r3, r3, #12
 80027a4:	4313      	orrs	r3, r2
 80027a6:	693a      	ldr	r2, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80027b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	4313      	orrs	r3, r2
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	68fa      	ldr	r2, [r7, #12]
 80027dc:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027e6:	2300      	movs	r3, #0
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002802:	2b01      	cmp	r3, #1
 8002804:	d101      	bne.n	800280a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002806:	2302      	movs	r3, #2
 8002808:	e0b4      	b.n	8002974 <HAL_TIM_PWM_ConfigChannel+0x184>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2202      	movs	r2, #2
 8002816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b0c      	cmp	r3, #12
 800281e:	f200 809f 	bhi.w	8002960 <HAL_TIM_PWM_ConfigChannel+0x170>
 8002822:	a201      	add	r2, pc, #4	; (adr r2, 8002828 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002828:	0800285d 	.word	0x0800285d
 800282c:	08002961 	.word	0x08002961
 8002830:	08002961 	.word	0x08002961
 8002834:	08002961 	.word	0x08002961
 8002838:	0800289d 	.word	0x0800289d
 800283c:	08002961 	.word	0x08002961
 8002840:	08002961 	.word	0x08002961
 8002844:	08002961 	.word	0x08002961
 8002848:	080028df 	.word	0x080028df
 800284c:	08002961 	.word	0x08002961
 8002850:	08002961 	.word	0x08002961
 8002854:	08002961 	.word	0x08002961
 8002858:	0800291f 	.word	0x0800291f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68b9      	ldr	r1, [r7, #8]
 8002862:	4618      	mov	r0, r3
 8002864:	f000 f904 	bl	8002a70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	699a      	ldr	r2, [r3, #24]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0208 	orr.w	r2, r2, #8
 8002876:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	699a      	ldr	r2, [r3, #24]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0204 	bic.w	r2, r2, #4
 8002886:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6999      	ldr	r1, [r3, #24]
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	691a      	ldr	r2, [r3, #16]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	430a      	orrs	r2, r1
 8002898:	619a      	str	r2, [r3, #24]
      break;
 800289a:	e062      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68b9      	ldr	r1, [r7, #8]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f954 	bl	8002b50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	699a      	ldr	r2, [r3, #24]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	699a      	ldr	r2, [r3, #24]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6999      	ldr	r1, [r3, #24]
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	691b      	ldr	r3, [r3, #16]
 80028d2:	021a      	lsls	r2, r3, #8
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	619a      	str	r2, [r3, #24]
      break;
 80028dc:	e041      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68b9      	ldr	r1, [r7, #8]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 f9a7 	bl	8002c38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	69da      	ldr	r2, [r3, #28]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f042 0208 	orr.w	r2, r2, #8
 80028f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0204 	bic.w	r2, r2, #4
 8002908:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	69d9      	ldr	r1, [r3, #28]
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	430a      	orrs	r2, r1
 800291a:	61da      	str	r2, [r3, #28]
      break;
 800291c:	e021      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68b9      	ldr	r1, [r7, #8]
 8002924:	4618      	mov	r0, r3
 8002926:	f000 f9fb 	bl	8002d20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	69da      	ldr	r2, [r3, #28]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002938:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	69da      	ldr	r2, [r3, #28]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002948:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	69d9      	ldr	r1, [r3, #28]
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	021a      	lsls	r2, r3, #8
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	61da      	str	r2, [r3, #28]
      break;
 800295e:	e000      	b.n	8002962 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002960:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a33      	ldr	r2, [pc, #204]	; (8002a5c <TIM_Base_SetConfig+0xe0>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d013      	beq.n	80029bc <TIM_Base_SetConfig+0x40>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a32      	ldr	r2, [pc, #200]	; (8002a60 <TIM_Base_SetConfig+0xe4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d00f      	beq.n	80029bc <TIM_Base_SetConfig+0x40>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029a2:	d00b      	beq.n	80029bc <TIM_Base_SetConfig+0x40>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a2f      	ldr	r2, [pc, #188]	; (8002a64 <TIM_Base_SetConfig+0xe8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d007      	beq.n	80029bc <TIM_Base_SetConfig+0x40>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a2e      	ldr	r2, [pc, #184]	; (8002a68 <TIM_Base_SetConfig+0xec>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d003      	beq.n	80029bc <TIM_Base_SetConfig+0x40>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a2d      	ldr	r2, [pc, #180]	; (8002a6c <TIM_Base_SetConfig+0xf0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d108      	bne.n	80029ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a22      	ldr	r2, [pc, #136]	; (8002a5c <TIM_Base_SetConfig+0xe0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d013      	beq.n	80029fe <TIM_Base_SetConfig+0x82>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a21      	ldr	r2, [pc, #132]	; (8002a60 <TIM_Base_SetConfig+0xe4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00f      	beq.n	80029fe <TIM_Base_SetConfig+0x82>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e4:	d00b      	beq.n	80029fe <TIM_Base_SetConfig+0x82>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a1e      	ldr	r2, [pc, #120]	; (8002a64 <TIM_Base_SetConfig+0xe8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d007      	beq.n	80029fe <TIM_Base_SetConfig+0x82>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a1d      	ldr	r2, [pc, #116]	; (8002a68 <TIM_Base_SetConfig+0xec>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d003      	beq.n	80029fe <TIM_Base_SetConfig+0x82>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a1c      	ldr	r2, [pc, #112]	; (8002a6c <TIM_Base_SetConfig+0xf0>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d108      	bne.n	8002a10 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	689a      	ldr	r2, [r3, #8]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a09      	ldr	r2, [pc, #36]	; (8002a5c <TIM_Base_SetConfig+0xe0>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d003      	beq.n	8002a44 <TIM_Base_SetConfig+0xc8>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a08      	ldr	r2, [pc, #32]	; (8002a60 <TIM_Base_SetConfig+0xe4>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d103      	bne.n	8002a4c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]
}
 8002a52:	bf00      	nop
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr
 8002a5c:	40012c00 	.word	0x40012c00
 8002a60:	40013400 	.word	0x40013400
 8002a64:	40000400 	.word	0x40000400
 8002a68:	40000800 	.word	0x40000800
 8002a6c:	40000c00 	.word	0x40000c00

08002a70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	f023 0201 	bic.w	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f023 0302 	bic.w	r3, r3, #2
 8002ab8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a20      	ldr	r2, [pc, #128]	; (8002b48 <TIM_OC1_SetConfig+0xd8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d003      	beq.n	8002ad4 <TIM_OC1_SetConfig+0x64>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a1f      	ldr	r2, [pc, #124]	; (8002b4c <TIM_OC1_SetConfig+0xdc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d10c      	bne.n	8002aee <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	f023 0308 	bic.w	r3, r3, #8
 8002ada:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	4313      	orrs	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a15      	ldr	r2, [pc, #84]	; (8002b48 <TIM_OC1_SetConfig+0xd8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d003      	beq.n	8002afe <TIM_OC1_SetConfig+0x8e>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a14      	ldr	r2, [pc, #80]	; (8002b4c <TIM_OC1_SetConfig+0xdc>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d111      	bne.n	8002b22 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	621a      	str	r2, [r3, #32]
}
 8002b3c:	bf00      	nop
 8002b3e:	371c      	adds	r7, #28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bc80      	pop	{r7}
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40012c00 	.word	0x40012c00
 8002b4c:	40013400 	.word	0x40013400

08002b50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b087      	sub	sp, #28
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	f023 0210 	bic.w	r2, r3, #16
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a1b      	ldr	r3, [r3, #32]
 8002b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f023 0320 	bic.w	r3, r3, #32
 8002b9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	011b      	lsls	r3, r3, #4
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a21      	ldr	r2, [pc, #132]	; (8002c30 <TIM_OC2_SetConfig+0xe0>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d003      	beq.n	8002bb8 <TIM_OC2_SetConfig+0x68>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a20      	ldr	r2, [pc, #128]	; (8002c34 <TIM_OC2_SetConfig+0xe4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d10d      	bne.n	8002bd4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	697a      	ldr	r2, [r7, #20]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bd2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a16      	ldr	r2, [pc, #88]	; (8002c30 <TIM_OC2_SetConfig+0xe0>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d003      	beq.n	8002be4 <TIM_OC2_SetConfig+0x94>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a15      	ldr	r2, [pc, #84]	; (8002c34 <TIM_OC2_SetConfig+0xe4>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d113      	bne.n	8002c0c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002bea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685a      	ldr	r2, [r3, #4]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	621a      	str	r2, [r3, #32]
}
 8002c26:	bf00      	nop
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bc80      	pop	{r7}
 8002c2e:	4770      	bx	lr
 8002c30:	40012c00 	.word	0x40012c00
 8002c34:	40013400 	.word	0x40013400

08002c38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b087      	sub	sp, #28
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a1b      	ldr	r3, [r3, #32]
 8002c46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f023 0303 	bic.w	r3, r3, #3
 8002c6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68fa      	ldr	r2, [r7, #12]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	697a      	ldr	r2, [r7, #20]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	4a21      	ldr	r2, [pc, #132]	; (8002d18 <TIM_OC3_SetConfig+0xe0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d003      	beq.n	8002c9e <TIM_OC3_SetConfig+0x66>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a20      	ldr	r2, [pc, #128]	; (8002d1c <TIM_OC3_SetConfig+0xe4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d10d      	bne.n	8002cba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a16      	ldr	r2, [pc, #88]	; (8002d18 <TIM_OC3_SetConfig+0xe0>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d003      	beq.n	8002cca <TIM_OC3_SetConfig+0x92>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a15      	ldr	r2, [pc, #84]	; (8002d1c <TIM_OC3_SetConfig+0xe4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d113      	bne.n	8002cf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002cd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	011b      	lsls	r3, r3, #4
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	697a      	ldr	r2, [r7, #20]
 8002d0a:	621a      	str	r2, [r3, #32]
}
 8002d0c:	bf00      	nop
 8002d0e:	371c      	adds	r7, #28
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	40012c00 	.word	0x40012c00
 8002d1c:	40013400 	.word	0x40013400

08002d20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b087      	sub	sp, #28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	031b      	lsls	r3, r3, #12
 8002d72:	693a      	ldr	r2, [r7, #16]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	4a11      	ldr	r2, [pc, #68]	; (8002dc0 <TIM_OC4_SetConfig+0xa0>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d003      	beq.n	8002d88 <TIM_OC4_SetConfig+0x68>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a10      	ldr	r2, [pc, #64]	; (8002dc4 <TIM_OC4_SetConfig+0xa4>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d109      	bne.n	8002d9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	019b      	lsls	r3, r3, #6
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68fa      	ldr	r2, [r7, #12]
 8002da6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	621a      	str	r2, [r3, #32]
}
 8002db6:	bf00      	nop
 8002db8:	371c      	adds	r7, #28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr
 8002dc0:	40012c00 	.word	0x40012c00
 8002dc4:	40013400 	.word	0x40013400

08002dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e032      	b.n	8002e46 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68fa      	ldr	r2, [r7, #12]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e18:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3714      	adds	r7, #20
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bc80      	pop	{r7}
 8002e4e:	4770      	bx	lr

08002e50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e03d      	b.n	8002ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3714      	adds	r7, #20
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr

08002ef2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e03f      	b.n	8002f84 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d106      	bne.n	8002f1e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f001 feef 	bl	8004cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2224      	movs	r2, #36	; 0x24
 8002f22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f34:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f36:	6878      	ldr	r0, [r7, #4]
 8002f38:	f000 f828 	bl	8002f8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f4a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695a      	ldr	r2, [r3, #20]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f5a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68da      	ldr	r2, [r3, #12]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f6a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2220      	movs	r2, #32
 8002f76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002fc6:	f023 030c 	bic.w	r3, r3, #12
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	6812      	ldr	r2, [r2, #0]
 8002fce:	68f9      	ldr	r1, [r7, #12]
 8002fd0:	430b      	orrs	r3, r1
 8002fd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	699a      	ldr	r2, [r3, #24]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a52      	ldr	r2, [pc, #328]	; (8003138 <UART_SetConfig+0x1ac>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d14e      	bne.n	8003092 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ff4:	f7fe fc8e 	bl	8001914 <HAL_RCC_GetPCLK2Freq>
 8002ff8:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	009a      	lsls	r2, r3, #2
 8003004:	441a      	add	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	4a4a      	ldr	r2, [pc, #296]	; (800313c <UART_SetConfig+0x1b0>)
 8003012:	fba2 2303 	umull	r2, r3, r2, r3
 8003016:	095b      	lsrs	r3, r3, #5
 8003018:	0119      	lsls	r1, r3, #4
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	4613      	mov	r3, r2
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	4413      	add	r3, r2
 8003022:	009a      	lsls	r2, r3, #2
 8003024:	441a      	add	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003030:	4b42      	ldr	r3, [pc, #264]	; (800313c <UART_SetConfig+0x1b0>)
 8003032:	fba3 0302 	umull	r0, r3, r3, r2
 8003036:	095b      	lsrs	r3, r3, #5
 8003038:	2064      	movs	r0, #100	; 0x64
 800303a:	fb00 f303 	mul.w	r3, r0, r3
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	3332      	adds	r3, #50	; 0x32
 8003044:	4a3d      	ldr	r2, [pc, #244]	; (800313c <UART_SetConfig+0x1b0>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	095b      	lsrs	r3, r3, #5
 800304c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003050:	4419      	add	r1, r3
 8003052:	68ba      	ldr	r2, [r7, #8]
 8003054:	4613      	mov	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	4413      	add	r3, r2
 800305a:	009a      	lsls	r2, r3, #2
 800305c:	441a      	add	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	fbb2 f2f3 	udiv	r2, r2, r3
 8003068:	4b34      	ldr	r3, [pc, #208]	; (800313c <UART_SetConfig+0x1b0>)
 800306a:	fba3 0302 	umull	r0, r3, r3, r2
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	2064      	movs	r0, #100	; 0x64
 8003072:	fb00 f303 	mul.w	r3, r0, r3
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	3332      	adds	r3, #50	; 0x32
 800307c:	4a2f      	ldr	r2, [pc, #188]	; (800313c <UART_SetConfig+0x1b0>)
 800307e:	fba2 2303 	umull	r2, r3, r2, r3
 8003082:	095b      	lsrs	r3, r3, #5
 8003084:	f003 020f 	and.w	r2, r3, #15
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	440a      	add	r2, r1
 800308e:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003090:	e04d      	b.n	800312e <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003092:	f7fe fc2b 	bl	80018ec <HAL_RCC_GetPCLK1Freq>
 8003096:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003098:	68ba      	ldr	r2, [r7, #8]
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	009a      	lsls	r2, r3, #2
 80030a2:	441a      	add	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ae:	4a23      	ldr	r2, [pc, #140]	; (800313c <UART_SetConfig+0x1b0>)
 80030b0:	fba2 2303 	umull	r2, r3, r2, r3
 80030b4:	095b      	lsrs	r3, r3, #5
 80030b6:	0119      	lsls	r1, r3, #4
 80030b8:	68ba      	ldr	r2, [r7, #8]
 80030ba:	4613      	mov	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	4413      	add	r3, r2
 80030c0:	009a      	lsls	r2, r3, #2
 80030c2:	441a      	add	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80030ce:	4b1b      	ldr	r3, [pc, #108]	; (800313c <UART_SetConfig+0x1b0>)
 80030d0:	fba3 0302 	umull	r0, r3, r3, r2
 80030d4:	095b      	lsrs	r3, r3, #5
 80030d6:	2064      	movs	r0, #100	; 0x64
 80030d8:	fb00 f303 	mul.w	r3, r0, r3
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	011b      	lsls	r3, r3, #4
 80030e0:	3332      	adds	r3, #50	; 0x32
 80030e2:	4a16      	ldr	r2, [pc, #88]	; (800313c <UART_SetConfig+0x1b0>)
 80030e4:	fba2 2303 	umull	r2, r3, r2, r3
 80030e8:	095b      	lsrs	r3, r3, #5
 80030ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ee:	4419      	add	r1, r3
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	4613      	mov	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	4413      	add	r3, r2
 80030f8:	009a      	lsls	r2, r3, #2
 80030fa:	441a      	add	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	fbb2 f2f3 	udiv	r2, r2, r3
 8003106:	4b0d      	ldr	r3, [pc, #52]	; (800313c <UART_SetConfig+0x1b0>)
 8003108:	fba3 0302 	umull	r0, r3, r3, r2
 800310c:	095b      	lsrs	r3, r3, #5
 800310e:	2064      	movs	r0, #100	; 0x64
 8003110:	fb00 f303 	mul.w	r3, r0, r3
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	3332      	adds	r3, #50	; 0x32
 800311a:	4a08      	ldr	r2, [pc, #32]	; (800313c <UART_SetConfig+0x1b0>)
 800311c:	fba2 2303 	umull	r2, r3, r2, r3
 8003120:	095b      	lsrs	r3, r3, #5
 8003122:	f003 020f 	and.w	r2, r3, #15
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	440a      	add	r2, r1
 800312c:	609a      	str	r2, [r3, #8]
}
 800312e:	bf00      	nop
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40013800 	.word	0x40013800
 800313c:	51eb851f 	.word	0x51eb851f

08003140 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8003140:	b084      	sub	sp, #16
 8003142:	b480      	push	{r7}
 8003144:	b085      	sub	sp, #20
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
 800314a:	f107 001c 	add.w	r0, r7, #28
 800314e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8003152:	2300      	movs	r3, #0
 8003154:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8003156:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8003158:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800315a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800315e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8003160:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8003162:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8003164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8003166:	431a      	orrs	r2, r3
             Init.ClockDiv
 8003168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800316a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800317a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	431a      	orrs	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003186:	2300      	movs	r3, #0
}
 8003188:	4618      	mov	r0, r3
 800318a:	3714      	adds	r7, #20
 800318c:	46bd      	mov	sp, r7
 800318e:	bc80      	pop	{r7}
 8003190:	b004      	add	sp, #16
 8003192:	4770      	bx	lr

08003194 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2203      	movs	r2, #3
 80031b8:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80031ba:	2002      	movs	r0, #2
 80031bc:	f7fd f894 	bl	80002e8 <HAL_Delay>
  
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0303 	and.w	r3, r3, #3
}
 80031da:	4618      	mov	r0, r3
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr

080031e4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b085      	sub	sp, #20
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003202:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8003208:	431a      	orrs	r2, r3
                       Command->CPSM);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800320e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003210:	68fa      	ldr	r2, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800321e:	f023 030f 	bic.w	r3, r3, #15
 8003222:	68fa      	ldr	r2, [r7, #12]
 8003224:	431a      	orrs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr

08003236 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	b2db      	uxtb	r3, r3
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr

0800324e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800324e:	b480      	push	{r7}
 8003250:	b085      	sub	sp, #20
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
 8003256:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3314      	adds	r3, #20
 800325c:	461a      	mov	r2, r3
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	4413      	add	r3, r2
 8003262:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
}  
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr

08003272 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8003272:	b480      	push	{r7}
 8003274:	b085      	sub	sp, #20
 8003276:	af00      	add	r7, sp, #0
 8003278:	6078      	str	r0, [r7, #4]
 800327a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	685a      	ldr	r2, [r3, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003298:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800329e:	431a      	orrs	r2, r3
                       Data->DPSM);
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80032a4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0

}
 80032be:	4618      	mov	r0, r3
 80032c0:	3714      	adds	r7, #20
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bc80      	pop	{r7}
 80032c6:	4770      	bx	lr

080032c8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80032d6:	2310      	movs	r3, #16
 80032d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80032da:	2340      	movs	r3, #64	; 0x40
 80032dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80032e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032e6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80032e8:	f107 0308 	add.w	r3, r7, #8
 80032ec:	4619      	mov	r1, r3
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ff78 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80032f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f8:	2110      	movs	r1, #16
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f974 	bl	80035e8 <SDMMC_GetCmdResp1>
 8003300:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003302:	69fb      	ldr	r3, [r7, #28]
}
 8003304:	4618      	mov	r0, r3
 8003306:	3720      	adds	r7, #32
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08a      	sub	sp, #40	; 0x28
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800331c:	2307      	movs	r3, #7
 800331e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003320:	2340      	movs	r3, #64	; 0x40
 8003322:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003324:	2300      	movs	r3, #0
 8003326:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003328:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800332c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800332e:	f107 0310 	add.w	r3, r7, #16
 8003332:	4619      	mov	r1, r3
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f7ff ff55 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800333a:	f241 3288 	movw	r2, #5000	; 0x1388
 800333e:	2107      	movs	r1, #7
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f951 	bl	80035e8 <SDMMC_GetCmdResp1>
 8003346:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800334a:	4618      	mov	r0, r3
 800334c:	3728      	adds	r7, #40	; 0x28
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b088      	sub	sp, #32
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8003362:	2300      	movs	r3, #0
 8003364:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800336a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800336e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003370:	f107 0308 	add.w	r3, r7, #8
 8003374:	4619      	mov	r1, r3
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f7ff ff34 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 f90b 	bl	8003598 <SDMMC_GetCmdError>
 8003382:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003384:	69fb      	ldr	r3, [r7, #28]
}
 8003386:	4618      	mov	r0, r3
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b088      	sub	sp, #32
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003396:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800339a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800339c:	2308      	movs	r3, #8
 800339e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80033a0:	2340      	movs	r3, #64	; 0x40
 80033a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80033a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80033ae:	f107 0308 	add.w	r3, r7, #8
 80033b2:	4619      	mov	r1, r3
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f7ff ff15 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 faf4 	bl	80039a8 <SDMMC_GetCmdResp7>
 80033c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80033c2:	69fb      	ldr	r3, [r7, #28]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3720      	adds	r7, #32
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}

080033cc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b088      	sub	sp, #32
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80033da:	2337      	movs	r3, #55	; 0x37
 80033dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80033de:	2340      	movs	r3, #64	; 0x40
 80033e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80033e2:	2300      	movs	r3, #0
 80033e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80033e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80033ec:	f107 0308 	add.w	r3, r7, #8
 80033f0:	4619      	mov	r1, r3
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff fef6 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80033f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033fc:	2137      	movs	r1, #55	; 0x37
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f8f2 	bl	80035e8 <SDMMC_GetCmdResp1>
 8003404:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003406:	69fb      	ldr	r3, [r7, #28]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3720      	adds	r7, #32
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003420:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003424:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8003426:	2329      	movs	r3, #41	; 0x29
 8003428:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800342a:	2340      	movs	r3, #64	; 0x40
 800342c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800342e:	2300      	movs	r3, #0
 8003430:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003432:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003436:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003438:	f107 0308 	add.w	r3, r7, #8
 800343c:	4619      	mov	r1, r3
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f7ff fed0 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 fa01 	bl	800384c <SDMMC_GetCmdResp3>
 800344a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800344c:	69fb      	ldr	r3, [r7, #28]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3720      	adds	r7, #32
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b088      	sub	sp, #32
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8003464:	2306      	movs	r3, #6
 8003466:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003468:	2340      	movs	r3, #64	; 0x40
 800346a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800346c:	2300      	movs	r3, #0
 800346e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003474:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003476:	f107 0308 	add.w	r3, r7, #8
 800347a:	4619      	mov	r1, r3
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f7ff feb1 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8003482:	f241 3288 	movw	r2, #5000	; 0x1388
 8003486:	2106      	movs	r1, #6
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 f8ad 	bl	80035e8 <SDMMC_GetCmdResp1>
 800348e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003490:	69fb      	ldr	r3, [r7, #28]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3720      	adds	r7, #32
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b088      	sub	sp, #32
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80034a6:	2333      	movs	r3, #51	; 0x33
 80034a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80034aa:	2340      	movs	r3, #64	; 0x40
 80034ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80034ae:	2300      	movs	r3, #0
 80034b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80034b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80034b8:	f107 0308 	add.w	r3, r7, #8
 80034bc:	4619      	mov	r1, r3
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f7ff fe90 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80034c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034c8:	2133      	movs	r1, #51	; 0x33
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f88c 	bl	80035e8 <SDMMC_GetCmdResp1>
 80034d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80034d2:	69fb      	ldr	r3, [r7, #28]
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3720      	adds	r7, #32
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b088      	sub	sp, #32
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80034e4:	2300      	movs	r3, #0
 80034e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80034e8:	2302      	movs	r3, #2
 80034ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80034ec:	23c0      	movs	r3, #192	; 0xc0
 80034ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80034f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80034fa:	f107 0308 	add.w	r3, r7, #8
 80034fe:	4619      	mov	r1, r3
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f7ff fe6f 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f95a 	bl	80037c0 <SDMMC_GetCmdResp2>
 800350c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800350e:	69fb      	ldr	r3, [r7, #28]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3720      	adds	r7, #32
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b088      	sub	sp, #32
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8003526:	2309      	movs	r3, #9
 8003528:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800352a:	23c0      	movs	r3, #192	; 0xc0
 800352c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003536:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003538:	f107 0308 	add.w	r3, r7, #8
 800353c:	4619      	mov	r1, r3
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7ff fe50 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 f93b 	bl	80037c0 <SDMMC_GetCmdResp2>
 800354a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800354c:	69fb      	ldr	r3, [r7, #28]
}
 800354e:	4618      	mov	r0, r3
 8003550:	3720      	adds	r7, #32
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b088      	sub	sp, #32
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
 800355e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8003560:	2300      	movs	r3, #0
 8003562:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8003564:	2303      	movs	r3, #3
 8003566:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003568:	2340      	movs	r3, #64	; 0x40
 800356a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003570:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003574:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003576:	f107 0308 	add.w	r3, r7, #8
 800357a:	4619      	mov	r1, r3
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff fe31 	bl	80031e4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	2103      	movs	r1, #3
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 f99a 	bl	80038c0 <SDMMC_GetCmdResp6>
 800358c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800358e:	69fb      	ldr	r3, [r7, #28]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3720      	adds	r7, #32
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8003598:	b490      	push	{r4, r7}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80035a0:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <SDMMC_GetCmdError+0x48>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a0f      	ldr	r2, [pc, #60]	; (80035e4 <SDMMC_GetCmdError+0x4c>)
 80035a6:	fba2 2303 	umull	r2, r3, r2, r3
 80035aa:	0a5b      	lsrs	r3, r3, #9
 80035ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80035b4:	4623      	mov	r3, r4
 80035b6:	1e5c      	subs	r4, r3, #1
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80035bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80035c0:	e009      	b.n	80035d6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d0f2      	beq.n	80035b4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	22c5      	movs	r2, #197	; 0xc5
 80035d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc90      	pop	{r4, r7}
 80035de:	4770      	bx	lr
 80035e0:	20000008 	.word	0x20000008
 80035e4:	10624dd3 	.word	0x10624dd3

080035e8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b087      	sub	sp, #28
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	460b      	mov	r3, r1
 80035f2:	607a      	str	r2, [r7, #4]
 80035f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80035f6:	4b6f      	ldr	r3, [pc, #444]	; (80037b4 <SDMMC_GetCmdResp1+0x1cc>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a6f      	ldr	r2, [pc, #444]	; (80037b8 <SDMMC_GetCmdResp1+0x1d0>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	0a5b      	lsrs	r3, r3, #9
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8003608:	4623      	mov	r3, r4
 800360a:	1e5c      	subs	r4, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d102      	bne.n	8003616 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003610:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003614:	e0c9      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0f0      	beq.n	8003608 <SDMMC_GetCmdResp1+0x20>
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800362c:	2b00      	cmp	r3, #0
 800362e:	d1eb      	bne.n	8003608 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003634:	f003 0304 	and.w	r3, r3, #4
 8003638:	2b00      	cmp	r3, #0
 800363a:	d004      	beq.n	8003646 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2204      	movs	r2, #4
 8003640:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003642:	2304      	movs	r3, #4
 8003644:	e0b1      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	2b00      	cmp	r3, #0
 8003650:	d004      	beq.n	800365c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2201      	movs	r2, #1
 8003656:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003658:	2301      	movs	r3, #1
 800365a:	e0a6      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	22c5      	movs	r2, #197	; 0xc5
 8003660:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f7ff fde7 	bl	8003236 <SDIO_GetCommandResponse>
 8003668:	4603      	mov	r3, r0
 800366a:	461a      	mov	r2, r3
 800366c:	7afb      	ldrb	r3, [r7, #11]
 800366e:	4293      	cmp	r3, r2
 8003670:	d001      	beq.n	8003676 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003672:	2301      	movs	r3, #1
 8003674:	e099      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003676:	2100      	movs	r1, #0
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f7ff fde8 	bl	800324e <SDIO_GetResponse>
 800367e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4b4e      	ldr	r3, [pc, #312]	; (80037bc <SDMMC_GetCmdResp1+0x1d4>)
 8003684:	4013      	ands	r3, r2
 8003686:	2b00      	cmp	r3, #0
 8003688:	d101      	bne.n	800368e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800368a:	2300      	movs	r3, #0
 800368c:	e08d      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	da02      	bge.n	800369a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8003694:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003698:	e087      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80036a4:	2340      	movs	r3, #64	; 0x40
 80036a6:	e080      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80036b2:	2380      	movs	r3, #128	; 0x80
 80036b4:	e079      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d002      	beq.n	80036c6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80036c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036c4:	e071      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80036d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036d4:	e069      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d002      	beq.n	80036e6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80036e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036e4:	e061      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80036f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036f4:	e059      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8003700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003704:	e051      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d002      	beq.n	8003716 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003710:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003714:	e049      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8003720:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003724:	e041      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8003730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003734:	e039      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8003740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003744:	e031      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d002      	beq.n	8003756 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003750:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003754:	e029      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003760:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003764:	e021      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d002      	beq.n	8003776 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003770:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003774:	e019      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d002      	beq.n	8003786 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8003780:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003784:	e011      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8003790:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003794:	e009      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f003 0308 	and.w	r3, r3, #8
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80037a0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80037a4:	e001      	b.n	80037aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80037a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	371c      	adds	r7, #28
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd90      	pop	{r4, r7, pc}
 80037b2:	bf00      	nop
 80037b4:	20000008 	.word	0x20000008
 80037b8:	10624dd3 	.word	0x10624dd3
 80037bc:	fdffe008 	.word	0xfdffe008

080037c0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80037c0:	b490      	push	{r4, r7}
 80037c2:	b084      	sub	sp, #16
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80037c8:	4b1e      	ldr	r3, [pc, #120]	; (8003844 <SDMMC_GetCmdResp2+0x84>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a1e      	ldr	r2, [pc, #120]	; (8003848 <SDMMC_GetCmdResp2+0x88>)
 80037ce:	fba2 2303 	umull	r2, r3, r2, r3
 80037d2:	0a5b      	lsrs	r3, r3, #9
 80037d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80037dc:	4623      	mov	r3, r4
 80037de:	1e5c      	subs	r4, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d102      	bne.n	80037ea <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80037e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80037e8:	e026      	b.n	8003838 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ee:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <SDMMC_GetCmdResp2+0x1c>
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8003800:	2b00      	cmp	r3, #0
 8003802:	d1eb      	bne.n	80037dc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d004      	beq.n	800381a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2204      	movs	r2, #4
 8003814:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003816:	2304      	movs	r3, #4
 8003818:	e00e      	b.n	8003838 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d004      	beq.n	8003830 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800382c:	2301      	movs	r3, #1
 800382e:	e003      	b.n	8003838 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	22c5      	movs	r2, #197	; 0xc5
 8003834:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bc90      	pop	{r4, r7}
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	20000008 	.word	0x20000008
 8003848:	10624dd3 	.word	0x10624dd3

0800384c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800384c:	b490      	push	{r4, r7}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003854:	4b18      	ldr	r3, [pc, #96]	; (80038b8 <SDMMC_GetCmdResp3+0x6c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a18      	ldr	r2, [pc, #96]	; (80038bc <SDMMC_GetCmdResp3+0x70>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	0a5b      	lsrs	r3, r3, #9
 8003860:	f241 3288 	movw	r2, #5000	; 0x1388
 8003864:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8003868:	4623      	mov	r3, r4
 800386a:	1e5c      	subs	r4, r3, #1
 800386c:	2b00      	cmp	r3, #0
 800386e:	d102      	bne.n	8003876 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003870:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003874:	e01b      	b.n	80038ae <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8003882:	2b00      	cmp	r3, #0
 8003884:	d0f0      	beq.n	8003868 <SDMMC_GetCmdResp3+0x1c>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1eb      	bne.n	8003868 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d004      	beq.n	80038a6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2204      	movs	r2, #4
 80038a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80038a2:	2304      	movs	r3, #4
 80038a4:	e003      	b.n	80038ae <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	22c5      	movs	r2, #197	; 0xc5
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc90      	pop	{r4, r7}
 80038b6:	4770      	bx	lr
 80038b8:	20000008 	.word	0x20000008
 80038bc:	10624dd3 	.word	0x10624dd3

080038c0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80038c0:	b590      	push	{r4, r7, lr}
 80038c2:	b087      	sub	sp, #28
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	460b      	mov	r3, r1
 80038ca:	607a      	str	r2, [r7, #4]
 80038cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80038ce:	4b34      	ldr	r3, [pc, #208]	; (80039a0 <SDMMC_GetCmdResp6+0xe0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a34      	ldr	r2, [pc, #208]	; (80039a4 <SDMMC_GetCmdResp6+0xe4>)
 80038d4:	fba2 2303 	umull	r2, r3, r2, r3
 80038d8:	0a5b      	lsrs	r3, r3, #9
 80038da:	f241 3288 	movw	r2, #5000	; 0x1388
 80038de:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80038e2:	4623      	mov	r3, r4
 80038e4:	1e5c      	subs	r4, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d102      	bne.n	80038f0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80038ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80038ee:	e052      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038f4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <SDMMC_GetCmdResp6+0x22>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1eb      	bne.n	80038e2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390e:	f003 0304 	and.w	r3, r3, #4
 8003912:	2b00      	cmp	r3, #0
 8003914:	d004      	beq.n	8003920 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2204      	movs	r2, #4
 800391a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800391c:	2304      	movs	r3, #4
 800391e:	e03a      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	2b00      	cmp	r3, #0
 800392a:	d004      	beq.n	8003936 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2201      	movs	r2, #1
 8003930:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003932:	2301      	movs	r3, #1
 8003934:	e02f      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f7ff fc7d 	bl	8003236 <SDIO_GetCommandResponse>
 800393c:	4603      	mov	r3, r0
 800393e:	461a      	mov	r2, r3
 8003940:	7afb      	ldrb	r3, [r7, #11]
 8003942:	4293      	cmp	r3, r2
 8003944:	d001      	beq.n	800394a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003946:	2301      	movs	r3, #1
 8003948:	e025      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	22c5      	movs	r2, #197	; 0xc5
 800394e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003950:	2100      	movs	r1, #0
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f7ff fc7b 	bl	800324e <SDIO_GetResponse>
 8003958:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d106      	bne.n	8003972 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	0c1b      	lsrs	r3, r3, #16
 8003968:	b29a      	uxth	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800396e:	2300      	movs	r3, #0
 8003970:	e011      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800397c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003980:	e009      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d002      	beq.n	8003992 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800398c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003990:	e001      	b.n	8003996 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8003992:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8003996:	4618      	mov	r0, r3
 8003998:	371c      	adds	r7, #28
 800399a:	46bd      	mov	sp, r7
 800399c:	bd90      	pop	{r4, r7, pc}
 800399e:	bf00      	nop
 80039a0:	20000008 	.word	0x20000008
 80039a4:	10624dd3 	.word	0x10624dd3

080039a8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80039a8:	b490      	push	{r4, r7}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80039b0:	4b21      	ldr	r3, [pc, #132]	; (8003a38 <SDMMC_GetCmdResp7+0x90>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a21      	ldr	r2, [pc, #132]	; (8003a3c <SDMMC_GetCmdResp7+0x94>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	0a5b      	lsrs	r3, r3, #9
 80039bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80039c4:	4623      	mov	r3, r4
 80039c6:	1e5c      	subs	r4, r3, #1
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d102      	bne.n	80039d2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80039cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80039d0:	e02c      	b.n	8003a2c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d0f0      	beq.n	80039c4 <SDMMC_GetCmdResp7+0x1c>
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d1eb      	bne.n	80039c4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d004      	beq.n	8003a02 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2204      	movs	r2, #4
 80039fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80039fe:	2304      	movs	r3, #4
 8003a00:	e014      	b.n	8003a2c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d004      	beq.n	8003a18 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2201      	movs	r2, #1
 8003a12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e009      	b.n	8003a2c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2240      	movs	r2, #64	; 0x40
 8003a28:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003a2a:	2300      	movs	r3, #0
  
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc90      	pop	{r4, r7}
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	20000008 	.word	0x20000008
 8003a3c:	10624dd3 	.word	0x10624dd3

08003a40 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003a40:	b084      	sub	sp, #16
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
 8003a4a:	f107 0014 	add.w	r0, r7, #20
 8003a4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bc80      	pop	{r7}
 8003a5c:	b004      	add	sp, #16
 8003a5e:	4770      	bx	lr

08003a60 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003a68:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003a6c:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	89fb      	ldrh	r3, [r7, #14]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	b29a      	uxth	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3714      	adds	r7, #20
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr

08003a8e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003a8e:	b480      	push	{r7}
 8003a90:	b085      	sub	sp, #20
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003a96:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8003a9a:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	b21a      	sxth	r2, r3
 8003aa6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	b21b      	sxth	r3, r3
 8003aae:	4013      	ands	r3, r2
 8003ab0:	b21b      	sxth	r3, r3
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003aba:	2300      	movs	r3, #0
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b083      	sub	sp, #12
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	6078      	str	r0, [r7, #4]
 8003ace:	460b      	mov	r3, r1
 8003ad0:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr

08003ade <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003ade:	b084      	sub	sp, #16
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
 8003ae8:	f107 0014 	add.w	r0, r7, #20
 8003aec:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ffa5 	bl	8003a60 <USB_EnableGlobalInt>

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b22:	b004      	add	sp, #16
 8003b24:	4770      	bx	lr

08003b26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bc80      	pop	{r7}
 8003b38:	4770      	bx	lr

08003b3a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b3e:	f7fc fb71 	bl	8000224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b42:	f000 f821 	bl	8003b88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b46:	f000 fca5 	bl	8004494 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003b4a:	f000 f87d 	bl	8003c48 <MX_ADC1_Init>
  MX_DAC_Init();
 8003b4e:	f000 f8b9 	bl	8003cc4 <MX_DAC_Init>
  MX_I2C1_Init();
 8003b52:	f000 f8eb 	bl	8003d2c <MX_I2C1_Init>
  MX_I2C2_Init();
 8003b56:	f000 f917 	bl	8003d88 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8003b5a:	f000 f943 	bl	8003de4 <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8003b5e:	f000 f971 	bl	8003e44 <MX_SPI2_Init>
  MX_TIM1_Init();
 8003b62:	f000 f9a5 	bl	8003eb0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8003b66:	f000 fa49 	bl	8003ffc <MX_TIM2_Init>
  MX_TIM3_Init();
 8003b6a:	f000 faa9 	bl	80040c0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8003b6e:	f000 fb21 	bl	80041b4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003b72:	f000 fb99 	bl	80042a8 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8003b76:	f000 fbed 	bl	8004354 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8003b7a:	f000 fc3f 	bl	80043fc <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8003b7e:	f000 fc67 	bl	8004450 <MX_USB_PCD_Init>
  MX_USART2_UART_Init();
 8003b82:	f000 fc11 	bl	80043a8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003b86:	e7fe      	b.n	8003b86 <main+0x4c>

08003b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b096      	sub	sp, #88	; 0x58
 8003b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003b92:	2228      	movs	r2, #40	; 0x28
 8003b94:	2100      	movs	r1, #0
 8003b96:	4618      	mov	r0, r3
 8003b98:	f001 fa58 	bl	800504c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b9c:	f107 031c 	add.w	r3, r7, #28
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]
 8003ba4:	605a      	str	r2, [r3, #4]
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	60da      	str	r2, [r3, #12]
 8003baa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bac:	1d3b      	adds	r3, r7, #4
 8003bae:	2200      	movs	r2, #0
 8003bb0:	601a      	str	r2, [r3, #0]
 8003bb2:	605a      	str	r2, [r3, #4]
 8003bb4:	609a      	str	r2, [r3, #8]
 8003bb6:	60da      	str	r2, [r3, #12]
 8003bb8:	611a      	str	r2, [r3, #16]
 8003bba:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003bc0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bc4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003bce:	2302      	movs	r3, #2
 8003bd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003bd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bd6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003bd8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bdc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003bde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7fd faac 	bl	8001140 <HAL_RCC_OscConfig>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8003bee:	f000 fd1d 	bl	800462c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003bf2:	230f      	movs	r3, #15
 8003bf4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003bfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c02:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c04:	2300      	movs	r3, #0
 8003c06:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003c08:	f107 031c 	add.w	r3, r7, #28
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fd fd16 	bl	8001640 <HAL_RCC_ClockConfig>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d001      	beq.n	8003c1e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003c1a:	f000 fd07 	bl	800462c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8003c1e:	2312      	movs	r3, #18
 8003c20:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8003c22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c26:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8003c28:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003c2c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c2e:	1d3b      	adds	r3, r7, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fd fea1 	bl	8001978 <HAL_RCCEx_PeriphCLKConfig>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003c3c:	f000 fcf6 	bl	800462c <Error_Handler>
  }
}
 8003c40:	bf00      	nop
 8003c42:	3758      	adds	r7, #88	; 0x58
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003c4e:	1d3b      	adds	r3, r7, #4
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8003c58:	4b18      	ldr	r3, [pc, #96]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c5a:	4a19      	ldr	r2, [pc, #100]	; (8003cc0 <MX_ADC1_Init+0x78>)
 8003c5c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003c5e:	4b17      	ldr	r3, [pc, #92]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003c64:	4b15      	ldr	r3, [pc, #84]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003c6a:	4b14      	ldr	r3, [pc, #80]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003c70:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c72:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003c76:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003c78:	4b10      	ldr	r3, [pc, #64]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c80:	2201      	movs	r2, #1
 8003c82:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003c84:	480d      	ldr	r0, [pc, #52]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003c86:	f7fc fb51 	bl	800032c <HAL_ADC_Init>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d001      	beq.n	8003c94 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003c90:	f000 fccc 	bl	800462c <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003c94:	2300      	movs	r3, #0
 8003c96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ca0:	1d3b      	adds	r3, r7, #4
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4805      	ldr	r0, [pc, #20]	; (8003cbc <MX_ADC1_Init+0x74>)
 8003ca6:	f7fc fc2b 	bl	8000500 <HAL_ADC_ConfigChannel>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003cb0:	f000 fcbc 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	2000022c 	.word	0x2000022c
 8003cc0:	40012400 	.word	0x40012400

08003cc4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003cca:	463b      	mov	r3, r7
 8003ccc:	2200      	movs	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8003cd2:	4b14      	ldr	r3, [pc, #80]	; (8003d24 <MX_DAC_Init+0x60>)
 8003cd4:	4a14      	ldr	r2, [pc, #80]	; (8003d28 <MX_DAC_Init+0x64>)
 8003cd6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003cd8:	4812      	ldr	r0, [pc, #72]	; (8003d24 <MX_DAC_Init+0x60>)
 8003cda:	f7fc fe26 	bl	800092a <HAL_DAC_Init>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8003ce4:	f000 fca2 	bl	800462c <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003cec:	2300      	movs	r3, #0
 8003cee:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003cf0:	463b      	mov	r3, r7
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	480b      	ldr	r0, [pc, #44]	; (8003d24 <MX_DAC_Init+0x60>)
 8003cf8:	f7fc fe39 	bl	800096e <HAL_DAC_ConfigChannel>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8003d02:	f000 fc93 	bl	800462c <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003d06:	463b      	mov	r3, r7
 8003d08:	2210      	movs	r2, #16
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4805      	ldr	r0, [pc, #20]	; (8003d24 <MX_DAC_Init+0x60>)
 8003d0e:	f7fc fe2e 	bl	800096e <HAL_DAC_ConfigChannel>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8003d18:	f000 fc88 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003d1c:	bf00      	nop
 8003d1e:	3708      	adds	r7, #8
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	2000029c 	.word	0x2000029c
 8003d28:	40007400 	.word	0x40007400

08003d2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d32:	4a13      	ldr	r2, [pc, #76]	; (8003d80 <MX_I2C1_Init+0x54>)
 8003d34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003d36:	4b11      	ldr	r3, [pc, #68]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d38:	4a12      	ldr	r2, [pc, #72]	; (8003d84 <MX_I2C1_Init+0x58>)
 8003d3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003d3c:	4b0f      	ldr	r3, [pc, #60]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003d42:	4b0e      	ldr	r3, [pc, #56]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003d48:	4b0c      	ldr	r3, [pc, #48]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d4a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003d4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003d50:	4b0a      	ldr	r3, [pc, #40]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003d56:	4b09      	ldr	r3, [pc, #36]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003d5c:	4b07      	ldr	r3, [pc, #28]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003d62:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003d68:	4804      	ldr	r0, [pc, #16]	; (8003d7c <MX_I2C1_Init+0x50>)
 8003d6a:	f7fc ffdf 	bl	8000d2c <HAL_I2C_Init>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003d74:	f000 fc5a 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003d78:	bf00      	nop
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000144 	.word	0x20000144
 8003d80:	40005400 	.word	0x40005400
 8003d84:	000186a0 	.word	0x000186a0

08003d88 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003d8c:	4b12      	ldr	r3, [pc, #72]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003d8e:	4a13      	ldr	r2, [pc, #76]	; (8003ddc <MX_I2C2_Init+0x54>)
 8003d90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003d92:	4b11      	ldr	r3, [pc, #68]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003d94:	4a12      	ldr	r2, [pc, #72]	; (8003de0 <MX_I2C2_Init+0x58>)
 8003d96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003d98:	4b0f      	ldr	r3, [pc, #60]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003d9e:	4b0e      	ldr	r3, [pc, #56]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003da4:	4b0c      	ldr	r3, [pc, #48]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003da6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003daa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003dac:	4b0a      	ldr	r3, [pc, #40]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003db2:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003db8:	4b07      	ldr	r3, [pc, #28]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003dbe:	4b06      	ldr	r3, [pc, #24]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003dc4:	4804      	ldr	r0, [pc, #16]	; (8003dd8 <MX_I2C2_Init+0x50>)
 8003dc6:	f7fc ffb1 	bl	8000d2c <HAL_I2C_Init>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003dd0:	f000 fc2c 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003dd4:	bf00      	nop
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	20000198 	.word	0x20000198
 8003ddc:	40005800 	.word	0x40005800
 8003de0:	000186a0 	.word	0x000186a0

08003de4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8003de8:	4b14      	ldr	r3, [pc, #80]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003dea:	4a15      	ldr	r2, [pc, #84]	; (8003e40 <MX_SDIO_SD_Init+0x5c>)
 8003dec:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8003dee:	4b13      	ldr	r3, [pc, #76]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003df4:	4b11      	ldr	r3, [pc, #68]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003dfa:	4b10      	ldr	r3, [pc, #64]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003e00:	4b0e      	ldr	r3, [pc, #56]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003e06:	4b0d      	ldr	r3, [pc, #52]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 8003e12:	480a      	ldr	r0, [pc, #40]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003e14:	f7fd fe66 	bl	8001ae4 <HAL_SD_Init>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 8003e1e:	f000 fc05 	bl	800462c <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8003e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e26:	4805      	ldr	r0, [pc, #20]	; (8003e3c <MX_SDIO_SD_Init+0x58>)
 8003e28:	f7fe f890 	bl	8001f4c <HAL_SD_ConfigWideBusOperation>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8003e32:	f000 fbfb 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8003e36:	bf00      	nop
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	200002f0 	.word	0x200002f0
 8003e40:	40018000 	.word	0x40018000

08003e44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003e48:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e4a:	4a18      	ldr	r2, [pc, #96]	; (8003eac <MX_SPI2_Init+0x68>)
 8003e4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003e4e:	4b16      	ldr	r3, [pc, #88]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003e56:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e5c:	4b12      	ldr	r3, [pc, #72]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e62:	4b11      	ldr	r3, [pc, #68]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e68:	4b0f      	ldr	r3, [pc, #60]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003e6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e74:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e76:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e82:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e88:	4b07      	ldr	r3, [pc, #28]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003e8e:	4b06      	ldr	r3, [pc, #24]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e90:	220a      	movs	r2, #10
 8003e92:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003e94:	4804      	ldr	r0, [pc, #16]	; (8003ea8 <MX_SPI2_Init+0x64>)
 8003e96:	f7fe fb91 	bl	80025bc <HAL_SPI_Init>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d001      	beq.n	8003ea4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003ea0:	f000 fbc4 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003ea4:	bf00      	nop
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	2000002c 	.word	0x2000002c
 8003eac:	40003800 	.word	0x40003800

08003eb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b092      	sub	sp, #72	; 0x48
 8003eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eb6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003eba:	2200      	movs	r2, #0
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	609a      	str	r2, [r3, #8]
 8003ecc:	60da      	str	r2, [r3, #12]
 8003ece:	611a      	str	r2, [r3, #16]
 8003ed0:	615a      	str	r2, [r3, #20]
 8003ed2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003ed4:	1d3b      	adds	r3, r7, #4
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4618      	mov	r0, r3
 8003edc:	f001 f8b6 	bl	800504c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003ee0:	4b44      	ldr	r3, [pc, #272]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003ee2:	4a45      	ldr	r2, [pc, #276]	; (8003ff8 <MX_TIM1_Init+0x148>)
 8003ee4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003ee6:	4b43      	ldr	r3, [pc, #268]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eec:	4b41      	ldr	r3, [pc, #260]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8003ef2:	4b40      	ldr	r3, [pc, #256]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ef8:	4b3e      	ldr	r3, [pc, #248]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003efe:	4b3d      	ldr	r3, [pc, #244]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f00:	2200      	movs	r2, #0
 8003f02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f04:	4b3b      	ldr	r3, [pc, #236]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003f0a:	483a      	ldr	r0, [pc, #232]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f0c:	f7fe fbb7 	bl	800267e <HAL_TIM_PWM_Init>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8003f16:	f000 fb89 	bl	800462c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003f22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003f26:	4619      	mov	r1, r3
 8003f28:	4832      	ldr	r0, [pc, #200]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f2a:	f7fe ff4d 	bl	8002dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d001      	beq.n	8003f38 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8003f34:	f000 fb7a 	bl	800462c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f38:	2360      	movs	r3, #96	; 0x60
 8003f3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f40:	2300      	movs	r3, #0
 8003f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003f44:	2300      	movs	r3, #0
 8003f46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003f50:	2300      	movs	r3, #0
 8003f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f58:	2200      	movs	r2, #0
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4825      	ldr	r0, [pc, #148]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f5e:	f7fe fc47 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d001      	beq.n	8003f6c <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8003f68:	f000 fb60 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f70:	2204      	movs	r2, #4
 8003f72:	4619      	mov	r1, r3
 8003f74:	481f      	ldr	r0, [pc, #124]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f76:	f7fe fc3b 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d001      	beq.n	8003f84 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8003f80:	f000 fb54 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f88:	2208      	movs	r2, #8
 8003f8a:	4619      	mov	r1, r3
 8003f8c:	4819      	ldr	r0, [pc, #100]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003f8e:	f7fe fc2f 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8003f98:	f000 fb48 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fa0:	220c      	movs	r2, #12
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4813      	ldr	r0, [pc, #76]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003fa6:	f7fe fc23 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8003fb0:	f000 fb3c 	bl	800462c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003fc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003fcc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003fd2:	1d3b      	adds	r3, r7, #4
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4807      	ldr	r0, [pc, #28]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003fd8:	f7fe ff3a 	bl	8002e50 <HAL_TIMEx_ConfigBreakDeadTime>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8003fe2:	f000 fb23 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003fe6:	4803      	ldr	r0, [pc, #12]	; (8003ff4 <MX_TIM1_Init+0x144>)
 8003fe8:	f000 fd90 	bl	8004b0c <HAL_TIM_MspPostInit>

}
 8003fec:	bf00      	nop
 8003fee:	3748      	adds	r7, #72	; 0x48
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	200002b0 	.word	0x200002b0
 8003ff8:	40012c00 	.word	0x40012c00

08003ffc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b08a      	sub	sp, #40	; 0x28
 8004000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004002:	f107 0320 	add.w	r3, r7, #32
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800400c:	1d3b      	adds	r3, r7, #4
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	605a      	str	r2, [r3, #4]
 8004014:	609a      	str	r2, [r3, #8]
 8004016:	60da      	str	r2, [r3, #12]
 8004018:	611a      	str	r2, [r3, #16]
 800401a:	615a      	str	r2, [r3, #20]
 800401c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800401e:	4b27      	ldr	r3, [pc, #156]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004020:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004024:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8004026:	4b25      	ldr	r3, [pc, #148]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004028:	2200      	movs	r2, #0
 800402a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800402c:	4b23      	ldr	r3, [pc, #140]	; (80040bc <MX_TIM2_Init+0xc0>)
 800402e:	2200      	movs	r2, #0
 8004030:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8004032:	4b22      	ldr	r3, [pc, #136]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004034:	2200      	movs	r2, #0
 8004036:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004038:	4b20      	ldr	r3, [pc, #128]	; (80040bc <MX_TIM2_Init+0xc0>)
 800403a:	2200      	movs	r2, #0
 800403c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800403e:	4b1f      	ldr	r3, [pc, #124]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004040:	2200      	movs	r2, #0
 8004042:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004044:	481d      	ldr	r0, [pc, #116]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004046:	f7fe fb1a 	bl	800267e <HAL_TIM_PWM_Init>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004050:	f000 faec 	bl	800462c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004054:	2300      	movs	r3, #0
 8004056:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004058:	2300      	movs	r3, #0
 800405a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800405c:	f107 0320 	add.w	r3, r7, #32
 8004060:	4619      	mov	r1, r3
 8004062:	4816      	ldr	r0, [pc, #88]	; (80040bc <MX_TIM2_Init+0xc0>)
 8004064:	f7fe feb0 	bl	8002dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800406e:	f000 fadd 	bl	800462c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004072:	2360      	movs	r3, #96	; 0x60
 8004074:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004076:	2300      	movs	r3, #0
 8004078:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800407e:	2300      	movs	r3, #0
 8004080:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004082:	1d3b      	adds	r3, r7, #4
 8004084:	2200      	movs	r2, #0
 8004086:	4619      	mov	r1, r3
 8004088:	480c      	ldr	r0, [pc, #48]	; (80040bc <MX_TIM2_Init+0xc0>)
 800408a:	f7fe fbb1 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8004094:	f000 faca 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004098:	1d3b      	adds	r3, r7, #4
 800409a:	2204      	movs	r2, #4
 800409c:	4619      	mov	r1, r3
 800409e:	4807      	ldr	r0, [pc, #28]	; (80040bc <MX_TIM2_Init+0xc0>)
 80040a0:	f7fe fba6 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d001      	beq.n	80040ae <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80040aa:	f000 fabf 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80040ae:	4803      	ldr	r0, [pc, #12]	; (80040bc <MX_TIM2_Init+0xc0>)
 80040b0:	f000 fd2c 	bl	8004b0c <HAL_TIM_MspPostInit>

}
 80040b4:	bf00      	nop
 80040b6:	3728      	adds	r7, #40	; 0x28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	20000374 	.word	0x20000374

080040c0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08a      	sub	sp, #40	; 0x28
 80040c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040c6:	f107 0320 	add.w	r3, r7, #32
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
 80040ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040d0:	1d3b      	adds	r3, r7, #4
 80040d2:	2200      	movs	r2, #0
 80040d4:	601a      	str	r2, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
 80040d8:	609a      	str	r2, [r3, #8]
 80040da:	60da      	str	r2, [r3, #12]
 80040dc:	611a      	str	r2, [r3, #16]
 80040de:	615a      	str	r2, [r3, #20]
 80040e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80040e2:	4b32      	ldr	r3, [pc, #200]	; (80041ac <MX_TIM3_Init+0xec>)
 80040e4:	4a32      	ldr	r2, [pc, #200]	; (80041b0 <MX_TIM3_Init+0xf0>)
 80040e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80040e8:	4b30      	ldr	r3, [pc, #192]	; (80041ac <MX_TIM3_Init+0xec>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040ee:	4b2f      	ldr	r3, [pc, #188]	; (80041ac <MX_TIM3_Init+0xec>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80040f4:	4b2d      	ldr	r3, [pc, #180]	; (80041ac <MX_TIM3_Init+0xec>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040fa:	4b2c      	ldr	r3, [pc, #176]	; (80041ac <MX_TIM3_Init+0xec>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004100:	4b2a      	ldr	r3, [pc, #168]	; (80041ac <MX_TIM3_Init+0xec>)
 8004102:	2200      	movs	r2, #0
 8004104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004106:	4829      	ldr	r0, [pc, #164]	; (80041ac <MX_TIM3_Init+0xec>)
 8004108:	f7fe fab9 	bl	800267e <HAL_TIM_PWM_Init>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8004112:	f000 fa8b 	bl	800462c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004116:	2300      	movs	r3, #0
 8004118:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800411a:	2300      	movs	r3, #0
 800411c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800411e:	f107 0320 	add.w	r3, r7, #32
 8004122:	4619      	mov	r1, r3
 8004124:	4821      	ldr	r0, [pc, #132]	; (80041ac <MX_TIM3_Init+0xec>)
 8004126:	f7fe fe4f 	bl	8002dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d001      	beq.n	8004134 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8004130:	f000 fa7c 	bl	800462c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004134:	2360      	movs	r3, #96	; 0x60
 8004136:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004138:	2300      	movs	r3, #0
 800413a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800413c:	2300      	movs	r3, #0
 800413e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004144:	1d3b      	adds	r3, r7, #4
 8004146:	2200      	movs	r2, #0
 8004148:	4619      	mov	r1, r3
 800414a:	4818      	ldr	r0, [pc, #96]	; (80041ac <MX_TIM3_Init+0xec>)
 800414c:	f7fe fb50 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d001      	beq.n	800415a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004156:	f000 fa69 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800415a:	1d3b      	adds	r3, r7, #4
 800415c:	2204      	movs	r2, #4
 800415e:	4619      	mov	r1, r3
 8004160:	4812      	ldr	r0, [pc, #72]	; (80041ac <MX_TIM3_Init+0xec>)
 8004162:	f7fe fb45 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800416c:	f000 fa5e 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004170:	1d3b      	adds	r3, r7, #4
 8004172:	2208      	movs	r2, #8
 8004174:	4619      	mov	r1, r3
 8004176:	480d      	ldr	r0, [pc, #52]	; (80041ac <MX_TIM3_Init+0xec>)
 8004178:	f7fe fb3a 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <MX_TIM3_Init+0xc6>
  {
    Error_Handler();
 8004182:	f000 fa53 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004186:	1d3b      	adds	r3, r7, #4
 8004188:	220c      	movs	r2, #12
 800418a:	4619      	mov	r1, r3
 800418c:	4807      	ldr	r0, [pc, #28]	; (80041ac <MX_TIM3_Init+0xec>)
 800418e:	f7fe fb2f 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d001      	beq.n	800419c <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8004198:	f000 fa48 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800419c:	4803      	ldr	r0, [pc, #12]	; (80041ac <MX_TIM3_Init+0xec>)
 800419e:	f000 fcb5 	bl	8004b0c <HAL_TIM_MspPostInit>

}
 80041a2:	bf00      	nop
 80041a4:	3728      	adds	r7, #40	; 0x28
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	200001ec 	.word	0x200001ec
 80041b0:	40000400 	.word	0x40000400

080041b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	; 0x28
 80041b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041ba:	f107 0320 	add.w	r3, r7, #32
 80041be:	2200      	movs	r2, #0
 80041c0:	601a      	str	r2, [r3, #0]
 80041c2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041c4:	1d3b      	adds	r3, r7, #4
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]
 80041ca:	605a      	str	r2, [r3, #4]
 80041cc:	609a      	str	r2, [r3, #8]
 80041ce:	60da      	str	r2, [r3, #12]
 80041d0:	611a      	str	r2, [r3, #16]
 80041d2:	615a      	str	r2, [r3, #20]
 80041d4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80041d6:	4b32      	ldr	r3, [pc, #200]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041d8:	4a32      	ldr	r2, [pc, #200]	; (80042a4 <MX_TIM4_Init+0xf0>)
 80041da:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80041dc:	4b30      	ldr	r3, [pc, #192]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041de:	2200      	movs	r2, #0
 80041e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e2:	4b2f      	ldr	r3, [pc, #188]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 80041e8:	4b2d      	ldr	r3, [pc, #180]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041ee:	4b2c      	ldr	r3, [pc, #176]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041f4:	4b2a      	ldr	r3, [pc, #168]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80041fa:	4829      	ldr	r0, [pc, #164]	; (80042a0 <MX_TIM4_Init+0xec>)
 80041fc:	f7fe fa3f 	bl	800267e <HAL_TIM_PWM_Init>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d001      	beq.n	800420a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8004206:	f000 fa11 	bl	800462c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800420a:	2300      	movs	r3, #0
 800420c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800420e:	2300      	movs	r3, #0
 8004210:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004212:	f107 0320 	add.w	r3, r7, #32
 8004216:	4619      	mov	r1, r3
 8004218:	4821      	ldr	r0, [pc, #132]	; (80042a0 <MX_TIM4_Init+0xec>)
 800421a:	f7fe fdd5 	bl	8002dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d001      	beq.n	8004228 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8004224:	f000 fa02 	bl	800462c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004228:	2360      	movs	r3, #96	; 0x60
 800422a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004230:	2300      	movs	r3, #0
 8004232:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004234:	2300      	movs	r3, #0
 8004236:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004238:	1d3b      	adds	r3, r7, #4
 800423a:	2200      	movs	r2, #0
 800423c:	4619      	mov	r1, r3
 800423e:	4818      	ldr	r0, [pc, #96]	; (80042a0 <MX_TIM4_Init+0xec>)
 8004240:	f7fe fad6 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800424a:	f000 f9ef 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800424e:	1d3b      	adds	r3, r7, #4
 8004250:	2204      	movs	r2, #4
 8004252:	4619      	mov	r1, r3
 8004254:	4812      	ldr	r0, [pc, #72]	; (80042a0 <MX_TIM4_Init+0xec>)
 8004256:	f7fe facb 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d001      	beq.n	8004264 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8004260:	f000 f9e4 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004264:	1d3b      	adds	r3, r7, #4
 8004266:	2208      	movs	r2, #8
 8004268:	4619      	mov	r1, r3
 800426a:	480d      	ldr	r0, [pc, #52]	; (80042a0 <MX_TIM4_Init+0xec>)
 800426c:	f7fe fac0 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <MX_TIM4_Init+0xc6>
  {
    Error_Handler();
 8004276:	f000 f9d9 	bl	800462c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800427a:	1d3b      	adds	r3, r7, #4
 800427c:	220c      	movs	r2, #12
 800427e:	4619      	mov	r1, r3
 8004280:	4807      	ldr	r0, [pc, #28]	; (80042a0 <MX_TIM4_Init+0xec>)
 8004282:	f7fe fab5 	bl	80027f0 <HAL_TIM_PWM_ConfigChannel>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 800428c:	f000 f9ce 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004290:	4803      	ldr	r0, [pc, #12]	; (80042a0 <MX_TIM4_Init+0xec>)
 8004292:	f000 fc3b 	bl	8004b0c <HAL_TIM_MspPostInit>

}
 8004296:	bf00      	nop
 8004298:	3728      	adds	r7, #40	; 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	200000c4 	.word	0x200000c4
 80042a4:	40000800 	.word	0x40000800

080042a8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08c      	sub	sp, #48	; 0x30
 80042ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80042ae:	f107 030c 	add.w	r3, r7, #12
 80042b2:	2224      	movs	r2, #36	; 0x24
 80042b4:	2100      	movs	r1, #0
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fec8 	bl	800504c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042bc:	1d3b      	adds	r3, r7, #4
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80042c4:	4b21      	ldr	r3, [pc, #132]	; (800434c <MX_TIM8_Init+0xa4>)
 80042c6:	4a22      	ldr	r2, [pc, #136]	; (8004350 <MX_TIM8_Init+0xa8>)
 80042c8:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80042ca:	4b20      	ldr	r3, [pc, #128]	; (800434c <MX_TIM8_Init+0xa4>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042d0:	4b1e      	ldr	r3, [pc, #120]	; (800434c <MX_TIM8_Init+0xa4>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0;
 80042d6:	4b1d      	ldr	r3, [pc, #116]	; (800434c <MX_TIM8_Init+0xa4>)
 80042d8:	2200      	movs	r2, #0
 80042da:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042dc:	4b1b      	ldr	r3, [pc, #108]	; (800434c <MX_TIM8_Init+0xa4>)
 80042de:	2200      	movs	r2, #0
 80042e0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80042e2:	4b1a      	ldr	r3, [pc, #104]	; (800434c <MX_TIM8_Init+0xa4>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042e8:	4b18      	ldr	r3, [pc, #96]	; (800434c <MX_TIM8_Init+0xa4>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80042ee:	2301      	movs	r3, #1
 80042f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80042f2:	2300      	movs	r3, #0
 80042f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80042f6:	2301      	movs	r3, #1
 80042f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80042fe:	2300      	movs	r3, #0
 8004300:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004302:	2300      	movs	r3, #0
 8004304:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004306:	2301      	movs	r3, #1
 8004308:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800430a:	2300      	movs	r3, #0
 800430c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800430e:	2300      	movs	r3, #0
 8004310:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004312:	f107 030c 	add.w	r3, r7, #12
 8004316:	4619      	mov	r1, r3
 8004318:	480c      	ldr	r0, [pc, #48]	; (800434c <MX_TIM8_Init+0xa4>)
 800431a:	f7fe f9db 	bl	80026d4 <HAL_TIM_Encoder_Init>
 800431e:	4603      	mov	r3, r0
 8004320:	2b00      	cmp	r3, #0
 8004322:	d001      	beq.n	8004328 <MX_TIM8_Init+0x80>
  {
    Error_Handler();
 8004324:	f000 f982 	bl	800462c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004328:	2300      	movs	r3, #0
 800432a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800432c:	2300      	movs	r3, #0
 800432e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004330:	1d3b      	adds	r3, r7, #4
 8004332:	4619      	mov	r1, r3
 8004334:	4805      	ldr	r0, [pc, #20]	; (800434c <MX_TIM8_Init+0xa4>)
 8004336:	f7fe fd47 	bl	8002dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d001      	beq.n	8004344 <MX_TIM8_Init+0x9c>
  {
    Error_Handler();
 8004340:	f000 f974 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004344:	bf00      	nop
 8004346:	3730      	adds	r7, #48	; 0x30
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	20000084 	.word	0x20000084
 8004350:	40013400 	.word	0x40013400

08004354 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004358:	4b11      	ldr	r3, [pc, #68]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 800435a:	4a12      	ldr	r2, [pc, #72]	; (80043a4 <MX_USART1_UART_Init+0x50>)
 800435c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800435e:	4b10      	ldr	r3, [pc, #64]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 8004360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004366:	4b0e      	ldr	r3, [pc, #56]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 8004368:	2200      	movs	r2, #0
 800436a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800436c:	4b0c      	ldr	r3, [pc, #48]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 800436e:	2200      	movs	r2, #0
 8004370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004372:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 8004374:	2200      	movs	r2, #0
 8004376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004378:	4b09      	ldr	r3, [pc, #36]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 800437a:	220c      	movs	r2, #12
 800437c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800437e:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 8004380:	2200      	movs	r2, #0
 8004382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004384:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 8004386:	2200      	movs	r2, #0
 8004388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800438a:	4805      	ldr	r0, [pc, #20]	; (80043a0 <MX_USART1_UART_Init+0x4c>)
 800438c:	f7fe fdb1 	bl	8002ef2 <HAL_UART_Init>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004396:	f000 f949 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800439a:	bf00      	nop
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	2000025c 	.word	0x2000025c
 80043a4:	40013800 	.word	0x40013800

080043a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80043ac:	4b11      	ldr	r3, [pc, #68]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043ae:	4a12      	ldr	r2, [pc, #72]	; (80043f8 <MX_USART2_UART_Init+0x50>)
 80043b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80043b2:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043ba:	4b0e      	ldr	r3, [pc, #56]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043bc:	2200      	movs	r2, #0
 80043be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043c0:	4b0c      	ldr	r3, [pc, #48]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80043c6:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043cc:	4b09      	ldr	r3, [pc, #36]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043ce:	220c      	movs	r2, #12
 80043d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043d2:	4b08      	ldr	r3, [pc, #32]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043d8:	4b06      	ldr	r3, [pc, #24]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043da:	2200      	movs	r2, #0
 80043dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043de:	4805      	ldr	r0, [pc, #20]	; (80043f4 <MX_USART2_UART_Init+0x4c>)
 80043e0:	f7fe fd87 	bl	8002ef2 <HAL_UART_Init>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80043ea:	f000 f91f 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80043ee:	bf00      	nop
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	200003b4 	.word	0x200003b4
 80043f8:	40004400 	.word	0x40004400

080043fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004400:	4b11      	ldr	r3, [pc, #68]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004402:	4a12      	ldr	r2, [pc, #72]	; (800444c <MX_USART3_UART_Init+0x50>)
 8004404:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004406:	4b10      	ldr	r3, [pc, #64]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004408:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800440c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800440e:	4b0e      	ldr	r3, [pc, #56]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004410:	2200      	movs	r2, #0
 8004412:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004414:	4b0c      	ldr	r3, [pc, #48]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004416:	2200      	movs	r2, #0
 8004418:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800441a:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 800441c:	2200      	movs	r2, #0
 800441e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004420:	4b09      	ldr	r3, [pc, #36]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004422:	220c      	movs	r2, #12
 8004424:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004426:	4b08      	ldr	r3, [pc, #32]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004428:	2200      	movs	r2, #0
 800442a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800442c:	4b06      	ldr	r3, [pc, #24]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 800442e:	2200      	movs	r2, #0
 8004430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004432:	4805      	ldr	r0, [pc, #20]	; (8004448 <MX_USART3_UART_Init+0x4c>)
 8004434:	f7fe fd5d 	bl	8002ef2 <HAL_UART_Init>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800443e:	f000 f8f5 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004442:	bf00      	nop
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	20000104 	.word	0x20000104
 800444c:	40004800 	.word	0x40004800

08004450 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8004454:	4b0d      	ldr	r3, [pc, #52]	; (800448c <MX_USB_PCD_Init+0x3c>)
 8004456:	4a0e      	ldr	r2, [pc, #56]	; (8004490 <MX_USB_PCD_Init+0x40>)
 8004458:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800445a:	4b0c      	ldr	r3, [pc, #48]	; (800448c <MX_USB_PCD_Init+0x3c>)
 800445c:	2208      	movs	r2, #8
 800445e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8004460:	4b0a      	ldr	r3, [pc, #40]	; (800448c <MX_USB_PCD_Init+0x3c>)
 8004462:	2202      	movs	r2, #2
 8004464:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004466:	4b09      	ldr	r3, [pc, #36]	; (800448c <MX_USB_PCD_Init+0x3c>)
 8004468:	2200      	movs	r2, #0
 800446a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800446c:	4b07      	ldr	r3, [pc, #28]	; (800448c <MX_USB_PCD_Init+0x3c>)
 800446e:	2200      	movs	r2, #0
 8004470:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8004472:	4b06      	ldr	r3, [pc, #24]	; (800448c <MX_USB_PCD_Init+0x3c>)
 8004474:	2200      	movs	r2, #0
 8004476:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004478:	4804      	ldr	r0, [pc, #16]	; (800448c <MX_USB_PCD_Init+0x3c>)
 800447a:	f7fc fd7f 	bl	8000f7c <HAL_PCD_Init>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8004484:	f000 f8d2 	bl	800462c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8004488:	bf00      	nop
 800448a:	bd80      	pop	{r7, pc}
 800448c:	200003f4 	.word	0x200003f4
 8004490:	40005c00 	.word	0x40005c00

08004494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800449a:	f107 0318 	add.w	r3, r7, #24
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]
 80044a2:	605a      	str	r2, [r3, #4]
 80044a4:	609a      	str	r2, [r3, #8]
 80044a6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044a8:	4b59      	ldr	r3, [pc, #356]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	4a58      	ldr	r2, [pc, #352]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044b2:	6193      	str	r3, [r2, #24]
 80044b4:	4b56      	ldr	r3, [pc, #344]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044c0:	4b53      	ldr	r3, [pc, #332]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	4a52      	ldr	r2, [pc, #328]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044c6:	f043 0310 	orr.w	r3, r3, #16
 80044ca:	6193      	str	r3, [r2, #24]
 80044cc:	4b50      	ldr	r3, [pc, #320]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	613b      	str	r3, [r7, #16]
 80044d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044d8:	4b4d      	ldr	r3, [pc, #308]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	4a4c      	ldr	r2, [pc, #304]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044de:	f043 0304 	orr.w	r3, r3, #4
 80044e2:	6193      	str	r3, [r2, #24]
 80044e4:	4b4a      	ldr	r3, [pc, #296]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	f003 0304 	and.w	r3, r3, #4
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044f0:	4b47      	ldr	r3, [pc, #284]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	4a46      	ldr	r2, [pc, #280]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044f6:	f043 0308 	orr.w	r3, r3, #8
 80044fa:	6193      	str	r3, [r2, #24]
 80044fc:	4b44      	ldr	r3, [pc, #272]	; (8004610 <MX_GPIO_Init+0x17c>)
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	60bb      	str	r3, [r7, #8]
 8004506:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004508:	4b41      	ldr	r3, [pc, #260]	; (8004610 <MX_GPIO_Init+0x17c>)
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	4a40      	ldr	r2, [pc, #256]	; (8004610 <MX_GPIO_Init+0x17c>)
 800450e:	f043 0320 	orr.w	r3, r3, #32
 8004512:	6193      	str	r3, [r2, #24]
 8004514:	4b3e      	ldr	r3, [pc, #248]	; (8004610 <MX_GPIO_Init+0x17c>)
 8004516:	699b      	ldr	r3, [r3, #24]
 8004518:	f003 0320 	and.w	r3, r3, #32
 800451c:	607b      	str	r3, [r7, #4]
 800451e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|EEPROM_WP1_Pin|EEPROM_WP2_Pin, GPIO_PIN_RESET);
 8004520:	2200      	movs	r2, #0
 8004522:	f44f 7141 	mov.w	r1, #772	; 0x304
 8004526:	483b      	ldr	r0, [pc, #236]	; (8004614 <MX_GPIO_Init+0x180>)
 8004528:	f7fc fbe8 	bl	8000cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED_8_Pin|LED_7_Pin|LED_6_Pin, GPIO_PIN_RESET);
 800452c:	2200      	movs	r2, #0
 800452e:	f44f 4114 	mov.w	r1, #37888	; 0x9400
 8004532:	4839      	ldr	r0, [pc, #228]	; (8004618 <MX_GPIO_Init+0x184>)
 8004534:	f7fc fbe2 	bl	8000cfc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MOSFET_16_Pin|MOSFET_15_Pin|LED_5_Pin|LED_4_Pin 
 8004538:	2200      	movs	r2, #0
 800453a:	f640 419b 	movw	r1, #3227	; 0xc9b
 800453e:	4837      	ldr	r0, [pc, #220]	; (800461c <MX_GPIO_Init+0x188>)
 8004540:	f7fc fbdc 	bl	8000cfc <HAL_GPIO_WritePin>
                          |LED_3_Pin|LED_2_Pin|LED_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GPIO_3_Pin GPIO_4_Pin GPIO_5_Pin GPIO_6_Pin 
                           GPIO_7_Pin GPIO_8_Pin GPIO_9_Pin GPIO_1_Pin 
                           GPIO_2_Pin */
  GPIO_InitStruct.Pin = GPIO_3_Pin|GPIO_4_Pin|GPIO_5_Pin|GPIO_6_Pin 
 8004544:	f240 13ff 	movw	r3, #511	; 0x1ff
 8004548:	61bb      	str	r3, [r7, #24]
                          |GPIO_7_Pin|GPIO_8_Pin|GPIO_9_Pin|GPIO_1_Pin 
                          |GPIO_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800454a:	4b35      	ldr	r3, [pc, #212]	; (8004620 <MX_GPIO_Init+0x18c>)
 800454c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454e:	2300      	movs	r3, #0
 8004550:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004552:	f107 0318 	add.w	r3, r7, #24
 8004556:	4619      	mov	r1, r3
 8004558:	482f      	ldr	r0, [pc, #188]	; (8004618 <MX_GPIO_Init+0x184>)
 800455a:	f7fc fa65 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_10_Pin GPIO_11_Pin GPIO_12_Pin */
  GPIO_InitStruct.Pin = GPIO_10_Pin|GPIO_11_Pin|GPIO_12_Pin;
 800455e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004562:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004564:	4b2e      	ldr	r3, [pc, #184]	; (8004620 <MX_GPIO_Init+0x18c>)
 8004566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004568:	2300      	movs	r3, #0
 800456a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800456c:	f107 0318 	add.w	r3, r7, #24
 8004570:	4619      	mov	r1, r3
 8004572:	482c      	ldr	r0, [pc, #176]	; (8004624 <MX_GPIO_Init+0x190>)
 8004574:	f7fc fa58 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin EEPROM_WP1_Pin EEPROM_WP2_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|EEPROM_WP1_Pin|EEPROM_WP2_Pin;
 8004578:	f44f 7341 	mov.w	r3, #772	; 0x304
 800457c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800457e:	2301      	movs	r3, #1
 8004580:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004582:	2300      	movs	r3, #0
 8004584:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004586:	2302      	movs	r3, #2
 8004588:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800458a:	f107 0318 	add.w	r3, r7, #24
 800458e:	4619      	mov	r1, r3
 8004590:	4820      	ldr	r0, [pc, #128]	; (8004614 <MX_GPIO_Init+0x180>)
 8004592:	f7fc fa49 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_8_Pin LED_7_Pin LED_6_Pin */
  GPIO_InitStruct.Pin = LED_8_Pin|LED_7_Pin|LED_6_Pin;
 8004596:	f44f 4314 	mov.w	r3, #37888	; 0x9400
 800459a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800459c:	2301      	movs	r3, #1
 800459e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a0:	2300      	movs	r3, #0
 80045a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a4:	2302      	movs	r3, #2
 80045a6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045a8:	f107 0318 	add.w	r3, r7, #24
 80045ac:	4619      	mov	r1, r3
 80045ae:	481a      	ldr	r0, [pc, #104]	; (8004618 <MX_GPIO_Init+0x184>)
 80045b0:	f7fc fa3a 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC_BUTTON_Pin */
  GPIO_InitStruct.Pin = ENC_BUTTON_Pin;
 80045b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80045ba:	4b19      	ldr	r3, [pc, #100]	; (8004620 <MX_GPIO_Init+0x18c>)
 80045bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045be:	2300      	movs	r3, #0
 80045c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80045c2:	f107 0318 	add.w	r3, r7, #24
 80045c6:	4619      	mov	r1, r3
 80045c8:	4812      	ldr	r0, [pc, #72]	; (8004614 <MX_GPIO_Init+0x180>)
 80045ca:	f7fc fa2d 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET_16_Pin MOSFET_15_Pin LED_5_Pin LED_4_Pin 
                           LED_3_Pin LED_2_Pin LED_1_Pin */
  GPIO_InitStruct.Pin = MOSFET_16_Pin|MOSFET_15_Pin|LED_5_Pin|LED_4_Pin 
 80045ce:	f640 439b 	movw	r3, #3227	; 0xc9b
 80045d2:	61bb      	str	r3, [r7, #24]
                          |LED_3_Pin|LED_2_Pin|LED_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d4:	2301      	movs	r3, #1
 80045d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d8:	2300      	movs	r3, #0
 80045da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045dc:	2302      	movs	r3, #2
 80045de:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045e0:	f107 0318 	add.w	r3, r7, #24
 80045e4:	4619      	mov	r1, r3
 80045e6:	480d      	ldr	r0, [pc, #52]	; (800461c <MX_GPIO_Init+0x188>)
 80045e8:	f7fc fa1e 	bl	8000a28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PPS_GPS_IN_Pin */
  GPIO_InitStruct.Pin = PPS_GPS_IN_Pin;
 80045ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PPS_GPS_IN_GPIO_Port, &GPIO_InitStruct);
 80045fa:	f107 0318 	add.w	r3, r7, #24
 80045fe:	4619      	mov	r1, r3
 8004600:	4809      	ldr	r0, [pc, #36]	; (8004628 <MX_GPIO_Init+0x194>)
 8004602:	f7fc fa11 	bl	8000a28 <HAL_GPIO_Init>

}
 8004606:	bf00      	nop
 8004608:	3728      	adds	r7, #40	; 0x28
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	40021000 	.word	0x40021000
 8004614:	40010c00 	.word	0x40010c00
 8004618:	40011800 	.word	0x40011800
 800461c:	40011400 	.word	0x40011400
 8004620:	10110000 	.word	0x10110000
 8004624:	40011000 	.word	0x40011000
 8004628:	40010800 	.word	0x40010800

0800462c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004630:	bf00      	nop
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004638:	b480      	push	{r7}
 800463a:	b085      	sub	sp, #20
 800463c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800463e:	4b15      	ldr	r3, [pc, #84]	; (8004694 <HAL_MspInit+0x5c>)
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	4a14      	ldr	r2, [pc, #80]	; (8004694 <HAL_MspInit+0x5c>)
 8004644:	f043 0301 	orr.w	r3, r3, #1
 8004648:	6193      	str	r3, [r2, #24]
 800464a:	4b12      	ldr	r3, [pc, #72]	; (8004694 <HAL_MspInit+0x5c>)
 800464c:	699b      	ldr	r3, [r3, #24]
 800464e:	f003 0301 	and.w	r3, r3, #1
 8004652:	60bb      	str	r3, [r7, #8]
 8004654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004656:	4b0f      	ldr	r3, [pc, #60]	; (8004694 <HAL_MspInit+0x5c>)
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	4a0e      	ldr	r2, [pc, #56]	; (8004694 <HAL_MspInit+0x5c>)
 800465c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004660:	61d3      	str	r3, [r2, #28]
 8004662:	4b0c      	ldr	r3, [pc, #48]	; (8004694 <HAL_MspInit+0x5c>)
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800466e:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <HAL_MspInit+0x60>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	60fb      	str	r3, [r7, #12]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	4a04      	ldr	r2, [pc, #16]	; (8004698 <HAL_MspInit+0x60>)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800468a:	bf00      	nop
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	40021000 	.word	0x40021000
 8004698:	40010000 	.word	0x40010000

0800469c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046a4:	f107 0318 	add.w	r3, r7, #24
 80046a8:	2200      	movs	r2, #0
 80046aa:	601a      	str	r2, [r3, #0]
 80046ac:	605a      	str	r2, [r3, #4]
 80046ae:	609a      	str	r2, [r3, #8]
 80046b0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1f      	ldr	r2, [pc, #124]	; (8004734 <HAL_ADC_MspInit+0x98>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d137      	bne.n	800472c <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80046bc:	4b1e      	ldr	r3, [pc, #120]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046be:	699b      	ldr	r3, [r3, #24]
 80046c0:	4a1d      	ldr	r2, [pc, #116]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046c6:	6193      	str	r3, [r2, #24]
 80046c8:	4b1b      	ldr	r3, [pc, #108]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d0:	617b      	str	r3, [r7, #20]
 80046d2:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80046d4:	4b18      	ldr	r3, [pc, #96]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	4a17      	ldr	r2, [pc, #92]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046da:	f043 0310 	orr.w	r3, r3, #16
 80046de:	6193      	str	r3, [r2, #24]
 80046e0:	4b15      	ldr	r3, [pc, #84]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	f003 0310 	and.w	r3, r3, #16
 80046e8:	613b      	str	r3, [r7, #16]
 80046ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ec:	4b12      	ldr	r3, [pc, #72]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	4a11      	ldr	r2, [pc, #68]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046f2:	f043 0304 	orr.w	r3, r3, #4
 80046f6:	6193      	str	r3, [r2, #24]
 80046f8:	4b0f      	ldr	r3, [pc, #60]	; (8004738 <HAL_ADC_MspInit+0x9c>)
 80046fa:	699b      	ldr	r3, [r3, #24]
 80046fc:	f003 0304 	and.w	r3, r3, #4
 8004700:	60fb      	str	r3, [r7, #12]
 8004702:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = MEASURE_VIN_Pin|MEASURE_5V_Pin|BOARD_TEMP_1_Pin|BOARD_TEMP_2_Pin 
 8004704:	233f      	movs	r3, #63	; 0x3f
 8004706:	61bb      	str	r3, [r7, #24]
                          |ADC_5_Pin|ADC_6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004708:	2303      	movs	r3, #3
 800470a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800470c:	f107 0318 	add.w	r3, r7, #24
 8004710:	4619      	mov	r1, r3
 8004712:	480a      	ldr	r0, [pc, #40]	; (800473c <HAL_ADC_MspInit+0xa0>)
 8004714:	f7fc f988 	bl	8000a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_7_Pin|ADC_8_Pin|ADC_1_Pin|ADC_2_Pin 
 8004718:	23ff      	movs	r3, #255	; 0xff
 800471a:	61bb      	str	r3, [r7, #24]
                          |ADC_DAC_1_Pin|ADC_DAC_2_Pin|ADC_3_Pin|ADC_4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800471c:	2303      	movs	r3, #3
 800471e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004720:	f107 0318 	add.w	r3, r7, #24
 8004724:	4619      	mov	r1, r3
 8004726:	4806      	ldr	r0, [pc, #24]	; (8004740 <HAL_ADC_MspInit+0xa4>)
 8004728:	f7fc f97e 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800472c:	bf00      	nop
 800472e:	3728      	adds	r7, #40	; 0x28
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	40012400 	.word	0x40012400
 8004738:	40021000 	.word	0x40021000
 800473c:	40011000 	.word	0x40011000
 8004740:	40010800 	.word	0x40010800

08004744 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b088      	sub	sp, #32
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800474c:	f107 0310 	add.w	r3, r7, #16
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]
 8004754:	605a      	str	r2, [r3, #4]
 8004756:	609a      	str	r2, [r3, #8]
 8004758:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a14      	ldr	r2, [pc, #80]	; (80047b0 <HAL_DAC_MspInit+0x6c>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d121      	bne.n	80047a8 <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8004764:	4b13      	ldr	r3, [pc, #76]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 8004766:	69db      	ldr	r3, [r3, #28]
 8004768:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 800476a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800476e:	61d3      	str	r3, [r2, #28]
 8004770:	4b10      	ldr	r3, [pc, #64]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 8004772:	69db      	ldr	r3, [r3, #28]
 8004774:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004778:	60fb      	str	r3, [r7, #12]
 800477a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800477c:	4b0d      	ldr	r3, [pc, #52]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 800477e:	699b      	ldr	r3, [r3, #24]
 8004780:	4a0c      	ldr	r2, [pc, #48]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 8004782:	f043 0304 	orr.w	r3, r3, #4
 8004786:	6193      	str	r3, [r2, #24]
 8004788:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <HAL_DAC_MspInit+0x70>)
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	60bb      	str	r3, [r7, #8]
 8004792:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = ADC_DAC_1_Pin|ADC_DAC_2_Pin;
 8004794:	2330      	movs	r3, #48	; 0x30
 8004796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004798:	2303      	movs	r3, #3
 800479a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479c:	f107 0310 	add.w	r3, r7, #16
 80047a0:	4619      	mov	r1, r3
 80047a2:	4805      	ldr	r0, [pc, #20]	; (80047b8 <HAL_DAC_MspInit+0x74>)
 80047a4:	f7fc f940 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80047a8:	bf00      	nop
 80047aa:	3720      	adds	r7, #32
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40007400 	.word	0x40007400
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40010800 	.word	0x40010800

080047bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08a      	sub	sp, #40	; 0x28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 0318 	add.w	r3, r7, #24
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4a2b      	ldr	r2, [pc, #172]	; (8004884 <HAL_I2C_MspInit+0xc8>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d124      	bne.n	8004826 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047dc:	4b2a      	ldr	r3, [pc, #168]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	4a29      	ldr	r2, [pc, #164]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 80047e2:	f043 0308 	orr.w	r3, r3, #8
 80047e6:	6193      	str	r3, [r2, #24]
 80047e8:	4b27      	ldr	r3, [pc, #156]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	617b      	str	r3, [r7, #20]
 80047f2:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = EEPROM_SCL_Pin|EEPROM_SDA_Pin;
 80047f4:	23c0      	movs	r3, #192	; 0xc0
 80047f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047f8:	2312      	movs	r3, #18
 80047fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047fc:	2303      	movs	r3, #3
 80047fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004800:	f107 0318 	add.w	r3, r7, #24
 8004804:	4619      	mov	r1, r3
 8004806:	4821      	ldr	r0, [pc, #132]	; (800488c <HAL_I2C_MspInit+0xd0>)
 8004808:	f7fc f90e 	bl	8000a28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800480c:	4b1e      	ldr	r3, [pc, #120]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 800480e:	69db      	ldr	r3, [r3, #28]
 8004810:	4a1d      	ldr	r2, [pc, #116]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004812:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004816:	61d3      	str	r3, [r2, #28]
 8004818:	4b1b      	ldr	r3, [pc, #108]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 800481a:	69db      	ldr	r3, [r3, #28]
 800481c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004824:	e029      	b.n	800487a <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a19      	ldr	r2, [pc, #100]	; (8004890 <HAL_I2C_MspInit+0xd4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d124      	bne.n	800487a <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004830:	4b15      	ldr	r3, [pc, #84]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	4a14      	ldr	r2, [pc, #80]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004836:	f043 0308 	orr.w	r3, r3, #8
 800483a:	6193      	str	r3, [r2, #24]
 800483c:	4b12      	ldr	r3, [pc, #72]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	60fb      	str	r3, [r7, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004848:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800484c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800484e:	2312      	movs	r3, #18
 8004850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004852:	2303      	movs	r3, #3
 8004854:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004856:	f107 0318 	add.w	r3, r7, #24
 800485a:	4619      	mov	r1, r3
 800485c:	480b      	ldr	r0, [pc, #44]	; (800488c <HAL_I2C_MspInit+0xd0>)
 800485e:	f7fc f8e3 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004862:	4b09      	ldr	r3, [pc, #36]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004864:	69db      	ldr	r3, [r3, #28]
 8004866:	4a08      	ldr	r2, [pc, #32]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004868:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800486c:	61d3      	str	r3, [r2, #28]
 800486e:	4b06      	ldr	r3, [pc, #24]	; (8004888 <HAL_I2C_MspInit+0xcc>)
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004876:	60bb      	str	r3, [r7, #8]
 8004878:	68bb      	ldr	r3, [r7, #8]
}
 800487a:	bf00      	nop
 800487c:	3728      	adds	r7, #40	; 0x28
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	40005400 	.word	0x40005400
 8004888:	40021000 	.word	0x40021000
 800488c:	40010c00 	.word	0x40010c00
 8004890:	40005800 	.word	0x40005800

08004894 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b08a      	sub	sp, #40	; 0x28
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800489c:	f107 0318 	add.w	r3, r7, #24
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	605a      	str	r2, [r3, #4]
 80048a6:	609a      	str	r2, [r3, #8]
 80048a8:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a22      	ldr	r2, [pc, #136]	; (8004938 <HAL_SD_MspInit+0xa4>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d13c      	bne.n	800492e <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80048b4:	4b21      	ldr	r3, [pc, #132]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	4a20      	ldr	r2, [pc, #128]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048be:	6153      	str	r3, [r2, #20]
 80048c0:	4b1e      	ldr	r3, [pc, #120]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048cc:	4b1b      	ldr	r3, [pc, #108]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	4a1a      	ldr	r2, [pc, #104]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048d2:	f043 0310 	orr.w	r3, r3, #16
 80048d6:	6193      	str	r3, [r2, #24]
 80048d8:	4b18      	ldr	r3, [pc, #96]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	f003 0310 	and.w	r3, r3, #16
 80048e0:	613b      	str	r3, [r7, #16]
 80048e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80048e4:	4b15      	ldr	r3, [pc, #84]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048e6:	699b      	ldr	r3, [r3, #24]
 80048e8:	4a14      	ldr	r2, [pc, #80]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048ea:	f043 0320 	orr.w	r3, r3, #32
 80048ee:	6193      	str	r3, [r2, #24]
 80048f0:	4b12      	ldr	r3, [pc, #72]	; (800493c <HAL_SD_MspInit+0xa8>)
 80048f2:	699b      	ldr	r3, [r3, #24]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	60fb      	str	r3, [r7, #12]
 80048fa:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 80048fc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8004900:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004902:	2302      	movs	r3, #2
 8004904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004906:	2303      	movs	r3, #3
 8004908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800490a:	f107 0318 	add.w	r3, r7, #24
 800490e:	4619      	mov	r1, r3
 8004910:	480b      	ldr	r0, [pc, #44]	; (8004940 <HAL_SD_MspInit+0xac>)
 8004912:	f7fc f889 	bl	8000a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004916:	2304      	movs	r3, #4
 8004918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800491a:	2302      	movs	r3, #2
 800491c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800491e:	2303      	movs	r3, #3
 8004920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004922:	f107 0318 	add.w	r3, r7, #24
 8004926:	4619      	mov	r1, r3
 8004928:	4806      	ldr	r0, [pc, #24]	; (8004944 <HAL_SD_MspInit+0xb0>)
 800492a:	f7fc f87d 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800492e:	bf00      	nop
 8004930:	3728      	adds	r7, #40	; 0x28
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	40018000 	.word	0x40018000
 800493c:	40021000 	.word	0x40021000
 8004940:	40011000 	.word	0x40011000
 8004944:	40011400 	.word	0x40011400

08004948 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b088      	sub	sp, #32
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004950:	f107 0310 	add.w	r3, r7, #16
 8004954:	2200      	movs	r2, #0
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	605a      	str	r2, [r3, #4]
 800495a:	609a      	str	r2, [r3, #8]
 800495c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1c      	ldr	r2, [pc, #112]	; (80049d4 <HAL_SPI_MspInit+0x8c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d131      	bne.n	80049cc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004968:	4b1b      	ldr	r3, [pc, #108]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	4a1a      	ldr	r2, [pc, #104]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 800496e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004972:	61d3      	str	r3, [r2, #28]
 8004974:	4b18      	ldr	r3, [pc, #96]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004980:	4b15      	ldr	r3, [pc, #84]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 8004986:	f043 0308 	orr.w	r3, r3, #8
 800498a:	6193      	str	r3, [r2, #24]
 800498c:	4b12      	ldr	r3, [pc, #72]	; (80049d8 <HAL_SPI_MspInit+0x90>)
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	60bb      	str	r3, [r7, #8]
 8004996:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004998:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800499c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800499e:	2302      	movs	r3, #2
 80049a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049a2:	2303      	movs	r3, #3
 80049a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a6:	f107 0310 	add.w	r3, r7, #16
 80049aa:	4619      	mov	r1, r3
 80049ac:	480b      	ldr	r0, [pc, #44]	; (80049dc <HAL_SPI_MspInit+0x94>)
 80049ae:	f7fc f83b 	bl	8000a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80049b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049bc:	2300      	movs	r3, #0
 80049be:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c0:	f107 0310 	add.w	r3, r7, #16
 80049c4:	4619      	mov	r1, r3
 80049c6:	4805      	ldr	r0, [pc, #20]	; (80049dc <HAL_SPI_MspInit+0x94>)
 80049c8:	f7fc f82e 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80049cc:	bf00      	nop
 80049ce:	3720      	adds	r7, #32
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	40003800 	.word	0x40003800
 80049d8:	40021000 	.word	0x40021000
 80049dc:	40010c00 	.word	0x40010c00

080049e0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a24      	ldr	r2, [pc, #144]	; (8004a80 <HAL_TIM_PWM_MspInit+0xa0>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d10c      	bne.n	8004a0c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80049f2:	4b24      	ldr	r3, [pc, #144]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	4a23      	ldr	r2, [pc, #140]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 80049f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80049fc:	6193      	str	r3, [r2, #24]
 80049fe:	4b21      	ldr	r3, [pc, #132]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a00:	699b      	ldr	r3, [r3, #24]
 8004a02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a06:	617b      	str	r3, [r7, #20]
 8004a08:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004a0a:	e034      	b.n	8004a76 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM2)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a14:	d10c      	bne.n	8004a30 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a16:	4b1b      	ldr	r3, [pc, #108]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a18:	69db      	ldr	r3, [r3, #28]
 8004a1a:	4a1a      	ldr	r2, [pc, #104]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a1c:	f043 0301 	orr.w	r3, r3, #1
 8004a20:	61d3      	str	r3, [r2, #28]
 8004a22:	4b18      	ldr	r3, [pc, #96]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	613b      	str	r3, [r7, #16]
 8004a2c:	693b      	ldr	r3, [r7, #16]
}
 8004a2e:	e022      	b.n	8004a76 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM3)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a14      	ldr	r2, [pc, #80]	; (8004a88 <HAL_TIM_PWM_MspInit+0xa8>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d10c      	bne.n	8004a54 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a3a:	4b12      	ldr	r3, [pc, #72]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	4a11      	ldr	r2, [pc, #68]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a40:	f043 0302 	orr.w	r3, r3, #2
 8004a44:	61d3      	str	r3, [r2, #28]
 8004a46:	4b0f      	ldr	r3, [pc, #60]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a48:	69db      	ldr	r3, [r3, #28]
 8004a4a:	f003 0302 	and.w	r3, r3, #2
 8004a4e:	60fb      	str	r3, [r7, #12]
 8004a50:	68fb      	ldr	r3, [r7, #12]
}
 8004a52:	e010      	b.n	8004a76 <HAL_TIM_PWM_MspInit+0x96>
  else if(htim_pwm->Instance==TIM4)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a0c      	ldr	r2, [pc, #48]	; (8004a8c <HAL_TIM_PWM_MspInit+0xac>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d10b      	bne.n	8004a76 <HAL_TIM_PWM_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004a5e:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	4a08      	ldr	r2, [pc, #32]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a64:	f043 0304 	orr.w	r3, r3, #4
 8004a68:	61d3      	str	r3, [r2, #28]
 8004a6a:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <HAL_TIM_PWM_MspInit+0xa4>)
 8004a6c:	69db      	ldr	r3, [r3, #28]
 8004a6e:	f003 0304 	and.w	r3, r3, #4
 8004a72:	60bb      	str	r3, [r7, #8]
 8004a74:	68bb      	ldr	r3, [r7, #8]
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bc80      	pop	{r7}
 8004a7e:	4770      	bx	lr
 8004a80:	40012c00 	.word	0x40012c00
 8004a84:	40021000 	.word	0x40021000
 8004a88:	40000400 	.word	0x40000400
 8004a8c:	40000800 	.word	0x40000800

08004a90 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b088      	sub	sp, #32
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a98:	f107 0310 	add.w	r3, r7, #16
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	605a      	str	r2, [r3, #4]
 8004aa2:	609a      	str	r2, [r3, #8]
 8004aa4:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM8)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a15      	ldr	r2, [pc, #84]	; (8004b00 <HAL_TIM_Encoder_MspInit+0x70>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d123      	bne.n	8004af8 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ab0:	4b14      	ldr	r3, [pc, #80]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	4a13      	ldr	r2, [pc, #76]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004ab6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004aba:	6193      	str	r3, [r2, #24]
 8004abc:	4b11      	ldr	r3, [pc, #68]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ac8:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	4a0d      	ldr	r2, [pc, #52]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004ace:	f043 0310 	orr.w	r3, r3, #16
 8004ad2:	6193      	str	r3, [r2, #24]
 8004ad4:	4b0b      	ldr	r3, [pc, #44]	; (8004b04 <HAL_TIM_Encoder_MspInit+0x74>)
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	f003 0310 	and.w	r3, r3, #16
 8004adc:	60bb      	str	r3, [r7, #8]
 8004ade:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration    
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2 
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8004ae0:	23c0      	movs	r3, #192	; 0xc0
 8004ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004aec:	f107 0310 	add.w	r3, r7, #16
 8004af0:	4619      	mov	r1, r3
 8004af2:	4805      	ldr	r0, [pc, #20]	; (8004b08 <HAL_TIM_Encoder_MspInit+0x78>)
 8004af4:	f7fb ff98 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004af8:	bf00      	nop
 8004afa:	3720      	adds	r7, #32
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40013400 	.word	0x40013400
 8004b04:	40021000 	.word	0x40021000
 8004b08:	40011000 	.word	0x40011000

08004b0c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b090      	sub	sp, #64	; 0x40
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b14:	f107 0320 	add.w	r3, r7, #32
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	605a      	str	r2, [r3, #4]
 8004b1e:	609a      	str	r2, [r3, #8]
 8004b20:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a6c      	ldr	r2, [pc, #432]	; (8004cd8 <HAL_TIM_MspPostInit+0x1cc>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d12b      	bne.n	8004b84 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004b2c:	4b6b      	ldr	r3, [pc, #428]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b2e:	699b      	ldr	r3, [r3, #24]
 8004b30:	4a6a      	ldr	r2, [pc, #424]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b36:	6193      	str	r3, [r2, #24]
 8004b38:	4b68      	ldr	r3, [pc, #416]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b40:	61fb      	str	r3, [r7, #28]
 8004b42:	69fb      	ldr	r3, [r7, #28]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = TIM1_CH1_Pin|TIM1_CH2_Pin|TIM1_CH3_Pin|TIM1_CH4_Pin;
 8004b44:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8004b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b4e:	2302      	movs	r3, #2
 8004b50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b52:	f107 0320 	add.w	r3, r7, #32
 8004b56:	4619      	mov	r1, r3
 8004b58:	4861      	ldr	r0, [pc, #388]	; (8004ce0 <HAL_TIM_MspPostInit+0x1d4>)
 8004b5a:	f7fb ff65 	bl	8000a28 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8004b5e:	4b61      	ldr	r3, [pc, #388]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	633b      	str	r3, [r7, #48]	; 0x30
 8004b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004b6a:	633b      	str	r3, [r7, #48]	; 0x30
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004b72:	633b      	str	r3, [r7, #48]	; 0x30
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004b7a:	633b      	str	r3, [r7, #48]	; 0x30
 8004b7c:	4a59      	ldr	r2, [pc, #356]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b80:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004b82:	e0a4      	b.n	8004cce <HAL_TIM_MspPostInit+0x1c2>
  else if(htim->Instance==TIM2)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b8c:	d143      	bne.n	8004c16 <HAL_TIM_MspPostInit+0x10a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b8e:	4b53      	ldr	r3, [pc, #332]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	4a52      	ldr	r2, [pc, #328]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b94:	f043 0304 	orr.w	r3, r3, #4
 8004b98:	6193      	str	r3, [r2, #24]
 8004b9a:	4b50      	ldr	r3, [pc, #320]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004b9c:	699b      	ldr	r3, [r3, #24]
 8004b9e:	f003 0304 	and.w	r3, r3, #4
 8004ba2:	61bb      	str	r3, [r7, #24]
 8004ba4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ba6:	4b4d      	ldr	r3, [pc, #308]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	4a4c      	ldr	r2, [pc, #304]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004bac:	f043 0308 	orr.w	r3, r3, #8
 8004bb0:	6193      	str	r3, [r2, #24]
 8004bb2:	4b4a      	ldr	r3, [pc, #296]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	617b      	str	r3, [r7, #20]
 8004bbc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_Pin;
 8004bbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bc4:	2302      	movs	r3, #2
 8004bc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bc8:	2302      	movs	r3, #2
 8004bca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH1_GPIO_Port, &GPIO_InitStruct);
 8004bcc:	f107 0320 	add.w	r3, r7, #32
 8004bd0:	4619      	mov	r1, r3
 8004bd2:	4845      	ldr	r0, [pc, #276]	; (8004ce8 <HAL_TIM_MspPostInit+0x1dc>)
 8004bd4:	f7fb ff28 	bl	8000a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TIM2_CH2_Pin;
 8004bd8:	2308      	movs	r3, #8
 8004bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bdc:	2302      	movs	r3, #2
 8004bde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004be0:	2302      	movs	r3, #2
 8004be2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM2_CH2_GPIO_Port, &GPIO_InitStruct);
 8004be4:	f107 0320 	add.w	r3, r7, #32
 8004be8:	4619      	mov	r1, r3
 8004bea:	4840      	ldr	r0, [pc, #256]	; (8004cec <HAL_TIM_MspPostInit+0x1e0>)
 8004bec:	f7fb ff1c 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8004bf0:	4b3c      	ldr	r3, [pc, #240]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	637b      	str	r3, [r7, #52]	; 0x34
 8004bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bfc:	637b      	str	r3, [r7, #52]	; 0x34
 8004bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c00:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004c04:	637b      	str	r3, [r7, #52]	; 0x34
 8004c06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c0c:	637b      	str	r3, [r7, #52]	; 0x34
 8004c0e:	4a35      	ldr	r2, [pc, #212]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004c10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c12:	6053      	str	r3, [r2, #4]
}
 8004c14:	e05b      	b.n	8004cce <HAL_TIM_MspPostInit+0x1c2>
  else if(htim->Instance==TIM3)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a35      	ldr	r2, [pc, #212]	; (8004cf0 <HAL_TIM_MspPostInit+0x1e4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d12a      	bne.n	8004c76 <HAL_TIM_MspPostInit+0x16a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c20:	4b2e      	ldr	r3, [pc, #184]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	4a2d      	ldr	r2, [pc, #180]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c26:	f043 0308 	orr.w	r3, r3, #8
 8004c2a:	6193      	str	r3, [r2, #24]
 8004c2c:	4b2b      	ldr	r3, [pc, #172]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c2e:	699b      	ldr	r3, [r3, #24]
 8004c30:	f003 0308 	and.w	r3, r3, #8
 8004c34:	613b      	str	r3, [r7, #16]
 8004c36:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM3_CH3_Pin|TIM3_CH4_Pin|TIM3_CH1_Pin|TIM3_CH2_Pin;
 8004c38:	2333      	movs	r3, #51	; 0x33
 8004c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c40:	2302      	movs	r3, #2
 8004c42:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c44:	f107 0320 	add.w	r3, r7, #32
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4828      	ldr	r0, [pc, #160]	; (8004cec <HAL_TIM_MspPostInit+0x1e0>)
 8004c4c:	f7fb feec 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8004c50:	4b24      	ldr	r3, [pc, #144]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c58:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004c5c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c60:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004c64:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004c6c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c6e:	4a1d      	ldr	r2, [pc, #116]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c72:	6053      	str	r3, [r2, #4]
}
 8004c74:	e02b      	b.n	8004cce <HAL_TIM_MspPostInit+0x1c2>
  else if(htim->Instance==TIM4)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a1e      	ldr	r2, [pc, #120]	; (8004cf4 <HAL_TIM_MspPostInit+0x1e8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d126      	bne.n	8004cce <HAL_TIM_MspPostInit+0x1c2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c80:	4b16      	ldr	r3, [pc, #88]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	4a15      	ldr	r2, [pc, #84]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c86:	f043 0320 	orr.w	r3, r3, #32
 8004c8a:	6193      	str	r3, [r2, #24]
 8004c8c:	4b13      	ldr	r3, [pc, #76]	; (8004cdc <HAL_TIM_MspPostInit+0x1d0>)
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	60fb      	str	r3, [r7, #12]
 8004c96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_Pin|TIM4_CH2_Pin|TIM4_CH3_Pin|TIM4_CH4_Pin;
 8004c98:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8004c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ca6:	f107 0320 	add.w	r3, r7, #32
 8004caa:	4619      	mov	r1, r3
 8004cac:	4812      	ldr	r0, [pc, #72]	; (8004cf8 <HAL_TIM_MspPostInit+0x1ec>)
 8004cae:	f7fb febb 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM4_ENABLE();
 8004cb2:	4b0c      	ldr	r3, [pc, #48]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cc8:	4a06      	ldr	r2, [pc, #24]	; (8004ce4 <HAL_TIM_MspPostInit+0x1d8>)
 8004cca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ccc:	6053      	str	r3, [r2, #4]
}
 8004cce:	bf00      	nop
 8004cd0:	3740      	adds	r7, #64	; 0x40
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40012c00 	.word	0x40012c00
 8004cdc:	40021000 	.word	0x40021000
 8004ce0:	40011800 	.word	0x40011800
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40010800 	.word	0x40010800
 8004cec:	40010c00 	.word	0x40010c00
 8004cf0:	40000400 	.word	0x40000400
 8004cf4:	40000800 	.word	0x40000800
 8004cf8:	40011400 	.word	0x40011400

08004cfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b08e      	sub	sp, #56	; 0x38
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d04:	f107 0320 	add.w	r3, r7, #32
 8004d08:	2200      	movs	r2, #0
 8004d0a:	601a      	str	r2, [r3, #0]
 8004d0c:	605a      	str	r2, [r3, #4]
 8004d0e:	609a      	str	r2, [r3, #8]
 8004d10:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a63      	ldr	r2, [pc, #396]	; (8004ea4 <HAL_UART_MspInit+0x1a8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d132      	bne.n	8004d82 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d1c:	4b62      	ldr	r3, [pc, #392]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d1e:	699b      	ldr	r3, [r3, #24]
 8004d20:	4a61      	ldr	r2, [pc, #388]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d22:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d26:	6193      	str	r3, [r2, #24]
 8004d28:	4b5f      	ldr	r3, [pc, #380]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	69fb      	ldr	r3, [r7, #28]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d34:	4b5c      	ldr	r3, [pc, #368]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	4a5b      	ldr	r2, [pc, #364]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d3a:	f043 0304 	orr.w	r3, r3, #4
 8004d3e:	6193      	str	r3, [r2, #24]
 8004d40:	4b59      	ldr	r3, [pc, #356]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	61bb      	str	r3, [r7, #24]
 8004d4a:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART1_TX_GPS_Pin;
 8004d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d52:	2302      	movs	r3, #2
 8004d54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d56:	2303      	movs	r3, #3
 8004d58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USART1_TX_GPS_GPIO_Port, &GPIO_InitStruct);
 8004d5a:	f107 0320 	add.w	r3, r7, #32
 8004d5e:	4619      	mov	r1, r3
 8004d60:	4852      	ldr	r0, [pc, #328]	; (8004eac <HAL_UART_MspInit+0x1b0>)
 8004d62:	f7fb fe61 	bl	8000a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART1_RX_GPS_Pin;
 8004d66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d70:	2300      	movs	r3, #0
 8004d72:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(USART1_RX_GPS_GPIO_Port, &GPIO_InitStruct);
 8004d74:	f107 0320 	add.w	r3, r7, #32
 8004d78:	4619      	mov	r1, r3
 8004d7a:	484c      	ldr	r0, [pc, #304]	; (8004eac <HAL_UART_MspInit+0x1b0>)
 8004d7c:	f7fb fe54 	bl	8000a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004d80:	e08c      	b.n	8004e9c <HAL_UART_MspInit+0x1a0>
  else if(huart->Instance==USART2)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a4a      	ldr	r2, [pc, #296]	; (8004eb0 <HAL_UART_MspInit+0x1b4>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d13e      	bne.n	8004e0a <HAL_UART_MspInit+0x10e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d8c:	4b46      	ldr	r3, [pc, #280]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	4a45      	ldr	r2, [pc, #276]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d96:	61d3      	str	r3, [r2, #28]
 8004d98:	4b43      	ldr	r3, [pc, #268]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004da0:	617b      	str	r3, [r7, #20]
 8004da2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004da4:	4b40      	ldr	r3, [pc, #256]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	4a3f      	ldr	r2, [pc, #252]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004daa:	f043 0320 	orr.w	r3, r3, #32
 8004dae:	6193      	str	r3, [r2, #24]
 8004db0:	4b3d      	ldr	r3, [pc, #244]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	f003 0320 	and.w	r3, r3, #32
 8004db8:	613b      	str	r3, [r7, #16]
 8004dba:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8004dbc:	2320      	movs	r3, #32
 8004dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8004dc8:	f107 0320 	add.w	r3, r7, #32
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4839      	ldr	r0, [pc, #228]	; (8004eb4 <HAL_UART_MspInit+0x1b8>)
 8004dd0:	f7fb fe2a 	bl	8000a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8004dd4:	2340      	movs	r3, #64	; 0x40
 8004dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8004de0:	f107 0320 	add.w	r3, r7, #32
 8004de4:	4619      	mov	r1, r3
 8004de6:	4833      	ldr	r0, [pc, #204]	; (8004eb4 <HAL_UART_MspInit+0x1b8>)
 8004de8:	f7fb fe1e 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART2_ENABLE();
 8004dec:	4b32      	ldr	r3, [pc, #200]	; (8004eb8 <HAL_UART_MspInit+0x1bc>)
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	633b      	str	r3, [r7, #48]	; 0x30
 8004df2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004df8:	633b      	str	r3, [r7, #48]	; 0x30
 8004dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfc:	f043 0308 	orr.w	r3, r3, #8
 8004e00:	633b      	str	r3, [r7, #48]	; 0x30
 8004e02:	4a2d      	ldr	r2, [pc, #180]	; (8004eb8 <HAL_UART_MspInit+0x1bc>)
 8004e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e06:	6053      	str	r3, [r2, #4]
}
 8004e08:	e048      	b.n	8004e9c <HAL_UART_MspInit+0x1a0>
  else if(huart->Instance==USART3)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a2b      	ldr	r2, [pc, #172]	; (8004ebc <HAL_UART_MspInit+0x1c0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d143      	bne.n	8004e9c <HAL_UART_MspInit+0x1a0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e14:	4b24      	ldr	r3, [pc, #144]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	4a23      	ldr	r2, [pc, #140]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e1e:	61d3      	str	r3, [r2, #28]
 8004e20:	4b21      	ldr	r3, [pc, #132]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e28:	60fb      	str	r3, [r7, #12]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	4a1d      	ldr	r2, [pc, #116]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e32:	f043 0320 	orr.w	r3, r3, #32
 8004e36:	6193      	str	r3, [r2, #24]
 8004e38:	4b1b      	ldr	r3, [pc, #108]	; (8004ea8 <HAL_UART_MspInit+0x1ac>)
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	60bb      	str	r3, [r7, #8]
 8004e42:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004e44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e4a:	2302      	movs	r3, #2
 8004e4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e52:	f107 0320 	add.w	r3, r7, #32
 8004e56:	4619      	mov	r1, r3
 8004e58:	4816      	ldr	r0, [pc, #88]	; (8004eb4 <HAL_UART_MspInit+0x1b8>)
 8004e5a:	f7fb fde5 	bl	8000a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004e64:	2300      	movs	r3, #0
 8004e66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e6c:	f107 0320 	add.w	r3, r7, #32
 8004e70:	4619      	mov	r1, r3
 8004e72:	4810      	ldr	r0, [pc, #64]	; (8004eb4 <HAL_UART_MspInit+0x1b8>)
 8004e74:	f7fb fdd8 	bl	8000a28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_ENABLE();
 8004e78:	4b0f      	ldr	r3, [pc, #60]	; (8004eb8 <HAL_UART_MspInit+0x1bc>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e80:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004e84:	637b      	str	r3, [r7, #52]	; 0x34
 8004e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e88:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004e8c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e90:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004e94:	637b      	str	r3, [r7, #52]	; 0x34
 8004e96:	4a08      	ldr	r2, [pc, #32]	; (8004eb8 <HAL_UART_MspInit+0x1bc>)
 8004e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e9a:	6053      	str	r3, [r2, #4]
}
 8004e9c:	bf00      	nop
 8004e9e:	3738      	adds	r7, #56	; 0x38
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40013800 	.word	0x40013800
 8004ea8:	40021000 	.word	0x40021000
 8004eac:	40010800 	.word	0x40010800
 8004eb0:	40004400 	.word	0x40004400
 8004eb4:	40011400 	.word	0x40011400
 8004eb8:	40010000 	.word	0x40010000
 8004ebc:	40004800 	.word	0x40004800

08004ec0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a09      	ldr	r2, [pc, #36]	; (8004ef4 <HAL_PCD_MspInit+0x34>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d10b      	bne.n	8004eea <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004ed2:	4b09      	ldr	r3, [pc, #36]	; (8004ef8 <HAL_PCD_MspInit+0x38>)
 8004ed4:	69db      	ldr	r3, [r3, #28]
 8004ed6:	4a08      	ldr	r2, [pc, #32]	; (8004ef8 <HAL_PCD_MspInit+0x38>)
 8004ed8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004edc:	61d3      	str	r3, [r2, #28]
 8004ede:	4b06      	ldr	r3, [pc, #24]	; (8004ef8 <HAL_PCD_MspInit+0x38>)
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ee6:	60fb      	str	r3, [r7, #12]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8004eea:	bf00      	nop
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bc80      	pop	{r7}
 8004ef2:	4770      	bx	lr
 8004ef4:	40005c00 	.word	0x40005c00
 8004ef8:	40021000 	.word	0x40021000

08004efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004f00:	bf00      	nop
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bc80      	pop	{r7}
 8004f06:	4770      	bx	lr

08004f08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f0c:	e7fe      	b.n	8004f0c <HardFault_Handler+0x4>

08004f0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f0e:	b480      	push	{r7}
 8004f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f12:	e7fe      	b.n	8004f12 <MemManage_Handler+0x4>

08004f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f18:	e7fe      	b.n	8004f18 <BusFault_Handler+0x4>

08004f1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f1e:	e7fe      	b.n	8004f1e <UsageFault_Handler+0x4>

08004f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f24:	bf00      	nop
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f30:	bf00      	nop
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f3c:	bf00      	nop
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bc80      	pop	{r7}
 8004f42:	4770      	bx	lr

08004f44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f48:	f7fb f9b2 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f4c:	bf00      	nop
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f50:	b480      	push	{r7}
 8004f52:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8004f54:	4b15      	ldr	r3, [pc, #84]	; (8004fac <SystemInit+0x5c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a14      	ldr	r2, [pc, #80]	; (8004fac <SystemInit+0x5c>)
 8004f5a:	f043 0301 	orr.w	r3, r3, #1
 8004f5e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8004f60:	4b12      	ldr	r3, [pc, #72]	; (8004fac <SystemInit+0x5c>)
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	4911      	ldr	r1, [pc, #68]	; (8004fac <SystemInit+0x5c>)
 8004f66:	4b12      	ldr	r3, [pc, #72]	; (8004fb0 <SystemInit+0x60>)
 8004f68:	4013      	ands	r3, r2
 8004f6a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8004f6c:	4b0f      	ldr	r3, [pc, #60]	; (8004fac <SystemInit+0x5c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a0e      	ldr	r2, [pc, #56]	; (8004fac <SystemInit+0x5c>)
 8004f72:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004f76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f7a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f7c:	4b0b      	ldr	r3, [pc, #44]	; (8004fac <SystemInit+0x5c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a0a      	ldr	r2, [pc, #40]	; (8004fac <SystemInit+0x5c>)
 8004f82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f86:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8004f88:	4b08      	ldr	r3, [pc, #32]	; (8004fac <SystemInit+0x5c>)
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	4a07      	ldr	r2, [pc, #28]	; (8004fac <SystemInit+0x5c>)
 8004f8e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004f92:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8004f94:	4b05      	ldr	r3, [pc, #20]	; (8004fac <SystemInit+0x5c>)
 8004f96:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004f9a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004f9c:	4b05      	ldr	r3, [pc, #20]	; (8004fb4 <SystemInit+0x64>)
 8004f9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004fa2:	609a      	str	r2, [r3, #8]
#endif 
}
 8004fa4:	bf00      	nop
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	f8ff0000 	.word	0xf8ff0000
 8004fb4:	e000ed00 	.word	0xe000ed00

08004fb8 <Reset_Handler>:
 8004fb8:	2100      	movs	r1, #0
 8004fba:	e003      	b.n	8004fc4 <LoopCopyDataInit>

08004fbc <CopyDataInit>:
 8004fbc:	4b0b      	ldr	r3, [pc, #44]	; (8004fec <LoopFillZerobss+0x14>)
 8004fbe:	585b      	ldr	r3, [r3, r1]
 8004fc0:	5043      	str	r3, [r0, r1]
 8004fc2:	3104      	adds	r1, #4

08004fc4 <LoopCopyDataInit>:
 8004fc4:	480a      	ldr	r0, [pc, #40]	; (8004ff0 <LoopFillZerobss+0x18>)
 8004fc6:	4b0b      	ldr	r3, [pc, #44]	; (8004ff4 <LoopFillZerobss+0x1c>)
 8004fc8:	1842      	adds	r2, r0, r1
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d3f6      	bcc.n	8004fbc <CopyDataInit>
 8004fce:	4a0a      	ldr	r2, [pc, #40]	; (8004ff8 <LoopFillZerobss+0x20>)
 8004fd0:	e002      	b.n	8004fd8 <LoopFillZerobss>

08004fd2 <FillZerobss>:
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	f842 3b04 	str.w	r3, [r2], #4

08004fd8 <LoopFillZerobss>:
 8004fd8:	4b08      	ldr	r3, [pc, #32]	; (8004ffc <LoopFillZerobss+0x24>)
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d3f9      	bcc.n	8004fd2 <FillZerobss>
 8004fde:	f7ff ffb7 	bl	8004f50 <SystemInit>
 8004fe2:	f000 f80f 	bl	8005004 <__libc_init_array>
 8004fe6:	f7fe fda8 	bl	8003b3a <main>
 8004fea:	4770      	bx	lr
 8004fec:	080050a8 	.word	0x080050a8
 8004ff0:	20000000 	.word	0x20000000
 8004ff4:	2000000c 	.word	0x2000000c
 8004ff8:	2000000c 	.word	0x2000000c
 8004ffc:	20000660 	.word	0x20000660

08005000 <ADC1_2_IRQHandler>:
 8005000:	e7fe      	b.n	8005000 <ADC1_2_IRQHandler>
	...

08005004 <__libc_init_array>:
 8005004:	b570      	push	{r4, r5, r6, lr}
 8005006:	2500      	movs	r5, #0
 8005008:	4e0c      	ldr	r6, [pc, #48]	; (800503c <__libc_init_array+0x38>)
 800500a:	4c0d      	ldr	r4, [pc, #52]	; (8005040 <__libc_init_array+0x3c>)
 800500c:	1ba4      	subs	r4, r4, r6
 800500e:	10a4      	asrs	r4, r4, #2
 8005010:	42a5      	cmp	r5, r4
 8005012:	d109      	bne.n	8005028 <__libc_init_array+0x24>
 8005014:	f000 f822 	bl	800505c <_init>
 8005018:	2500      	movs	r5, #0
 800501a:	4e0a      	ldr	r6, [pc, #40]	; (8005044 <__libc_init_array+0x40>)
 800501c:	4c0a      	ldr	r4, [pc, #40]	; (8005048 <__libc_init_array+0x44>)
 800501e:	1ba4      	subs	r4, r4, r6
 8005020:	10a4      	asrs	r4, r4, #2
 8005022:	42a5      	cmp	r5, r4
 8005024:	d105      	bne.n	8005032 <__libc_init_array+0x2e>
 8005026:	bd70      	pop	{r4, r5, r6, pc}
 8005028:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800502c:	4798      	blx	r3
 800502e:	3501      	adds	r5, #1
 8005030:	e7ee      	b.n	8005010 <__libc_init_array+0xc>
 8005032:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005036:	4798      	blx	r3
 8005038:	3501      	adds	r5, #1
 800503a:	e7f2      	b.n	8005022 <__libc_init_array+0x1e>
 800503c:	080050a0 	.word	0x080050a0
 8005040:	080050a0 	.word	0x080050a0
 8005044:	080050a0 	.word	0x080050a0
 8005048:	080050a4 	.word	0x080050a4

0800504c <memset>:
 800504c:	4603      	mov	r3, r0
 800504e:	4402      	add	r2, r0
 8005050:	4293      	cmp	r3, r2
 8005052:	d100      	bne.n	8005056 <memset+0xa>
 8005054:	4770      	bx	lr
 8005056:	f803 1b01 	strb.w	r1, [r3], #1
 800505a:	e7f9      	b.n	8005050 <memset+0x4>

0800505c <_init>:
 800505c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800505e:	bf00      	nop
 8005060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005062:	bc08      	pop	{r3}
 8005064:	469e      	mov	lr, r3
 8005066:	4770      	bx	lr

08005068 <_fini>:
 8005068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506a:	bf00      	nop
 800506c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800506e:	bc08      	pop	{r3}
 8005070:	469e      	mov	lr, r3
 8005072:	4770      	bx	lr
