INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/PWA_final/PWA_final.srcs/sim_1/new/full_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Black_box_datapath_tb'
