

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s'
================================================================
* Date:           Tue Dec 10 22:28:09 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_deepset_pointwisePhi_iostream_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.719 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 25.000 ns | 25.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                 |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|      5|      318|      947|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      182|     -|
|Register             |        -|      -|        7|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|      325|     1147|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |                                     Instance                                    |                                Module                                | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s  |        4|      5|  318|  947|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                            |                                                                      |        4|      5|  318|  947|    0|
    +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                             Variable Name                                             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104_res_V_data_0_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104_res_V_data_1_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104_res_V_data_2_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104_res_V_data_3_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104_res_V_data_4_V_TREADY  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1                                                                                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call10                                                                          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                                                                                        |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                                                                                        |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                                                  |          |      0|  0|  18|           9|           9|
    +-------------------------------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_done                     |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_0_V_read        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_1_V_read        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_2_V_read        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_3_V_read        |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_4_V_read        |   9|          2|    1|          2|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_3_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_4_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 182|         39|   17|         39|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  6|   0|    6|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> | return value |
|data_V_data_0_V_dout     |  in |   22|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                         data_V_data_0_V                        |    pointer   |
|data_V_data_1_V_dout     |  in |   22|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                         data_V_data_1_V                        |    pointer   |
|data_V_data_2_V_dout     |  in |   22|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                         data_V_data_2_V                        |    pointer   |
|data_V_data_3_V_dout     |  in |   22|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                         data_V_data_3_V                        |    pointer   |
|data_V_data_4_V_dout     |  in |   22|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                         data_V_data_4_V                        |    pointer   |
|res_V_data_0_V_TDATA     | out |   16|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_TVALID    | out |    1|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_TREADY    |  in |    1|    axis    |                         res_V_data_0_V                         |    pointer   |
|res_V_data_1_V_TDATA     | out |   16|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_TVALID    | out |    1|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_TREADY    |  in |    1|    axis    |                         res_V_data_1_V                         |    pointer   |
|res_V_data_2_V_TDATA     | out |   16|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_TVALID    | out |    1|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_TREADY    |  in |    1|    axis    |                         res_V_data_2_V                         |    pointer   |
|res_V_data_3_V_TDATA     | out |   16|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_TVALID    | out |    1|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_TREADY    |  in |    1|    axis    |                         res_V_data_3_V                         |    pointer   |
|res_V_data_4_V_TDATA     | out |   16|    axis    |                         res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_TVALID    | out |    1|    axis    |                         res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_TREADY    |  in |    1|    axis    |                         res_V_data_4_V                         |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [5/5] (0.00ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 8 [4/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 8 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.71>
ST_3 : Operation 9 [3/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 9 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 10 [2/5] (3.71ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 10 'call' <Predicate = true> <Delay = 3.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.19>
ST_5 : Operation 11 [1/5] (3.19ns)   --->   "call fastcc void @"softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"(i22* %data_V_data_0_V, i22* %data_V_data_1_V, i22* %data_V_data_2_V, i22* %data_V_data_3_V, i22* %data_V_data_4_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V)" [firmware/nnet_utils/nnet_activation_stream.h:362]   --->   Operation 11 'call' <Predicate = true> <Delay = 3.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2616, i32 0, i32 0, [1 x i8]* @p_str2617, [1 x i8]* @p_str2618, [1 x i8]* @p_str2619, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2620, [1 x i8]* @p_str2621)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2609, i32 0, i32 0, [1 x i8]* @p_str2610, [1 x i8]* @p_str2611, [1 x i8]* @p_str2612, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2613, [1 x i8]* @p_str2614)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2602, i32 0, i32 0, [1 x i8]* @p_str2603, [1 x i8]* @p_str2604, [1 x i8]* @p_str2605, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2606, [1 x i8]* @p_str2607)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2595, i32 0, i32 0, [1 x i8]* @p_str2596, [1 x i8]* @p_str2597, [1 x i8]* @p_str2598, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2599, [1 x i8]* @p_str2600)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i22* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2588, i32 0, i32 0, [1 x i8]* @p_str2589, [1 x i8]* @p_str2590, [1 x i8]* @p_str2591, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2592, [1 x i8]* @p_str2593)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str15, [1 x i8]* @p_str15)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:371]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ exp_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln362        (call         ) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
specinterface_ln0 (specinterface) [ 0000000]
ret_ln371         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_table3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table3"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_table4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_stable<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18>"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2616"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2617"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2618"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2619"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2620"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2621"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2609"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2610"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2611"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2612"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2613"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2614"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2602"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2603"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2604"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2605"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2606"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2607"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2595"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2596"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2597"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2598"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2599"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2600"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2588"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2589"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2590"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2591"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2592"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2593"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="22" slack="0"/>
<pin id="107" dir="0" index="2" bw="22" slack="0"/>
<pin id="108" dir="0" index="3" bw="22" slack="0"/>
<pin id="109" dir="0" index="4" bw="22" slack="0"/>
<pin id="110" dir="0" index="5" bw="22" slack="0"/>
<pin id="111" dir="0" index="6" bw="16" slack="0"/>
<pin id="112" dir="0" index="7" bw="16" slack="0"/>
<pin id="113" dir="0" index="8" bw="16" slack="0"/>
<pin id="114" dir="0" index="9" bw="16" slack="0"/>
<pin id="115" dir="0" index="10" bw="16" slack="0"/>
<pin id="116" dir="0" index="11" bw="17" slack="0"/>
<pin id="117" dir="0" index="12" bw="18" slack="0"/>
<pin id="118" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln362/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="104" pin=4"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="104" pin=5"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="104" pin=6"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="104" pin=7"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="104" pin=8"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="104" pin=9"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="104" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
	Port: res_V_data_4_V | {5 }
	Port: exp_table3 | {}
	Port: invert_table4 | {}
 - Input state : 
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : data_V_data_0_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : data_V_data_1_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : data_V_data_2_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : data_V_data_3_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : data_V_data_4_V | {1 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : res_V_data_0_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : res_V_data_1_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : res_V_data_2_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : res_V_data_3_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : res_V_data_4_V | {}
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : exp_table3 | {2 3 4 }
	Port: softmax<array,array<ap_fixed<16,6,5,3,0>,5u>,Softmax_config18> : invert_table4 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_5u_Softmax_config18_s_fu_104 |    5    |  3.618  |   305   |   885   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |    5    |  3.618  |   305   |   885   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    3   |   305  |   885  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   305  |   885  |
+-----------+--------+--------+--------+--------+
