module div3(
  input [3:0] i,
  output reg [2:0] o
);

  always @(*) begin
    integer aux=0;
    aux=i;
    o=0;
    while(aux>=3)
    begin
      aux=aux-3;
      o=o+1;
    end
  end
    
endmodule

module div3_tb;
  reg [3:0] i;
  wire [2:0] o;

  div3 div3_i (.i(i), .o(o));

  integer k;
  initial begin
    $display("Time\ti\t\to");
    $monitor("%0t\t%b(%2d)\t%b(%0d)", $time, i, i, o, o);
    i = 0;
    for (k = 1; k < 16; k = k + 1)
      #10 i = k;
  end
endmodule