#include <cstdint>
#include <instructions.hh>
#include <memory.hh>

using namespace instrs;
using namespace mem;

// ToDo use the type instead of RISC-V funct3 field?
// assume little endian
// LW 0b010
template<>
void instrs::execute_load<0b010>(mem::memory& mem, processor & proc,
    mem::address_t addr, uint8_t rd)
{
  assert((addr & 0b11) == 0); // ensure alignment
  proc.write_reg(rd, mem.read<uint32_t>(addr));
}

// LBU 100
template<>
void instrs::execute_load<0b100>(mem::memory& mem, processor & proc,
    mem::address_t addr, uint8_t rd)
{
  // no sign extension
  uint32_t val = mem.read<uint8_t>(addr);
  proc.write_reg(rd, val);
}

// LB 000
template<>
void instrs::execute_load<0b000>(mem::memory& mem, processor & proc,
    mem::address_t addr, uint8_t rd)
{
  uint32_t val = static_cast<uint32_t>(sign_extend<int32_t, 
		  sizeof(uint8_t)*8>(mem.read<uint8_t>(addr)));
  proc.write_reg(rd, val);
}

// LH
template<>
void instrs::execute_load<0b001>(mem::memory& mem, processor & proc,
    mem::address_t addr, uint8_t rd)
{
  assert((addr & 0b1) == 0); // ensure alignment
  // perform sign extension
  uint32_t val = static_cast<uint32_t>(sign_extend<int32_t,
           sizeof(uint16_t)*8>(mem.read<uint16_t>(addr)));
  proc.write_reg(rd, val);
}

// LHU
template<>
void instrs::execute_load<0b101>(mem::memory& mem, processor & proc,
    mem::address_t addr, uint8_t rd)
{
  assert((addr & 0b1) == 0); // ensure alignment
  // perform sign extension
  uint32_t val = mem.read<uint16_t>(addr);
  proc.write_reg(rd, val);
}


uint32_t instrs::load(memory& mem, processor & proc, uint32_t bitstream) {
  // Decode the instruction
  i_instruction ii{bitstream};

  // compute src address
  address_t src = proc.read_reg(ii.rs1()) + ii.imm();

  // ToDo refactor with templates
  switch(ii.funct3()) {
    case 0b010: execute_load<0b010>(mem, proc, src, ii.rd()); break;
    case 0b000: execute_load<0b000>(mem, proc, src, ii.rd()); break;
    case 0b001: execute_load<0b001>(mem, proc, src, ii.rd()); break;
    case 0b100: execute_load<0b100>(mem, proc, src, ii.rd()); break;
    case 0b101: execute_load<0b101>(mem, proc, src, ii.rd()); break;
  }
  // return next instruction
  return proc.next_pc();
}

// SB
template<>
void instrs::execute_store<0b000>(mem::memory& mem, processor& proc,
    mem::address_t addr, uint8_t rs2)
{
  mem.write<uint8_t>(addr, static_cast<uint8_t>(proc.read_reg(rs2)));
}

// SH
template<>
void instrs::execute_store<0b001>(mem::memory& mem, processor& proc,
    mem::address_t addr, uint8_t rs2)
{
  assert((addr & 0b1) == 0); // ensure 2 byte alignment
  mem.write<uint16_t>(addr, static_cast<uint16_t>(proc.read_reg(rs2)));
}

// SW
template<>
void instrs::execute_store<0b010>(mem::memory& mem, processor& proc,
    mem::address_t addr, uint8_t rs2)
{
  assert((addr & 0b11) == 0); // ensure 4 byte alignment
  mem.write<uint32_t>(addr, proc.read_reg(rs2));
}

uint32_t instrs::store(memory& mem, processor & proc, uint32_t bitstream) {
  // Decode the instruction
  s_instruction si{bitstream};

  // compute dst address
  address_t src = proc.read_reg(si.rs1()) + si.imm();

  // ToDo refactor with templates
  switch(si.funct3()) {
    case 0b000: execute_store<0b000>(mem, proc, src, si.rs2()); break; // SB
    case 0b001: execute_store<0b001>(mem, proc, src, si.rs2()); break; // SH
    case 0b010: execute_store<0b010>(mem, proc, src, si.rs2()); break; // SW
  }
  // return next instruction
  return proc.next_pc();
}

// Arithmetic Inmediate
uint32_t instrs::alui(mem::memory &, processor &proc, uint32_t bitstream) {
  i_instruction ii(bitstream);
  uint32_t val = proc.read_reg(ii.rs1());

  switch (ii.funct3()) {
    case 0b000: // ADDI
      proc.write_reg(ii.rd(), val + ii.imm());
      break;
    case 0b001: // SLLI
      proc.write_reg(ii.rd(), val << (ii.imm() & 0x1F));
      break;
    case 0b111: // ANDI
      proc.write_reg(ii.rd(), val & ii.imm());
      break;
    case 0b101: // SRLI / SRAI
      if ((ii.imm() >> 10) & 1) {
        proc.write_reg(ii.rd(), (int32_t)val >> (ii.imm() & 0x1F)); // SRAI
      } else {
        proc.write_reg(ii.rd(), val >> (ii.imm() & 0x1F)); // SRLI
      }
      break;
  }
  return proc.next_pc();
}

// Arithmetic Register
uint32_t instrs::alur(mem::memory &, processor &proc, uint32_t bitstream) {
  r_instruction ri(bitstream);

  uint32_t val1 = proc.read_reg(ri.rs1());
  uint32_t val2 = proc.read_reg(ri.rs2());

  switch (ri.funct3()) {
    case 0b000: // ADD o MUL
      if (ri.funct7() == 0b0000000) { // ADD
        proc.write_reg(ri.rd(), val1 + val2);
      } else if (ri.funct7() == 0b0000001) { // MUL
        proc.write_reg(ri.rd(), val1 * val2);
      } else if (ri.funct7() == 0b0100000) { // SUB
        proc.write_reg(ri.rd(), val1 - val2);
      }
      break;
  }
  return proc.next_pc();
}

// Load Upper Immediate
uint32_t instrs::lui(mem::memory &, processor &proc, uint32_t bitstream) {
  u_instruction ui(bitstream);

  proc.write_reg(ui.rd(), ui.imm());
  return proc.next_pc();
}

// Jump and Link
uint32_t instrs::jal(mem::memory &, processor &proc, uint32_t bitstream) {
  j_instruction ji(bitstream);

  // Save the return address
  uint32_t current_pc = proc.read_pc(); //PC actual
  proc.write_reg(ji.rd(), current_pc + 4);

  // Calculate the jump address
  address_t addr = current_pc + ji.imm(); //PC actual + offset

  // std::cout << "JAL from " << current_pc 
  //         << " to " << (addr) << std::endl;

  // Return the jump address
  return addr;
}

// Jump and Link Register
uint32_t instrs::jalr(mem::memory &, processor &proc, uint32_t bitstream) {
  i_instruction ii(bitstream);

  // Save the return address
  uint32_t current_pc = proc.read_pc();
  proc.write_reg(ii.rd(), current_pc + 4);

  // Calculate the jump address
  address_t addr = (proc.read_reg(ii.rs1()) + ii.imm()) & ~1; //PC actual + offset alineado a una dirección par

  // std::cout << "JALR return to " << addr << std::endl;
  // std::cout << "JALR: rs1=" << (int)ii.rs1()
  //         << " ra=" << std::hex << proc.read_reg(ii.rs1())
  //         << " target=" << addr << std::endl;

  // Return the jump address
  return addr;
}

// Conditional Branch
uint32_t instrs::condbranch(mem::memory &, processor & proc, uint32_t bitstream) {
  b_instruction bi(bitstream);

  uint32_t current_pc = proc.read_pc();
  uint32_t val1 = proc.read_reg(bi.rs1());
  uint32_t val2 = proc.read_reg(bi.rs2());

  bool take_branch = false;
  switch (bi.funct3()) {
    case 0b000: // BEQ
      take_branch = (val1 == val2);
      break;
    case 0b001: // BNE
      take_branch = (val1 != val2);
      break;
    case 0b100: // BLT
      take_branch = ((int32_t)val1 < (int32_t)val2);
      break;
    case 0b101: // BGE
      take_branch = ((int32_t)val1 >= (int32_t)val2);
      break;
    case 0b110: // BLTU
      take_branch = (val1 < val2);
      break;
    case 0b111: // BGEU
      take_branch = (val1 >= val2);
      break;
  }

  // Si se cumple la condición, se suma el offset (imm) al siguiente PC
  address_t addr = take_branch ? (current_pc + bi.imm()) : proc.next_pc();
  return addr;
}

