{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731866520536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731866520547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 13:02:00 2024 " "Processing started: Sun Nov 17 13:02:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731866520547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866520547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer " "Command: quartus_map --read_settings_files=on --write_settings_files=off renderer -c renderer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866520548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731866521265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731866521265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 renderer.sv(41) " "Verilog HDL Declaration information at renderer.sv(41): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731866533833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 renderer.sv(42) " "Verilog HDL Declaration information at renderer.sv(42): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731866533833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/renderer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/renderer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "src/PS2_Controller.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pose_tracker.sv(98) " "Verilog HDL information at pose_tracker.sv(98): always construct contains both blocking and non-blocking assignments" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731866533843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pose_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pose_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pose_Tracker " "Found entity 1: Pose_Tracker" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/polygon_list.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/polygon_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Polygon_List " "Found entity 1: Polygon_List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keyboard_interfacer.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/keyboard_interfacer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Intefracer " "Found entity 1: Keyboard_Intefracer" {  } { { "src/Keyboard_Interfacer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Keyboard_Interfacer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hexadecimal_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/hexadecimal_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "src/Hexadecimal_To_Seven_Segment.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Hexadecimal_To_Seven_Segment.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_data_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_data_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "src/Altera_UP_PS2_Data_In.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Data_In.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_up_ps2_command_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/altera_up_ps2_command_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "src/Altera_UP_PS2_Command_Out.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Altera_UP_PS2_Command_Out.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/linalg.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/linalg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dot " "Found entity 1: dot" {  } { { "src/LinAlg.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/LinAlg.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533876 ""} { "Info" "ISGN_ENTITY_NAME" "2 matrix_mul_4x4on4x1 " "Found entity 2: matrix_mul_4x4on4x1" {  } { { "src/LinAlg.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/LinAlg.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/Fixed_Point_Algebra.sv " "Can't analyze file -- file src/Fixed_Point_Algebra.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731866533880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fixedpoint_lib.sv(527) " "Verilog HDL information at fixedpoint_lib.sv(527): always construct contains both blocking and non-blocking assignments" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 527 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731866533885 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fixedpoint_lib.sv(689) " "Verilog HDL information at fixedpoint_lib.sv(689): always construct contains both blocking and non-blocking assignments" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 689 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731866533885 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(771) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(771): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 771 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(773) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(773): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 773 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(774) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(774): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 774 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(775) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(775): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 775 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(776) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(776): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 776 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(777) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(777): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 777 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(778) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(778): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 778 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(779) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(779): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 779 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(780) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(780): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 780 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(781) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(781): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 781 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fixedpoint_lib.sv(782) " "Verilog HDL Module Instantiation warning at fixedpoint_lib.sv(782): ignored dangling comma in List of Port Connections" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 782 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731866533886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROUND round fixedpoint_lib.sv(956) " "Verilog HDL Declaration information at fixedpoint_lib.sv(956): object \"ROUND\" differs only in case from object \"round\" in the same scope" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 956 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731866533887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixedpoint_lib.sv 14 14 " "Found 14 design units, including 14 entities, in source file src/fixedpoint_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fxp_zoom " "Found entity 1: fxp_zoom" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "2 fxp_add " "Found entity 2: fxp_add" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "3 fxp_addsub " "Found entity 3: fxp_addsub" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "4 fxp_mul " "Found entity 4: fxp_mul" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "5 fxp_mul_pipe " "Found entity 5: fxp_mul_pipe" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "6 fxp_div " "Found entity 6: fxp_div" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "7 fxp_div_pipe " "Found entity 7: fxp_div_pipe" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "8 fxp_sqrt " "Found entity 8: fxp_sqrt" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "9 fxp_sqrt_pipe " "Found entity 9: fxp_sqrt_pipe" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "10 fxp_sin " "Found entity 10: fxp_sin" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "11 fxp2float " "Found entity 11: fxp2float" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 816 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "12 fxp2float_pipe " "Found entity 12: fxp2float_pipe" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "13 float2fxp " "Found entity 13: float2fxp" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""} { "Info" "ISGN_ENTITY_NAME" "14 float2fxp_pipe " "Found entity 14: float2fxp_pipe" {  } { { "src/fixedpoint_lib.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 1013 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/transformations.sv 2 2 " "Found 2 design units, including 2 entities, in source file src/transformations.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projection " "Found entity 1: projection" {  } { { "src/Transformations.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Transformations.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533903 ""} { "Info" "ISGN_ENTITY_NAME" "2 transformer " "Found entity 2: transformer" {  } { { "src/Transformations.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Transformations.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projector.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/projector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Projector " "Found entity 1: Projector" {  } { { "src/Projector.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Projector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731866533909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866533909 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(25) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(25): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533910 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(30) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(30): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533910 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(34) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(34): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(38) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(38): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(42) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(42): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(46) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(46): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(50) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(50): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(54) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(54): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Polygon_List Polygon_List.sv(58) " "Verilog HDL Parameter Declaration warning at Polygon_List.sv(58): Parameter Declaration in module \"Polygon_List\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Polygon_List.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Polygon_List.sv" 58 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533912 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(21) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(21): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(24) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(24): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(29) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(29): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(31) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(31): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(41) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(41): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Pose_Tracker pose_tracker.sv(48) " "Verilog HDL Parameter Declaration warning at pose_tracker.sv(48): Parameter Declaration in module \"Pose_Tracker\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/pose_tracker.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533913 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "projection Transformations.sv(19) " "Verilog HDL Parameter Declaration warning at Transformations.sv(19): Parameter Declaration in module \"projection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Transformations.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Transformations.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533921 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "projection Transformations.sv(27) " "Verilog HDL Parameter Declaration warning at Transformations.sv(27): Parameter Declaration in module \"projection\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "src/Transformations.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/Transformations.sv" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731866533921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "renderer " "Elaborating entity \"renderer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731866533958 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 renderer.sv(43) " "Output port \"HEX2\" at renderer.sv(43) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731866533975 "|renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 renderer.sv(44) " "Output port \"HEX3\" at renderer.sv(44) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731866533975 "|renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 renderer.sv(45) " "Output port \"HEX4\" at renderer.sv(45) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731866533975 "|renderer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 renderer.sv(46) " "Output port \"HEX5\" at renderer.sv(46) has no driver" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1731866533975 "|renderer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polygon_List Polygon_List:LIST " "Elaborating entity \"Polygon_List\" for hierarchy \"Polygon_List:LIST\"" {  } { { "src/renderer.sv" "LIST" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly6 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly6\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly7 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly7\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly8 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly8\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534045 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly9 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly9\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly10 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly10\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly11 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly11\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly12 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly12\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly3 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly3\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly4 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly4\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly5 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly5\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly6 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly6\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly7 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly7\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly8 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly8\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly9 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly9\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly10 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly10\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly11 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly11\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Poly12 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Poly12\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1731866534046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pose_Tracker Pose_Tracker:PT " "Elaborating entity \"Pose_Tracker\" for hierarchy \"Pose_Tracker:PT\"" {  } { { "src/renderer.sv" "PT" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_mul Pose_Tracker:PT\|fxp_mul:mult0 " "Elaborating entity \"fxp_mul\" for hierarchy \"Pose_Tracker:PT\|fxp_mul:mult0\"" {  } { { "src/pose_tracker.sv" "mult0" { Text "C:/ECE241/Final Project/ece241-final_project/src/pose_tracker.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fxp_zoom Pose_Tracker:PT\|fxp_mul:mult0\|fxp_zoom:res_zoom " "Elaborating entity \"fxp_zoom\" for hierarchy \"Pose_Tracker:PT\|fxp_mul:mult0\|fxp_zoom:res_zoom\"" {  } { { "src/fixedpoint_lib.sv" "res_zoom" { Text "C:/ECE241/Final Project/ece241-final_project/src/fixedpoint_lib.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Intefracer Keyboard_Intefracer:KB_I " "Elaborating entity \"Keyboard_Intefracer\" for hierarchy \"Keyboard_Intefracer:KB_I\"" {  } { { "src/renderer.sv" "KB_I" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller Keyboard_Intefracer:KB_I\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\"" {  } { { "src/Keyboard_Interfacer.sv" "PS2" { Text "C:/ECE241/Final Project/ece241-final_project/src/Keyboard_Interfacer.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "src/PS2_Controller.sv" "PS2_Data_In" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"Keyboard_Intefracer:KB_I\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "src/PS2_Controller.sv" "PS2_Command_Out" { Text "C:/ECE241/Final Project/ece241-final_project/src/PS2_Controller.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex0\"" {  } { { "src/renderer.sv" "hex0" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866534075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731866534884 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731866534977 "|renderer|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731866534977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731866535088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731866535367 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg " "Generated suppressed messages file C:/ECE241/Final Project/ece241-final_project/renderer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866535450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731866535686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731866535686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731866535766 "|renderer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731866535766 "|renderer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731866535766 "|renderer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/renderer.sv" "" { Text "C:/ECE241/Final Project/ece241-final_project/src/renderer.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1731866535766 "|renderer|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1731866535766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731866535768 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731866535768 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731866535768 ""} { "Info" "ICUT_CUT_TM_LCELLS" "250 " "Implemented 250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731866535768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731866535768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731866535805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 13:02:15 2024 " "Processing ended: Sun Nov 17 13:02:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731866535805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731866535805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731866535805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731866535805 ""}
