{"sha": "d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDM0ZTdkNGYyZTNiYWQwNTdhYjliYTBmMzc2ZDJiYjcyMzgyNzBmMA==", "commit": {"author": {"name": "Sandra Loosemore", "email": "sandra@gcc.gnu.org", "date": "2012-08-16T02:17:19Z"}, "committer": {"name": "Sandra Loosemore", "email": "sandra@gcc.gnu.org", "date": "2012-08-16T02:17:19Z"}, "message": "Revert unintended change from last commit\n\nFrom-SVN: r190437", "tree": {"sha": "f50f26debd102c54085c30303af457b8b41dd671", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f50f26debd102c54085c30303af457b8b41dd671"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0/comments", "author": null, "committer": null, "parents": [{"sha": "a9d2a88c55390736d1e948c0032e4aa79df59eda", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a9d2a88c55390736d1e948c0032e4aa79df59eda", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a9d2a88c55390736d1e948c0032e4aa79df59eda"}], "stats": {"total": 31, "additions": 0, "deletions": 31}, "files": [{"sha": "0d025809907e710caac637c49ef612a2fce52ef9", "filename": "gcc/config/mips/mips-dspr2.md", "status": "modified", "additions": 0, "deletions": 31, "changes": 31, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0/gcc%2Fconfig%2Fmips%2Fmips-dspr2.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0/gcc%2Fconfig%2Fmips%2Fmips-dspr2.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-dspr2.md?ref=d34e7d4f2e3bad057ab9ba0f376d2bb7238270f0", "patch": "@@ -68,7 +68,6 @@\n   UNSPEC_DPAQX_SA_W_PH\n   UNSPEC_DPSQX_S_W_PH\n   UNSPEC_DPSQX_SA_W_PH\n-  UNSPEC_ACC_INIT\n ])\n \n (define_insn \"mips_absq_s_qb\"\n@@ -631,33 +630,3 @@\n   [(set_attr \"type\"\t\"dspmacsat\")\n    (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n-\n-;; Convert  mtlo $ac[1-3],$0  =>  mult $ac[1-3],$0,$0\n-;;          mthi $ac[1-3],$0\n-(define_peephole2\n-  [(set (match_operand:SI 0 \"register_operand\" \"\")\n-\t(const_int 0))\n-   (set (match_operand:SI 1 \"register_operand\" \"\")\n-\t(const_int 0))]\n-  \"ISA_HAS_DSPR2\n-   && !TARGET_MIPS16\n-   && !TARGET_64BIT\n-   && true_regnum (operands[0]) >= DSP_ACC_REG_FIRST\n-   && true_regnum (operands[0]) <= DSP_ACC_REG_LAST\n-   && true_regnum (operands[0]) / 2 == true_regnum (operands[1]) / 2\"\n-  [(parallel [(set (match_dup 0) (const_int 0))\n-\t      (set (match_dup 1) (const_int 0))\n-\t      (unspec [(const_int 0)] UNSPEC_ACC_INIT)])]\n-)\n-\n-(define_insn \"*mips_acc_init\"\n-  [(parallel\n-    [(set (match_operand:SI 0 \"register_operand\" \"=a\") (const_int 0))\n-     (set (match_operand:SI 1 \"register_operand\" \"=a\") (const_int 0))\n-     (unspec [(const_int 0)] UNSPEC_ACC_INIT)])]\n-  \"ISA_HAS_DSPR2\n-   && !TARGET_MIPS16\n-   && !TARGET_64BIT\"\n-  \"mult\\t%q0,$0,$0\\t\\t# Clear ACC HI/LO\"\n-  [(set_attr \"type\"\t\"imul\")\n-   (set_attr \"mode\"\t\"SI\")])"}]}