/*
 * Copyright (c) 2001-2019, Arm Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause OR Armâ€™s non-OSI source license
 *
 */

#ifndef __CC_REGISTERS_H__
#define __CC_REGISTERS_H__

// --------------------------------------
// BLOCK: ID_REGISTERS
// --------------------------------------
#define CC_PERIPHERAL_ID_4_REG_OFFSET 	0x0FD0UL
#define CC_PERIPHERAL_ID_4_VALUE_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_4_VALUE_BIT_SIZE 	0x4UL
#define CC_PIDRESERVED0_REG_OFFSET 	0x0FD4UL
#define CC_PIDRESERVED1_REG_OFFSET 	0x0FD8UL
#define CC_PIDRESERVED2_REG_OFFSET 	0x0FDCUL
#define CC_PERIPHERAL_ID_0_REG_OFFSET 	0x0FE0UL
#define CC_PERIPHERAL_ID_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_0_VALUE_BIT_SIZE 	0x8UL
#define CC_PERIPHERAL_ID_1_REG_OFFSET 	0x0FE4UL
#define CC_PERIPHERAL_ID_1_PART_1_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_1_PART_1_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_1_DES_0_JEP106_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_2_REG_OFFSET 	0x0FE8UL
#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_2_DES_1_JEP106_BIT_SIZE 	0x3UL
#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SHIFT 	0x3UL
#define CC_PERIPHERAL_ID_2_JEDEC_BIT_SIZE 	0x1UL
#define CC_PERIPHERAL_ID_2_REVISION_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_2_REVISION_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_3_REG_OFFSET 	0x0FECUL
#define CC_PERIPHERAL_ID_3_CMOD_BIT_SHIFT 	0x0UL
#define CC_PERIPHERAL_ID_3_CMOD_BIT_SIZE 	0x4UL
#define CC_PERIPHERAL_ID_3_REVAND_BIT_SHIFT 	0x4UL
#define CC_PERIPHERAL_ID_3_REVAND_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_0_REG_OFFSET 	0x0FF0UL
#define CC_COMPONENT_ID_0_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_0_VALUE_BIT_SIZE 	0x8UL
#define CC_COMPONENT_ID_1_REG_OFFSET 	0x0FF4UL
#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_1_PRMBL_1_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_1_CLASS_BIT_SHIFT 	0x4UL
#define CC_COMPONENT_ID_1_CLASS_BIT_SIZE 	0x4UL
#define CC_COMPONENT_ID_2_REG_OFFSET 	0x0FF8UL
#define CC_COMPONENT_ID_2_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_2_VALUE_BIT_SIZE 	0x8UL
#define CC_COMPONENT_ID_3_REG_OFFSET 	0x0FFCUL
#define CC_COMPONENT_ID_3_VALUE_BIT_SHIFT 	0x0UL
#define CC_COMPONENT_ID_3_VALUE_BIT_SIZE 	0x8UL
// --------------------------------------
// BLOCK: PUB_AXI
// --------------------------------------
#define CC_AXIM_MON_INFLIGHT_REG_OFFSET 	0x0B00UL
#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SIZE 	0x8UL
#define CC_AXIM_MON_INFLIGHTLAST_REG_OFFSET 	0x0B40UL
#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SIZE 	0x8UL
#define CC_AXIM_MON_COMP_REG_OFFSET 	0x0B80UL
#define CC_AXIM_MON_COMP_VALUE_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_COMP_VALUE_BIT_SIZE 	0x10UL
#define CC_AXIM_MON_ERR_REG_OFFSET 	0x0BC4UL
#define CC_AXIM_MON_ERR_BRESP_BIT_SHIFT 	0x0UL
#define CC_AXIM_MON_ERR_BRESP_BIT_SIZE 	0x2UL
#define CC_AXIM_MON_ERR_BID_BIT_SHIFT 	0x2UL
#define CC_AXIM_MON_ERR_BID_BIT_SIZE 	0x4UL
#define CC_AXIM_MON_ERR_RRESP_BIT_SHIFT 	0x10UL
#define CC_AXIM_MON_ERR_RRESP_BIT_SIZE 	0x2UL
#define CC_AXIM_MON_ERR_RID_BIT_SHIFT 	0x12UL
#define CC_AXIM_MON_ERR_RID_BIT_SIZE 	0x4UL
#define CC_AXIM_CFG_REG_OFFSET 	0x0BE8UL
#define CC_AXIM_CFG_VALUE_BIT_SHIFT 	0x10UL
#define CC_AXIM_CFG_VALUE_BIT_SIZE 	0x5UL
#define CC_AXIM_ACE_CONST_REG_OFFSET 	0x0BECUL
#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SHIFT 	0x0UL
#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT 	0x2UL
#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_ARBAR_BIT_SHIFT 	0x4UL
#define CC_AXIM_ACE_CONST_ARBAR_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_AWBAR_BIT_SHIFT 	0x6UL
#define CC_AXIM_ACE_CONST_AWBAR_BIT_SIZE 	0x2UL
#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SHIFT 	0x8UL
#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SIZE 	0x4UL
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SHIFT 	0xCUL
#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SIZE 	0x3UL
#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SHIFT 	0xFUL
#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SIZE 	0x3UL
#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SHIFT 	0x12UL
#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SIZE 	0x7UL
#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SHIFT 	0x19UL
#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_REG_OFFSET 	0x0BF0UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SHIFT 	0x0UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SHIFT 	0x4UL
#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SIZE 	0x4UL
#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SHIFT 	0x8UL
#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SIZE 	0x4UL
// --------------------------------------
// BLOCK: PUB_DSCRPTR
// --------------------------------------
#define CC_DSCRPTR_COMPLETION_COUNTER_REG_OFFSET 	0x0E00UL
#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SIZE 	0x6UL
#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SHIFT 	0x6UL
#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_SW_RESET_REG_OFFSET 	0x0E40UL
#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_REG_OFFSET 	0x0E60UL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_NUM_OF_DSCRPTR_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_NUM_OF_DSCRPTR_BIT_SIZE 	0xAUL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_DSCRPTR_SRAM_SIZE_BIT_SHIFT 	0xAUL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_DSCRPTR_SRAM_SIZE_BIT_SIZE 	0xCUL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_SRAM_SIZE_BIT_SHIFT 	0x16UL
#define CC_DSCRPTR_QUEUE_SRAM_SIZE_SRAM_SIZE_BIT_SIZE 	0x3UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET 	0x0E64UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_MEASURE_CNTR_REG_OFFSET 	0x0E68UL
#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_WORD0_REG_OFFSET 	0x0E80UL
#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_WORD1_REG_OFFSET 	0x0E84UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SHIFT 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SIZE 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SHIFT 	0x1AUL
#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SHIFT 	0x1BUL
#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SHIFT 	0x1CUL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD2_REG_OFFSET 	0x0E88UL
#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SIZE 	0x20UL
#define CC_DSCRPTR_QUEUE_WORD3_REG_OFFSET 	0x0E8CUL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SHIFT 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SIZE 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SHIFT 	0x1AUL
#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SHIFT 	0x1BUL
#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SHIFT 	0x1FUL
#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_REG_OFFSET 	0x0E90UL
#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SIZE 	0x6UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SHIFT 	0x6UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SHIFT 	0x7UL
#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SHIFT 	0x8UL
#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SHIFT 	0xAUL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SIZE 	0x4UL
#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SHIFT 	0xEUL
#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SHIFT 	0xFUL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SHIFT 	0x11UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SHIFT 	0x13UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SHIFT 	0x14UL
#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SHIFT 	0x16UL
#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SIZE 	0x2UL
#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SHIFT 	0x18UL
#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SIZE 	0x4UL
#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SHIFT 	0x1CUL
#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SHIFT 	0x1DUL
#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SHIFT 	0x1EUL
#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SHIFT 	0x1FUL
#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SIZE 	0x1UL
#define CC_DSCRPTR_QUEUE_WORD5_REG_OFFSET 	0x0E94UL
#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SIZE 	0x10UL
#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SHIFT 	0x10UL
#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SIZE 	0x10UL
#define CC_DSCRPTR_QUEUE_WATERMARK_REG_OFFSET 	0x0E98UL
#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SIZE 	0xAUL
#define CC_DSCRPTR_QUEUE_CONTENT_REG_OFFSET 	0x0E9CUL
#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SHIFT 	0x0UL
#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SIZE 	0xAUL
// --------------------------------------
// BLOCK: PUB_HOST_RGF
// --------------------------------------
#define CC_HOST_RGF_IRR_REG_OFFSET 	0x0A00UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_0_INT_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_0_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_IRR_DSCRPTR_COMPLETION_LOW_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_1_INT_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_1_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_2_INT_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_2_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_3_INT_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_3_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_4_INT_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_4_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_5_INT_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_5_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_AXI_ERR_INT_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_IRR_AXI_ERR_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_6_INT_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_6_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_7_INT_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_AES_7_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_GPR0_INT_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_IRR_GPR0_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_0_INT_BIT_SHIFT 	0xCUL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_0_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_1_INT_BIT_SHIFT 	0xDUL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_1_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_2_INT_BIT_SHIFT 	0xEUL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_2_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_3_INT_BIT_SHIFT 	0xFUL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_3_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_4_INT_BIT_SHIFT 	0x10UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_4_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_5_INT_BIT_SHIFT 	0x11UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_5_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_6_INT_BIT_SHIFT 	0x12UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_6_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_DSCRPTR_WATERMARK_INT_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_IRR_DSCRPTR_WATERMARK_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_7_INT_BIT_SHIFT 	0x14UL
#define CC_HOST_RGF_IRR_REE_OP_ABORTED_SM_7_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IRR_AXIM_COMP_INT_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_IRR_AXIM_COMP_INT_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REG_OFFSET 	0x0A04UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_0_MASK_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_0_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DSCRPTR_COMPLETION_MASK_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_IMR_DSCRPTR_COMPLETION_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_1_MASK_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_1_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_2_MASK_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_2_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_3_MASK_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_3_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_4_MASK_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_4_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_5_MASK_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_5_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_AXI_ERR_MASK_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_IMR_AXI_ERR_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_6_MASK_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_6_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_7_MASK_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_AES_7_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_GPR0_MASK_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_IMR_GPR0_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_0_MASK_BIT_SHIFT 	0xCUL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_0_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_1_MASK_BIT_SHIFT 	0xDUL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_1_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_2_MASK_BIT_SHIFT 	0xEUL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_2_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_3_MASK_BIT_SHIFT 	0xFUL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_3_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_4_MASK_BIT_SHIFT 	0x10UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_4_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_5_MASK_BIT_SHIFT 	0x11UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_5_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_6_MASK_BIT_SHIFT 	0x12UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_6_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_DSCRPTR_WATERMARK_MASK_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_IMR_DSCRPTR_WATERMARK_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_7_MASK_BIT_SHIFT 	0x14UL
#define CC_HOST_RGF_IMR_REE_OP_ABORTED_SM_7_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_IMR_AXIM_COMP_INT_MASK_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_IMR_AXIM_COMP_INT_MASK_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REG_OFFSET 	0x0A08UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_0_CLEAR_BIT_SHIFT 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_0_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DSCRPTR_COMPLETION_CLEAR_BIT_SHIFT 	0x2UL
#define CC_HOST_RGF_ICR_DSCRPTR_COMPLETION_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_1_CLEAR_BIT_SHIFT 	0x3UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_1_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_2_CLEAR_BIT_SHIFT 	0x4UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_2_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_3_CLEAR_BIT_SHIFT 	0x5UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_3_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_4_CLEAR_BIT_SHIFT 	0x6UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_4_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_5_CLEAR_BIT_SHIFT 	0x7UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_5_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_AXI_ERR_CLEAR_BIT_SHIFT 	0x8UL
#define CC_HOST_RGF_ICR_AXI_ERR_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_6_CLEAR_BIT_SHIFT 	0x9UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_6_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_7_CLEAR_BIT_SHIFT 	0xAUL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_AES_7_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_GPR0_CLEAR_BIT_SHIFT 	0xBUL
#define CC_HOST_RGF_ICR_GPR0_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_0_CLEAR_BIT_SHIFT 	0xCUL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_0_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_1_CLEAR_BIT_SHIFT 	0xDUL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_1_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_2_CLEAR_BIT_SHIFT 	0xEUL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_2_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_3_CLEAR_BIT_SHIFT 	0xFUL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_3_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_4_CLEAR_BIT_SHIFT 	0x10UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_4_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_5_CLEAR_BIT_SHIFT 	0x11UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_5_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_6_CLEAR_BIT_SHIFT 	0x12UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_6_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_DSCRPTR_WATERMARK_CLEAR_BIT_SHIFT 	0x13UL
#define CC_HOST_RGF_ICR_DSCRPTR_WATERMARK_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_7_CLEAR_BIT_SHIFT 	0x14UL
#define CC_HOST_RGF_ICR_REE_OP_ABORTED_SM_7_CLEAR_BIT_SIZE 	0x1UL
#define CC_HOST_RGF_ICR_AXIM_COMP_INT_CLEAR_BIT_SHIFT 	0x17UL
#define CC_HOST_RGF_ICR_AXIM_COMP_INT_CLEAR_BIT_SIZE 	0x1UL
#define CC_NVM_IS_IDLE_REG_OFFSET 	0x0A10UL
#define CC_NVM_IS_IDLE_VALUE_BIT_SHIFT 	0x0UL
#define CC_NVM_IS_IDLE_VALUE_BIT_SIZE 	0x1UL
#define CC_LCS_REG_REG_OFFSET 	0x0A14UL
#define CC_LCS_REG_VALUE_BIT_SHIFT 	0x0UL
#define CC_LCS_REG_VALUE_BIT_SIZE 	0x3UL
#define CC_LCS_IS_VALID_REG_OFFSET 	0x0A18UL
#define CC_LCS_IS_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_LCS_IS_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_AO_SECURITY_DISABLED_INDICATION_REG_OFFSET 	0x0A1CUL
#define CC_AO_SECURITY_DISABLED_INDICATION_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_SECURITY_DISABLED_INDICATION_VALUE_BIT_SIZE 	0x1UL
#define CC_AO_CC_GPPC_REG_OFFSET 	0x0A20UL
#define CC_AO_CC_GPPC_VALUE_BIT_SHIFT 	0x0UL
#define CC_AO_CC_GPPC_VALUE_BIT_SIZE 	0x8UL
#define CC_HOST_BOOT_REG_OFFSET 	0x0A28UL
#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SHIFT 	0x0UL
#define CC_HOST_BOOT_SYNTHESIS_CONFIG_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SHIFT 	0x1UL
#define CC_HOST_BOOT_LARGE_RKEK_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SHIFT 	0x2UL
#define CC_HOST_BOOT_HASH_IN_FUSES_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SHIFT 	0x3UL
#define CC_HOST_BOOT_EXT_MEM_SECURED_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SHIFT 	0x5UL
#define CC_HOST_BOOT_RKEK_ECC_EXISTS_LOCAL_N_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SHIFT 	0x6UL
#define CC_HOST_BOOT_SRAM_SIZE_LOCAL_BIT_SIZE 	0x3UL
#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SHIFT 	0x9UL
#define CC_HOST_BOOT_DSCRPTR_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SHIFT 	0xAUL
#define CC_HOST_BOOT_PAU_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SHIFT 	0xBUL
#define CC_HOST_BOOT_RNG_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SHIFT 	0xCUL
#define CC_HOST_BOOT_PKA_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SHIFT 	0xDUL
#define CC_HOST_BOOT_RC4_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SHIFT 	0xEUL
#define CC_HOST_BOOT_SHA_512_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SHIFT 	0xFUL
#define CC_HOST_BOOT_SHA_256_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SHIFT 	0x10UL
#define CC_HOST_BOOT_MD5_PRSNT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SHIFT 	0x11UL
#define CC_HOST_BOOT_HASH_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SHIFT 	0x12UL
#define CC_HOST_BOOT_C2_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SHIFT 	0x13UL
#define CC_HOST_BOOT_DES_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SHIFT 	0x14UL
#define CC_HOST_BOOT_AES_XCBC_MAC_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SHIFT 	0x15UL
#define CC_HOST_BOOT_AES_CMAC_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SHIFT 	0x16UL
#define CC_HOST_BOOT_AES_CCM_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SHIFT 	0x17UL
#define CC_HOST_BOOT_AES_XEX_HW_T_CALC_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SHIFT 	0x18UL
#define CC_HOST_BOOT_AES_XEX_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SHIFT 	0x19UL
#define CC_HOST_BOOT_CTR_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SHIFT 	0x1AUL
#define CC_HOST_BOOT_AES_DIN_BYTE_RESOLUTION_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SHIFT 	0x1BUL
#define CC_HOST_BOOT_TUNNELING_ENB_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SHIFT 	0x1CUL
#define CC_HOST_BOOT_SUPPORT_256_192_KEY_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SHIFT 	0x1DUL
#define CC_HOST_BOOT_ONLY_ENCRYPT_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SHIFT 	0x1EUL
#define CC_HOST_BOOT_AES_EXISTS_LOCAL_BIT_SIZE 	0x1UL
#define CC_HOST_KFDE0_VALID_REG_OFFSET 	0x0A60UL
#define CC_HOST_KFDE0_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KFDE0_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KFDE1_VALID_REG_OFFSET 	0x0A64UL
#define CC_HOST_KFDE1_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KFDE1_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KFDE2_VALID_REG_OFFSET 	0x0A68UL
#define CC_HOST_KFDE2_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KFDE2_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_KFDE3_VALID_REG_OFFSET 	0x0A6CUL
#define CC_HOST_KFDE3_VALID_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_KFDE3_VALID_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_GPR0_REG_OFFSET 	0x0A70UL
#define CC_HOST_GPR0_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_GPR0_VALUE_BIT_SIZE 	0x20UL
#define CC_GPR_HOST_REG_OFFSET 	0x0A74UL
#define CC_GPR_HOST_VALUE_BIT_SHIFT 	0x0UL
#define CC_GPR_HOST_VALUE_BIT_SIZE 	0x20UL
#define CC_HOST_POWER_DOWN_EN_REG_OFFSET 	0x0A78UL
#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SHIFT 	0x0UL
#define CC_HOST_POWER_DOWN_EN_VALUE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REG_OFFSET 	0x0A7CUL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SHIFT 	0x0UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SHIFT 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_AES_MAC_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SHIFT 	0x2UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_GHASH_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SHIFT 	0x3UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_DES_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SHIFT 	0x4UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_HASH_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SHIFT 	0x5UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM3_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SHIFT 	0x6UL
#define CC_HOST_REMOVE_INPUT_PINS_REMOVE_SM4_ENGINE_BIT_SIZE 	0x1UL
#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SHIFT 	0x7UL
#define CC_HOST_REMOVE_INPUT_PINS_OTP_DISCONNECTED_BIT_SIZE 	0x1UL
// --------------------------------------
// BLOCK: PUB_HOST_SRAM
// --------------------------------------
#define CC_SRAM_DATA_REG_OFFSET 	0x0F00UL
#define CC_SRAM_DATA_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_DATA_VALUE_BIT_SIZE 	0x20UL
#define CC_SRAM_ADDR_REG_OFFSET 	0x0F04UL
#define CC_SRAM_ADDR_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_ADDR_VALUE_BIT_SIZE 	0xFUL
#define CC_SRAM_DATA_READY_REG_OFFSET 	0x0F08UL
#define CC_SRAM_DATA_READY_VALUE_BIT_SHIFT 	0x0UL
#define CC_SRAM_DATA_READY_VALUE_BIT_SIZE 	0x1UL

#define CC_DEV_SHA_MAX 512

#endif /*  __CC_REGISTERS_H__ */
