## Post test
#### Please attempt the following questions

Q1. Which of the following is correct for a gated D-type flip-flop?<br>

<b>A   The Q output is either SET or RESET as soon as the D input goes HIGH or LOW</b><br>
B   The output complement follows the input when enabled<br>
C   Only one of the inputs can be HIGH at a time<br>
D   The output toggles if one of the inputs is held HIGH<br><br>


Q2. A basic S-R flip-flop can be constructed by cross-coupling of which basic logic gates?<br>

A   AND or OR gates<br>
B   Ex-OR or Ex-NOR gates<br>
<b>C   NOR or NAND gates</b><br>
D   AND or NOR gates<br><br>


Q3. The truth table for an S-R flip-flop has how many valid entries?<br>

A   1<br>
B   2<br>
<b>C   3</b><br>
D   4<br><br>


Q4. The flip-flops which has not any invalid states are _____________<br>

A   S-R, J-K, D<br>
B   S-R, J-K, T<br>
C   J-K, D, S-R<br>
<b>D   J-K, D, T</b><br><br>


Q5. Both the J-K & the T flip-flop are derived from the basic _____________<br>

A   S-R flip-flop<br>
<b>B   S-R latch</b><br>
C   D latch<br>
D   D flip-flop
<br><br>




