#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  7 13:52:48 2024
# Process ID: 8988
# Current directory: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10560 H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_INTR\AES_ECB_INTR.xpr
# Log file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/vivado.log
# Journal file: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_AES_ECB_INTR_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_AES_ECB_INTR_0_0/AES_ECB_INTR_AES_ECB_INTR_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_AES_ECB_INTR_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_AES_ECB_INTR_0_0/AES_ECB_INTR_AES_ECB_INTR_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_AES_ECB_INTR_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_AES_ECB_INTR_0_0/AES_ECB_INTR_AES_ECB_INTR_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_AES_ECB_INTR_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_AES_ECB_INTR_0_0/AES_ECB_INTR_AES_ECB_INTR_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AES_ECB_INTR_AES_ECB_INTR_0_0' generated file not found 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_AES_ECB_INTR_0_0/AES_ECB_INTR_AES_ECB_INTR_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'AES_ECB_INTR.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
AES_ECB_INTR_AES_ECB_INTR_0_0

open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.453 ; gain = 271.273
open_bd_design {H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- inpg.fr:user:AES_ECB_INTR:1.0 - AES_ECB_INTR_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <AES_ECB_INTR> from BD file <H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd>
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name AES_ECB_INTR_v1_0_project -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.tmp/AES_ECB_INTR_v1_0_project h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'h:/soc_project/soc_aes_project/soc_project_core2/soc_aes_ecb_intr/aes_ecb_intr.tmp/aes_ecb_intr_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0/hdl/AES_ECB_INTR_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/timescale.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/ip_repo/AES_ECB_INTR_1.0/hdl/AES_ECB_INTR_v1_0.v:]
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
upgrade_ip -vlnv inpg.fr:user:AES_ECB_INTR:1.0 [get_ips  AES_ECB_INTR_AES_ECB_INTR_0_0] -log ip_upgrade.log
Upgrading 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd'
INFO: [IP_Flow 19-3422] Upgraded AES_ECB_INTR_AES_ECB_INTR_0_0 (AES_ECB_INTR_v1.0 1.0) from revision 2 to revision 3
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
Wrote  : <H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ui/bd_87f4346e.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips AES_ECB_INTR_AES_ECB_INTR_0_0] -no_script -sync -force -quiet
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
reset_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
export_ip_user_files -of_objects  [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
make_wrapper -files [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -top
INFO: [BD 41-1662] The design 'AES_ECB_INTR.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
generate_target all [get_files  H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
INFO: [BD 41-1662] The design 'AES_ECB_INTR.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_INTR\AES_ECB_INTR.srcs\sources_1\bd\AES_ECB_INTR\AES_ECB_INTR.bd> 
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/sim/AES_ECB_INTR.v
VHDL Output written to : H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hdl/AES_ECB_INTR_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AES_ECB_INTR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/ip/AES_ECB_INTR_auto_pc_0/AES_ECB_INTR_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR.hwh
Generated Block Design Tcl file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/hw_handoff/AES_ECB_INTR_bd.tcl
Generated Hardware Definition File H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/synth/AES_ECB_INTR.hwdef
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1365.777 ; gain = 41.832
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_processing_system7_0_0, cache-ID = 568219446d028978; cache size = 1.911 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_AES_ECB_INTR_0_0] }
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_rst_ps7_0_50M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_rst_ps7_0_50M_0, cache-ID = 1234953e79a943a2; cache size = 1.912 MB.
catch { config_ip_cache -export [get_ips -all AES_ECB_INTR_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP AES_ECB_INTR_auto_pc_0, cache-ID = 59dcb0e9571106c6; cache size = 1.912 MB.
export_ip_user_files -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd]
launch_runs -jobs 12 AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1
[Thu Nov  7 13:54:47 2024] Launched AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/AES_ECB_INTR_AES_ECB_INTR_0_0_synth_1/runme.log
export_simulation -of_objects [get_files H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.srcs/sources_1/bd/AES_ECB_INTR/AES_ECB_INTR.bd] -directory H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/sim_scripts -ip_user_files_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files -ipstatic_source_dir H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/modelsim} {questa=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/questa} {riviera=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/riviera} {activehdl=H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Nov  7 13:55:54 2024] Launched synth_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/synth_1/runme.log
[Thu Nov  7 13:55:54 2024] Launched impl_1...
Run output will be captured here: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-4896] Successfully created Hardware Platform: H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_INTR/AES_ECB_INTR_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1430.531 ; gain = 26.910
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
