#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 25 13:48:09 2019
# Process ID: 10429
# Current directory: /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1
# Command line: vivado project_1.xpr
# Log file: /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1/vivado.log
# Journal file: /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run impl_1 -prev_step 
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1/project_1.srcs/sources_1/bd/pspl_comm/pspl_comm.bd]
synth_design -rtl -name rtl_1
close_design
open_run synth_1 -name synth_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1/project_1.srcs/sources_1/bd/pspl_comm/pspl_comm.bd]
synth_design -rtl -name rtl_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/users/matsuda/project/Autonomous_Vehicle_Driving/top/project/project_1/project_1.srcs/sources_1/bd/pspl_comm/pspl_comm.bd]
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list testset_inst/clk_8_bufg ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {testset_inst/fbl_inst/edge_out[0]} {testset_inst/fbl_inst/edge_out[1]} {testset_inst/fbl_inst/edge_out[2]} {testset_inst/fbl_inst/edge_out[3]} {testset_inst/fbl_inst/edge_out[4]} {testset_inst/fbl_inst/edge_out[5]} {testset_inst/fbl_inst/edge_out[6]} {testset_inst/fbl_inst/edge_out[7]} {testset_inst/fbl_inst/edge_out[8]} {testset_inst/fbl_inst/edge_out[9]} {testset_inst/fbl_inst/edge_out[10]} {testset_inst/fbl_inst/edge_out[11]} {testset_inst/fbl_inst/edge_out[12]} {testset_inst/fbl_inst/edge_out[13]} {testset_inst/fbl_inst/edge_out[14]} {testset_inst/fbl_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {testset_inst/fbr_inst/edge_out[0]} {testset_inst/fbr_inst/edge_out[1]} {testset_inst/fbr_inst/edge_out[2]} {testset_inst/fbr_inst/edge_out[3]} {testset_inst/fbr_inst/edge_out[4]} {testset_inst/fbr_inst/edge_out[5]} {testset_inst/fbr_inst/edge_out[6]} {testset_inst/fbr_inst/edge_out[7]} {testset_inst/fbr_inst/edge_out[8]} {testset_inst/fbr_inst/edge_out[9]} {testset_inst/fbr_inst/edge_out[10]} {testset_inst/fbr_inst/edge_out[11]} {testset_inst/fbr_inst/edge_out[12]} {testset_inst/fbr_inst/edge_out[13]} {testset_inst/fbr_inst/edge_out[14]} {testset_inst/fbr_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {testset_inst/out_edge_r[0]} {testset_inst/out_edge_r[1]} {testset_inst/out_edge_r[2]} {testset_inst/out_edge_r[3]} {testset_inst/out_edge_r[4]} {testset_inst/out_edge_r[5]} {testset_inst/out_edge_r[6]} {testset_inst/out_edge_r[7]} {testset_inst/out_edge_r[8]} {testset_inst/out_edge_r[9]} {testset_inst/out_edge_r[10]} {testset_inst/out_edge_r[11]} {testset_inst/out_edge_r[12]} {testset_inst/out_edge_r[13]} {testset_inst/out_edge_r[14]} {testset_inst/out_edge_r[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {testset_inst/out_edge_l[0]} {testset_inst/out_edge_l[1]} {testset_inst/out_edge_l[2]} {testset_inst/out_edge_l[3]} {testset_inst/out_edge_l[4]} {testset_inst/out_edge_l[5]} {testset_inst/out_edge_l[6]} {testset_inst/out_edge_l[7]} {testset_inst/out_edge_l[8]} {testset_inst/out_edge_l[9]} {testset_inst/out_edge_l[10]} {testset_inst/out_edge_l[11]} {testset_inst/out_edge_l[12]} {testset_inst/out_edge_l[13]} {testset_inst/out_edge_l[14]} {testset_inst/out_edge_l[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list testset_inst/fbl ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list testset_inst/fbr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list testset_inst/fbr_inst/inp_fbp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list testset_inst/fbl_inst/inp_fbp ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list testset_inst/clk_8_bufg ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {testset_inst/out_edge_r[0]} {testset_inst/out_edge_r[1]} {testset_inst/out_edge_r[2]} {testset_inst/out_edge_r[3]} {testset_inst/out_edge_r[4]} {testset_inst/out_edge_r[5]} {testset_inst/out_edge_r[6]} {testset_inst/out_edge_r[7]} {testset_inst/out_edge_r[8]} {testset_inst/out_edge_r[9]} {testset_inst/out_edge_r[10]} {testset_inst/out_edge_r[11]} {testset_inst/out_edge_r[12]} {testset_inst/out_edge_r[13]} {testset_inst/out_edge_r[14]} {testset_inst/out_edge_r[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {testset_inst/out_edge_l[0]} {testset_inst/out_edge_l[1]} {testset_inst/out_edge_l[2]} {testset_inst/out_edge_l[3]} {testset_inst/out_edge_l[4]} {testset_inst/out_edge_l[5]} {testset_inst/out_edge_l[6]} {testset_inst/out_edge_l[7]} {testset_inst/out_edge_l[8]} {testset_inst/out_edge_l[9]} {testset_inst/out_edge_l[10]} {testset_inst/out_edge_l[11]} {testset_inst/out_edge_l[12]} {testset_inst/out_edge_l[13]} {testset_inst/out_edge_l[14]} {testset_inst/out_edge_l[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {testset_inst/fbl_inst/edge_out[0]} {testset_inst/fbl_inst/edge_out[1]} {testset_inst/fbl_inst/edge_out[2]} {testset_inst/fbl_inst/edge_out[3]} {testset_inst/fbl_inst/edge_out[4]} {testset_inst/fbl_inst/edge_out[5]} {testset_inst/fbl_inst/edge_out[6]} {testset_inst/fbl_inst/edge_out[7]} {testset_inst/fbl_inst/edge_out[8]} {testset_inst/fbl_inst/edge_out[9]} {testset_inst/fbl_inst/edge_out[10]} {testset_inst/fbl_inst/edge_out[11]} {testset_inst/fbl_inst/edge_out[12]} {testset_inst/fbl_inst/edge_out[13]} {testset_inst/fbl_inst/edge_out[14]} {testset_inst/fbl_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {testset_inst/fbr_inst/edge_out[0]} {testset_inst/fbr_inst/edge_out[1]} {testset_inst/fbr_inst/edge_out[2]} {testset_inst/fbr_inst/edge_out[3]} {testset_inst/fbr_inst/edge_out[4]} {testset_inst/fbr_inst/edge_out[5]} {testset_inst/fbr_inst/edge_out[6]} {testset_inst/fbr_inst/edge_out[7]} {testset_inst/fbr_inst/edge_out[8]} {testset_inst/fbr_inst/edge_out[9]} {testset_inst/fbr_inst/edge_out[10]} {testset_inst/fbr_inst/edge_out[11]} {testset_inst/fbr_inst/edge_out[12]} {testset_inst/fbr_inst/edge_out[13]} {testset_inst/fbr_inst/edge_out[14]} {testset_inst/fbr_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list testset_inst/fbl ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list testset_inst/fbr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list testset_inst/fbl_inst/inp_fbp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list testset_inst/fbr_inst/inp_fbp ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_wiz_0_inst/inst/clk_out1 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {testset_inst/fbl_inst/edge_out[0]} {testset_inst/fbl_inst/edge_out[1]} {testset_inst/fbl_inst/edge_out[2]} {testset_inst/fbl_inst/edge_out[3]} {testset_inst/fbl_inst/edge_out[4]} {testset_inst/fbl_inst/edge_out[5]} {testset_inst/fbl_inst/edge_out[6]} {testset_inst/fbl_inst/edge_out[7]} {testset_inst/fbl_inst/edge_out[8]} {testset_inst/fbl_inst/edge_out[9]} {testset_inst/fbl_inst/edge_out[10]} {testset_inst/fbl_inst/edge_out[11]} {testset_inst/fbl_inst/edge_out[12]} {testset_inst/fbl_inst/edge_out[13]} {testset_inst/fbl_inst/edge_out[14]} {testset_inst/fbl_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {testset_inst/fbr_inst/edge_out[0]} {testset_inst/fbr_inst/edge_out[1]} {testset_inst/fbr_inst/edge_out[2]} {testset_inst/fbr_inst/edge_out[3]} {testset_inst/fbr_inst/edge_out[4]} {testset_inst/fbr_inst/edge_out[5]} {testset_inst/fbr_inst/edge_out[6]} {testset_inst/fbr_inst/edge_out[7]} {testset_inst/fbr_inst/edge_out[8]} {testset_inst/fbr_inst/edge_out[9]} {testset_inst/fbr_inst/edge_out[10]} {testset_inst/fbr_inst/edge_out[11]} {testset_inst/fbr_inst/edge_out[12]} {testset_inst/fbr_inst/edge_out[13]} {testset_inst/fbr_inst/edge_out[14]} {testset_inst/fbr_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {testset_inst/out_edge_r[0]} {testset_inst/out_edge_r[1]} {testset_inst/out_edge_r[2]} {testset_inst/out_edge_r[3]} {testset_inst/out_edge_r[4]} {testset_inst/out_edge_r[5]} {testset_inst/out_edge_r[6]} {testset_inst/out_edge_r[7]} {testset_inst/out_edge_r[8]} {testset_inst/out_edge_r[9]} {testset_inst/out_edge_r[10]} {testset_inst/out_edge_r[11]} {testset_inst/out_edge_r[12]} {testset_inst/out_edge_r[13]} {testset_inst/out_edge_r[14]} {testset_inst/out_edge_r[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {testset_inst/out_edge_l[0]} {testset_inst/out_edge_l[1]} {testset_inst/out_edge_l[2]} {testset_inst/out_edge_l[3]} {testset_inst/out_edge_l[4]} {testset_inst/out_edge_l[5]} {testset_inst/out_edge_l[6]} {testset_inst/out_edge_l[7]} {testset_inst/out_edge_l[8]} {testset_inst/out_edge_l[9]} {testset_inst/out_edge_l[10]} {testset_inst/out_edge_l[11]} {testset_inst/out_edge_l[12]} {testset_inst/out_edge_l[13]} {testset_inst/out_edge_l[14]} {testset_inst/out_edge_l[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list testset_inst/fbl ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list testset_inst/fbr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list testset_inst/fbl_inst/inp_fbp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list testset_inst/fbr_inst/inp_fbp ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_wiz_0_inst/inst/clk_out1 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {testset_inst/fbr_inst/edge_out[0]} {testset_inst/fbr_inst/edge_out[1]} {testset_inst/fbr_inst/edge_out[2]} {testset_inst/fbr_inst/edge_out[3]} {testset_inst/fbr_inst/edge_out[4]} {testset_inst/fbr_inst/edge_out[5]} {testset_inst/fbr_inst/edge_out[6]} {testset_inst/fbr_inst/edge_out[7]} {testset_inst/fbr_inst/edge_out[8]} {testset_inst/fbr_inst/edge_out[9]} {testset_inst/fbr_inst/edge_out[10]} {testset_inst/fbr_inst/edge_out[11]} {testset_inst/fbr_inst/edge_out[12]} {testset_inst/fbr_inst/edge_out[13]} {testset_inst/fbr_inst/edge_out[14]} {testset_inst/fbr_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {testset_inst/fbr_inst/cnt_edge[0]} {testset_inst/fbr_inst/cnt_edge[1]} {testset_inst/fbr_inst/cnt_edge[2]} {testset_inst/fbr_inst/cnt_edge[3]} {testset_inst/fbr_inst/cnt_edge[4]} {testset_inst/fbr_inst/cnt_edge[5]} {testset_inst/fbr_inst/cnt_edge[6]} {testset_inst/fbr_inst/cnt_edge[7]} {testset_inst/fbr_inst/cnt_edge[8]} {testset_inst/fbr_inst/cnt_edge[9]} {testset_inst/fbr_inst/cnt_edge[10]} {testset_inst/fbr_inst/cnt_edge[11]} {testset_inst/fbr_inst/cnt_edge[12]} {testset_inst/fbr_inst/cnt_edge[13]} {testset_inst/fbr_inst/cnt_edge[14]} {testset_inst/fbr_inst/cnt_edge[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {testset_inst/fbr_inst/cnt_edge_reg__0[0]} {testset_inst/fbr_inst/cnt_edge_reg__0[1]} {testset_inst/fbr_inst/cnt_edge_reg__0[2]} {testset_inst/fbr_inst/cnt_edge_reg__0[3]} {testset_inst/fbr_inst/cnt_edge_reg__0[4]} {testset_inst/fbr_inst/cnt_edge_reg__0[5]} {testset_inst/fbr_inst/cnt_edge_reg__0[6]} {testset_inst/fbr_inst/cnt_edge_reg__0[7]} {testset_inst/fbr_inst/cnt_edge_reg__0[8]} {testset_inst/fbr_inst/cnt_edge_reg__0[9]} {testset_inst/fbr_inst/cnt_edge_reg__0[10]} {testset_inst/fbr_inst/cnt_edge_reg__0[11]} {testset_inst/fbr_inst/cnt_edge_reg__0[12]} {testset_inst/fbr_inst/cnt_edge_reg__0[13]} {testset_inst/fbr_inst/cnt_edge_reg__0[14]} {testset_inst/fbr_inst/cnt_edge_reg__0[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {testset_inst/out_edge_l[0]} {testset_inst/out_edge_l[1]} {testset_inst/out_edge_l[2]} {testset_inst/out_edge_l[3]} {testset_inst/out_edge_l[4]} {testset_inst/out_edge_l[5]} {testset_inst/out_edge_l[6]} {testset_inst/out_edge_l[7]} {testset_inst/out_edge_l[8]} {testset_inst/out_edge_l[9]} {testset_inst/out_edge_l[10]} {testset_inst/out_edge_l[11]} {testset_inst/out_edge_l[12]} {testset_inst/out_edge_l[13]} {testset_inst/out_edge_l[14]} {testset_inst/out_edge_l[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {testset_inst/out_edge_r[0]} {testset_inst/out_edge_r[1]} {testset_inst/out_edge_r[2]} {testset_inst/out_edge_r[3]} {testset_inst/out_edge_r[4]} {testset_inst/out_edge_r[5]} {testset_inst/out_edge_r[6]} {testset_inst/out_edge_r[7]} {testset_inst/out_edge_r[8]} {testset_inst/out_edge_r[9]} {testset_inst/out_edge_r[10]} {testset_inst/out_edge_r[11]} {testset_inst/out_edge_r[12]} {testset_inst/out_edge_r[13]} {testset_inst/out_edge_r[14]} {testset_inst/out_edge_r[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {testset_inst/fbl_inst/edge_out[0]} {testset_inst/fbl_inst/edge_out[1]} {testset_inst/fbl_inst/edge_out[2]} {testset_inst/fbl_inst/edge_out[3]} {testset_inst/fbl_inst/edge_out[4]} {testset_inst/fbl_inst/edge_out[5]} {testset_inst/fbl_inst/edge_out[6]} {testset_inst/fbl_inst/edge_out[7]} {testset_inst/fbl_inst/edge_out[8]} {testset_inst/fbl_inst/edge_out[9]} {testset_inst/fbl_inst/edge_out[10]} {testset_inst/fbl_inst/edge_out[11]} {testset_inst/fbl_inst/edge_out[12]} {testset_inst/fbl_inst/edge_out[13]} {testset_inst/fbl_inst/edge_out[14]} {testset_inst/fbl_inst/edge_out[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {testset_inst/fbl_inst/cnt_edge[0]} {testset_inst/fbl_inst/cnt_edge[1]} {testset_inst/fbl_inst/cnt_edge[2]} {testset_inst/fbl_inst/cnt_edge[3]} {testset_inst/fbl_inst/cnt_edge[4]} {testset_inst/fbl_inst/cnt_edge[5]} {testset_inst/fbl_inst/cnt_edge[6]} {testset_inst/fbl_inst/cnt_edge[7]} {testset_inst/fbl_inst/cnt_edge[8]} {testset_inst/fbl_inst/cnt_edge[9]} {testset_inst/fbl_inst/cnt_edge[10]} {testset_inst/fbl_inst/cnt_edge[11]} {testset_inst/fbl_inst/cnt_edge[12]} {testset_inst/fbl_inst/cnt_edge[13]} {testset_inst/fbl_inst/cnt_edge[14]} {testset_inst/fbl_inst/cnt_edge[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {testset_inst/fbl_inst/cnt_edge_reg__0[0]} {testset_inst/fbl_inst/cnt_edge_reg__0[1]} {testset_inst/fbl_inst/cnt_edge_reg__0[2]} {testset_inst/fbl_inst/cnt_edge_reg__0[3]} {testset_inst/fbl_inst/cnt_edge_reg__0[4]} {testset_inst/fbl_inst/cnt_edge_reg__0[5]} {testset_inst/fbl_inst/cnt_edge_reg__0[6]} {testset_inst/fbl_inst/cnt_edge_reg__0[7]} {testset_inst/fbl_inst/cnt_edge_reg__0[8]} {testset_inst/fbl_inst/cnt_edge_reg__0[9]} {testset_inst/fbl_inst/cnt_edge_reg__0[10]} {testset_inst/fbl_inst/cnt_edge_reg__0[11]} {testset_inst/fbl_inst/cnt_edge_reg__0[12]} {testset_inst/fbl_inst/cnt_edge_reg__0[13]} {testset_inst/fbl_inst/cnt_edge_reg__0[14]} {testset_inst/fbl_inst/cnt_edge_reg__0[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list testset_inst/fbr_inst/clk_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list testset_inst/fbl_inst/clk_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list testset_inst/fbl ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list testset_inst/fbr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list testset_inst/fbr_inst/inp_fbp ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list testset_inst/fbl_inst/inp_fbp ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 48
wait_on_run synth_1
launch_runs impl_1 -jobs 48
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 48
wait_on_run impl_1
