
---------- Begin Simulation Statistics ----------
final_tick                               201186072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653048                       # Number of bytes of host memory used
host_op_rate                                   125601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   796.20                       # Real time elapsed on the host
host_tick_rate                              252682450                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.201186                       # Number of seconds simulated
sim_ticks                                201186072000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.011861                       # CPI: cycles per instruction
system.cpu.discardedOps                         21242                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        86077790                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.497052                       # IPC: instructions per cycle
system.cpu.numCycles                        201186072                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       115108282                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       742528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1486696                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5840                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          725                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       764682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       741369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1530704                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         742094                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606711                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604574                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               825                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602620                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601451                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.806014                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     571                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             373                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              199                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47276034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47276034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47276074                       # number of overall hits
system.cpu.dcache.overall_hits::total        47276074                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1519107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1519107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1519120                       # number of overall misses
system.cpu.dcache.overall_misses::total       1519120                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 166336938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 166336938000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 166336938000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 166336938000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795141                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109496.525261                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109496.525261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109495.588235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109495.588235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       758720                       # number of writebacks
system.cpu.dcache.writebacks::total            758720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       753480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       753480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       753480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       753480                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       765627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       765627                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       765635                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       765635                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85212833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85212833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85213650000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85213650000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111298.103385                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111298.103385                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111298.007536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111298.007536                       # average overall mshr miss latency
system.cpu.dcache.replacements                 764611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35690928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35690928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11714                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    611772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    611772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702642                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52225.712822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52225.712822                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11705                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11705                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    587434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    587434000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50186.586929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50186.586929                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11585106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11585106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1507393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1507393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 165725166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 165725166000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.115134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.115134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109941.578606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109941.578606                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       753471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       753471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       753922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       753922                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  84625399000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  84625399000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 112246.888935                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 112246.888935                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.245283                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.245283                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       817000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       102125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       102125                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.102115                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48041737                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            765635                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.747572                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.102115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49560857                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49560857                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674809                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097013                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161167                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246803                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246803                       # number of overall hits
system.cpu.icache.overall_hits::total         4246803                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          388                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            388                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          388                       # number of overall misses
system.cpu.icache.overall_misses::total           388                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37799000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37799000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37799000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37799000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97420.103093                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97420.103093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97420.103093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97420.103093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           70                       # number of writebacks
system.cpu.icache.writebacks::total                70                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37023000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37023000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37023000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95420.103093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95420.103093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95420.103093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95420.103093                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246803                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          388                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           388                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37799000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97420.103093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97420.103093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37023000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95420.103093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95420.103093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.952803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247191                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10946.368557                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.952803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.310501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.310501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.310547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4247579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4247579                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 201186072000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21074                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21127                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  53                       # number of overall hits
system.l2.overall_hits::.cpu.data               21074                       # number of overall hits
system.l2.overall_hits::total                   21127                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744561                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744896                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data            744561                       # number of overall misses
system.l2.overall_misses::total                744896                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  81913672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81948364000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34692000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  81913672000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81948364000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              388                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           765635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               766023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             388                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          765635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              766023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.863402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.972475                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972420                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.863402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.972475                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972420                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103558.208955                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110016.065843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110013.161569                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103558.208955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110016.065843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110013.161569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              741724                       # number of writebacks
system.l2.writebacks::total                    741724                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744893                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27992000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  67022246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67050238000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27992000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  67022246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67050238000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.863402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.972471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.863402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.972471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972416                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83558.208955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90016.151865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90013.247540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83558.208955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90016.151865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90013.247540                       # average overall mshr miss latency
system.l2.replacements                        1483893                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       758720                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           758720                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       758720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       758720                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           70                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               70                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           70                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           70                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             10164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  81814776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   81814776000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        753922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            753922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.986518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 110001.876955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110001.876955                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  66939616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  66939616000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.986518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 90001.876955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90001.876955                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 53                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34692000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.863402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863402                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103558.208955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103558.208955                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27992000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.863402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.863402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83558.208955                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83558.208955                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     98896000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     98896000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123158.156912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123158.156912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          800                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     82630000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     82630000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103287.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103287.500000                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.507413                       # Cycle average of tags in use
system.l2.tags.total_refs                     1524857                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1485941                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.026189                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1019.351639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.684511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1025.471263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.500718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998783                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1304                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4535669                       # Number of tag accesses
system.l2.tags.data_accesses                  4535669                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1483448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1489116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090379500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        82429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        82429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2966463                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1405065                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     741724                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489786                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1483448                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489786                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1483448                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  82429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  82429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  82429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  82429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        82429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.073396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.011073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.534826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         82428    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         82429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        82429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.996324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.993081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.339879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1260      1.53%      1.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      0.03%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80010     97.07%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.03%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1108      1.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         82429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95346304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94940672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    473.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  201186047000                       # Total gap between requests
system.mem_ctrls.avgGap                     135331.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95303424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94938816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 213136.026633096160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 473707861.844432294369                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 471895569.391105771065                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1489116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1483448                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19914000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  53850423250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4714684881250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29722.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36162.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3178193.56                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95303424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95346304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94940672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94940672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       744558                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744893                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       741724                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        741724                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       213136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    473707862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        473920998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       213136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       213136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    471904795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       471904795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    471904795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       213136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    473707862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       945825793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1489786                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1483419                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        94506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92726                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92672                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             25936849750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7448930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        53870337250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17409.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36159.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1321175                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1317954                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       334074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   569.587050                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   382.378504                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.998895                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5033      1.51%      1.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       130832     39.16%     40.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13982      4.19%     44.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        11003      3.29%     48.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10349      3.10%     51.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10089      3.02%     54.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10665      3.19%     57.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        10701      3.20%     60.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       131420     39.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       334074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95346304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94938816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              473.920998                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              471.895569                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1197442260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       636455655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5323855320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3872269080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15881068320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  46630342260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  37987795200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  111529228095                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.358594                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97039288500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6717880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  97428903500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1187860380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       631355175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313216720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3871178100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15881068320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  46193257710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38355866400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  111433802805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.884281                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98040318000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6717880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  96427874000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       741724                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1135                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2231589                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2231589                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    190286976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               190286976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744893                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7420488000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6915145250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             12101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1500444                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           70                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          748060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           753922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          753922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           388                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2295881                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2296727                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        58624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    195117440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              195176064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1483893                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94940672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2249916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332750                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471881                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1501981     66.76%     66.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 747210     33.21%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    725      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2249916                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 201186072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4565864000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3828177997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
