Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 17 11:09:52 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (292)
5. checking no_input_delay (2)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 164 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (292)
--------------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.538     -220.840                    102                  862        0.076        0.000                      0                  862       -0.809       -3.371                       9                   477  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 20.833}       41.666          24.000          
  cEng_5xpixel  {0.000 0.673}        1.347           742.572         
  cEng_pixel    {0.000 3.367}        6.733           148.514         
  cEng_spi      {0.000 4.713}        9.427           106.082         
  cEng_sram     {0.000 4.713}        9.427           106.082         
  clk_feedback  {0.000 20.833}       41.666          24.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          38.904        0.000                      0                   30        0.252        0.000                      0                   30       10.833        0.000                       0                    32  
  cEng_5xpixel                                                                                                                                                   -0.809       -3.371                       9                    10  
  cEng_pixel         -0.568       -3.912                     16                  386        0.076        0.000                      0                  386        2.387        0.000                       0                   210  
  cEng_spi            5.463        0.000                      0                  202        0.086        0.000                      0                  202        4.213        0.000                       0                   102  
  cEng_sram           1.214        0.000                      0                  236        0.144        0.000                      0                  236        4.213        0.000                       0                   121  
  clk_feedback                                                                                                                                                   40.417        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
cEng_sram     cEng_pixel         -5.538     -103.152                     32                   32        0.257        0.000                      0                   32  
cEng_sram     cEng_spi            6.859        0.000                      0                    4        0.211        0.000                      0                    4  
cEng_pixel    cEng_sram          -3.814     -113.776                     54                   54        0.210        0.000                      0                   54  
cEng_spi      cEng_sram           7.108        0.000                      0                    4        0.200        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       38.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.904ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 2.148ns (77.651%)  route 0.618ns (22.349%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.230 r  count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.230    count_reg[28]_i_1_n_6
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[29]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                 38.904    

Slack (MET) :             39.015ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 2.037ns (76.717%)  route 0.618ns (23.283%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    count_reg[24]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.119 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.119    count_reg[28]_i_1_n_7
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 39.015    

Slack (MET) :             39.018ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 2.034ns (76.691%)  route 0.618ns (23.309%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    count_reg[24]_i_1_n_6
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[25]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 39.018    

Slack (MET) :             39.039ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.013ns (76.504%)  route 0.618ns (23.495%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.095 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.095    count_reg[24]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 39.039    

Slack (MET) :             39.113ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.939ns (75.825%)  route 0.618ns (24.175%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    count_reg[24]_i_1_n_5
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[26]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 39.113    

Slack (MET) :             39.129ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    count_reg[20]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    count_reg[24]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[24]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                 39.129    

Slack (MET) :             39.132ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.002    count_reg[20]_i_1_n_6
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 39.132    

Slack (MET) :             39.153ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.981 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.981    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[23]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.227ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.907 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.907    count_reg[20]_i_1_n_5
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[22]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 39.227    

Slack (MET) :             39.243ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.155ns = ( 46.821 - 41.666 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.637     5.464    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.456     5.920 r  count_reg[1]/Q
                         net (fo=1, routed)           0.618     6.538    count_reg_n_0_[1]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    count_reg[0]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    count_reg[4]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    count_reg[8]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    count_reg[12]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    count_reg[16]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.891 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.891    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.522    46.821    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.287    47.108    
                         clock uncertainty           -0.035    47.072    
    SLICE_X65Y43         FDRE (Setup_fdre_C_D)        0.062    47.134    count_reg[20]
  -------------------------------------------------------------------
                         required time                         47.134    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 39.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[11]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[8]_i_1_n_4
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[15]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[12]_i_1_n_4
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.897    count_reg_n_0_[19]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.005 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_4
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.898    count_reg_n_0_[23]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.006 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.006    count_reg[20]_i_1_n_4
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[3]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[0]_i_1_n_4
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.595     1.647    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.788 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.896    count_reg_n_0_[7]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.004 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.004    count_reg[4]_i_1_n_4
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.866     2.172    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.525     1.647    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.752    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[12]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[12]_i_1_n_7
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y41         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[16]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[16]_i_1_n_7
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y42         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y42         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.649    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.895    count_reg_n_0_[20]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.010 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    count_reg[20]_i_1_n_7
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.174    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.525     1.649    
    SLICE_X65Y43         FDRE (Hold_fdre_C_D)         0.105     1.754    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.596     1.648    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.894    count_reg_n_0_[8]
    SLICE_X65Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.009 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.009    count_reg[8]_i_1_n_7
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.173    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.525     1.648    
    SLICE_X65Y40         FDRE (Hold_fdre_C_D)         0.105     1.753    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y38     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y40     count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y41     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X65Y42     count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y38     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y40     count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X65Y41     count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_5xpixel
  To Clock:  cEng_5xpixel

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.809ns,  Total Violation       -3.371ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_5xpixel
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.809     BUFGCTRL_X0Y1    MMCM_clockEngine/cEng_5xpixel_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_pixel

Setup :           16  Failing Endpoints,  Worst Slack       -0.568ns,  Total Violation       -3.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.568ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/e_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.102ns (15.850%)  route 5.851ns (84.150%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 15.101 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.731    12.430    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    12.554 r  color_filter/dc_bias[3]_i_17/O
                         net (fo=27, routed)          1.101    13.654    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.778 r  color_filter/dc_bias[2]_i_3/O
                         net (fo=11, routed)          1.052    14.830    color_filter/dc_bias[2]_i_3_n_0
    SLICE_X64Y51         LUT4 (Prop_lut4_I3_O)        0.150    14.980 r  color_filter/TMDS_encoder_red/e[9]_i_1/O
                         net (fo=1, routed)           0.859    15.840    dvid_1/TMDS_encoder_red/e_reg[9]_0
    SLICE_X64Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.519    15.101    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X64Y43         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[9]/C
                         clock pessimism              0.481    15.582    
                         clock uncertainty           -0.039    15.543    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)       -0.271    15.272    dvid_1/TMDS_encoder_red/e_reg[9]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -0.568    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 1.200ns (16.843%)  route 5.924ns (83.157%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.090 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.731    12.430    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    12.554 r  color_filter/dc_bias[3]_i_17/O
                         net (fo=27, routed)          1.080    13.633    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X63Y55         LUT6 (Prop_lut6_I2_O)        0.124    13.757 r  color_filter/dc_bias[3]_i_10/O
                         net (fo=2, routed)           0.874    14.631    color_filter/dc_bias[3]_i_10_n_0
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.124    14.755 r  color_filter/dc_bias[3]_i_3__1/O
                         net (fo=1, routed)           1.133    15.888    color_filter/dc_bias[3]_i_3__1_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.124    16.012 r  color_filter/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    16.012    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_2[3]
    SLICE_X63Y54         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    15.090    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X63Y54         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.401    15.491    
                         clock uncertainty           -0.039    15.453    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.031    15.484    dvid_1/TMDS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 1.200ns (16.954%)  route 5.878ns (83.046%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.089 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          1.031    12.730    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y58         LUT4 (Prop_lut4_I0_O)        0.124    12.854 f  color_filter/dc_bias[2]_i_13__0/O
                         net (fo=12, routed)          1.343    14.197    color_filter/dc_bias[2]_i_13__0_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.321 r  color_filter/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.757    15.077    color_filter/dc_bias[3]_i_9_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    15.201 r  color_filter/dc_bias[3]_i_2__0/O
                         net (fo=1, routed)           0.640    15.842    color_filter/dc_bias[3]_i_2__0_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.966 r  color_filter/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.966    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]_2[3]
    SLICE_X61Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.508    15.089    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X61Y55         FDRE                                         r  dvid_1/TMDS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.401    15.490    
                         clock uncertainty           -0.039    15.452    
    SLICE_X61Y55         FDRE (Setup_fdre_C_D)        0.032    15.484    dvid_1/TMDS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                         -15.966    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 1.200ns (17.268%)  route 5.749ns (82.732%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.356ns = ( 15.089 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.894    12.593    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  color_filter/dc_bias[2]_i_8/O
                         net (fo=15, routed)          1.180    13.897    color_filter/gamma_smooth_reg[0][6]_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I2_O)        0.124    14.021 r  color_filter/dc_bias[3]_i_10__0/O
                         net (fo=1, routed)           0.780    14.801    color_filter/dc_bias[3]_i_10__0_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.925 r  color_filter/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.788    15.713    color_filter/dc_bias[3]_i_2_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.837 r  color_filter/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    15.837    dvid_1/TMDS_encoder_red/dc_bias_reg[3]_1[3]
    SLICE_X59Y56         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.508    15.089    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X59Y56         FDRE                                         r  dvid_1/TMDS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.401    15.490    
                         clock uncertainty           -0.039    15.452    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)        0.031    15.483    dvid_1/TMDS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         15.483    
                         arrival time                         -15.837    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.322ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 1.200ns (17.008%)  route 5.856ns (82.992%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 15.102 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.889    12.588    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    12.712 r  color_filter/dc_bias[3]_i_15__0/O
                         net (fo=12, routed)          0.867    13.579    color_filter/dc_bias[3]_i_15__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.124    13.703 f  color_filter/dc_bias[3]_i_4__0/O
                         net (fo=10, routed)          1.288    14.991    color_filter/dc_bias[3]_i_4__0_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    15.115 r  color_filter/e[7]_i_3__0/O
                         net (fo=6, routed)           0.704    15.819    Inst_vga_gen/e_reg[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I1_O)        0.124    15.943 r  Inst_vga_gen/e[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.943    dvid_1/TMDS_encoder_blue/e_reg[0]_0
    SLICE_X64Y49         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.520    15.102    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y49         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[0]/C
                         clock pessimism              0.481    15.583    
                         clock uncertainty           -0.039    15.544    
    SLICE_X64Y49         FDRE (Setup_fdre_C_D)        0.077    15.621    dvid_1/TMDS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                         -15.943    
  -------------------------------------------------------------------
                         slack                                 -0.322    

Slack (VIOLATED) :        -0.307ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 1.226ns (17.312%)  route 5.856ns (82.688%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 15.102 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.889    12.588    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    12.712 r  color_filter/dc_bias[3]_i_15__0/O
                         net (fo=12, routed)          0.867    13.579    color_filter/dc_bias[3]_i_15__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.124    13.703 f  color_filter/dc_bias[3]_i_4__0/O
                         net (fo=10, routed)          1.288    14.991    color_filter/dc_bias[3]_i_4__0_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    15.115 r  color_filter/e[7]_i_3__0/O
                         net (fo=6, routed)           0.704    15.819    Inst_vga_gen/e_reg[0]
    SLICE_X64Y49         LUT4 (Prop_lut4_I3_O)        0.150    15.969 r  Inst_vga_gen/e[4]_i_1__0/O
                         net (fo=1, routed)           0.000    15.969    dvid_1/TMDS_encoder_blue/e_reg[4]_0
    SLICE_X64Y49         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.520    15.102    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y49         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[4]/C
                         clock pessimism              0.481    15.583    
                         clock uncertainty           -0.039    15.544    
    SLICE_X64Y49         FDRE (Setup_fdre_C_D)        0.118    15.662    dvid_1/TMDS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                         -15.969    
  -------------------------------------------------------------------
                         slack                                 -0.307    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.433ns (20.807%)  route 5.454ns (79.193%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.090 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.731    12.430    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    12.554 r  color_filter/dc_bias[3]_i_17/O
                         net (fo=27, routed)          1.084    13.638    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.762 r  color_filter/dc_bias[2]_i_2__1/O
                         net (fo=11, routed)          0.680    14.442    color_filter/dc_bias[2]_i_2__1_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.154    14.596 r  color_filter/e[7]_i_2/O
                         net (fo=4, routed)           0.852    15.447    color_filter/e[7]_i_2_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.327    15.774 r  color_filter/e[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.774    dvid_1/TMDS_encoder_green/e_reg[2]_0
    SLICE_X64Y53         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    15.090    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X64Y53         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[2]/C
                         clock pessimism              0.401    15.491    
                         clock uncertainty           -0.039    15.453    
    SLICE_X64Y53         FDSE (Setup_fdse_C_D)        0.077    15.530    dvid_1/TMDS_encoder_green/e_reg[2]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 1.428ns (20.742%)  route 5.456ns (79.258%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.090 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.894    12.593    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    12.717 r  color_filter/dc_bias[2]_i_8/O
                         net (fo=15, routed)          1.306    14.023    color_filter/gamma_smooth_reg[0][6]_0
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.148    14.171 r  color_filter/dc_bias[2]_i_11__0/O
                         net (fo=2, routed)           0.733    14.904    color_filter/dc_bias[2]_i_11__0_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I4_O)        0.328    15.232 r  color_filter/dc_bias[2]_i_5/O
                         net (fo=1, routed)           0.416    15.648    color_filter/dc_bias[2]_i_5_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124    15.772 r  color_filter/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    15.772    dvid_1/TMDS_encoder_green/dc_bias_reg[3]_2[2]
    SLICE_X64Y55         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    15.090    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X64Y55         FDRE                                         r  dvid_1/TMDS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.401    15.491    
                         clock uncertainty           -0.039    15.453    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.077    15.530    dvid_1/TMDS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         15.530    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_green/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.433ns (20.813%)  route 5.452ns (79.187%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 15.090 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.731    12.430    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X63Y54         LUT4 (Prop_lut4_I0_O)        0.124    12.554 r  color_filter/dc_bias[3]_i_17/O
                         net (fo=27, routed)          1.084    13.638    color_filter/gamma_smooth_reg[0][5]_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.762 r  color_filter/dc_bias[2]_i_2__1/O
                         net (fo=11, routed)          0.680    14.442    color_filter/dc_bias[2]_i_2__1_n_0
    SLICE_X63Y56         LUT3 (Prop_lut3_I1_O)        0.154    14.596 r  color_filter/e[7]_i_2/O
                         net (fo=4, routed)           0.850    15.445    color_filter/e[7]_i_2_n_0
    SLICE_X64Y53         LUT4 (Prop_lut4_I3_O)        0.327    15.772 r  color_filter/e[6]_i_1__0/O
                         net (fo=1, routed)           0.000    15.772    dvid_1/TMDS_encoder_green/e_reg[6]_0
    SLICE_X64Y53         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    15.090    dvid_1/TMDS_encoder_green/cEng_pixel_BUFG
    SLICE_X64Y53         FDSE                                         r  dvid_1/TMDS_encoder_green/e_reg[6]/C
                         clock pessimism              0.401    15.491    
                         clock uncertainty           -0.039    15.453    
    SLICE_X64Y53         FDSE (Setup_fdse_C_D)        0.081    15.534    dvid_1/TMDS_encoder_green/e_reg[6]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -15.773    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 color_filter/gamma_smooth_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/TMDS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.733ns  (cEng_pixel rise@6.733ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 1.200ns (17.429%)  route 5.685ns (82.571%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 15.102 - 6.733 ) 
    Source Clock Delay      (SCD):    8.887ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661     7.153    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.638     8.887    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.456     9.343 f  color_filter/gamma_smooth_reg[0][4]/Q
                         net (fo=10, routed)          1.689    11.032    color_filter/BLUE_O[4]
    SLICE_X65Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.156 f  color_filter/e[7]_i_5/O
                         net (fo=4, routed)           0.419    11.575    color_filter/e[7]_i_5_n_0
    SLICE_X62Y52         LUT5 (Prop_lut5_I3_O)        0.124    11.699 r  color_filter/e[5]_i_2/O
                         net (fo=58, routed)          0.889    12.588    color_filter/gamma_smooth_reg[0][7]_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I0_O)        0.124    12.712 r  color_filter/dc_bias[3]_i_15__0/O
                         net (fo=12, routed)          0.867    13.579    color_filter/dc_bias[3]_i_15__0_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.124    13.703 f  color_filter/dc_bias[3]_i_4__0/O
                         net (fo=10, routed)          1.288    14.991    color_filter/dc_bias[3]_i_4__0_n_0
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    15.115 r  color_filter/e[7]_i_3__0/O
                         net (fo=6, routed)           0.534    15.648    color_filter/dc_bias_reg[3]_0
    SLICE_X64Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.772 r  color_filter/e[2]_i_1__0/O
                         net (fo=1, routed)           0.000    15.772    dvid_1/TMDS_encoder_blue/e_reg[2]_0
    SLICE_X64Y48         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      6.733     6.733 r  
    A16                                               0.000     6.733 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     6.733    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     8.120 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    10.275    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.366 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    11.826    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.909 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.491    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.582 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.520    15.102    dvid_1/TMDS_encoder_blue/cEng_pixel_BUFG
    SLICE_X64Y48         FDRE                                         r  dvid_1/TMDS_encoder_blue/e_reg[2]/C
                         clock pessimism              0.481    15.583    
                         clock uncertainty           -0.039    15.544    
    SLICE_X64Y48         FDRE (Setup_fdre_C_D)        0.081    15.625    dvid_1/TMDS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -15.772    
  -------------------------------------------------------------------
                         slack                                 -0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.674%)  route 0.260ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.759    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X64Y51         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDSE (Prop_fdse_C_Q)         0.164     2.923 r  dvid_1/TMDS_encoder_red/e_reg[4]/Q
                         net (fo=1, routed)           0.260     3.183    dvid_1/TMDS_encoder_red_n_4
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[4]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.076     3.107    dvid_1/latched_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 color_filter/gamma_smooth_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            color_filter/gamma_smooth_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.249ns (51.370%)  route 0.236ns (48.630%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.593     2.758    color_filter/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  color_filter/gamma_smooth_reg[3][7]/Q
                         net (fo=1, routed)           0.236     3.135    data_cont/gamma_smooth_reg[2][7]_0[3]
    SLICE_X63Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.180 r  data_cont/gamma_smooth[2][7]_i_5/O
                         net (fo=1, routed)           0.000     3.180    data_cont/gamma_smooth[2][7]_i_5_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.243 r  data_cont/gamma_smooth_reg[2][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.243    color_filter/gamma_smooth_reg[2][7]_1[3]
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.866     3.602    color_filter/cEng_pixel_BUFG
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][7]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     3.136    color_filter/gamma_smooth_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][hCounter][7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.802%)  route 0.159ns (49.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.556     2.721    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y28         FDRE                                         r  Inst_vga_gen/queue_reg[0][hCounter][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.164     2.885 r  Inst_vga_gen/queue_reg[0][hCounter][7]/Q
                         net (fo=7, routed)           0.159     3.044    Inst_vga_gen/queue_reg[0][hCounter][7]
    SLICE_X52Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.827     3.563    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][hCounter][7]_srl13/CLK
                         clock pessimism             -0.826     2.737    
    SLICE_X52Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.920    Inst_vga_gen/queue_reg[13][hCounter][7]_srl13
  -------------------------------------------------------------------
                         required time                         -2.920    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.592     2.757    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X65Y57         FDRE                                         r  dvid_1/TMDS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  dvid_1/TMDS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.056     2.954    dvid_1/TMDS_encoder_red_n_9
    SLICE_X65Y57         FDRE                                         r  dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.862     3.599    dvid_1/cEng_pixel_BUFG
    SLICE_X65Y57         FDRE                                         r  dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.842     2.757    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.071     2.828    dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 color_filter/gamma_smooth_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            color_filter/gamma_smooth_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.256ns (50.544%)  route 0.250ns (49.456%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.593     2.758    color_filter/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  color_filter/gamma_smooth_reg[3][0]/Q
                         net (fo=1, routed)           0.250     3.149    color_filter/gamma_smooth_reg[3]_1[0]
    SLICE_X63Y45         LUT3 (Prop_lut3_I0_O)        0.045     3.194 r  color_filter/gamma_smooth[2][3]_i_6/O
                         net (fo=1, routed)           0.000     3.194    color_filter/gamma_smooth[2][3]_i_6_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.264 r  color_filter/gamma_smooth_reg[2][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.264    color_filter/gamma_smooth_reg[2][3]_i_1_n_7
    SLICE_X63Y45         FDRE                                         r  color_filter/gamma_smooth_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.866     3.602    color_filter/cEng_pixel_BUFG
    SLICE_X63Y45         FDRE                                         r  color_filter/gamma_smooth_reg[2][0]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     3.136    color_filter/gamma_smooth_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 color_filter/gamma_smooth_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            color_filter/gamma_smooth_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.251ns (49.071%)  route 0.260ns (50.929%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.593     2.758    color_filter/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  color_filter/gamma_smooth_reg[3][5]/Q
                         net (fo=1, routed)           0.260     3.159    data_cont/gamma_smooth_reg[2][7]_0[1]
    SLICE_X63Y46         LUT4 (Prop_lut4_I3_O)        0.045     3.204 r  data_cont/gamma_smooth[2][7]_i_7/O
                         net (fo=1, routed)           0.000     3.204    data_cont/gamma_smooth[2][7]_i_7_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.269 r  data_cont/gamma_smooth_reg[2][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.269    color_filter/gamma_smooth_reg[2][7]_1[1]
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.866     3.602    color_filter/cEng_pixel_BUFG
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][5]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     3.136    color_filter/gamma_smooth_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -3.136    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[13][vCounter][1]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.843%)  route 0.136ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.559     2.724    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X55Y31         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  Inst_vga_gen/queue_reg[0][vCounter][1]/Q
                         net (fo=7, routed)           0.136     3.001    Inst_vga_gen/queue_reg[0][vCounter][1]
    SLICE_X56Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][1]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.827     3.563    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X56Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][1]_srl13/CLK
                         clock pessimism             -0.805     2.758    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.867    Inst_vga_gen/queue_reg[13][vCounter][1]_srl13
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dvid_1/TMDS_encoder_red/e_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            dvid_1/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.963%)  route 0.288ns (66.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.593     2.758    dvid_1/TMDS_encoder_red/cEng_pixel_BUFG
    SLICE_X64Y53         FDSE                                         r  dvid_1/TMDS_encoder_red/e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDSE (Prop_fdse_C_Q)         0.148     2.906 r  dvid_1/TMDS_encoder_red/e_reg[2]/Q
                         net (fo=1, routed)           0.288     3.194    dvid_1/TMDS_encoder_red_n_6
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.866     3.602    dvid_1/cEng_pixel_BUFG
    SLICE_X64Y43         FDRE                                         r  dvid_1/latched_red_reg[2]/C
                         clock pessimism             -0.571     3.031    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.023     3.054    dvid_1/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[0][vCounter][0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            Inst_vga_gen/queue_reg[13][vCounter][0]_srl13/D
                            (rising edge-triggered cell SRL16E clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.559     2.724    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X55Y31         FDRE                                         r  Inst_vga_gen/queue_reg[0][vCounter][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141     2.865 r  Inst_vga_gen/queue_reg[0][vCounter][0]/Q
                         net (fo=7, routed)           0.136     3.001    Inst_vga_gen/queue_reg[0][vCounter][0]
    SLICE_X56Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][0]_srl13/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.827     3.563    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X56Y30         SRL16E                                       r  Inst_vga_gen/queue_reg[13][vCounter][0]_srl13/CLK
                         clock pessimism             -0.805     2.758    
    SLICE_X56Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.860    Inst_vga_gen/queue_reg[13][vCounter][0]_srl13
  -------------------------------------------------------------------
                         required time                         -2.860    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[14][hCounter][9]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.745%)  route 0.211ns (56.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.654ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.559     2.724    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X52Y31         FDRE                                         r  Inst_vga_gen/queue_reg[14][hCounter][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.164     2.888 r  Inst_vga_gen/queue_reg[14][hCounter][9]/Q
                         net (fo=1, routed)           0.211     3.099    data_cont/C[9]
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.917     3.654    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
                         clock pessimism             -0.805     2.848    
    DSP48_X1Y12          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                      0.096     2.944    data_cont/SRAMADDR_O0
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_pixel
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.733
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.733       4.578      BUFGCTRL_X0Y0    cEng_pixel_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         6.733       4.579      DSP48_X1Y12      data_cont/SRAMADDR_O0/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y46     dvid_1/SERDES_blue/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y45     dvid_1/SERDES_blue/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y80     dvid_1/SERDES_clock/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y79     dvid_1/SERDES_clock/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y76     dvid_1/SERDES_green/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y75     dvid_1/SERDES_green/OSERDESE2_slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y40     dvid_1/SERDES_red/OSERDESE2_master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.733       5.066      OLOGIC_X1Y39     dvid_1/SERDES_red/OSERDESE2_slave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.733       206.627    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X56Y42     Inst_vga_gen/queue_reg[14][hSync]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X56Y42     Inst_vga_gen/queue_reg[14][vSync]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y31     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y31     Inst_vga_gen/queue_reg[13][hCounter][8]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y31     Inst_vga_gen/queue_reg[13][hCounter][9]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][0]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][0]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y31     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][1]_srl13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][1]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][0]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][0]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y31     Inst_vga_gen/queue_reg[13][hCounter][10]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][1]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][1]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][2]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][3]_srl13/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X52Y30     Inst_vga_gen/queue_reg[13][hCounter][4]_srl13/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.913%)  route 2.752ns (81.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.314    12.213    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.913%)  route 2.752ns (81.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.314    12.213    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.913%)  route 2.752ns (81.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.314    12.213    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.642ns (18.913%)  route 2.752ns (81.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.314    12.213    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.642ns (19.791%)  route 2.602ns (80.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.163    12.062    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.642ns (21.095%)  route 2.401ns (78.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.962    11.862    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.642ns (21.785%)  route 2.305ns (78.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.866    11.765    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.642ns (21.785%)  route 2.305ns (78.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.339ns = ( 17.766 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          0.866    11.765    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.491    17.766    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.481    18.247    
                         clock uncertainty           -0.039    18.208    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    17.676    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.676    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.642ns (19.780%)  route 2.604ns (80.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.165    12.064    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X61Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X61Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                         clock pessimism              0.481    18.269    
                         clock uncertainty           -0.039    18.230    
    SLICE_X61Y35         FDRE (Setup_fdre_C_CE)      -0.205    18.025    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.025    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.642ns (19.780%)  route 2.604ns (80.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.818ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.569     8.818    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X54Y39         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.518     9.336 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=20, routed)          1.439    10.775    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X58Y35         LUT4 (Prop_lut4_I2_O)        0.124    10.899 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=22, routed)          1.165    12.064    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X61Y35         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X61Y35         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]/C
                         clock pessimism              0.481    18.269    
                         clock uncertainty           -0.039    18.230    
    SLICE_X61Y35         FDSE (Setup_fdse_C_CE)      -0.205    18.025    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         18.025    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  5.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.932%)  route 0.268ns (62.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    spi_top/CLK
    SLICE_X60Y36         FDRE                                         r  spi_top/SPIDATA_O_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     2.919 r  spi_top/SPIDATA_O_reg[24]/Q
                         net (fo=1, routed)           0.268     3.187    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.296     3.101    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.718%)  route 0.263ns (67.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.591     2.756    spi_top/CLK
    SLICE_X59Y37         FDRE                                         r  spi_top/SPIDATA_O_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDRE (Prop_fdre_C_Q)         0.128     2.884 r  spi_top/SPIDATA_O_reg[49]/Q
                         net (fo=1, routed)           0.263     3.147    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[49]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.243     3.048    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.540%)  route 0.306ns (68.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X62Y39         FDRE                                         r  spi_top/SPIDATA_O_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  spi_top/SPIDATA_O_reg[17]/Q
                         net (fo=1, routed)           0.306     3.205    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     3.101    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.205    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.355%)  route 0.248ns (62.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    spi_top/CLK
    SLICE_X60Y36         FDRE                                         r  spi_top/SPIDATA_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.148     2.903 r  spi_top/SPIDATA_O_reg[4]/Q
                         net (fo=1, routed)           0.248     3.151    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.242     3.047    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.373%)  route 0.267ns (67.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.592     2.757    spi_top/CLK
    SLICE_X58Y38         FDRE                                         r  spi_top/SPIDATA_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.128     2.885 r  spi_top/SPIDATA_O_reg[51]/Q
                         net (fo=1, routed)           0.267     3.152    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[51]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.242     3.047    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.047    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.362%)  route 0.309ns (68.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X62Y39         FDRE                                         r  spi_top/SPIDATA_O_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  spi_top/SPIDATA_O_reg[23]/Q
                         net (fo=1, routed)           0.309     3.207    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.296     3.101    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.148ns (37.016%)  route 0.252ns (62.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    spi_top/CLK
    SLICE_X60Y36         FDRE                                         r  spi_top/SPIDATA_O_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.148     2.903 r  spi_top/SPIDATA_O_reg[54]/Q
                         net (fo=1, routed)           0.252     3.155    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[54]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.243     3.048    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X58Y42         FDRE                                         r  spi_top/SPIDATA_O_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  spi_top/SPIDATA_O_reg[43]/Q
                         net (fo=1, routed)           0.310     3.209    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     3.101    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.209    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.128ns (31.810%)  route 0.274ns (68.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.592     2.757    spi_top/CLK
    SLICE_X58Y38         FDRE                                         r  spi_top/SPIDATA_O_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_fdre_C_Q)         0.128     2.885 r  spi_top/SPIDATA_O_reg[53]/Q
                         net (fo=1, routed)           0.274     3.159    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.243     3.048    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 spi_top/SPIDATA_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.795%)  route 0.317ns (69.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.611ns
    Source Clock Delay      (SCD):    2.758ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.593     2.758    spi_top/CLK
    SLICE_X58Y42         FDRE                                         r  spi_top/SPIDATA_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     2.899 r  spi_top/SPIDATA_O_reg[15]/Q
                         net (fo=1, routed)           0.317     3.216    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.874     3.611    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.805     2.805    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.296     3.101    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_spi
Waveform(ns):       { 0.000 4.713 }
Period(ns):         9.427
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.427       6.851      RAMB36_X2Y7      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.427       7.271      BUFGCTRL_X0Y3    cEng_spi_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         9.427       8.178      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X55Y37     fifo/reset_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X58Y33     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       9.427       203.933    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y33     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.713       4.213      SLICE_X60Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X60Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X60Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X60Y35     fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X62Y36     spi_top/SPIDATA_O_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X62Y36     spi_top/SPIDATA_O_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X60Y39     spi_top/SPIDATA_O_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y38     spi_top/SPIDATA_O_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X63Y36     spi_top/SPIDATA_O_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X59Y38     spi_top/SPIDATA_O_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X63Y36     spi_top/SPIDATA_O_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X63Y36     spi_top/SPIDATA_O_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X59Y38     spi_top/SPIDATA_O_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X62Y36     spi_top/SPIDATA_O_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  cEng_sram
  To Clock:  cEng_sram

Setup :            0  Failing Endpoints,  Worst Slack        1.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 3.203ns (41.268%)  route 4.558ns (58.732%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 17.726 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.928    15.476    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.329    15.805 r  data_cont/SRAMDATA_IO[6]_i_1/O
                         net (fo=2, routed)           0.838    16.644    data_cont/gamma_out[6]
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.451    17.726    data_cont/CLK
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[6]_lopt_replica/C
                         clock pessimism              0.481    18.207    
                         clock uncertainty           -0.039    18.168    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)       -0.310    17.858    data_cont/SRAMDATA_IO_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.858    
                         arrival time                         -16.644    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 3.177ns (40.833%)  route 4.604ns (59.167%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 17.726 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.928    15.476    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.303    15.779 r  data_cont/SRAMDATA_IO[7]_i_1/O
                         net (fo=2, routed)           0.884    16.663    data_cont/gamma_out[7]
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.451    17.726    data_cont/CLK
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[7]_lopt_replica/C
                         clock pessimism              0.481    18.207    
                         clock uncertainty           -0.039    18.168    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)       -0.101    18.067    data_cont/SRAMDATA_IO_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.067    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.549ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.193ns  (logic 3.208ns (44.596%)  route 3.985ns (55.404%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.341ns = ( 17.768 - 9.427 ) 
    Source Clock Delay      (SCD):    8.860ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.611     8.860    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[30])
                                                      2.454    11.314 f  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[30]
                         net (fo=1, routed)           1.119    12.433    fifo/fifo_dout[62]
    SLICE_X58Y38         LUT5 (Prop_lut5_I2_O)        0.124    12.557 r  fifo/state[1]_i_4/O
                         net (fo=3, routed)           1.067    13.624    fifo/state[1]_i_4_n_0
    SLICE_X56Y36         LUT4 (Prop_lut4_I3_O)        0.150    13.774 r  fifo/state[1]_i_3/O
                         net (fo=4, routed)           0.481    14.255    fifo/gen_wr_a.gen_word_narrow.mem_reg
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.328    14.583 f  fifo/state[0]_i_1/O
                         net (fo=2, routed)           0.816    15.399    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X55Y36         LUT4 (Prop_lut4_I1_O)        0.152    15.551 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.502    16.053    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.493    17.768    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.519    18.287    
                         clock uncertainty           -0.039    18.248    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    17.603    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         17.603    
                         arrival time                         -16.053    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 3.203ns (42.890%)  route 4.265ns (57.109%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 17.793 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.928    15.476    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X59Y42         LUT3 (Prop_lut3_I1_O)        0.329    15.805 r  data_cont/SRAMDATA_IO[6]_i_1/O
                         net (fo=2, routed)           0.545    16.350    data_cont/gamma_out[6]
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.518    17.793    data_cont/CLK
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[6]/C
                         clock pessimism              0.495    18.288    
                         clock uncertainty           -0.039    18.249    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)       -0.260    17.989    data_cont/SRAMDATA_IO_reg[6]
  -------------------------------------------------------------------
                         required time                         17.989    
                         arrival time                         -16.350    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.519ns  (logic 3.177ns (42.251%)  route 4.342ns (57.749%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 17.726 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.610    15.158    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X58Y43         LUT2 (Prop_lut2_I1_O)        0.303    15.461 r  data_cont/SRAMDATA_IO[5]_i_1/O
                         net (fo=2, routed)           0.941    16.402    data_cont/gamma_out[5]
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.451    17.726    data_cont/CLK
    SLICE_X57Y40         FDRE                                         r  data_cont/SRAMDATA_IO_reg[5]_lopt_replica/C
                         clock pessimism              0.481    18.207    
                         clock uncertainty           -0.039    18.168    
    SLICE_X57Y40         FDRE (Setup_fdre_C_D)       -0.105    18.063    data_cont/SRAMDATA_IO_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.063    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 3.177ns (43.884%)  route 4.063ns (56.116%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 17.793 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.928    15.476    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.303    15.779 r  data_cont/SRAMDATA_IO[7]_i_1/O
                         net (fo=2, routed)           0.343    16.122    data_cont/gamma_out[7]
    SLICE_X59Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.518    17.793    data_cont/CLK
    SLICE_X59Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[7]/C
                         clock pessimism              0.495    18.288    
                         clock uncertainty           -0.039    18.249    
    SLICE_X59Y44         FDRE (Setup_fdre_C_D)       -0.067    18.182    data_cont/SRAMDATA_IO_reg[7]
  -------------------------------------------------------------------
                         required time                         18.182    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 3.087ns (44.826%)  route 3.800ns (55.174%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 17.793 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 f  data_cont/ARG__70_carry__2/O[0]
                         net (fo=4, routed)           0.665    15.102    data_cont/SHIFT_RIGHT__0[4]
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.325    15.427 r  data_cont/SRAMDATA_IO[4]_i_1/O
                         net (fo=2, routed)           0.342    15.769    data_cont/gamma_out[4]
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.518    17.793    data_cont/CLK
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[4]_lopt_replica/C
                         clock pessimism              0.495    18.288    
                         clock uncertainty           -0.039    18.249    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)       -0.283    17.966    data_cont/SRAMDATA_IO_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.966    
                         arrival time                         -15.769    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 3.087ns (44.788%)  route 3.806ns (55.212%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 17.793 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.436 f  data_cont/ARG__70_carry__2/O[0]
                         net (fo=4, routed)           0.665    15.102    data_cont/SHIFT_RIGHT__0[4]
    SLICE_X58Y43         LUT1 (Prop_lut1_I0_O)        0.325    15.427 r  data_cont/SRAMDATA_IO[4]_i_1/O
                         net (fo=2, routed)           0.348    15.775    data_cont/gamma_out[4]
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.518    17.793    data_cont/CLK
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[4]/C
                         clock pessimism              0.495    18.288    
                         clock uncertainty           -0.039    18.249    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)       -0.269    17.980    data_cont/SRAMDATA_IO_reg[4]
  -------------------------------------------------------------------
                         required time                         17.980    
                         arrival time                         -15.775    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 3.177ns (44.977%)  route 3.887ns (55.023%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.367ns = ( 17.793 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.068 r  data_cont/ARG__35_carry/CO[3]
                         net (fo=1, routed)           0.000    11.068    data_cont/ARG__35_carry_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.290 r  data_cont/ARG__35_carry__0/O[0]
                         net (fo=2, routed)           0.805    12.094    data_cont/ARG__35_carry__0_n_7
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.324    12.418 r  data_cont/ARG__70_carry__1_i_4/O
                         net (fo=2, routed)           0.932    13.350    data_cont/ARG__70_carry__1_i_4_n_0
    SLICE_X58Y41         LUT4 (Prop_lut4_I0_O)        0.332    13.682 r  data_cont/ARG__70_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.682    data_cont/ARG__70_carry__1_i_8_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.214 r  data_cont/ARG__70_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.214    data_cont/ARG__70_carry__1_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.548 r  data_cont/ARG__70_carry__2/O[1]
                         net (fo=3, routed)           0.610    15.158    data_cont/SHIFT_RIGHT__0[5]
    SLICE_X58Y43         LUT2 (Prop_lut2_I1_O)        0.303    15.461 r  data_cont/SRAMDATA_IO[5]_i_1/O
                         net (fo=2, routed)           0.485    15.946    data_cont/gamma_out[5]
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.518    17.793    data_cont/CLK
    SLICE_X58Y44         FDRE                                         r  data_cont/SRAMDATA_IO_reg[5]/C
                         clock pessimism              0.495    18.288    
                         clock uncertainty           -0.039    18.249    
    SLICE_X58Y44         FDRE (Setup_fdre_C_D)       -0.061    18.188    data_cont/SRAMDATA_IO_reg[5]
  -------------------------------------------------------------------
                         required time                         18.188    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 data_cont/bdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMDATA_IO_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 2.540ns (38.727%)  route 4.019ns (61.273%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.300ns = ( 17.726 - 9.427 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.633     8.882    data_cont/CLK
    SLICE_X58Y37         FDRE                                         r  data_cont/bdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  data_cont/bdata_reg[0]/Q
                         net (fo=5, routed)           1.055    10.394    data_cont/bdatashift3[3]
    SLICE_X57Y38         LUT2 (Prop_lut2_I0_O)        0.124    10.518 r  data_cont/ARG__35_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    data_cont/ARG__35_carry_i_3_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.158 r  data_cont/ARG__35_carry/O[3]
                         net (fo=2, routed)           1.187    12.345    data_cont/ARG__35_carry_n_4
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.336    12.681 r  data_cont/ARG__70_carry__0_i_1/O
                         net (fo=2, routed)           0.690    13.370    data_cont/ARG__70_carry__0_i_1_n_0
    SLICE_X58Y40         LUT4 (Prop_lut4_I3_O)        0.327    13.697 r  data_cont/ARG__70_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.697    data_cont/ARG__70_carry__0_i_5_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.098 r  data_cont/ARG__70_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.098    data_cont/ARG__70_carry__0_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.354 r  data_cont/ARG__70_carry__1/O[2]
                         net (fo=2, routed)           1.087    15.441    data_cont/SHIFT_RIGHT[2]
    SLICE_X54Y41         FDRE                                         r  data_cont/SRAMDATA_IO_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.451    17.726    data_cont/CLK
    SLICE_X54Y41         FDRE                                         r  data_cont/SRAMDATA_IO_reg[2]_lopt_replica/C
                         clock pessimism              0.481    18.207    
                         clock uncertainty           -0.039    18.168    
    SLICE_X54Y41         FDRE (Setup_fdre_C_D)       -0.249    17.919    data_cont/SRAMDATA_IO_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         17.919    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                  2.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMADDR_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.563     2.728    data_cont/CLK
    SLICE_X57Y33         FDRE                                         r  data_cont/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     2.869 r  data_cont/addr_reg[10]/Q
                         net (fo=1, routed)           0.111     2.980    data_cont/addr__0[10]
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.045     3.025 r  data_cont/SRAMADDR_O[10]_i_1/O
                         net (fo=1, routed)           0.000     3.025    data_cont/p_1_in[10]
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.829     3.565    data_cont/CLK
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[10]/C
                         clock pessimism             -0.805     2.760    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121     2.881    data_cont/SRAMADDR_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.881    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_next_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/gamma_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.086%)  route 0.115ns (44.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X58Y47         FDRE                                         r  data_cont/gamma_int_next_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_next_reg[5]/Q
                         net (fo=3, routed)           0.115     3.016    data_cont/gamma_int_next_reg[7]_3[5]
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.865     3.601    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/C
                         clock pessimism             -0.825     2.776    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.070     2.846    data_cont/gamma_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/gamma_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.669%)  route 0.137ns (49.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_next_reg[0]/Q
                         net (fo=3, routed)           0.137     3.038    data_cont/gamma_int_next_reg[7]_3[0]
    SLICE_X61Y46         FDRE                                         r  data_cont/gamma_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.864     3.600    data_cont/CLK
    SLICE_X61Y46         FDRE                                         r  data_cont/gamma_int_reg[0]/C
                         clock pessimism             -0.825     2.775    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.072     2.847    data_cont/gamma_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.562     2.727    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.148     2.875 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/Q
                         net (fo=2, routed)           0.074     2.948    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_rd
    SLICE_X54Y36         LUT3 (Prop_lut3_I0_O)        0.098     3.046 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/__0/i_/O
                         net (fo=1, routed)           0.000     3.046    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/__0/i__n_0
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.832     3.568    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]/C
                         clock pessimism             -0.841     2.727    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.120     2.847    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.847    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 data_cont/addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMADDR_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.428%)  route 0.149ns (41.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.564     2.729    data_cont/CLK
    SLICE_X56Y35         FDRE                                         r  data_cont/addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.164     2.893 r  data_cont/addr_reg[17]/Q
                         net (fo=1, routed)           0.149     3.042    data_cont/addr__0[17]
    SLICE_X54Y34         LUT4 (Prop_lut4_I3_O)        0.045     3.087 r  data_cont/SRAMADDR_O[17]_i_1/O
                         net (fo=1, routed)           0.000     3.087    data_cont/p_1_in[17]
    SLICE_X54Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.831     3.567    data_cont/CLK
    SLICE_X54Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[17]/C
                         clock pessimism             -0.805     2.762    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.121     2.883    data_cont/SRAMADDR_O_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 data_cont/spi_receive_reg/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/SRAMADDR_O_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.124%)  route 0.158ns (45.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.567ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.564     2.729    data_cont/CLK
    SLICE_X57Y36         FDRE                                         r  data_cont/spi_receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     2.870 r  data_cont/spi_receive_reg/Q
                         net (fo=38, routed)          0.158     3.027    data_cont/spi_receive_reg_0
    SLICE_X56Y34         LUT4 (Prop_lut4_I1_O)        0.045     3.072 r  data_cont/SRAMADDR_O[16]_i_1/O
                         net (fo=1, routed)           0.000     3.072    data_cont/p_1_in[16]
    SLICE_X56Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.831     3.567    data_cont/CLK
    SLICE_X56Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[16]/C
                         clock pessimism             -0.824     2.743    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.121     2.864    data_cont/SRAMADDR_O_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_cont/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            data_cont/spi_receive_reg/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.564     2.729    data_cont/CLK
    SLICE_X56Y36         FDRE                                         r  data_cont/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.164     2.893 r  data_cont/state_reg[0]/Q
                         net (fo=6, routed)           0.106     2.999    fifo/state_reg[1]_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I3_O)        0.045     3.044 r  fifo/spi_receive_i_1/O
                         net (fo=1, routed)           0.000     3.044    data_cont/spi_receive_reg_1
    SLICE_X57Y36         FDRE                                         r  data_cont/spi_receive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.832     3.568    data_cont/CLK
    SLICE_X57Y36         FDRE                                         r  data_cont/spi_receive_reg/C
                         clock pessimism             -0.826     2.742    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.092     2.834    data_cont/spi_receive_reg
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    2.727ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.562     2.727    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDRE (Prop_fdre_C_Q)         0.164     2.891 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     3.007    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.832     3.568    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X54Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.841     2.727    
    SLICE_X54Y36         FDRE (Hold_fdre_C_D)         0.060     2.787    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.839ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X59Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/Q
                         net (fo=3, routed)           0.168     3.064    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/Q[2]
    SLICE_X59Y34         LUT4 (Prop_lut4_I2_O)        0.042     3.106 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3/O
                         net (fo=1, routed)           0.000     3.106    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_1__3_n_0
    SLICE_X59Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.858     3.594    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X59Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.839     2.755    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.107     2.862    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.862    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.731%)  route 0.129ns (36.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X59Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/Q
                         net (fo=2, routed)           0.129     3.012    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/Q[3]
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.099     3.111 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     3.111    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_i0
    SLICE_X59Y36         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X59Y36         FDSE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism             -0.825     2.770    
    SLICE_X59Y36         FDSE (Hold_fdse_C_D)         0.091     2.861    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cEng_sram
Waveform(ns):       { 0.000 4.713 }
Period(ns):         9.427
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.427       6.851      RAMB36_X2Y7      fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.427       7.271      BUFGCTRL_X0Y2    cEng_sram_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         9.427       8.178      MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X57Y30     data_cont/SRAMADDR_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X54Y32     data_cont/SRAMADDR_O_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X54Y31     data_cont/SRAMADDR_O_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X55Y34     data_cont/SRAMADDR_O_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X54Y33     data_cont/SRAMADDR_O_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X55Y34     data_cont/SRAMADDR_O_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.427       8.427      SLICE_X55Y34     data_cont/SRAMADDR_O_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       9.427       203.933    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y38     data_cont/addr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y38     data_cont/addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X57Y35     data_cont/addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y35     data_cont/addr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y35     data_cont/addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X57Y38     data_cont/bdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y36     data_cont/bdata_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X57Y38     data_cont/bdata_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y36     data_cont/gdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X58Y36     data_cont/gdata_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X55Y35     data_cont/addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X55Y35     data_cont/addr_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X57Y35     data_cont/addr_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y35     data_cont/addr_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X55Y35     data_cont/addr_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X56Y35     data_cont/addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X55Y35     data_cont/addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X54Y35     data_cont/addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X54Y35     data_cont/addr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.713       4.213      SLICE_X54Y35     data_cont/addr_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X1Y0  MMCM_clockEngine/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cEng_sram
  To Clock:  cEng_pixel

Setup :           32  Failing Endpoints,  Worst Slack       -5.538ns,  Total Violation     -103.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.538ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        6.541ns  (logic 3.741ns (57.190%)  route 2.800ns (42.809%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 28.557 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.500    31.559    color_filter/gamma_int_next_reg[7]_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.957 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.957    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.291 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.443    32.734    data_cont/plusOp_carry__0[5]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.303    33.037 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.037    color_filter/gamma_smooth_reg[3][7]_1[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    33.680 r  color_filter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.295    33.975    color_filter/plusOp[7]
    SLICE_X58Y50         LUT3 (Prop_lut3_I2_O)        0.307    34.282 r  color_filter/gamma_smooth[3][7]_i_1/O
                         net (fo=1, routed)           0.000    34.282    color_filter/gamma_smooth[3][7]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    28.557    color_filter/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
                         clock pessimism              0.316    28.872    
                         clock uncertainty           -0.159    28.714    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.031    28.745    color_filter/gamma_smooth_reg[3][7]
  -------------------------------------------------------------------
                         required time                         28.745    
                         arrival time                         -34.282    
  -------------------------------------------------------------------
                         slack                                 -5.538    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        6.477ns  (logic 3.505ns (54.116%)  route 2.972ns (45.884%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 28.557 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.500    31.559    color_filter/gamma_int_next_reg[7]_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.997 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.614    32.611    data_cont/plusOp_carry__0[3]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.306    32.917 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    32.917    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.293 r  color_filter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.001    33.294    color_filter/plusOp_carry_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.617 r  color_filter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.295    33.912    color_filter/plusOp[5]
    SLICE_X61Y50         LUT3 (Prop_lut3_I2_O)        0.306    34.218 r  color_filter/gamma_smooth[3][5]_i_1/O
                         net (fo=1, routed)           0.000    34.218    color_filter/gamma_smooth[3][5]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    28.557    color_filter/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
                         clock pessimism              0.316    28.872    
                         clock uncertainty           -0.159    28.714    
    SLICE_X61Y50         FDRE (Setup_fdre_C_D)        0.031    28.745    color_filter/gamma_smooth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         28.745    
                         arrival time                         -34.218    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.458ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        6.462ns  (logic 3.670ns (56.796%)  route 2.792ns (43.204%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 28.557 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.500    31.559    color_filter/gamma_int_next_reg[7]_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.957 r  color_filter/R_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    31.957    color_filter/R_inferred__0/i__carry_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.291 r  color_filter/R_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.443    32.734    data_cont/plusOp_carry__0[5]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.303    33.037 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    33.037    color_filter/gamma_smooth_reg[3][7]_1[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    33.615 r  color_filter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.287    33.902    color_filter/plusOp[6]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.301    34.203 r  color_filter/gamma_smooth[3][6]_i_1/O
                         net (fo=1, routed)           0.000    34.203    color_filter/gamma_smooth[3][6]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    28.557    color_filter/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/C
                         clock pessimism              0.316    28.872    
                         clock uncertainty           -0.159    28.714    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.031    28.745    color_filter/gamma_smooth_reg[3][6]
  -------------------------------------------------------------------
                         required time                         28.745    
                         arrival time                         -34.203    
  -------------------------------------------------------------------
                         slack                                 -5.458    

Slack (VIOLATED) :        -5.353ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        6.357ns  (logic 3.390ns (53.325%)  route 2.967ns (46.675%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 28.557 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.500    31.559    color_filter/gamma_int_next_reg[7]_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.997 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.614    32.611    data_cont/plusOp_carry__0[3]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.306    32.917 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    32.917    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    33.293 r  color_filter/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.001    33.294    color_filter/plusOp_carry_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.513 r  color_filter/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.291    33.803    color_filter/plusOp[4]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.295    34.098 r  color_filter/gamma_smooth[3][4]_i_1/O
                         net (fo=1, routed)           0.000    34.098    color_filter/gamma_smooth[3][4]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    28.557    color_filter/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/C
                         clock pessimism              0.316    28.872    
                         clock uncertainty           -0.159    28.714    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.032    28.746    color_filter/gamma_smooth_reg[3][4]
  -------------------------------------------------------------------
                         required time                         28.746    
                         arrival time                         -34.098    
  -------------------------------------------------------------------
                         slack                                 -5.353    

Slack (VIOLATED) :        -5.017ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        6.032ns  (logic 3.062ns (50.764%)  route 2.970ns (49.236%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 28.568 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.500    31.559    color_filter/gamma_int_next_reg[7]_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.997 r  color_filter/R_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.614    32.611    data_cont/plusOp_carry__0[3]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.306    32.917 r  data_cont/plusOp_carry_i_1/O
                         net (fo=1, routed)           0.000    32.917    color_filter/gamma_smooth_reg[3][3]_0[3]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    33.172 r  color_filter/plusOp_carry/O[3]
                         net (fo=1, routed)           0.294    33.466    color_filter/plusOp[3]
    SLICE_X61Y48         LUT3 (Prop_lut3_I2_O)        0.307    33.773 r  color_filter/gamma_smooth[3][3]_i_1/O
                         net (fo=1, routed)           0.000    33.773    color_filter/gamma_smooth[3][3]_i_1_n_0
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.519    28.568    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[3][3]/C
                         clock pessimism              0.316    28.883    
                         clock uncertainty           -0.159    28.724    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)        0.031    28.755    color_filter/gamma_smooth_reg[3][3]
  -------------------------------------------------------------------
                         required time                         28.755    
                         arrival time                         -33.773    
  -------------------------------------------------------------------
                         slack                                 -5.017    

Slack (VIOLATED) :        -4.635ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        5.650ns  (logic 3.362ns (59.508%)  route 2.288ns (40.492%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 28.568 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.788    30.674    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.373    31.047 r  color_filter/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    31.047    color_filter/R2_in[0]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    31.471 r  color_filter/R_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.442    31.913    data_cont/plusOp_carry__0[1]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.303    32.216 r  data_cont/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    32.216    color_filter/gamma_smooth_reg[3][3]_0[1]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    32.794 r  color_filter/plusOp_carry/O[2]
                         net (fo=1, routed)           0.296    33.089    color_filter/plusOp[2]
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.301    33.390 r  color_filter/gamma_smooth[3][2]_i_1/O
                         net (fo=1, routed)           0.000    33.390    color_filter/gamma_smooth[3][2]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.519    28.568    color_filter/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][2]/C
                         clock pessimism              0.316    28.883    
                         clock uncertainty           -0.159    28.724    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.031    28.755    color_filter/gamma_smooth_reg[3][2]
  -------------------------------------------------------------------
                         required time                         28.755    
                         arrival time                         -33.390    
  -------------------------------------------------------------------
                         slack                                 -4.635    

Slack (VIOLATED) :        -4.325ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        5.339ns  (logic 3.035ns (56.846%)  route 2.304ns (43.154%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 28.568 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.788    30.674    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.373    31.047 r  color_filter/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    31.047    color_filter/R2_in[0]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.294 r  color_filter/R_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.459    31.753    data_cont/plusOp_carry__0[0]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.299    32.052 r  data_cont/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    32.052    color_filter/gamma_smooth_reg[3][3]_0[0]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.479 r  color_filter/plusOp_carry/O[1]
                         net (fo=1, routed)           0.295    32.774    color_filter/plusOp[1]
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.306    33.080 r  color_filter/gamma_smooth[3][1]_i_1/O
                         net (fo=1, routed)           0.000    33.080    color_filter/gamma_smooth[3][1]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.519    28.568    color_filter/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][1]/C
                         clock pessimism              0.316    28.883    
                         clock uncertainty           -0.159    28.724    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.031    28.755    color_filter/gamma_smooth_reg[3][1]
  -------------------------------------------------------------------
                         required time                         28.755    
                         arrival time                         -33.080    
  -------------------------------------------------------------------
                         slack                                 -4.325    

Slack (VIOLATED) :        -4.167ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        5.171ns  (logic 2.849ns (55.094%)  route 2.322ns (44.906%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.357ns = ( 28.557 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.788    30.674    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X59Y47         LUT4 (Prop_lut4_I3_O)        0.373    31.047 r  color_filter/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    31.047    color_filter/R2_in[0]
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    31.294 r  color_filter/R_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.459    31.753    data_cont/plusOp_carry__0[0]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.299    32.052 r  data_cont/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    32.052    color_filter/gamma_smooth_reg[3][3]_0[0]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    32.304 r  color_filter/plusOp_carry/O[0]
                         net (fo=1, routed)           0.313    32.617    color_filter/plusOp[0]
    SLICE_X58Y50         LUT3 (Prop_lut3_I2_O)        0.295    32.912 r  color_filter/gamma_smooth[3][0]_i_1/O
                         net (fo=1, routed)           0.000    32.912    color_filter/gamma_smooth[3][0]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.509    28.557    color_filter/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][0]/C
                         clock pessimism              0.316    28.872    
                         clock uncertainty           -0.159    28.714    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.031    28.745    color_filter/gamma_smooth_reg[3][0]
  -------------------------------------------------------------------
                         required time                         28.745    
                         arrival time                         -32.912    
  -------------------------------------------------------------------
                         slack                                 -4.167    

Slack (VIOLATED) :        -3.902ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        4.948ns  (logic 2.644ns (53.430%)  route 2.304ns (46.570%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 28.569 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.652    30.538    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I4_O)        0.373    30.911 r  color_filter/i__carry__0_i_8/O
                         net (fo=10, routed)          0.450    31.361    data_cont/gamma_smooth_reg[2][7]_1
    SLICE_X61Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.485 r  data_cont/gamma_smooth[1][7]_i_10/O
                         net (fo=4, routed)           0.441    31.925    data_cont/gamma_smooth[1][7]_i_10_n_0
    SLICE_X62Y47         LUT4 (Prop_lut4_I0_O)        0.124    32.049 r  data_cont/gamma_smooth[1][7]_i_7/O
                         net (fo=1, routed)           0.000    32.049    data_cont/gamma_smooth[1][7]_i_7_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    32.689 r  data_cont/gamma_smooth_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    32.689    color_filter/gamma_smooth_reg[1][7]_0[3]
    SLICE_X62Y47         FDRE                                         r  color_filter/gamma_smooth_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.520    28.569    color_filter/cEng_pixel_BUFG
    SLICE_X62Y47         FDRE                                         r  color_filter/gamma_smooth_reg[1][7]/C
                         clock pessimism              0.316    28.884    
                         clock uncertainty           -0.159    28.725    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)        0.062    28.787    color_filter/gamma_smooth_reg[1][7]
  -------------------------------------------------------------------
                         required time                         28.787    
                         arrival time                         -32.689    
  -------------------------------------------------------------------
                         slack                                 -3.902    

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_pixel rise@20.200ns - cEng_sram rise@18.853ns)
  Data Path Delay:        4.888ns  (logic 2.615ns (53.496%)  route 2.273ns (46.503%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 28.568 - 20.200 ) 
    Source Clock Delay      (SCD):    8.887ns = ( 27.741 - 18.853 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                     18.853    18.853 r  
    A16                                               0.000    18.853 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    18.853    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    20.310 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    22.584    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.680 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    24.257    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    24.345 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661    26.006    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    26.102 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.638    27.741    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456    28.197 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.762    28.959    data_cont/Q[4]
    SLICE_X58Y48         LUT2 (Prop_lut2_I1_O)        0.124    29.083 r  data_cont/R2_carry__0_i_4/O
                         net (fo=1, routed)           0.000    29.083    color_filter/i__carry__0_i_2__0[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.615 r  color_filter/R2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.615    data_cont/CO[0]
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.886 r  data_cont/i__carry_i_7/CO[0]
                         net (fo=21, routed)          0.800    30.685    color_filter/gamma_smooth_reg[2][3]_0[0]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    31.058 r  color_filter/i__carry_i_2__2/O
                         net (fo=6, routed)           0.711    31.770    color_filter/gamma_int_next_reg[7]_0
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.124    31.894 r  color_filter/gamma_smooth[2][3]_i_3/O
                         net (fo=1, routed)           0.000    31.894    color_filter/gamma_smooth[2][3]_i_3_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.295 r  color_filter/gamma_smooth_reg[2][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.295    data_cont/gamma_smooth_reg[2][7][0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.629 r  data_cont/gamma_smooth_reg[2][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    32.629    color_filter/gamma_smooth_reg[2][7]_1[1]
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                     20.200    20.200 r  
    A16                                               0.000    20.200 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    20.200    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    21.587 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.742    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.833 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    25.293    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    25.376 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.957    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.048 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.519    28.568    color_filter/cEng_pixel_BUFG
    SLICE_X63Y46         FDRE                                         r  color_filter/gamma_smooth_reg[2][5]/C
                         clock pessimism              0.316    28.883    
                         clock uncertainty           -0.159    28.724    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.062    28.786    color_filter/gamma_smooth_reg[2][5]
  -------------------------------------------------------------------
                         required time                         28.786    
                         arrival time                         -32.629    
  -------------------------------------------------------------------
                         slack                                 -3.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.590%)  route 0.637ns (77.410%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X59Y47         FDRE                                         r  data_cont/gamma_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[1]/Q
                         net (fo=6, routed)           0.637     3.538    color_filter/gamma_smooth_reg[0][7]_3[1]
    SLICE_X58Y46         LUT3 (Prop_lut3_I2_O)        0.045     3.583 r  color_filter/gamma_smooth[0][1]_i_1/O
                         net (fo=1, routed)           0.000     3.583    color_filter/gamma_smooth[0][1]_i_1_n_0
    SLICE_X58Y46         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.864     3.600    color_filter/cEng_pixel_BUFG
    SLICE_X58Y46         FDRE                                         r  color_filter/gamma_smooth_reg[0][1]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.234    
    SLICE_X58Y46         FDRE (Hold_fdre_C_D)         0.092     3.326    color_filter/gamma_smooth_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.404ns (48.867%)  route 0.423ns (51.133%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X60Y48         FDRE                                         r  data_cont/gamma_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     2.924 r  data_cont/gamma_int_reg[6]/Q
                         net (fo=6, routed)           0.317     3.240    color_filter/gamma_smooth_reg[0][7]_3[6]
    SLICE_X60Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     3.369 r  color_filter/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.106     3.476    color_filter/plusOp[7]
    SLICE_X58Y50         LUT3 (Prop_lut3_I2_O)        0.111     3.587 r  color_filter/gamma_smooth[3][7]_i_1/O
                         net (fo=1, routed)           0.000     3.587    color_filter/gamma_smooth[3][7]_i_1_n_0
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X58Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][7]/C
                         clock pessimism             -0.525     3.074    
                         clock uncertainty            0.159     3.233    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.092     3.325    color_filter/gamma_smooth_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.186ns (21.466%)  route 0.680ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X58Y47         FDRE                                         r  data_cont/gamma_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[7]/Q
                         net (fo=5, routed)           0.680     3.581    color_filter/gamma_smooth_reg[0][7]_3[7]
    SLICE_X60Y47         LUT3 (Prop_lut3_I2_O)        0.045     3.626 r  color_filter/gamma_smooth[0][7]_i_1/O
                         net (fo=1, routed)           0.000     3.626    color_filter/gamma_smooth[0][7]_i_1_n_0
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.865     3.601    color_filter/cEng_pixel_BUFG
    SLICE_X60Y47         FDRE                                         r  color_filter/gamma_smooth_reg[0][7]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.121     3.356    color_filter/gamma_smooth_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -3.356    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.378ns (44.956%)  route 0.463ns (55.044%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.594     2.759    data_cont/CLK
    SLICE_X61Y46         FDRE                                         r  data_cont/gamma_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  data_cont/gamma_int_reg[0]/Q
                         net (fo=6, routed)           0.354     3.253    color_filter/gamma_smooth_reg[0][7]_3[0]
    SLICE_X60Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     3.382 r  color_filter/plusOp_carry/O[1]
                         net (fo=1, routed)           0.109     3.492    color_filter/plusOp[1]
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.108     3.600 r  color_filter/gamma_smooth[3][1]_i_1/O
                         net (fo=1, routed)           0.000     3.600    color_filter/gamma_smooth[3][1]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.865     3.601    color_filter/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][1]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.092     3.327    color_filter/gamma_smooth_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.398ns (47.444%)  route 0.441ns (52.556%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[5]/Q
                         net (fo=6, routed)           0.343     3.244    color_filter/gamma_smooth_reg[0][7]_3[5]
    SLICE_X60Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     3.393 r  color_filter/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.098     3.491    color_filter/plusOp[6]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.108     3.599 r  color_filter/gamma_smooth[3][6]_i_1/O
                         net (fo=1, routed)           0.000     3.599    color_filter/gamma_smooth[3][6]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][6]/C
                         clock pessimism             -0.525     3.074    
                         clock uncertainty            0.159     3.233    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.092     3.325    color_filter/gamma_smooth_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.599    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.249ns (29.086%)  route 0.607ns (70.914%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X58Y47         FDRE                                         r  data_cont/gamma_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[7]/Q
                         net (fo=5, routed)           0.607     3.508    data_cont/Q[7]
    SLICE_X62Y47         LUT4 (Prop_lut4_I2_O)        0.045     3.553 r  data_cont/gamma_smooth[1][7]_i_5/O
                         net (fo=1, routed)           0.000     3.553    data_cont/gamma_smooth[1][7]_i_5_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.616 r  data_cont/gamma_smooth_reg[1][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.616    color_filter/gamma_smooth_reg[1][7]_0[3]
    SLICE_X62Y47         FDRE                                         r  color_filter/gamma_smooth_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.867     3.603    color_filter/cEng_pixel_BUFG
    SLICE_X62Y47         FDRE                                         r  color_filter/gamma_smooth_reg[1][7]/C
                         clock pessimism             -0.525     3.079    
                         clock uncertainty            0.159     3.237    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.105     3.342    color_filter/gamma_smooth_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.891%)  route 0.664ns (78.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[5]/Q
                         net (fo=6, routed)           0.664     3.564    color_filter/gamma_smooth_reg[0][7]_3[5]
    SLICE_X61Y48         LUT3 (Prop_lut3_I2_O)        0.045     3.609 r  color_filter/gamma_smooth[0][5]_i_1/O
                         net (fo=1, routed)           0.000     3.609    color_filter/gamma_smooth[0][5]_i_1_n_0
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.865     3.601    color_filter/cEng_pixel_BUFG
    SLICE_X61Y48         FDRE                                         r  color_filter/gamma_smooth_reg[0][5]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.092     3.327    color_filter/gamma_smooth_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.361ns (41.683%)  route 0.505ns (58.317%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X58Y48         FDRE                                         r  data_cont/gamma_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[4]/Q
                         net (fo=6, routed)           0.405     3.306    data_cont/Q[4]
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.045     3.351 r  data_cont/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.351    color_filter/gamma_smooth_reg[3][7]_1[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.421 r  color_filter/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.100     3.521    color_filter/plusOp[4]
    SLICE_X59Y50         LUT3 (Prop_lut3_I2_O)        0.105     3.626 r  color_filter/gamma_smooth[3][4]_i_1/O
                         net (fo=1, routed)           0.000     3.626    color_filter/gamma_smooth[3][4]_i_1_n_0
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X59Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][4]/C
                         clock pessimism             -0.525     3.074    
                         clock uncertainty            0.159     3.233    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.092     3.325    color_filter/gamma_smooth_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.360ns (41.384%)  route 0.510ns (58.616%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.595     2.760    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  data_cont/gamma_int_reg[5]/Q
                         net (fo=6, routed)           0.401     3.302    data_cont/Q[5]
    SLICE_X60Y50         LUT2 (Prop_lut2_I0_O)        0.045     3.347 r  data_cont/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.347    color_filter/gamma_smooth_reg[3][7]_1[1]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     3.413 r  color_filter/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.109     3.522    color_filter/plusOp[5]
    SLICE_X61Y50         LUT3 (Prop_lut3_I2_O)        0.108     3.630 r  color_filter/gamma_smooth[3][5]_i_1/O
                         net (fo=1, routed)           0.000     3.630    color_filter/gamma_smooth[3][5]_i_1_n_0
    SLICE_X61Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.599    color_filter/cEng_pixel_BUFG
    SLICE_X61Y50         FDRE                                         r  color_filter/gamma_smooth_reg[3][5]/C
                         clock pessimism             -0.525     3.074    
                         clock uncertainty            0.159     3.233    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.092     3.325    color_filter/gamma_smooth_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 data_cont/gamma_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            color_filter/gamma_smooth_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Path Group:             cEng_pixel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_pixel rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.413ns (47.239%)  route 0.461ns (52.761%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.759ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.594     2.759    data_cont/CLK
    SLICE_X61Y46         FDRE                                         r  data_cont/gamma_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     2.900 r  data_cont/gamma_int_reg[0]/Q
                         net (fo=6, routed)           0.354     3.253    color_filter/gamma_smooth_reg[0][7]_3[0]
    SLICE_X60Y49         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164     3.417 r  color_filter/plusOp_carry/O[2]
                         net (fo=1, routed)           0.108     3.525    color_filter/plusOp[2]
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.108     3.633 r  color_filter/gamma_smooth[3][2]_i_1/O
                         net (fo=1, routed)           0.000     3.633    color_filter/gamma_smooth[3][2]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.708    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.865     3.601    color_filter/cEng_pixel_BUFG
    SLICE_X61Y49         FDRE                                         r  color_filter/gamma_smooth_reg[3][2]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.092     3.327    color_filter/gamma_smooth_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -3.327    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_sram
  To Clock:  cEng_spi

Setup :            0  Failing Endpoints,  Worst Slack        6.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.419ns (21.505%)  route 1.529ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.881ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.632     8.881    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.419     9.300 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           1.529    10.830    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.256    17.689    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                  6.859    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.456ns (21.783%)  route 1.637ns (78.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.881ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.632     8.881    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     9.337 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           1.637    10.975    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.061    17.884    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         17.884    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.419ns (22.372%)  route 1.454ns (77.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.881ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.632     8.881    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.419     9.300 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           1.454    10.754    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.230    17.715    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_spi rise@9.427ns - cEng_sram rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.456ns (22.979%)  route 1.528ns (77.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.881ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.661     7.153    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.632     8.881    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     9.337 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           1.528    10.866    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.184    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)       -0.047    17.898    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  7.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.128ns (18.160%)  route 0.577ns (81.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=4, routed)           0.577     3.460    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.019     3.248    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.274%)  route 0.725ns (83.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/Q
                         net (fo=7, routed)           0.725     3.621    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.075     3.304    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.590%)  route 0.763ns (84.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=5, routed)           0.763     3.659    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.070     3.299    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_spi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_spi rise@0.000ns - cEng_sram rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.128ns (15.016%)  route 0.724ns (84.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.486     2.139    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X59Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/Q
                         net (fo=6, routed)           0.724     3.607    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.530     2.708    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/wr_clk
    SLICE_X58Y35         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.012     3.241    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.rpw_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_pixel
  To Clock:  cEng_sram

Setup :           54  Failing Endpoints,  Worst Slack       -3.814ns,  Total Violation     -113.776ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.814ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.738ns  (logic 4.133ns (87.239%)  route 0.605ns (12.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 36.571 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[3]
                         net (fo=1, routed)           0.605    40.446    data_cont/SRAMADDR_O0_n_102
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124    40.570 r  data_cont/SRAMADDR_O[3]_i_1/O
                         net (fo=1, routed)           0.000    40.570    data_cont/p_1_in[3]
    SLICE_X57Y30         FDRE                                         r  data_cont/SRAMADDR_O_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.442    36.571    data_cont/CLK
    SLICE_X57Y30         FDRE                                         r  data_cont/SRAMADDR_O_reg[3]/C
                         clock pessimism              0.316    36.886    
                         clock uncertainty           -0.159    36.727    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.029    36.756    data_cont/SRAMADDR_O_reg[3]
  -------------------------------------------------------------------
                         required time                         36.756    
                         arrival time                         -40.570    
  -------------------------------------------------------------------
                         slack                                 -3.814    

Slack (VIOLATED) :        -3.813ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.738ns  (logic 4.133ns (87.239%)  route 0.605ns (12.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.292ns = ( 36.572 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[7]
                         net (fo=1, routed)           0.605    40.446    data_cont/SRAMADDR_O0_n_98
    SLICE_X57Y31         LUT4 (Prop_lut4_I0_O)        0.124    40.570 r  data_cont/SRAMADDR_O[7]_i_1/O
                         net (fo=1, routed)           0.000    40.570    data_cont/p_1_in[7]
    SLICE_X57Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.443    36.572    data_cont/CLK
    SLICE_X57Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[7]/C
                         clock pessimism              0.316    36.887    
                         clock uncertainty           -0.159    36.728    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.029    36.757    data_cont/SRAMADDR_O_reg[7]
  -------------------------------------------------------------------
                         required time                         36.757    
                         arrival time                         -40.570    
  -------------------------------------------------------------------
                         slack                                 -3.813    

Slack (VIOLATED) :        -3.810ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.740ns  (logic 4.133ns (87.202%)  route 0.607ns (12.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 36.575 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[12]
                         net (fo=1, routed)           0.607    40.448    data_cont/SRAMADDR_O0_n_93
    SLICE_X55Y34         LUT4 (Prop_lut4_I0_O)        0.124    40.572 r  data_cont/SRAMADDR_O[12]_i_1/O
                         net (fo=1, routed)           0.000    40.572    data_cont/p_1_in[12]
    SLICE_X55Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.446    36.575    data_cont/CLK
    SLICE_X55Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[12]/C
                         clock pessimism              0.316    36.890    
                         clock uncertainty           -0.159    36.731    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)        0.031    36.762    data_cont/SRAMADDR_O_reg[12]
  -------------------------------------------------------------------
                         required time                         36.762    
                         arrival time                         -40.572    
  -------------------------------------------------------------------
                         slack                                 -3.810    

Slack (VIOLATED) :        -3.807ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.734ns  (logic 4.133ns (87.312%)  route 0.601ns (12.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 36.571 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[0]
                         net (fo=1, routed)           0.601    40.442    data_cont/SRAMADDR_O0_n_105
    SLICE_X57Y30         LUT4 (Prop_lut4_I0_O)        0.124    40.566 r  data_cont/SRAMADDR_O[0]_i_1/O
                         net (fo=1, routed)           0.000    40.566    data_cont/p_1_in[0]
    SLICE_X57Y30         FDRE                                         r  data_cont/SRAMADDR_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.442    36.571    data_cont/CLK
    SLICE_X57Y30         FDRE                                         r  data_cont/SRAMADDR_O_reg[0]/C
                         clock pessimism              0.316    36.886    
                         clock uncertainty           -0.159    36.727    
    SLICE_X57Y30         FDRE (Setup_fdre_C_D)        0.032    36.759    data_cont/SRAMADDR_O_reg[0]
  -------------------------------------------------------------------
                         required time                         36.759    
                         arrival time                         -40.566    
  -------------------------------------------------------------------
                         slack                                 -3.807    

Slack (VIOLATED) :        -3.806ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.734ns  (logic 4.133ns (87.312%)  route 0.601ns (12.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.292ns = ( 36.572 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[4]
                         net (fo=1, routed)           0.601    40.442    data_cont/SRAMADDR_O0_n_101
    SLICE_X57Y31         LUT4 (Prop_lut4_I0_O)        0.124    40.566 r  data_cont/SRAMADDR_O[4]_i_1/O
                         net (fo=1, routed)           0.000    40.566    data_cont/p_1_in[4]
    SLICE_X57Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.443    36.572    data_cont/CLK
    SLICE_X57Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[4]/C
                         clock pessimism              0.316    36.887    
                         clock uncertainty           -0.159    36.728    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032    36.760    data_cont/SRAMADDR_O_reg[4]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -40.566    
  -------------------------------------------------------------------
                         slack                                 -3.806    

Slack (VIOLATED) :        -3.805ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.733ns  (logic 4.133ns (87.331%)  route 0.600ns (12.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 36.575 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[15]
                         net (fo=1, routed)           0.600    40.441    data_cont/SRAMADDR_O0_n_90
    SLICE_X55Y34         LUT4 (Prop_lut4_I0_O)        0.124    40.565 r  data_cont/SRAMADDR_O[15]_i_1/O
                         net (fo=1, routed)           0.000    40.565    data_cont/p_1_in[15]
    SLICE_X55Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.446    36.575    data_cont/CLK
    SLICE_X55Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[15]/C
                         clock pessimism              0.316    36.890    
                         clock uncertainty           -0.159    36.731    
    SLICE_X55Y34         FDRE (Setup_fdre_C_D)        0.029    36.760    data_cont/SRAMADDR_O_reg[15]
  -------------------------------------------------------------------
                         required time                         36.760    
                         arrival time                         -40.565    
  -------------------------------------------------------------------
                         slack                                 -3.805    

Slack (VIOLATED) :        -3.803ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.778ns  (logic 4.133ns (86.492%)  route 0.645ns (13.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.293ns = ( 36.573 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[9]
                         net (fo=1, routed)           0.645    40.487    data_cont/SRAMADDR_O0_n_96
    SLICE_X54Y32         LUT4 (Prop_lut4_I0_O)        0.124    40.611 r  data_cont/SRAMADDR_O[9]_i_1/O
                         net (fo=1, routed)           0.000    40.611    data_cont/p_1_in[9]
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.444    36.573    data_cont/CLK
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[9]/C
                         clock pessimism              0.316    36.888    
                         clock uncertainty           -0.159    36.729    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.079    36.808    data_cont/SRAMADDR_O_reg[9]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                         -40.611    
  -------------------------------------------------------------------
                         slack                                 -3.803    

Slack (VIOLATED) :        -3.797ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.773ns  (logic 4.133ns (86.583%)  route 0.640ns (13.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.294ns = ( 36.574 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[13]
                         net (fo=1, routed)           0.640    40.482    data_cont/SRAMADDR_O0_n_92
    SLICE_X54Y33         LUT4 (Prop_lut4_I0_O)        0.124    40.606 r  data_cont/SRAMADDR_O[13]_i_1/O
                         net (fo=1, routed)           0.000    40.606    data_cont/p_1_in[13]
    SLICE_X54Y33         FDRE                                         r  data_cont/SRAMADDR_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.445    36.574    data_cont/CLK
    SLICE_X54Y33         FDRE                                         r  data_cont/SRAMADDR_O_reg[13]/C
                         clock pessimism              0.316    36.889    
                         clock uncertainty           -0.159    36.730    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.079    36.809    data_cont/SRAMADDR_O_reg[13]
  -------------------------------------------------------------------
                         required time                         36.809    
                         arrival time                         -40.606    
  -------------------------------------------------------------------
                         slack                                 -3.797    

Slack (VIOLATED) :        -3.796ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.773ns  (logic 4.133ns (86.583%)  route 0.640ns (13.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 36.575 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[17]
                         net (fo=1, routed)           0.640    40.482    data_cont/SRAMADDR_O0_n_88
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.124    40.606 r  data_cont/SRAMADDR_O[17]_i_1/O
                         net (fo=1, routed)           0.000    40.606    data_cont/p_1_in[17]
    SLICE_X54Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.446    36.575    data_cont/CLK
    SLICE_X54Y34         FDRE                                         r  data_cont/SRAMADDR_O_reg[17]/C
                         clock pessimism              0.316    36.890    
                         clock uncertainty           -0.159    36.731    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)        0.079    36.810    data_cont/SRAMADDR_O_reg[17]
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                         -40.606    
  -------------------------------------------------------------------
                         slack                                 -3.796    

Slack (VIOLATED) :        -3.789ns  (required time - arrival time)
  Source:                 data_cont/SRAMADDR_O0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.347ns  (cEng_sram rise@28.280ns - cEng_pixel rise@26.933ns)
  Data Path Delay:        4.763ns  (logic 4.133ns (86.769%)  route 0.630ns (13.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.291ns = ( 36.571 - 28.280 ) 
    Source Clock Delay      (SCD):    8.899ns = ( 35.832 - 26.933 ) 
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                     26.933    26.933 r  
    A16                                               0.000    26.933 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    26.933    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457    28.390 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273    30.664    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    30.760 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577    32.337    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.425 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.661    34.086    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.182 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         1.650    35.832    data_cont/cEng_pixel_BUFG
    DSP48_X1Y12          DSP48E1                                      r  data_cont/SRAMADDR_O0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009    39.841 r  data_cont/SRAMADDR_O0/P[11]
                         net (fo=1, routed)           0.630    40.472    data_cont/SRAMADDR_O0_n_94
    SLICE_X54Y31         LUT4 (Prop_lut4_I0_O)        0.124    40.596 r  data_cont/SRAMADDR_O[11]_i_1/O
                         net (fo=1, routed)           0.000    40.596    data_cont/p_1_in[11]
    SLICE_X54Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                     28.280    28.280 r  
    A16                                               0.000    28.280 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    28.280    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    29.667 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    31.822    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    31.913 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    33.373    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.456 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    35.037    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.128 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.442    36.571    data_cont/CLK
    SLICE_X54Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[11]/C
                         clock pessimism              0.316    36.886    
                         clock uncertainty           -0.159    36.727    
    SLICE_X54Y31         FDRE (Setup_fdre_C_D)        0.079    36.806    data_cont/SRAMADDR_O_reg[11]
  -------------------------------------------------------------------
                         required time                         36.806    
                         arrival time                         -40.596    
  -------------------------------------------------------------------
                         slack                                 -3.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.117%)  route 0.619ns (76.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 r  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.619     3.485    data_cont/blank
    SLICE_X54Y32         LUT4 (Prop_lut4_I2_O)        0.045     3.530 r  data_cont/SRAMADDR_O[9]_i_1/O
                         net (fo=1, routed)           0.000     3.530    data_cont/p_1_in[9]
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.829     3.565    data_cont/CLK
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[9]/C
                         clock pessimism             -0.525     3.040    
                         clock uncertainty            0.159     3.199    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121     3.320    data_cont/SRAMADDR_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.340%)  route 0.647ns (77.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 r  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.647     3.513    data_cont/blank
    SLICE_X54Y32         LUT4 (Prop_lut4_I2_O)        0.045     3.558 r  data_cont/SRAMADDR_O[10]_i_1/O
                         net (fo=1, routed)           0.000     3.558    data_cont/p_1_in[10]
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.829     3.565    data_cont/CLK
    SLICE_X54Y32         FDRE                                         r  data_cont/SRAMADDR_O_reg[10]/C
                         clock pessimism             -0.525     3.040    
                         clock uncertainty            0.159     3.199    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.121     3.320    data_cont/SRAMADDR_O_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.320    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_next_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.338%)  route 0.548ns (74.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.480     3.460    data_cont/gamma_int0
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_next_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.864     3.600    data_cont/CLK
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_next_reg[2]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.234    
    SLICE_X59Y46         FDRE (Hold_fdre_C_CE)       -0.039     3.195    data_cont/gamma_int_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_next_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.338%)  route 0.548ns (74.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.480     3.460    data_cont/gamma_int0
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_next_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.864     3.600    data_cont/CLK
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_next_reg[3]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.234    
    SLICE_X59Y46         FDRE (Hold_fdre_C_CE)       -0.039     3.195    data_cont/gamma_int_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.338%)  route 0.548ns (74.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.480     3.460    data_cont/gamma_int0
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.864     3.600    data_cont/CLK
    SLICE_X59Y46         FDRE                                         r  data_cont/gamma_int_reg[3]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.234    
    SLICE_X59Y46         FDRE (Hold_fdre_C_CE)       -0.039     3.195    data_cont/gamma_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/SRAMADDR_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.186ns (21.567%)  route 0.676ns (78.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.564ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 r  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.676     3.543    data_cont/blank
    SLICE_X54Y31         LUT4 (Prop_lut4_I2_O)        0.045     3.588 r  data_cont/SRAMADDR_O[11]_i_1/O
                         net (fo=1, routed)           0.000     3.588    data_cont/p_1_in[11]
    SLICE_X54Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.828     3.564    data_cont/CLK
    SLICE_X54Y31         FDRE                                         r  data_cont/SRAMADDR_O_reg[11]/C
                         clock pessimism             -0.525     3.039    
                         clock uncertainty            0.159     3.198    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.121     3.319    data_cont/SRAMADDR_O_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.588    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_next_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.553%)  route 0.572ns (75.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.504     3.483    data_cont/gamma_int0
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_next_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.865     3.601    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_next_reg[0]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.196    data_cont/gamma_int_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_next_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.553%)  route 0.572ns (75.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.504     3.483    data_cont/gamma_int0
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_next_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.865     3.601    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_next_reg[1]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.196    data_cont/gamma_int_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.553%)  route 0.572ns (75.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.504     3.483    data_cont/gamma_int0
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.865     3.601    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[2]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.196    data_cont/gamma_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Inst_vga_gen/queue_reg[15][blank]/C
                            (rising edge-triggered cell FDRE clocked by cEng_pixel  {rise@0.000ns fall@3.367ns period=6.733ns})
  Destination:            data_cont/gamma_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_pixel rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.553%)  route 0.572ns (75.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_pixel rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     2.139    cEng_pixel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_pixel_BUFG_inst/O
                         net (fo=208, routed)         0.561     2.726    Inst_vga_gen/cEng_pixel_BUFG
    SLICE_X53Y33         FDRE                                         r  Inst_vga_gen/queue_reg[15][blank]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     2.867 f  Inst_vga_gen/queue_reg[15][blank]/Q
                         net (fo=62, routed)          0.068     2.934    data_cont/blank
    SLICE_X52Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.979 r  data_cont/gamma_int_next[7]_i_1/O
                         net (fo=16, routed)          0.504     3.483    data_cont/gamma_int0
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.865     3.601    data_cont/CLK
    SLICE_X61Y47         FDRE                                         r  data_cont/gamma_int_reg[5]/C
                         clock pessimism             -0.525     3.076    
                         clock uncertainty            0.159     3.235    
    SLICE_X61Y47         FDRE (Hold_fdre_C_CE)       -0.039     3.196    data_cont/gamma_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.196    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
From Clock:  cEng_spi
  To Clock:  cEng_sram

Setup :            0  Failing Endpoints,  Worst Slack        7.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.419ns (24.248%)  route 1.309ns (75.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           1.309    10.607    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)       -0.230    17.715    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.456ns (24.234%)  route 1.426ns (75.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.456     9.335 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           1.426    10.761    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)       -0.047    17.898    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         17.898    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.854%)  route 1.379ns (75.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.456     9.335 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           1.379    10.714    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)       -0.061    17.884    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         17.884    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.427ns  (cEng_sram rise@9.427ns - cEng_spi rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.419ns (26.355%)  route 1.171ns (73.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.362ns = ( 17.788 - 9.427 ) 
    Source Clock Delay      (SCD):    8.879ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.577     5.404    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     5.492 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.661     7.153    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.249 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         1.630     8.879    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.419     9.298 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           1.171    10.469    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      9.427     9.427 r  
    A16                                               0.000     9.427 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     9.427    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    10.813 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.155    12.968    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.059 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.460    14.520    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    14.603 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.184    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.275 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         1.513    17.788    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism              0.316    18.104    
                         clock uncertainty           -0.159    17.945    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)       -0.256    17.689    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  7.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.636%)  route 0.559ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=5, routed)           0.559     3.442    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[1]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.012     3.241    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.786%)  route 0.652ns (82.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.652     3.548    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[2]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.070     3.299    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.299    
                         arrival time                           3.548    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.089%)  route 0.621ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=3, routed)           0.621     3.504    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[3]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.019     3.248    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.248    
                         arrival time                           3.504    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cEng_spi  {rise@0.000ns fall@4.713ns period=9.427ns})
  Destination:            fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cEng_sram  {rise@0.000ns fall@4.713ns period=9.427ns})
  Path Group:             cEng_sram
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cEng_sram rise@0.000ns - cEng_spi rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.458%)  route 0.667ns (82.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.032ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cEng_spi rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.551     1.603    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.653 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.486     2.139    cEng_spi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.165 r  cEng_spi_BUFG_inst/O
                         net (fo=100, routed)         0.590     2.755    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X58Y34         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=6, routed)           0.667     3.562    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[3]_0[0]
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cEng_sram rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.819     2.125    MMCM_clockEngine/CLK24MHZ
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.178 r  MMCM_clockEngine/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.530     2.708    cEng_sram
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.737 r  cEng_sram_BUFG_inst/O
                         net (fo=119, routed)         0.859     3.595    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/rd_clk
    SLICE_X59Y36         FDRE                                         r  fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]/C
                         clock pessimism             -0.525     3.070    
                         clock uncertainty            0.159     3.229    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.075     3.304    fifo/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pntr_pf_rc.wpr_rc_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.258    





