// Seed: 2696160573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 + 1;
  assign id_2 = id_2;
  assign id_5 = id_3;
  if (id_2) assign id_3 = id_2;
  wire id_6;
endmodule
module module_1;
  always $display;
  always id_1 <= #1 id_1;
  logic [7:0] id_2, id_3;
  wire id_4;
  wire id_5;
  assign id_3[1] = 1'd0;
  wire id_6;
  module_0(
      id_4, id_6, id_4, id_4, id_6
  );
endmodule
