

================================================================
== Synthesis Summary Report of 'clock'
================================================================
+ General Information: 
    * Date:           Mon Jun  3 00:03:31 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        12hour_clock
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    | Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    | & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ clock  |     -|  3.29|        0|   0.000|         -|        1|     -|       yes|     -|   -|  26 (~0%)|  270 (~0%)|    -|
    +---------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| hh        | out       | 8          |
| mm        | out       | 8          |
| pm        | out       | 1          |
| ss        | out       | 8          |
+-----------+-----------+------------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| ena   | ap_none | in        | 1        |
| reset | ap_none | in        | 1        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| reset    | in        | ap_uint<1>             |
| ena      | in        | ap_uint<1>             |
| hh       | out       | stream<ap_uint<8>, 0>& |
| mm       | out       | stream<ap_uint<8>, 0>& |
| ss       | out       | stream<ap_uint<8>, 0>& |
| pm       | out       | stream<ap_uint<1>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| reset    | reset        | port      |
| ena      | ena          | port      |
| hh       | hh           | interface |
| mm       | mm           | interface |
| ss       | ss           | interface |
| pm       | pm           | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + clock              | 0   |        |          |     |        |         |
|   add_ln20_fu_290_p2 |     |        | add_ln20 | add | fabric | 0       |
|   add_ln23_fu_303_p2 |     |        | add_ln23 | add | fabric | 0       |
|   add_ln26_fu_316_p2 |     |        | add_ln26 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------+
| Type     | Options | Location              |
+----------+---------+-----------------------+
| pipeline | II=1    | clock.cpp:10 in clock |
+----------+---------+-----------------------+


