# Comparing `tmp/switchboard_hw-0.0.39-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip` & `tmp/switchboard_hw-0.0.40-cp39-cp39-manylinux_2_17_x86_64.manylinux2014_x86_64.whl.zip`

## zipinfo {}

```diff
@@ -1,83 +1,85 @@
-Zip file size: 306026 bytes, number of entries: 81
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard_hw.libs/
--rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-04 18:30 _switchboard.cpython-39-x86_64-linux-gnu.so
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilator/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/vpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilog/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/dpi/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/cpp/
--rw-r--r--  2.0 unx    19174 b- defN 24-Apr-04 18:30 switchboard/sbdut.py
--rw-r--r--  2.0 unx     2056 b- defN 24-Apr-04 18:30 switchboard/util.py
--rw-r--r--  2.0 unx    10762 b- defN 24-Apr-04 18:30 switchboard/sbtcp.py
--rw-r--r--  2.0 unx      547 b- defN 24-Apr-04 18:30 switchboard/xyce.py
--rw-r--r--  2.0 unx     1311 b- defN 24-Apr-04 18:30 switchboard/test_util.py
--rw-r--r--  2.0 unx     1012 b- defN 24-Apr-04 18:30 switchboard/verilator.py
--rw-r--r--  2.0 unx      311 b- defN 24-Apr-04 18:30 switchboard/warn.py
--rw-r--r--  2.0 unx      428 b- defN 24-Apr-04 18:30 switchboard/switchboard.py
--rw-r--r--  2.0 unx     1701 b- defN 24-Apr-04 18:30 switchboard/uart_xactor.py
--rw-r--r--  2.0 unx      885 b- defN 24-Apr-04 18:30 switchboard/__init__.py
--rw-r--r--  2.0 unx     2705 b- defN 24-Apr-04 18:30 switchboard/gpio.py
--rw-r--r--  2.0 unx    26147 b- defN 24-Apr-04 18:30 switchboard/umi.py
--rw-r--r--  2.0 unx     2008 b- defN 24-Apr-04 18:30 switchboard/icarus.py
--rw-r--r--  2.0 unx    12719 b- defN 24-Apr-04 18:30 switchboard/axil.py
--rw-r--r--  2.0 unx    18067 b- defN 24-Apr-04 18:30 switchboard/ams.py
--rw-r--r--  2.0 unx     5206 b- defN 24-Apr-04 18:30 switchboard/loopback.py
--rw-r--r--  2.0 unx     3398 b- defN 24-Apr-04 18:30 switchboard/bitvector.py
--rw-r--r--  2.0 unx     3404 b- defN 24-Apr-04 18:30 switchboard/verilator/testbench.cc
--rw-r--r--  2.0 unx      526 b- defN 24-Apr-04 18:30 switchboard/verilator/config.vlt
--rw-r--r--  2.0 unx     4954 b- defN 24-Apr-04 18:30 switchboard/vpi/xyce_vpi.cc
--rw-r--r--  2.0 unx     8576 b- defN 24-Apr-04 18:30 switchboard/vpi/switchboard_vpi.cc
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilog/fpga/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilog/common/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilog/sim/
-drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-04 18:30 switchboard/verilog/fpga/include/
--rw-r--r--  2.0 unx     1005 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/memory_fault.sv
--rw-r--r--  2.0 unx     3171 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/axi_writer.sv
--rw-r--r--  2.0 unx     4297 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/umi_fpga_queues.sv
--rw-r--r--  2.0 unx     8478 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/config_registers.sv
--rw-r--r--  2.0 unx     7608 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/sb_tx_fpga.sv
--rw-r--r--  2.0 unx     7821 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/sb_rx_fpga.sv
--rw-r--r--  2.0 unx    13623 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/sb_fpga_queues.sv
--rw-r--r--  2.0 unx     2061 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/axi_reader.sv
--rw-r--r--  2.0 unx      789 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/include/sb_queue_regmap.vh
--rw-r--r--  2.0 unx      272 b- defN 24-Apr-04 18:30 switchboard/verilog/fpga/include/spsc_queue.vh
--rw-r--r--  2.0 unx     6681 b- defN 24-Apr-04 18:30 switchboard/verilog/common/switchboard.vh
--rw-r--r--  2.0 unx     7590 b- defN 24-Apr-04 18:30 switchboard/verilog/common/umi_gpio.v
--rw-r--r--  2.0 unx     7372 b- defN 24-Apr-04 18:30 switchboard/verilog/common/uart_xactor.sv
--rw-r--r--  2.0 unx     1375 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/umi_tx_sim.sv
--rw-r--r--  2.0 unx     1462 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/queue_to_umi_sim.sv
--rw-r--r--  2.0 unx      468 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/auto_stop_sim.sv
--rw-r--r--  2.0 unx     1902 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/xyce_intf.sv
--rw-r--r--  2.0 unx     5268 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/queue_to_sb_sim.sv
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/sb_to_queue_sim.sv
--rw-r--r--  2.0 unx     4556 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
--rw-r--r--  2.0 unx     1379 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/umi_rx_sim.sv
--rw-r--r--  2.0 unx     1538 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/umi_to_queue_sim.sv
--rw-r--r--  2.0 unx     4341 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/sb_axil_m.sv
--rw-r--r--  2.0 unx     1242 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/sb_rx_sim.sv
--rw-r--r--  2.0 unx     3310 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/perf_meas_sim.sv
--rw-r--r--  2.0 unx     1239 b- defN 24-Apr-04 18:30 switchboard/verilog/sim/sb_tx_sim.sv
--rw-r--r--  2.0 unx     1103 b- defN 24-Apr-04 18:30 switchboard/dpi/xyce_dpi.cc
--rw-r--r--  2.0 unx     2746 b- defN 24-Apr-04 18:30 switchboard/dpi/switchboard_dpi.cc
--rw-r--r--  2.0 unx     4047 b- defN 24-Apr-04 18:30 switchboard/cpp/pciedev.h
--rw-r--r--  2.0 unx     3809 b- defN 24-Apr-04 18:30 switchboard/cpp/umilib.hpp
--rw-r--r--  2.0 unx     2514 b- defN 24-Apr-04 18:30 switchboard/cpp/switchboard_tlm.hpp
--rw-r--r--  2.0 unx     2351 b- defN 24-Apr-04 18:30 switchboard/cpp/xyce.hpp
--rw-r--r--  2.0 unx     3792 b- defN 24-Apr-04 18:30 switchboard/cpp/switchboard.hpp
--rw-r--r--  2.0 unx     4477 b- defN 24-Apr-04 18:30 switchboard/cpp/umilib.h
--rw-r--r--  2.0 unx     2786 b- defN 24-Apr-04 18:30 switchboard/cpp/router.cc
--rw-r--r--  2.0 unx      979 b- defN 24-Apr-04 18:30 switchboard/cpp/bitutil.h
--rw-r--r--  2.0 unx     6479 b- defN 24-Apr-04 18:30 switchboard/cpp/spsc_queue.h
--rw-r--r--  2.0 unx     6188 b- defN 24-Apr-04 18:30 switchboard/cpp/switchboard_pcie.hpp
--rw-r--r--  2.0 unx      291 b- defN 24-Apr-04 18:30 switchboard/cpp/Makefile
--rw-r--r--  2.0 unx     9861 b- defN 24-Apr-04 18:30 switchboard/cpp/umisb.hpp
--rw-r--r--  2.0 unx     2376 b- defN 24-Apr-04 18:30 switchboard/cpp/pagemap.h
--rw-r--r--  2.0 unx       25 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/top_level.txt
--rw-r--r--  2.0 unx    18292 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/METADATA
--rw-r--r--  2.0 unx      148 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/WHEEL
--rw-r--r--  2.0 unx       92 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/entry_points.txt
--rw-rw-r--  2.0 unx     6183 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/RECORD
--rw-r--r--  2.0 unx    10766 b- defN 24-Apr-04 18:30 switchboard_hw-0.0.39.dist-info/LICENSE
-81 files, 919190 bytes uncompressed, 294842 bytes compressed:  67.9%
+Zip file size: 312453 bytes, number of entries: 83
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard_hw.libs/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/
+-rwxr-xr-x  2.0 unx   598952 b- defN 24-Apr-15 15:05 _switchboard.cpython-39-x86_64-linux-gnu.so
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilator/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/vpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/dpi/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/cpp/
+-rw-r--r--  2.0 unx    19174 b- defN 24-Apr-15 15:05 switchboard/sbdut.py
+-rw-r--r--  2.0 unx    18930 b- defN 24-Apr-15 15:05 switchboard/axi.py
+-rw-r--r--  2.0 unx     2056 b- defN 24-Apr-15 15:05 switchboard/util.py
+-rw-r--r--  2.0 unx    10762 b- defN 24-Apr-15 15:05 switchboard/sbtcp.py
+-rw-r--r--  2.0 unx      547 b- defN 24-Apr-15 15:05 switchboard/xyce.py
+-rw-r--r--  2.0 unx     1311 b- defN 24-Apr-15 15:05 switchboard/test_util.py
+-rw-r--r--  2.0 unx     1012 b- defN 24-Apr-15 15:05 switchboard/verilator.py
+-rw-r--r--  2.0 unx      311 b- defN 24-Apr-15 15:05 switchboard/warn.py
+-rw-r--r--  2.0 unx      428 b- defN 24-Apr-15 15:05 switchboard/switchboard.py
+-rw-r--r--  2.0 unx     1701 b- defN 24-Apr-15 15:05 switchboard/uart_xactor.py
+-rw-r--r--  2.0 unx      910 b- defN 24-Apr-15 15:05 switchboard/__init__.py
+-rw-r--r--  2.0 unx     2705 b- defN 24-Apr-15 15:05 switchboard/gpio.py
+-rw-r--r--  2.0 unx    26147 b- defN 24-Apr-15 15:05 switchboard/umi.py
+-rw-r--r--  2.0 unx     2008 b- defN 24-Apr-15 15:05 switchboard/icarus.py
+-rw-r--r--  2.0 unx    12719 b- defN 24-Apr-15 15:05 switchboard/axil.py
+-rw-r--r--  2.0 unx    18067 b- defN 24-Apr-15 15:05 switchboard/ams.py
+-rw-r--r--  2.0 unx     5206 b- defN 24-Apr-15 15:05 switchboard/loopback.py
+-rw-r--r--  2.0 unx     3398 b- defN 24-Apr-15 15:05 switchboard/bitvector.py
+-rw-r--r--  2.0 unx     3404 b- defN 24-Apr-15 15:05 switchboard/verilator/testbench.cc
+-rw-r--r--  2.0 unx      526 b- defN 24-Apr-15 15:05 switchboard/verilator/config.vlt
+-rw-r--r--  2.0 unx     4954 b- defN 24-Apr-15 15:05 switchboard/vpi/xyce_vpi.cc
+-rw-r--r--  2.0 unx     8576 b- defN 24-Apr-15 15:05 switchboard/vpi/switchboard_vpi.cc
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/fpga/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/common/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/sim/
+drwxr-xr-x  2.0 unx        0 b- stor 24-Apr-15 15:05 switchboard/verilog/fpga/include/
+-rw-r--r--  2.0 unx     1005 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/memory_fault.sv
+-rw-r--r--  2.0 unx     3171 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/axi_writer.sv
+-rw-r--r--  2.0 unx     4297 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/umi_fpga_queues.sv
+-rw-r--r--  2.0 unx     8478 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/config_registers.sv
+-rw-r--r--  2.0 unx     7608 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_tx_fpga.sv
+-rw-r--r--  2.0 unx     7821 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_rx_fpga.sv
+-rw-r--r--  2.0 unx    13623 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/sb_fpga_queues.sv
+-rw-r--r--  2.0 unx     2061 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/axi_reader.sv
+-rw-r--r--  2.0 unx      789 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/include/sb_queue_regmap.vh
+-rw-r--r--  2.0 unx      272 b- defN 24-Apr-15 15:05 switchboard/verilog/fpga/include/spsc_queue.vh
+-rw-r--r--  2.0 unx    14201 b- defN 24-Apr-15 15:05 switchboard/verilog/common/switchboard.vh
+-rw-r--r--  2.0 unx     7590 b- defN 24-Apr-15 15:05 switchboard/verilog/common/umi_gpio.v
+-rw-r--r--  2.0 unx     7372 b- defN 24-Apr-15 15:05 switchboard/verilog/common/uart_xactor.sv
+-rw-r--r--  2.0 unx     5434 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_axi_m.sv
+-rw-r--r--  2.0 unx     1375 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_tx_sim.sv
+-rw-r--r--  2.0 unx     1462 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/queue_to_umi_sim.sv
+-rw-r--r--  2.0 unx      468 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/auto_stop_sim.sv
+-rw-r--r--  2.0 unx     1902 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/xyce_intf.sv
+-rw-r--r--  2.0 unx     5268 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/queue_to_sb_sim.sv
+-rw-r--r--  2.0 unx     6188 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_to_queue_sim.sv
+-rw-r--r--  2.0 unx     4556 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_jtag_rbb_sim.sv
+-rw-r--r--  2.0 unx     1379 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_rx_sim.sv
+-rw-r--r--  2.0 unx     1538 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/umi_to_queue_sim.sv
+-rw-r--r--  2.0 unx     4341 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_axil_m.sv
+-rw-r--r--  2.0 unx     1242 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_rx_sim.sv
+-rw-r--r--  2.0 unx     3310 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/perf_meas_sim.sv
+-rw-r--r--  2.0 unx     1239 b- defN 24-Apr-15 15:05 switchboard/verilog/sim/sb_tx_sim.sv
+-rw-r--r--  2.0 unx     1103 b- defN 24-Apr-15 15:05 switchboard/dpi/xyce_dpi.cc
+-rw-r--r--  2.0 unx     2746 b- defN 24-Apr-15 15:05 switchboard/dpi/switchboard_dpi.cc
+-rw-r--r--  2.0 unx     4047 b- defN 24-Apr-15 15:05 switchboard/cpp/pciedev.h
+-rw-r--r--  2.0 unx     3809 b- defN 24-Apr-15 15:05 switchboard/cpp/umilib.hpp
+-rw-r--r--  2.0 unx     2514 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard_tlm.hpp
+-rw-r--r--  2.0 unx     2351 b- defN 24-Apr-15 15:05 switchboard/cpp/xyce.hpp
+-rw-r--r--  2.0 unx     3792 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard.hpp
+-rw-r--r--  2.0 unx     4477 b- defN 24-Apr-15 15:05 switchboard/cpp/umilib.h
+-rw-r--r--  2.0 unx     2786 b- defN 24-Apr-15 15:05 switchboard/cpp/router.cc
+-rw-r--r--  2.0 unx      979 b- defN 24-Apr-15 15:05 switchboard/cpp/bitutil.h
+-rw-r--r--  2.0 unx     6479 b- defN 24-Apr-15 15:05 switchboard/cpp/spsc_queue.h
+-rw-r--r--  2.0 unx     6188 b- defN 24-Apr-15 15:05 switchboard/cpp/switchboard_pcie.hpp
+-rw-r--r--  2.0 unx      291 b- defN 24-Apr-15 15:05 switchboard/cpp/Makefile
+-rw-r--r--  2.0 unx     9861 b- defN 24-Apr-15 15:05 switchboard/cpp/umisb.hpp
+-rw-r--r--  2.0 unx     2376 b- defN 24-Apr-15 15:05 switchboard/cpp/pagemap.h
+-rw-r--r--  2.0 unx       25 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/top_level.txt
+-rw-r--r--  2.0 unx    18292 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/METADATA
+-rw-r--r--  2.0 unx      148 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/WHEEL
+-rw-r--r--  2.0 unx       92 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/entry_points.txt
+-rw-rw-r--  2.0 unx     6354 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/RECORD
+-rw-r--r--  2.0 unx    10766 b- defN 24-Apr-15 15:05 switchboard_hw-0.0.40.dist-info/LICENSE
+83 files, 951270 bytes uncompressed, 301011 bytes compressed:  68.4%
```

## zipnote {}

```diff
@@ -1,14 +1,14 @@
 Filename: switchboard/
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/
+Filename: switchboard_hw.libs/
 Comment: 
 
-Filename: switchboard_hw.libs/
+Filename: switchboard_hw-0.0.40.dist-info/
 Comment: 
 
 Filename: _switchboard.cpython-39-x86_64-linux-gnu.so
 Comment: 
 
 Filename: switchboard/verilator/
 Comment: 
@@ -24,14 +24,17 @@
 
 Filename: switchboard/cpp/
 Comment: 
 
 Filename: switchboard/sbdut.py
 Comment: 
 
+Filename: switchboard/axi.py
+Comment: 
+
 Filename: switchboard/util.py
 Comment: 
 
 Filename: switchboard/sbtcp.py
 Comment: 
 
 Filename: switchboard/xyce.py
@@ -135,14 +138,17 @@
 
 Filename: switchboard/verilog/common/umi_gpio.v
 Comment: 
 
 Filename: switchboard/verilog/common/uart_xactor.sv
 Comment: 
 
+Filename: switchboard/verilog/sim/sb_axi_m.sv
+Comment: 
+
 Filename: switchboard/verilog/sim/umi_tx_sim.sv
 Comment: 
 
 Filename: switchboard/verilog/sim/queue_to_umi_sim.sv
 Comment: 
 
 Filename: switchboard/verilog/sim/auto_stop_sim.sv
@@ -219,26 +225,26 @@
 
 Filename: switchboard/cpp/umisb.hpp
 Comment: 
 
 Filename: switchboard/cpp/pagemap.h
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/top_level.txt
+Filename: switchboard_hw-0.0.40.dist-info/top_level.txt
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/METADATA
+Filename: switchboard_hw-0.0.40.dist-info/METADATA
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/WHEEL
+Filename: switchboard_hw-0.0.40.dist-info/WHEEL
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/entry_points.txt
+Filename: switchboard_hw-0.0.40.dist-info/entry_points.txt
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/RECORD
+Filename: switchboard_hw-0.0.40.dist-info/RECORD
 Comment: 
 
-Filename: switchboard_hw-0.0.39.dist-info/LICENSE
+Filename: switchboard_hw-0.0.40.dist-info/LICENSE
 Comment: 
 
 Zip file comment:
```

## switchboard/__init__.py

```diff
@@ -15,7 +15,8 @@
 from .icarus import icarus_build_vpi, icarus_run
 from .sbdut import SbDut
 from .loopback import umi_loopback
 from .bitvector import BitVector
 from .uart_xactor import uart_xactor
 from .sbtcp import start_tcp_bridge
 from .axil import AxiLiteTxRx
+from .axi import AxiTxRx
```

## switchboard/verilog/common/switchboard.vh

```diff
@@ -2,20 +2,20 @@
 
 // Copyright (c) 2023 Zero ASIC Corporation
 // This code is licensed under Apache License 2.0 (see LICENSE for details)
 
 `ifndef SWITCHBOARD_VH_
 `define SWITCHBOARD_VH_
 
-`define UMI_PORT_WIRES_WIDTHS(prefix, dw, cw, aw)       \
-        wire prefix``_valid;                            \
-        wire [cw - 1 : 0] prefix``_cmd;                 \
-        wire [aw - 1 : 0] prefix``_dstaddr;             \
-        wire [aw - 1 : 0] prefix``_srcaddr;             \
-        wire [dw - 1 : 0] prefix``_data;                \
+`define UMI_PORT_WIRES_WIDTHS(prefix, dw, cw, aw)               \
+        wire prefix``_valid;                                    \
+        wire [cw - 1 : 0] prefix``_cmd;                         \
+        wire [aw - 1 : 0] prefix``_dstaddr;                     \
+        wire [aw - 1 : 0] prefix``_srcaddr;                     \
+        wire [dw - 1 : 0] prefix``_data;                        \
         wire prefix``_ready
 
 `define SWITCHBOARD_SIM_PORT(prefix, dw)                        \
     `UMI_PORT_WIRES_WIDTHS(prefix``_req, dw, 32, 64);           \
     `UMI_PORT_WIRES_WIDTHS(prefix``_resp, dw, 32, 64);          \
                                                                 \
     initial begin                                               \
@@ -109,8 +109,126 @@
         .m_axil_arready(signal``_arready),                      \
         .m_axil_rdata(signal``_rdata),                          \
         .m_axil_rresp(signal``_rresp),                          \
         .m_axil_rvalid(signal``_rvalid),                        \
         .m_axil_rready(signal``_rready)                         \
     )
 
+`define SB_AXI_WIRES(signal, dw, aw, idw)                       \
+    wire [(idw)-1:0]       signal``_awid;                       \
+    wire [(aw)-1:0]        signal``_awaddr;                     \
+    wire [7:0]             signal``_awlen;                      \
+    wire [2:0]             signal``_awsize;                     \
+    wire [1:0]             signal``_awburst;                    \
+    wire                   signal``_awlock;                     \
+    wire [3:0]             signal``_awcache;                    \
+    wire [2:0]             signal``_awprot;                     \
+    wire                   signal``_awvalid;                    \
+    wire                   signal``_awready;                    \
+    wire [(dw)-1:0]        signal``_wdata;                      \
+    wire [((dw)/8)-1:0]    signal``_wstrb;                      \
+    wire                   signal``_wlast;                      \
+    wire                   signal``_wvalid;                     \
+    wire                   signal``_wready;                     \
+    wire [(idw)-1:0]       signal``_bid;                        \
+    wire [1:0]             signal``_bresp;                      \
+    wire                   signal``_bvalid;                     \
+    wire                   signal``_bready;                     \
+    wire [(idw)-1:0]       signal``_arid;                       \
+    wire [(aw)-1:0]        signal``_araddr;                     \
+    wire [7:0]             signal``_arlen;                      \
+    wire [2:0]             signal``_arsize;                     \
+    wire [1:0]             signal``_arburst;                    \
+    wire                   signal``_arlock;                     \
+    wire [3:0]             signal``_arcache;                    \
+    wire [2:0]             signal``_arprot;                     \
+    wire                   signal``_arvalid;                    \
+    wire                   signal``_arready;                    \
+    wire [(idw)-1:0]       signal``_rid;                        \
+    wire [(dw)-1:0]        signal``_rdata;                      \
+    wire [1:0]             signal``_rresp;                      \
+    wire                   signal``_rlast;                      \
+    wire                   signal``_rvalid;                     \
+    wire                   signal``_rready;
+
+`define SB_AXI_CONNECT(a, b)                                    \
+    .a``_awid(b``_awid),                                        \
+    .a``_awaddr(b``_awaddr),                                    \
+    .a``_awlen(b``_awlen),                                      \
+    .a``_awsize(b``_awsize),                                    \
+    .a``_awburst(b``_awburst),                                  \
+    .a``_awlock(b``_awlock),                                    \
+    .a``_awcache(b``_awcache),                                  \
+    .a``_awprot(b``_awprot),                                    \
+    .a``_awvalid(b``_awvalid),                                  \
+    .a``_awready(b``_awready),                                  \
+    .a``_wdata(b``_wdata),                                      \
+    .a``_wstrb(b``_wstrb),                                      \
+    .a``_wlast(b``_wlast),                                      \
+    .a``_wvalid(b``_wvalid),                                    \
+    .a``_wready(b``_wready),                                    \
+    .a``_bid(b``_bid),                                          \
+    .a``_bresp(b``_bresp),                                      \
+    .a``_bvalid(b``_bvalid),                                    \
+    .a``_bready(b``_bready),                                    \
+    .a``_arid(b``_arid),                                        \
+    .a``_araddr(b``_araddr),                                    \
+    .a``_arlen(b``_arlen),                                      \
+    .a``_arsize(b``_arsize),                                    \
+    .a``_arburst(b``_arburst),                                  \
+    .a``_arlock(b``_arlock),                                    \
+    .a``_arcache(b``_arcache),                                  \
+    .a``_arprot(b``_arprot),                                    \
+    .a``_arvalid(b``_arvalid),                                  \
+    .a``_arready(b``_arready),                                  \
+    .a``_rid(b``_rid),                                          \
+    .a``_rdata(b``_rdata),                                      \
+    .a``_rresp(b``_rresp),                                      \
+    .a``_rlast(b``_rlast),                                      \
+    .a``_rvalid(b``_rvalid),                                    \
+    .a``_rready(b``_rready)
+
+`define SB_AXI_M(mod, signal, dw, aw, idw)                      \
+    sb_axi_m #(                                                \
+        .DATA_WIDTH(dw),                                        \
+        .ADDR_WIDTH(aw),                                        \
+        .ID_WIDTH(idw)                                          \
+    ) mod (                                                     \
+        .clk(clk),                                              \
+        .m_axi_awid(signal``_awid),                             \
+        .m_axi_awaddr(signal``_awaddr),                         \
+        .m_axi_awlen(signal``_awlen),                           \
+        .m_axi_awsize(signal``_awsize),                         \
+        .m_axi_awburst(signal``_awburst),                       \
+        .m_axi_awlock(signal``_awlock),                         \
+        .m_axi_awcache(signal``_awcache),                       \
+        .m_axi_awprot(signal``_awprot),                         \
+        .m_axi_awvalid(signal``_awvalid),                       \
+        .m_axi_awready(signal``_awready),                       \
+        .m_axi_wdata(signal``_wdata),                           \
+        .m_axi_wstrb(signal``_wstrb),                           \
+        .m_axi_wlast(signal``_wlast),                           \
+        .m_axi_wvalid(signal``_wvalid),                         \
+        .m_axi_wready(signal``_wready),                         \
+        .m_axi_bid(signal``_bid),                               \
+        .m_axi_bresp(signal``_bresp),                           \
+        .m_axi_bvalid(signal``_bvalid),                         \
+        .m_axi_bready(signal``_bready),                         \
+        .m_axi_arid(signal``_arid),                             \
+        .m_axi_araddr(signal``_araddr),                         \
+        .m_axi_arlen(signal``_arlen),                           \
+        .m_axi_arsize(signal``_arsize),                         \
+        .m_axi_arburst(signal``_arburst),                       \
+        .m_axi_arlock(signal``_arlock),                         \
+        .m_axi_arcache(signal``_arcache),                       \
+        .m_axi_arprot(signal``_arprot),                         \
+        .m_axi_arvalid(signal``_arvalid),                       \
+        .m_axi_arready(signal``_arready),                       \
+        .m_axi_rid(signal``_rid),                               \
+        .m_axi_rdata(signal``_rdata),                           \
+        .m_axi_rresp(signal``_rresp),                           \
+        .m_axi_rlast(signal``_rlast),                           \
+        .m_axi_rvalid(signal``_rvalid),                         \
+        .m_axi_rready(signal``_rready)                          \
+    )
+
 `endif
```

## Comparing `switchboard_hw-0.0.39.dist-info/METADATA` & `switchboard_hw-0.0.40.dist-info/METADATA`

 * *Files 0% similar despite different names*

```diff
@@ -1,10 +1,10 @@
 Metadata-Version: 2.1
 Name: switchboard-hw
-Version: 0.0.39
+Version: 0.0.40
 Summary: A low-latency communication library for RTL simulation and emulation.
 Home-page: https://github.com/zeroasiccorp/switchboard
 Author: Zero ASIC
 License: Apache License 2.0
 Project-URL: Documentation, https://zeroasiccorp.github.io/switchboard/
 Project-URL: Bug Tracker, https://github.com/zeroasiccorp/switchboard/issues
 Requires-Python: >=3.7
```

## Comparing `switchboard_hw-0.0.39.dist-info/RECORD` & `switchboard_hw-0.0.40.dist-info/RECORD`

 * *Files 4% similar despite different names*

```diff
@@ -1,18 +1,19 @@
 _switchboard.cpython-39-x86_64-linux-gnu.so,sha256=E_siO4Igm3LaqovdHC5si5SBeEZRGl4khZBkGjLrHjU,598952
 switchboard/sbdut.py,sha256=IhXstJcxivESl98QTIxaWV6ZQw-sJkFPZouWW_oyd8g,19174
+switchboard/axi.py,sha256=f1SlXxwxgX0pMmgvRIzMw57GAxzAfGW5jJfhTxlLzAM,18930
 switchboard/util.py,sha256=9fTlCi22a6upU8emQu3SALO0orqHegSF6WnATe303e0,2056
 switchboard/sbtcp.py,sha256=-AsLWo6dzeHfABVFu71N7703TLkmMMHsCUEm1XU0mCQ,10762
 switchboard/xyce.py,sha256=sZ02vJn0PujzuIbxZ4lKaoggmQVrBdQjMzZWUNfayuo,547
 switchboard/test_util.py,sha256=DU6_mQTLlXVqrmcah-TsHStjzM3DTtj7zsjXCotxbjM,1311
 switchboard/verilator.py,sha256=4ElTt3yqnBhvOZWAYT52yJCvbu0sOYfey2CIy4bmlZA,1012
 switchboard/warn.py,sha256=Ayi1CAz0SRShBZZtOJj6-I5mFjGv_BVPBDIIfSC0juA,311
 switchboard/switchboard.py,sha256=-t2WDCzNAPeKcWzuM6RSWAydq_-1cjWbcshhtUXbMAo,428
 switchboard/uart_xactor.py,sha256=8NQW5SLvpGThoJDTpfn-rkY_wEbUiHIB72SQU8EiLGo,1701
-switchboard/__init__.py,sha256=hYK_l-M2_4gT6adn1pG9qE2mgqswU5f9MnjweSPxjKU,885
+switchboard/__init__.py,sha256=CQGFNwG1593L3zI5zMEuWEAfGGakiYWLKJje18RKSXw,910
 switchboard/gpio.py,sha256=B9SWnxNpCzcyDp4SVzdHlTREuB48ga-AwZ5lieM8LT0,2705
 switchboard/umi.py,sha256=XwDUx1Jv4uQon6jB6yxV9upReJaajXgejKQcX6Qp9eg,26147
 switchboard/icarus.py,sha256=OzwX5-8w9ewNTLbvJYNdG9i1Jp5mRIiliV1QVN-UceU,2008
 switchboard/axil.py,sha256=r6nDH9BohSm3rh5IpRUPGdxFCCNXeNm2_IO2_RqUg9g,12719
 switchboard/ams.py,sha256=6nLQZ2qha5gvaeLHiCxDQCIn2P3lFswnOrYh_HTIOTs,18067
 switchboard/loopback.py,sha256=jY0v7VyaAigHwgFGmRLB24Hfe_uV71xoRyG0WBggT44,5206
 switchboard/bitvector.py,sha256=Fu-JjYQ1F9iaKnq-03uPZ8H-QtpWpTLI-Ex5mEPWsek,3398
@@ -26,17 +27,18 @@
 switchboard/verilog/fpga/config_registers.sv,sha256=i6VscTgCUJF6_SBq4E7vwtC69Mw_Qh_PLwRQtvokTrg,8478
 switchboard/verilog/fpga/sb_tx_fpga.sv,sha256=mtLhnVRI9kiLjNj6nm7o1grlGHROzOOOe4PnqpvxAk4,7608
 switchboard/verilog/fpga/sb_rx_fpga.sv,sha256=zU55qt6-CPqr6TM3Z36dMRYg5Ru-KaTxN4o1van9huM,7821
 switchboard/verilog/fpga/sb_fpga_queues.sv,sha256=z9_BVAddg30M4uH_NIOxv-Bq4pfs8B1eefEG0Gmjgio,13623
 switchboard/verilog/fpga/axi_reader.sv,sha256=9KSICUzt-ZUSh7c2pnMPZQFdI73pmreH_G25ZYf5VW4,2061
 switchboard/verilog/fpga/include/sb_queue_regmap.vh,sha256=mkok2PnOIdDHTcLjCIXoubejyJNs-oGyug31xQuOag0,789
 switchboard/verilog/fpga/include/spsc_queue.vh,sha256=VkIC465EQCHTVlkMdxcmYfWJA7yWYQq-MP_a_nKU9Jw,272
-switchboard/verilog/common/switchboard.vh,sha256=oNzJVGlqnaA-FlHSkuBFrrRf8wx2h5LT_Ne4kEJNi_I,6681
+switchboard/verilog/common/switchboard.vh,sha256=LGZsTnO6hKzhVfdJdBY5aeteSFgFyssn-Uy0h8KOXlk,14201
 switchboard/verilog/common/umi_gpio.v,sha256=Giko0ba8ocS1CsI0QNr1iNSkf6_D8xgbvbc2h_dgBIY,7590
 switchboard/verilog/common/uart_xactor.sv,sha256=ucEKsTpiq2aHHGjbuB5pIv77Oxze7czUZXhihQOxu3M,7372
+switchboard/verilog/sim/sb_axi_m.sv,sha256=IYGXTI6_w55EFIIVv4kUGC-keB3zmMGYAE4olRl0vyA,5434
 switchboard/verilog/sim/umi_tx_sim.sv,sha256=38uJ9JSb0PPCpnSSO0B5Z74IX44TlKZd1g_5OOfXXK0,1375
 switchboard/verilog/sim/queue_to_umi_sim.sv,sha256=RLbZpcjDKPuBwyJ7_cTuOGXxMeT0an3lATU61GKswRw,1462
 switchboard/verilog/sim/auto_stop_sim.sv,sha256=CYXV6tp7sWOiwu3hGIoNI1qFYmL6_ZLZgRfsSg3HZJI,468
 switchboard/verilog/sim/xyce_intf.sv,sha256=PVC5BDCWjn3-nzHvkJ_GwonqWMsf3pI0XXscPgSFPwA,1902
 switchboard/verilog/sim/queue_to_sb_sim.sv,sha256=OEkXRls59FThrcIHaJLeIlIAQq3e-ebcaCgLQFGBwF4,5268
 switchboard/verilog/sim/sb_to_queue_sim.sv,sha256=Re5efd6yLGkqX1WZzZGJA0Z4A069jaaJ6mGY3nZmDXE,6188
 switchboard/verilog/sim/sb_jtag_rbb_sim.sv,sha256=3TTnmxCYbcEPDfqGfMgNpOHdChx964vNFK2kU4B-ZQc,4556
@@ -57,13 +59,13 @@
 switchboard/cpp/router.cc,sha256=nMdI8p0X_7YHi7x4urHZB0w1o5k9BaezwplO0xP7Ht8,2786
 switchboard/cpp/bitutil.h,sha256=DCzn0ZQXXcfWveN7icyPWUewIQt8tngui3YDYbz_HF4,979
 switchboard/cpp/spsc_queue.h,sha256=wgC-CHAW_vx0frZf86o3c4yBpxSsg1arqnVKYCWa0B8,6479
 switchboard/cpp/switchboard_pcie.hpp,sha256=RY6BCMgAhPOKGviCubP4nkP2zq12AwBUIRpbik_tOmw,6188
 switchboard/cpp/Makefile,sha256=5sKttO91f-6iM-HIG60B-CW5JLlsQXm0VuQyY_K8d5w,291
 switchboard/cpp/umisb.hpp,sha256=3yNJXK7-vsqPm0s2GY9OhnrPoV6d2-WUpxDUNR-_5vU,9861
 switchboard/cpp/pagemap.h,sha256=fu8EiaGfPPzwtwaPG_wOUVCchnlb7VFqqMpw54GSVbU,2376
-switchboard_hw-0.0.39.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
-switchboard_hw-0.0.39.dist-info/METADATA,sha256=y336I073ac_b-QvdWALsutE_xwFeliGd9blot0spxcg,18292
-switchboard_hw-0.0.39.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
-switchboard_hw-0.0.39.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
-switchboard_hw-0.0.39.dist-info/RECORD,,
-switchboard_hw-0.0.39.dist-info/LICENSE,sha256=2TIhku7H905BsYloYoCwat2JsdkGYc_qsnvU-p7P-IQ,10766
+switchboard_hw-0.0.40.dist-info/top_level.txt,sha256=hDPbMY9dCMf4f2ObR5n7sLpXJwKaln0h0IvIDd_ufK8,25
+switchboard_hw-0.0.40.dist-info/METADATA,sha256=4tWXbreSHdlsZ4qh_rSa_HiIU2FM1Kznh16HP8qpQz4,18292
+switchboard_hw-0.0.40.dist-info/WHEEL,sha256=rY0Y6THYM7EImsHfF-zs67o8pQciAsMw9_YuSvftjrQ,148
+switchboard_hw-0.0.40.dist-info/entry_points.txt,sha256=6IqVCv_W_Wiyuzmje1pemxosVG_P2h35JiHyK0r2I7k,92
+switchboard_hw-0.0.40.dist-info/RECORD,,
+switchboard_hw-0.0.40.dist-info/LICENSE,sha256=2TIhku7H905BsYloYoCwat2JsdkGYc_qsnvU-p7P-IQ,10766
```

## Comparing `switchboard_hw-0.0.39.dist-info/LICENSE` & `switchboard_hw-0.0.40.dist-info/LICENSE`

 * *Files identical despite different names*

