<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project_Blocks.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADD4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLA.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Control.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter_4bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Counter_Score.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Counter_Score.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Decoder_38.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Display.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Frame.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Frame.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Frame.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Frame.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Frame.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Frame.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Frame.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Frame.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Frame.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Frame.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Frame_Frame_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Frame_Frame_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Frame_Frame_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Frame_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Frame_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Frame_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="GPIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Generate_Control.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Generate_Control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HCT138.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="HexTo8SEG.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Judge.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Judge.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Judge_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MB_DFF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495_ZJU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4T1_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUXHM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUXSH2M.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Multi_8CH32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="P2S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PIO.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Random_Block_Generate.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Random_Block_Generate.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Random_Block_Generate_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Reg_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Regs_8_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Regs_8_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SAnti_jitter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SEnter_2_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ScanSync.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg7_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Shift_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clkdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter_32bit_rev.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1483864235" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1483864235">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1483864235" xil_pn:in_ck="4813465642616349678" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1483864235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Control_test.v"/>
      <outfile xil_pn:name="DM74LS194.v"/>
      <outfile xil_pn:name="Display_Map.v"/>
      <outfile xil_pn:name="Frame_test.v"/>
      <outfile xil_pn:name="GPIO.v"/>
      <outfile xil_pn:name="Hex2Seg.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="Judge.v"/>
      <outfile xil_pn:name="Judge_test.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="Random_Block_Generate.v"/>
      <outfile xil_pn:name="Random_Block_Generate_test.v"/>
      <outfile xil_pn:name="Reg_32.v"/>
      <outfile xil_pn:name="Regs_8_32.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Shift_32.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="counter_32bit_rev.v"/>
      <outfile xil_pn:name="generate_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1483864235" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8179365942285460777" xil_pn:start_ts="1483864235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483864237" xil_pn:in_ck="1711416784766795880" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6868152899038475509" xil_pn:start_ts="1483864235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Frame.vf"/>
    </transform>
    <transform xil_pn:end_ts="1483864237" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6685070329958039186" xil_pn:start_ts="1483864237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483864237" xil_pn:in_ck="4911009504818458083" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1483864237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="Control_test.v"/>
      <outfile xil_pn:name="DM74LS194.v"/>
      <outfile xil_pn:name="Display_Map.v"/>
      <outfile xil_pn:name="Frame.vf"/>
      <outfile xil_pn:name="Frame_test.v"/>
      <outfile xil_pn:name="GPIO.v"/>
      <outfile xil_pn:name="Hex2Seg.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="Judge.v"/>
      <outfile xil_pn:name="Judge_test.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO.v"/>
      <outfile xil_pn:name="Random_Block_Generate.v"/>
      <outfile xil_pn:name="Random_Block_Generate_test.v"/>
      <outfile xil_pn:name="Reg_32.v"/>
      <outfile xil_pn:name="Regs_8_32.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Shift_32.v"/>
      <outfile xil_pn:name="clkdiv.v"/>
      <outfile xil_pn:name="counter_32bit_rev.v"/>
      <outfile xil_pn:name="generate_block.v"/>
    </transform>
    <transform xil_pn:end_ts="1483864240" xil_pn:in_ck="4911009504818458083" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-818620442314090193" xil_pn:start_ts="1483864237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Frame_Frame_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Frame_Frame_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1483864240" xil_pn:in_ck="-6464418735549127547" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7852472174713104462" xil_pn:start_ts="1483864240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Frame_Frame_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1483857639" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1483857638">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1483864673" xil_pn:in_ck="1711416784766795880" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5800451860888361583" xil_pn:start_ts="1483864671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Frame.vf"/>
    </transform>
    <transform xil_pn:end_ts="1483857641" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6685070329958039186" xil_pn:start_ts="1483857641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483857641" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1483857641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483857641" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1173088316003819525" xil_pn:start_ts="1483857641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1483857780" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1483857780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1483857780" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4096501747352545976" xil_pn:start_ts="1483857780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1483864687" xil_pn:in_ck="-2296245681144922393" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1576770704149963153" xil_pn:start_ts="1483864673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Frame.jhd"/>
      <outfile xil_pn:name="Frame.lso"/>
      <outfile xil_pn:name="Frame.ngc"/>
      <outfile xil_pn:name="Frame.ngr"/>
      <outfile xil_pn:name="Frame.prj"/>
      <outfile xil_pn:name="Frame.stx"/>
      <outfile xil_pn:name="Frame.syr"/>
      <outfile xil_pn:name="Frame.xst"/>
      <outfile xil_pn:name="Frame_Frame_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Frame_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
