
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c288  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00018444  0800c438  0800c438  0001c438  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802487c  0802487c  0004029c  2**0
                  CONTENTS
  4 .ARM          00000008  0802487c  0802487c  0003487c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024884  08024884  0004029c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024884  08024884  00034884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024888  08024888  00034888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000029c  20000000  0802488c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000820  2000029c  08024b28  0004029c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000abc  08024b28  00040abc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0004029c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001741b  00000000  00000000  000402cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003992  00000000  00000000  000576e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0005b080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0005c548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e99  00000000  00000000  0005d8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018a84  00000000  00000000  00084761  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e070a  00000000  00000000  0009d1e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  0017d8ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000683c  00000000  00000000  0017d9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002178  00000000  00000000  001841ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  00186364  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  00186430  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000029c 	.word	0x2000029c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c420 	.word	0x0800c420

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	0800c420 	.word	0x0800c420

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	; 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2f>:
 8000c88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c90:	bf24      	itt	cs
 8000c92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_d2f+0x30>
 8000c9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ca4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ca8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cb0:	bf08      	it	eq
 8000cb2:	f020 0001 	biceq.w	r0, r0, #1
 8000cb6:	4770      	bx	lr
 8000cb8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cbc:	d121      	bne.n	8000d02 <__aeabi_d2f+0x7a>
 8000cbe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cc2:	bfbc      	itt	lt
 8000cc4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cc8:	4770      	bxlt	lr
 8000cca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000cce:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000cd2:	f1c2 0218 	rsb	r2, r2, #24
 8000cd6:	f1c2 0c20 	rsb	ip, r2, #32
 8000cda:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cde:	fa20 f002 	lsr.w	r0, r0, r2
 8000ce2:	bf18      	it	ne
 8000ce4:	f040 0001 	orrne.w	r0, r0, #1
 8000ce8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cf0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cf4:	ea40 000c 	orr.w	r0, r0, ip
 8000cf8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cfc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d00:	e7cc      	b.n	8000c9c <__aeabi_d2f+0x14>
 8000d02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d06:	d107      	bne.n	8000d18 <__aeabi_d2f+0x90>
 8000d08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d0c:	bf1e      	ittt	ne
 8000d0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d16:	4770      	bxne	lr
 8000d18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295
 8000d3c:	f000 b974 	b.w	8001028 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9d08      	ldr	r5, [sp, #32]
 8000d5e:	4604      	mov	r4, r0
 8000d60:	468e      	mov	lr, r1
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d14d      	bne.n	8000e02 <__udivmoddi4+0xaa>
 8000d66:	428a      	cmp	r2, r1
 8000d68:	4694      	mov	ip, r2
 8000d6a:	d969      	bls.n	8000e40 <__udivmoddi4+0xe8>
 8000d6c:	fab2 f282 	clz	r2, r2
 8000d70:	b152      	cbz	r2, 8000d88 <__udivmoddi4+0x30>
 8000d72:	fa01 f302 	lsl.w	r3, r1, r2
 8000d76:	f1c2 0120 	rsb	r1, r2, #32
 8000d7a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d82:	ea41 0e03 	orr.w	lr, r1, r3
 8000d86:	4094      	lsls	r4, r2
 8000d88:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d8c:	0c21      	lsrs	r1, r4, #16
 8000d8e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d92:	fa1f f78c 	uxth.w	r7, ip
 8000d96:	fb08 e316 	mls	r3, r8, r6, lr
 8000d9a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9e:	fb06 f107 	mul.w	r1, r6, r7
 8000da2:	4299      	cmp	r1, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x64>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dae:	f080 811f 	bcs.w	8000ff0 <__udivmoddi4+0x298>
 8000db2:	4299      	cmp	r1, r3
 8000db4:	f240 811c 	bls.w	8000ff0 <__udivmoddi4+0x298>
 8000db8:	3e02      	subs	r6, #2
 8000dba:	4463      	add	r3, ip
 8000dbc:	1a5b      	subs	r3, r3, r1
 8000dbe:	b2a4      	uxth	r4, r4
 8000dc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dcc:	fb00 f707 	mul.w	r7, r0, r7
 8000dd0:	42a7      	cmp	r7, r4
 8000dd2:	d90a      	bls.n	8000dea <__udivmoddi4+0x92>
 8000dd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ddc:	f080 810a 	bcs.w	8000ff4 <__udivmoddi4+0x29c>
 8000de0:	42a7      	cmp	r7, r4
 8000de2:	f240 8107 	bls.w	8000ff4 <__udivmoddi4+0x29c>
 8000de6:	4464      	add	r4, ip
 8000de8:	3802      	subs	r0, #2
 8000dea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dee:	1be4      	subs	r4, r4, r7
 8000df0:	2600      	movs	r6, #0
 8000df2:	b11d      	cbz	r5, 8000dfc <__udivmoddi4+0xa4>
 8000df4:	40d4      	lsrs	r4, r2
 8000df6:	2300      	movs	r3, #0
 8000df8:	e9c5 4300 	strd	r4, r3, [r5]
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d909      	bls.n	8000e1a <__udivmoddi4+0xc2>
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	f000 80ef 	beq.w	8000fea <__udivmoddi4+0x292>
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e12:	4630      	mov	r0, r6
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	fab3 f683 	clz	r6, r3
 8000e1e:	2e00      	cmp	r6, #0
 8000e20:	d14a      	bne.n	8000eb8 <__udivmoddi4+0x160>
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xd4>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 80f9 	bhi.w	800101e <__udivmoddi4+0x2c6>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	469e      	mov	lr, r3
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e0      	beq.n	8000dfc <__udivmoddi4+0xa4>
 8000e3a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3e:	e7dd      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000e40:	b902      	cbnz	r2, 8000e44 <__udivmoddi4+0xec>
 8000e42:	deff      	udf	#255	; 0xff
 8000e44:	fab2 f282 	clz	r2, r2
 8000e48:	2a00      	cmp	r2, #0
 8000e4a:	f040 8092 	bne.w	8000f72 <__udivmoddi4+0x21a>
 8000e4e:	eba1 010c 	sub.w	r1, r1, ip
 8000e52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e56:	fa1f fe8c 	uxth.w	lr, ip
 8000e5a:	2601      	movs	r6, #1
 8000e5c:	0c20      	lsrs	r0, r4, #16
 8000e5e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e62:	fb07 1113 	mls	r1, r7, r3, r1
 8000e66:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6a:	fb0e f003 	mul.w	r0, lr, r3
 8000e6e:	4288      	cmp	r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x12c>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e7a:	d202      	bcs.n	8000e82 <__udivmoddi4+0x12a>
 8000e7c:	4288      	cmp	r0, r1
 8000e7e:	f200 80cb 	bhi.w	8001018 <__udivmoddi4+0x2c0>
 8000e82:	4643      	mov	r3, r8
 8000e84:	1a09      	subs	r1, r1, r0
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e8c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e90:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e94:	fb0e fe00 	mul.w	lr, lr, r0
 8000e98:	45a6      	cmp	lr, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x156>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea4:	d202      	bcs.n	8000eac <__udivmoddi4+0x154>
 8000ea6:	45a6      	cmp	lr, r4
 8000ea8:	f200 80bb 	bhi.w	8001022 <__udivmoddi4+0x2ca>
 8000eac:	4608      	mov	r0, r1
 8000eae:	eba4 040e 	sub.w	r4, r4, lr
 8000eb2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb6:	e79c      	b.n	8000df2 <__udivmoddi4+0x9a>
 8000eb8:	f1c6 0720 	rsb	r7, r6, #32
 8000ebc:	40b3      	lsls	r3, r6
 8000ebe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec6:	fa20 f407 	lsr.w	r4, r0, r7
 8000eca:	fa01 f306 	lsl.w	r3, r1, r6
 8000ece:	431c      	orrs	r4, r3
 8000ed0:	40f9      	lsrs	r1, r7
 8000ed2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed6:	fa00 f306 	lsl.w	r3, r0, r6
 8000eda:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ede:	0c20      	lsrs	r0, r4, #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eec:	fb08 f00e 	mul.w	r0, r8, lr
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef6:	d90b      	bls.n	8000f10 <__udivmoddi4+0x1b8>
 8000ef8:	eb1c 0101 	adds.w	r1, ip, r1
 8000efc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f00:	f080 8088 	bcs.w	8001014 <__udivmoddi4+0x2bc>
 8000f04:	4288      	cmp	r0, r1
 8000f06:	f240 8085 	bls.w	8001014 <__udivmoddi4+0x2bc>
 8000f0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1a09      	subs	r1, r1, r0
 8000f12:	b2a4      	uxth	r4, r4
 8000f14:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f18:	fb09 1110 	mls	r1, r9, r0, r1
 8000f1c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f20:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f24:	458e      	cmp	lr, r1
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x1e2>
 8000f28:	eb1c 0101 	adds.w	r1, ip, r1
 8000f2c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f30:	d26c      	bcs.n	800100c <__udivmoddi4+0x2b4>
 8000f32:	458e      	cmp	lr, r1
 8000f34:	d96a      	bls.n	800100c <__udivmoddi4+0x2b4>
 8000f36:	3802      	subs	r0, #2
 8000f38:	4461      	add	r1, ip
 8000f3a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f42:	eba1 010e 	sub.w	r1, r1, lr
 8000f46:	42a1      	cmp	r1, r4
 8000f48:	46c8      	mov	r8, r9
 8000f4a:	46a6      	mov	lr, r4
 8000f4c:	d356      	bcc.n	8000ffc <__udivmoddi4+0x2a4>
 8000f4e:	d053      	beq.n	8000ff8 <__udivmoddi4+0x2a0>
 8000f50:	b15d      	cbz	r5, 8000f6a <__udivmoddi4+0x212>
 8000f52:	ebb3 0208 	subs.w	r2, r3, r8
 8000f56:	eb61 010e 	sbc.w	r1, r1, lr
 8000f5a:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5e:	fa22 f306 	lsr.w	r3, r2, r6
 8000f62:	40f1      	lsrs	r1, r6
 8000f64:	431f      	orrs	r7, r3
 8000f66:	e9c5 7100 	strd	r7, r1, [r5]
 8000f6a:	2600      	movs	r6, #0
 8000f6c:	4631      	mov	r1, r6
 8000f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f72:	f1c2 0320 	rsb	r3, r2, #32
 8000f76:	40d8      	lsrs	r0, r3
 8000f78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f7c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f80:	4091      	lsls	r1, r2
 8000f82:	4301      	orrs	r1, r0
 8000f84:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f88:	fa1f fe8c 	uxth.w	lr, ip
 8000f8c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f90:	fb07 3610 	mls	r6, r7, r0, r3
 8000f94:	0c0b      	lsrs	r3, r1, #16
 8000f96:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f9a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9e:	429e      	cmp	r6, r3
 8000fa0:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa4:	d908      	bls.n	8000fb8 <__udivmoddi4+0x260>
 8000fa6:	eb1c 0303 	adds.w	r3, ip, r3
 8000faa:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fae:	d22f      	bcs.n	8001010 <__udivmoddi4+0x2b8>
 8000fb0:	429e      	cmp	r6, r3
 8000fb2:	d92d      	bls.n	8001010 <__udivmoddi4+0x2b8>
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	4463      	add	r3, ip
 8000fb8:	1b9b      	subs	r3, r3, r6
 8000fba:	b289      	uxth	r1, r1
 8000fbc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fc0:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc8:	fb06 f30e 	mul.w	r3, r6, lr
 8000fcc:	428b      	cmp	r3, r1
 8000fce:	d908      	bls.n	8000fe2 <__udivmoddi4+0x28a>
 8000fd0:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd8:	d216      	bcs.n	8001008 <__udivmoddi4+0x2b0>
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	d914      	bls.n	8001008 <__udivmoddi4+0x2b0>
 8000fde:	3e02      	subs	r6, #2
 8000fe0:	4461      	add	r1, ip
 8000fe2:	1ac9      	subs	r1, r1, r3
 8000fe4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe8:	e738      	b.n	8000e5c <__udivmoddi4+0x104>
 8000fea:	462e      	mov	r6, r5
 8000fec:	4628      	mov	r0, r5
 8000fee:	e705      	b.n	8000dfc <__udivmoddi4+0xa4>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	e6e3      	b.n	8000dbc <__udivmoddi4+0x64>
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	e6f8      	b.n	8000dea <__udivmoddi4+0x92>
 8000ff8:	454b      	cmp	r3, r9
 8000ffa:	d2a9      	bcs.n	8000f50 <__udivmoddi4+0x1f8>
 8000ffc:	ebb9 0802 	subs.w	r8, r9, r2
 8001000:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001004:	3801      	subs	r0, #1
 8001006:	e7a3      	b.n	8000f50 <__udivmoddi4+0x1f8>
 8001008:	4646      	mov	r6, r8
 800100a:	e7ea      	b.n	8000fe2 <__udivmoddi4+0x28a>
 800100c:	4620      	mov	r0, r4
 800100e:	e794      	b.n	8000f3a <__udivmoddi4+0x1e2>
 8001010:	4640      	mov	r0, r8
 8001012:	e7d1      	b.n	8000fb8 <__udivmoddi4+0x260>
 8001014:	46d0      	mov	r8, sl
 8001016:	e77b      	b.n	8000f10 <__udivmoddi4+0x1b8>
 8001018:	3b02      	subs	r3, #2
 800101a:	4461      	add	r1, ip
 800101c:	e732      	b.n	8000e84 <__udivmoddi4+0x12c>
 800101e:	4630      	mov	r0, r6
 8001020:	e709      	b.n	8000e36 <__udivmoddi4+0xde>
 8001022:	4464      	add	r4, ip
 8001024:	3802      	subs	r0, #2
 8001026:	e742      	b.n	8000eae <__udivmoddi4+0x156>

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 8001038:	2300      	movs	r3, #0
 800103a:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	887a      	ldrh	r2, [r7, #2]
 8001040:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	881b      	ldrh	r3, [r3, #0]
 800104c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001050:	d02c      	beq.n	80010ac <arm_cfft_init_f32+0x80>
 8001052:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001056:	f300 809e 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 800105a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800105e:	d032      	beq.n	80010c6 <arm_cfft_init_f32+0x9a>
 8001060:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001064:	f300 8097 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001068:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800106c:	d038      	beq.n	80010e0 <arm_cfft_init_f32+0xb4>
 800106e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001072:	f300 8090 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001076:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800107a:	d03e      	beq.n	80010fa <arm_cfft_init_f32+0xce>
 800107c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001080:	f300 8089 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001088:	d044      	beq.n	8001114 <arm_cfft_init_f32+0xe8>
 800108a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800108e:	f300 8082 	bgt.w	8001196 <arm_cfft_init_f32+0x16a>
 8001092:	2b80      	cmp	r3, #128	; 0x80
 8001094:	d04b      	beq.n	800112e <arm_cfft_init_f32+0x102>
 8001096:	2b80      	cmp	r3, #128	; 0x80
 8001098:	dc7d      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 800109a:	2b40      	cmp	r3, #64	; 0x40
 800109c:	d054      	beq.n	8001148 <arm_cfft_init_f32+0x11c>
 800109e:	2b40      	cmp	r3, #64	; 0x40
 80010a0:	dc79      	bgt.n	8001196 <arm_cfft_init_f32+0x16a>
 80010a2:	2b10      	cmp	r3, #16
 80010a4:	d06a      	beq.n	800117c <arm_cfft_init_f32+0x150>
 80010a6:	2b20      	cmp	r3, #32
 80010a8:	d05b      	beq.n	8001162 <arm_cfft_init_f32+0x136>
 80010aa:	e074      	b.n	8001196 <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 80010ac:	4b3f      	ldr	r3, [pc, #252]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010ae:	899a      	ldrh	r2, [r3, #12]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	819a      	strh	r2, [r3, #12]
 80010b4:	4b3d      	ldr	r3, [pc, #244]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <arm_cfft_init_f32+0x180>)
 80010be:	685a      	ldr	r2, [r3, #4]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	605a      	str	r2, [r3, #4]
            break;
 80010c4:	e06a      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 80010c6:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010c8:	899a      	ldrh	r2, [r3, #12]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	819a      	strh	r2, [r3, #12]
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d0:	689a      	ldr	r2, [r3, #8]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <arm_cfft_init_f32+0x184>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	605a      	str	r2, [r3, #4]

            break;
 80010de:	e05d      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010e2:	899a      	ldrh	r2, [r3, #12]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	819a      	strh	r2, [r3, #12]
 80010e8:	4b32      	ldr	r3, [pc, #200]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	4b30      	ldr	r3, [pc, #192]	; (80011b4 <arm_cfft_init_f32+0x188>)
 80010f2:	685a      	ldr	r2, [r3, #4]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	605a      	str	r2, [r3, #4]

            break;
 80010f8:	e050      	b.n	800119c <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80010fa:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 80010fc:	899a      	ldrh	r2, [r3, #12]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	819a      	strh	r2, [r3, #12]
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 8001104:	689a      	ldr	r2, [r3, #8]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	4b2b      	ldr	r3, [pc, #172]	; (80011b8 <arm_cfft_init_f32+0x18c>)
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	605a      	str	r2, [r3, #4]
            break;
 8001112:	e043      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 8001114:	4b29      	ldr	r3, [pc, #164]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001116:	899a      	ldrh	r2, [r3, #12]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	819a      	strh	r2, [r3, #12]
 800111c:	4b27      	ldr	r3, [pc, #156]	; (80011bc <arm_cfft_init_f32+0x190>)
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <arm_cfft_init_f32+0x190>)
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	605a      	str	r2, [r3, #4]
            break;
 800112c:	e036      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 800112e:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001130:	899a      	ldrh	r2, [r3, #12]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	819a      	strh	r2, [r3, #12]
 8001136:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	4b20      	ldr	r3, [pc, #128]	; (80011c0 <arm_cfft_init_f32+0x194>)
 8001140:	685a      	ldr	r2, [r3, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	605a      	str	r2, [r3, #4]
            break;
 8001146:	e029      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 8001148:	4b1e      	ldr	r3, [pc, #120]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800114a:	899a      	ldrh	r2, [r3, #12]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	819a      	strh	r2, [r3, #12]
 8001150:	4b1c      	ldr	r3, [pc, #112]	; (80011c4 <arm_cfft_init_f32+0x198>)
 8001152:	689a      	ldr	r2, [r3, #8]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	4b1a      	ldr	r3, [pc, #104]	; (80011c4 <arm_cfft_init_f32+0x198>)
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	605a      	str	r2, [r3, #4]
            break;
 8001160:	e01c      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8001162:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001164:	899a      	ldrh	r2, [r3, #12]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	819a      	strh	r2, [r3, #12]
 800116a:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 800116c:	689a      	ldr	r2, [r3, #8]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <arm_cfft_init_f32+0x19c>)
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
            break;
 800117a:	e00f      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 800117c:	4b13      	ldr	r3, [pc, #76]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800117e:	899a      	ldrh	r2, [r3, #12]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	819a      	strh	r2, [r3, #12]
 8001184:	4b11      	ldr	r3, [pc, #68]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	4b0f      	ldr	r3, [pc, #60]	; (80011cc <arm_cfft_init_f32+0x1a0>)
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	605a      	str	r2, [r3, #4]
            break;
 8001194:	e002      	b.n	800119c <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 8001196:	23ff      	movs	r3, #255	; 0xff
 8001198:	73fb      	strb	r3, [r7, #15]
            break;
 800119a:	bf00      	nop
        }


        return (status);
 800119c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	0800efec 	.word	0x0800efec
 80011b0:	0800f01c 	.word	0x0800f01c
 80011b4:	0800efbc 	.word	0x0800efbc
 80011b8:	0800effc 	.word	0x0800effc
 80011bc:	0800f02c 	.word	0x0800f02c
 80011c0:	0800efdc 	.word	0x0800efdc
 80011c4:	0800efcc 	.word	0x0800efcc
 80011c8:	0800f03c 	.word	0x0800f03c
 80011cc:	0800f00c 	.word	0x0800f00c

080011d0 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 80011d6:	f002 ffff 	bl	80041d8 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 80011da:	f000 f901 	bl	80013e0 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
 80011de:	f002 f81b 	bl	8003218 <BSP_LCD_Init_Flipped>
#else
	BSP_LCD_Init();						// Initialize the LCD display
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 80011e2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80011e6:	2001      	movs	r0, #1
 80011e8:	f002 f8a4 	bl	8003334 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80011ec:	2001      	movs	r0, #1
 80011ee:	f002 f905 	bl	80033fc <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80011f2:	f002 fb05 	bl	8003800 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80011f6:	f04f 30ff 	mov.w	r0, #4294967295
 80011fa:	f002 f95b 	bl	80034b4 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80011fe:	f002 f881 	bl	8003304 <BSP_LCD_GetXSize>
 8001202:	4603      	mov	r3, r0
 8001204:	b29c      	uxth	r4, r3
 8001206:	f002 f889 	bl	800331c <BSP_LCD_GetYSize>
 800120a:	4603      	mov	r3, r0
 800120c:	b29b      	uxth	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f002 fedd 	bl	8003fd0 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 8001216:	f000 feb5 	bl	8001f84 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 800121a:	f000 fed3 	bl	8001fc4 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 800121e:	2000      	movs	r0, #0
 8001220:	f001 fbe2 	bl	80029e8 <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 8001224:	2001      	movs	r0, #1
 8001226:	f001 fbdf 	bl	80029e8 <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 800122a:	f000 fd1b 	bl	8001c64 <MENU_draw>
	MENU_hint();						// Show hint at startup
 800122e:	f000 fda3 	bl	8001d78 <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 8001232:	f000 f953 	bl	80014dc <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 8001236:	f000 fa2d 	bl	8001694 <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 800123a:	f000 faeb 	bl	8001814 <MEAS_timer_init>

    // Initialize the FFT instance
    arm_cfft_init_f32(&fftInstance, FFT_SIZE);
 800123e:	2140      	movs	r1, #64	; 0x40
 8001240:	485d      	ldr	r0, [pc, #372]	; (80013b8 <main+0x1e8>)
 8001242:	f7ff fef3 	bl	800102c <arm_cfft_init_f32>

	/* Infinite while loop */
	while (1) {							// Infinitely loop in main function
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8001246:	2000      	movs	r0, #0
 8001248:	f001 fc56 	bl	8002af8 <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800124c:	4b5b      	ldr	r3, [pc, #364]	; (80013bc <main+0x1ec>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d063      	beq.n	800131c <main+0x14c>
			MEAS_data_ready = false;
 8001254:	4b59      	ldr	r3, [pc, #356]	; (80013bc <main+0x1ec>)
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]

		    // Perform the FFT, 0 indicates forward FFT, 1 enables bit reversal of output
		    arm_cfft_f32(&fftInstance, cfft_inout, 0, 1);
 800125a:	2301      	movs	r3, #1
 800125c:	2200      	movs	r2, #0
 800125e:	4958      	ldr	r1, [pc, #352]	; (80013c0 <main+0x1f0>)
 8001260:	4855      	ldr	r0, [pc, #340]	; (80013b8 <main+0x1e8>)
 8001262:	f007 fcc9 	bl	8008bf8 <arm_cfft_f32>

		    // magnitude calculation
		    arm_cmplx_mag_f32(cfft_inout, testOutput, FFT_SIZE);
 8001266:	2240      	movs	r2, #64	; 0x40
 8001268:	4956      	ldr	r1, [pc, #344]	; (80013c4 <main+0x1f4>)
 800126a:	4855      	ldr	r0, [pc, #340]	; (80013c0 <main+0x1f0>)
 800126c:	f007 fd3e 	bl	8008cec <arm_cmplx_mag_f32>

		    // set DC value to 0 because we have an offset of 1.4V
		    testOutput[0] = 0;
 8001270:	4b54      	ldr	r3, [pc, #336]	; (80013c4 <main+0x1f4>)
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
		    testOutput[63] = 0;
 8001278:	4b52      	ldr	r3, [pc, #328]	; (80013c4 <main+0x1f4>)
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

		    // get max value and corresponding index
		    float32_t max_value;
		    uint32_t max_index; // index at max value
		    arm_max_f32(testOutput, FFT_SIZE, &max_value, &max_index);
 8001282:	463b      	mov	r3, r7
 8001284:	1d3a      	adds	r2, r7, #4
 8001286:	2140      	movs	r1, #64	; 0x40
 8001288:	484e      	ldr	r0, [pc, #312]	; (80013c4 <main+0x1f4>)
 800128a:	f007 f91f 	bl	80084cc <arm_max_f32>

		    // Calculate Doppler frequency
		    float32_t dopplerFrequency;
		    // new cast
		    dopplerFrequency = (float32_t)max_index * ADC_FS / FFT_SIZE;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	ee07 3a90 	vmov	s15, r3
 8001294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001298:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80013c8 <main+0x1f8>
 800129c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012a0:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80013cc <main+0x1fc>
 80012a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012a8:	edc7 7a03 	vstr	s15, [r7, #12]

		    if (dopplerFrequency > (ADC_FS / 2)) {
 80012ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80012b0:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80013d0 <main+0x200>
 80012b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
//		            max_val = testOutput[i];
//		        }
//		    }

		    // Calculate velocity in m/s
		    float32_t lambda = SPEED_OF_LIGHT / TRANSMIT_FREQUENCY;
 80012bc:	4b45      	ldr	r3, [pc, #276]	; (80013d4 <main+0x204>)
 80012be:	60bb      	str	r3, [r7, #8]
		    velocity = (dopplerFrequency*lambda) / 2.0f;
 80012c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80012c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012cc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80012d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012d4:	4b40      	ldr	r3, [pc, #256]	; (80013d8 <main+0x208>)
 80012d6:	edc3 7a00 	vstr	s15, [r3]

		    // convert to m/s to km/h and round to accuracy +/- 0.3
		    velocity = velocity*3.6;
 80012da:	4b3f      	ldr	r3, [pc, #252]	; (80013d8 <main+0x208>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f9a2 	bl	8000628 <__aeabi_f2d>
 80012e4:	a332      	add	r3, pc, #200	; (adr r3, 80013b0 <main+0x1e0>)
 80012e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ea:	f7ff f9f5 	bl	80006d8 <__aeabi_dmul>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4610      	mov	r0, r2
 80012f4:	4619      	mov	r1, r3
 80012f6:	f7ff fcc7 	bl	8000c88 <__aeabi_d2f>
 80012fa:	4603      	mov	r3, r0
 80012fc:	4a36      	ldr	r2, [pc, #216]	; (80013d8 <main+0x208>)
 80012fe:	6013      	str	r3, [r2, #0]
		    velocity = roundToAccuracy(velocity);
 8001300:	4b35      	ldr	r3, [pc, #212]	; (80013d8 <main+0x208>)
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	eeb0 0a67 	vmov.f32	s0, s15
 800130a:	f000 f9a7 	bl	800165c <roundToAccuracy>
 800130e:	eef0 7a40 	vmov.f32	s15, s0
 8001312:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <main+0x208>)
 8001314:	edc3 7a00 	vstr	s15, [r3]

		    MEAS_show_data();
 8001318:	f000 fc64 	bl	8001be4 <MEAS_show_data>
		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 800131c:	f000 fe84 	bl	8002028 <PB_pressed>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d01d      	beq.n	8001362 <main+0x192>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 8001326:	4b2d      	ldr	r3, [pc, #180]	; (80013dc <main+0x20c>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	bf14      	ite	ne
 800132e:	2301      	movne	r3, #1
 8001330:	2300      	moveq	r3, #0
 8001332:	b2db      	uxtb	r3, r3
 8001334:	f083 0301 	eor.w	r3, r3, #1
 8001338:	b2db      	uxtb	r3, r3
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	b2da      	uxtb	r2, r3
 8001340:	4b26      	ldr	r3, [pc, #152]	; (80013dc <main+0x20c>)
 8001342:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 8001344:	4b25      	ldr	r3, [pc, #148]	; (80013dc <main+0x20c>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d005      	beq.n	8001358 <main+0x188>
				DAC_init();
 800134c:	f000 fa06 	bl	800175c <DAC_init>
				BSP_LED_On(LED4);
 8001350:	2001      	movs	r0, #1
 8001352:	f001 fb9d 	bl	8002a90 <BSP_LED_On>
 8001356:	e004      	b.n	8001362 <main+0x192>
			} else {
				DAC_reset();
 8001358:	f000 f9ea 	bl	8001730 <DAC_reset>
				BSP_LED_Off(LED4);
 800135c:	2001      	movs	r0, #1
 800135e:	f001 fbb1 	bl	8002ac4 <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 8001362:	f000 fd49 	bl	8001df8 <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 8001366:	f000 fd35 	bl	8001dd4 <MENU_get_transition>
 800136a:	4603      	mov	r3, r0
 800136c:	2b06      	cmp	r3, #6
 800136e:	d818      	bhi.n	80013a2 <main+0x1d2>
 8001370:	a201      	add	r2, pc, #4	; (adr r2, 8001378 <main+0x1a8>)
 8001372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001376:	bf00      	nop
 8001378:	08001395 	.word	0x08001395
 800137c:	080013a3 	.word	0x080013a3
 8001380:	080013a3 	.word	0x080013a3
 8001384:	080013a3 	.word	0x080013a3
 8001388:	080013a3 	.word	0x080013a3
 800138c:	080013a3 	.word	0x080013a3
 8001390:	080013a3 	.word	0x080013a3
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC1_IN13_ADC2_IN11_dual_init(); // ADC initialize
 8001394:	f000 fa74 	bl	8001880 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start(); // star sampling
 8001398:	f000 fb1c 	bl	80019d4 <ADC1_IN13_ADC2_IN11_dual_start>
			DMA2_Stream4_IRQHandler(); // write samples in ADC_samples
 800139c:	f000 fb8c 	bl	8001ab8 <DMA2_Stream4_IRQHandler>
			//MEAS_show_data(); // show ADC_samples I and Q of Doppler Radar
			break;
 80013a0:	e000      	b.n	80013a4 <main+0x1d4>
		case MENU_FOUR:
			break;
		case MENU_FIVE:
			break;
		default:						// Should never occur
			break;
 80013a2:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 80013a4:	20c8      	movs	r0, #200	; 0xc8
 80013a6:	f002 ff91 	bl	80042cc <HAL_Delay>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 80013aa:	e74c      	b.n	8001246 <main+0x76>
 80013ac:	f3af 8000 	nop.w
 80013b0:	cccccccd 	.word	0xcccccccd
 80013b4:	400ccccc 	.word	0x400ccccc
 80013b8:	200002b8 	.word	0x200002b8
 80013bc:	200003cc 	.word	0x200003cc
 80013c0:	200005d8 	.word	0x200005d8
 80013c4:	200002cc 	.word	0x200002cc
 80013c8:	46ea6000 	.word	0x46ea6000
 80013cc:	42800000 	.word	0x42800000
 80013d0:	466a6000 	.word	0x466a6000
 80013d4:	3c4ca888 	.word	0x3c4ca888
 80013d8:	200002c8 	.word	0x200002c8
 80013dc:	200003cd 	.word	0x200003cd

080013e0 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b0a0      	sub	sp, #128	; 0x80
 80013e4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ea:	2230      	movs	r2, #48	; 0x30
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f008 f87a 	bl	80094e8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	2230      	movs	r2, #48	; 0x30
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f008 f86b 	bl	80094e8 <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <SystemClock_Config+0xf0>)
 8001418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141a:	4a2d      	ldr	r2, [pc, #180]	; (80014d0 <SystemClock_Config+0xf0>)
 800141c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001420:	6413      	str	r3, [r2, #64]	; 0x40
 8001422:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <SystemClock_Config+0xf0>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142a:	60bb      	str	r3, [r7, #8]
 800142c:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
 8001432:	4b28      	ldr	r3, [pc, #160]	; (80014d4 <SystemClock_Config+0xf4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a27      	ldr	r2, [pc, #156]	; (80014d4 <SystemClock_Config+0xf4>)
 8001438:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	4b25      	ldr	r3, [pc, #148]	; (80014d4 <SystemClock_Config+0xf4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001446:	607b      	str	r3, [r7, #4]
 8001448:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800144a:	2301      	movs	r3, #1
 800144c:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800144e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001452:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001454:	2302      	movs	r3, #2
 8001456:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001458:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800145c:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800145e:	2308      	movs	r3, #8
 8001460:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001462:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001466:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001468:	2302      	movs	r3, #2
 800146a:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800146c:	2307      	movs	r3, #7
 800146e:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001470:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001474:	4618      	mov	r0, r3
 8001476:	f005 f97b 	bl	8006770 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800147a:	230f      	movs	r3, #15
 800147c:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147e:	2302      	movs	r3, #2
 8001480:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001482:	2300      	movs	r3, #0
 8001484:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001486:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800148a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800148c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001490:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001492:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001496:	2105      	movs	r1, #5
 8001498:	4618      	mov	r0, r3
 800149a:	f005 fbd7 	bl	8006c4c <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800149e:	2308      	movs	r3, #8
 80014a0:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80014a2:	23c0      	movs	r3, #192	; 0xc0
 80014a4:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80014a6:	2304      	movs	r3, #4
 80014a8:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80014aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014ae:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014b0:	f107 030c 	add.w	r3, r7, #12
 80014b4:	4618      	mov	r0, r3
 80014b6:	f005 fdd5 	bl	8007064 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 80014ba:	4b07      	ldr	r3, [pc, #28]	; (80014d8 <SystemClock_Config+0xf8>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	4a06      	ldr	r2, [pc, #24]	; (80014d8 <SystemClock_Config+0xf8>)
 80014c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c4:	6053      	str	r3, [r2, #4]
}
 80014c6:	bf00      	nop
 80014c8:	3780      	adds	r7, #128	; 0x80
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40007000 	.word	0x40007000
 80014d8:	40012300 	.word	0x40012300

080014dc <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b2a      	ldr	r3, [pc, #168]	; (8001590 <gyro_disable+0xb4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a29      	ldr	r2, [pc, #164]	; (8001590 <gyro_disable+0xb4>)
 80014ec:	f043 0304 	orr.w	r3, r3, #4
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b27      	ldr	r3, [pc, #156]	; (8001590 <gyro_disable+0xb4>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0304 	and.w	r3, r3, #4
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 80014fe:	4b25      	ldr	r3, [pc, #148]	; (8001594 <gyro_disable+0xb8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a24      	ldr	r2, [pc, #144]	; (8001594 <gyro_disable+0xb8>)
 8001504:	f023 030c 	bic.w	r3, r3, #12
 8001508:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 800150a:	4b22      	ldr	r3, [pc, #136]	; (8001594 <gyro_disable+0xb8>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a21      	ldr	r2, [pc, #132]	; (8001594 <gyro_disable+0xb8>)
 8001510:	f043 0304 	orr.w	r3, r3, #4
 8001514:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 8001516:	4b1f      	ldr	r3, [pc, #124]	; (8001594 <gyro_disable+0xb8>)
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	4a1e      	ldr	r2, [pc, #120]	; (8001594 <gyro_disable+0xb8>)
 800151c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001520:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 8001522:	200a      	movs	r0, #10
 8001524:	f002 fed2 	bl	80042cc <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 8001528:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <gyro_disable+0xb8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a19      	ldr	r2, [pc, #100]	; (8001594 <gyro_disable+0xb8>)
 800152e:	f043 030c 	orr.w	r3, r3, #12
 8001532:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8001534:	2300      	movs	r3, #0
 8001536:	603b      	str	r3, [r7, #0]
 8001538:	4b15      	ldr	r3, [pc, #84]	; (8001590 <gyro_disable+0xb4>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153c:	4a14      	ldr	r2, [pc, #80]	; (8001590 <gyro_disable+0xb4>)
 800153e:	f043 0320 	orr.w	r3, r3, #32
 8001542:	6313      	str	r3, [r2, #48]	; 0x30
 8001544:	4b12      	ldr	r3, [pc, #72]	; (8001590 <gyro_disable+0xb4>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001548:	f003 0320 	and.w	r3, r3, #32
 800154c:	603b      	str	r3, [r7, #0]
 800154e:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 8001550:	4b11      	ldr	r3, [pc, #68]	; (8001598 <gyro_disable+0xbc>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	4a10      	ldr	r2, [pc, #64]	; (8001598 <gyro_disable+0xbc>)
 8001556:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800155a:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 800155c:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <gyro_disable+0xbc>)
 800155e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001560:	4a0d      	ldr	r2, [pc, #52]	; (8001598 <gyro_disable+0xbc>)
 8001562:	f023 030f 	bic.w	r3, r3, #15
 8001566:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8001568:	4b0b      	ldr	r3, [pc, #44]	; (8001598 <gyro_disable+0xbc>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	4a0a      	ldr	r2, [pc, #40]	; (8001598 <gyro_disable+0xbc>)
 800156e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001572:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 8001574:	200a      	movs	r0, #10
 8001576:	f002 fea9 	bl	80042cc <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <gyro_disable+0xbc>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a06      	ldr	r2, [pc, #24]	; (8001598 <gyro_disable+0xbc>)
 8001580:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001584:	6013      	str	r3, [r2, #0]
}
 8001586:	bf00      	nop
 8001588:	3708      	adds	r7, #8
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40020800 	.word	0x40020800
 8001598:	40021400 	.word	0x40021400

0800159c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db0b      	blt.n	80015c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	f003 021f 	and.w	r2, r3, #31
 80015b4:	4907      	ldr	r1, [pc, #28]	; (80015d4 <__NVIC_EnableIRQ+0x38>)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	095b      	lsrs	r3, r3, #5
 80015bc:	2001      	movs	r0, #1
 80015be:	fa00 f202 	lsl.w	r2, r0, r2
 80015c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	db12      	blt.n	8001610 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	f003 021f 	and.w	r2, r3, #31
 80015f0:	490a      	ldr	r1, [pc, #40]	; (800161c <__NVIC_DisableIRQ+0x44>)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	095b      	lsrs	r3, r3, #5
 80015f8:	2001      	movs	r0, #1
 80015fa:	fa00 f202 	lsl.w	r2, r0, r2
 80015fe:	3320      	adds	r3, #32
 8001600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001604:	f3bf 8f4f 	dsb	sy
}
 8001608:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800160a:	f3bf 8f6f 	isb	sy
}
 800160e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000e100 	.word	0xe000e100

08001620 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800162a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162e:	2b00      	cmp	r3, #0
 8001630:	db0c      	blt.n	800164c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	f003 021f 	and.w	r2, r3, #31
 8001638:	4907      	ldr	r1, [pc, #28]	; (8001658 <__NVIC_ClearPendingIRQ+0x38>)
 800163a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163e:	095b      	lsrs	r3, r3, #5
 8001640:	2001      	movs	r0, #1
 8001642:	fa00 f202 	lsl.w	r2, r0, r2
 8001646:	3360      	adds	r3, #96	; 0x60
 8001648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100

0800165c <roundToAccuracy>:

/******************************************************************************
 * Functions
 *****************************************************************************/

float32_t roundToAccuracy(float32_t num) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	ed87 0a01 	vstr	s0, [r7, #4]
    return roundf(num / 0.3f) * 0.3f;
 8001666:	edd7 7a01 	vldr	s15, [r7, #4]
 800166a:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001690 <roundToAccuracy+0x34>
 800166e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001672:	eeb0 0a47 	vmov.f32	s0, s14
 8001676:	f00a fe37 	bl	800c2e8 <roundf>
 800167a:	eef0 7a40 	vmov.f32	s15, s0
 800167e:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8001690 <roundToAccuracy+0x34>
 8001682:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001686:	eeb0 0a67 	vmov.f32	s0, s15
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	3e99999a 	.word	0x3e99999a

08001694 <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 8001694:	b480      	push	{r7}
 8001696:	b085      	sub	sp, #20
 8001698:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b20      	ldr	r3, [pc, #128]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a1f      	ldr	r2, [pc, #124]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016a4:	f043 0320 	orr.w	r3, r3, #32
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0320 	and.w	r3, r3, #32
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 80016b6:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <MEAS_GPIO_analog_init+0x90>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a1a      	ldr	r2, [pc, #104]	; (8001724 <MEAS_GPIO_analog_init+0x90>)
 80016bc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80016c0:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a15      	ldr	r2, [pc, #84]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016cc:	f043 0304 	orr.w	r3, r3, #4
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b13      	ldr	r3, [pc, #76]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0304 	and.w	r3, r3, #4
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 80016de:	4b12      	ldr	r3, [pc, #72]	; (8001728 <MEAS_GPIO_analog_init+0x94>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a11      	ldr	r2, [pc, #68]	; (8001728 <MEAS_GPIO_analog_init+0x94>)
 80016e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80016e8:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MEAS_GPIO_analog_init+0x8c>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 8001706:	4b09      	ldr	r3, [pc, #36]	; (800172c <MEAS_GPIO_analog_init+0x98>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a08      	ldr	r2, [pc, #32]	; (800172c <MEAS_GPIO_analog_init+0x98>)
 800170c:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001710:	6013      	str	r3, [r2, #0]
}
 8001712:	bf00      	nop
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40023800 	.word	0x40023800
 8001724:	40021400 	.word	0x40021400
 8001728:	40020800 	.word	0x40020800
 800172c:	40020000 	.word	0x40020000

08001730 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <DAC_reset+0x28>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a07      	ldr	r2, [pc, #28]	; (8001758 <DAC_reset+0x28>)
 800173a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800173e:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <DAC_reset+0x28>)
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	4a04      	ldr	r2, [pc, #16]	; (8001758 <DAC_reset+0x28>)
 8001746:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800174a:	6213      	str	r3, [r2, #32]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <DAC_init+0x3c>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800176a:	4a0b      	ldr	r2, [pc, #44]	; (8001798 <DAC_init+0x3c>)
 800176c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001770:	6413      	str	r3, [r2, #64]	; 0x40
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <DAC_init+0x3c>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 800177e:	4b07      	ldr	r3, [pc, #28]	; (800179c <DAC_init+0x40>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a06      	ldr	r2, [pc, #24]	; (800179c <DAC_init+0x40>)
 8001784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001788:	6013      	str	r3, [r2, #0]
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	40007400 	.word	0x40007400

080017a0 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <DAC_increment+0x30>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	3314      	adds	r3, #20
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <DAC_increment+0x30>)
 80017ac:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <DAC_increment+0x30>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017b6:	d302      	bcc.n	80017be <DAC_increment+0x1e>
 80017b8:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <DAC_increment+0x30>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 80017be:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <DAC_increment+0x34>)
 80017c0:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <DAC_increment+0x30>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6153      	str	r3, [r2, #20]
}
 80017c6:	bf00      	nop
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	200005d4 	.word	0x200005d4
 80017d4:	40007400 	.word	0x40007400

080017d8 <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 80017dc:	4b0c      	ldr	r3, [pc, #48]	; (8001810 <ADC_reset+0x38>)
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	4a0b      	ldr	r2, [pc, #44]	; (8001810 <ADC_reset+0x38>)
 80017e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e6:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 80017e8:	4b09      	ldr	r3, [pc, #36]	; (8001810 <ADC_reset+0x38>)
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	4a08      	ldr	r2, [pc, #32]	; (8001810 <ADC_reset+0x38>)
 80017ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017f2:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 80017f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017fe:	f023 0301 	bic.w	r3, r3, #1
 8001802:	6013      	str	r3, [r2, #0]
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800

08001814 <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <MEAS_timer_init+0x68>)
 8001820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001822:	4a16      	ldr	r2, [pc, #88]	; (800187c <MEAS_timer_init+0x68>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6413      	str	r3, [r2, #64]	; 0x40
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <MEAS_timer_init+0x68>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 8001836:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800183a:	2237      	movs	r2, #55	; 0x37
 800183c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 800183e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001842:	2231      	movs	r2, #49	; 0x31
 8001844:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 8001846:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001850:	f043 0320 	orr.w	r3, r3, #32
 8001854:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 8001856:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001860:	f043 0301 	orr.w	r3, r3, #1
 8001864:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 8001866:	201c      	movs	r0, #28
 8001868:	f7ff feda 	bl	8001620 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 800186c:	201c      	movs	r0, #28
 800186e:	f7ff fe95 	bl	800159c <__NVIC_EnableIRQ>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800

08001880 <ADC1_IN13_ADC2_IN11_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN11 = GPIO PC1
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_init(void)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// Only 1 input is converted
 8001886:	4b4a      	ldr	r3, [pc, #296]	; (80019b0 <ADC1_IN13_ADC2_IN11_dual_init+0x130>)
 8001888:	2202      	movs	r2, #2
 800188a:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 800188c:	2300      	movs	r3, #0
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	4b48      	ldr	r3, [pc, #288]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001894:	4a47      	ldr	r2, [pc, #284]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800189a:	6453      	str	r3, [r2, #68]	; 0x44
 800189c:	4b45      	ldr	r3, [pc, #276]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800189e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b41      	ldr	r3, [pc, #260]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b0:	4a40      	ldr	r2, [pc, #256]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018b6:	6453      	str	r3, [r2, #68]	; 0x44
 80018b8:	4b3e      	ldr	r3, [pc, #248]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80018ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 80018c4:	4b3c      	ldr	r3, [pc, #240]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	4a3b      	ldr	r2, [pc, #236]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018ce:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2
 80018d0:	4b39      	ldr	r3, [pc, #228]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	4a38      	ldr	r2, [pc, #224]	; (80019b8 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 80018d6:	f043 0306 	orr.w	r3, r3, #6
 80018da:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 80018dc:	4b37      	ldr	r3, [pc, #220]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	4a36      	ldr	r2, [pc, #216]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e6:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 80018e8:	4b34      	ldr	r3, [pc, #208]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	4a33      	ldr	r2, [pc, #204]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018ee:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 80018f2:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 80018f4:	4b31      	ldr	r3, [pc, #196]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018f8:	4a30      	ldr	r2, [pc, #192]	; (80019bc <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 80018fa:	f043 030d 	orr.w	r3, r3, #13
 80018fe:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (11UL << ADC_SQR3_SQ1_Pos);	// Input 11 = first conversion
 8001900:	4b2f      	ldr	r3, [pc, #188]	; (80019c0 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 8001902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001904:	4a2e      	ldr	r2, [pc, #184]	; (80019c0 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 8001906:	f043 030b 	orr.w	r3, r3, #11
 800190a:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 800190c:	2300      	movs	r3, #0
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	4b28      	ldr	r3, [pc, #160]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001914:	4a27      	ldr	r2, [pc, #156]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001916:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800191a:	6313      	str	r3, [r2, #48]	; 0x30
 800191c:	4b25      	ldr	r3, [pc, #148]	; (80019b4 <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800191e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001920:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a25      	ldr	r2, [pc, #148]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800192e:	f023 0301 	bic.w	r3, r3, #1
 8001932:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001934:	bf00      	nop
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f9      	bne.n	8001936 <ADC1_IN13_ADC2_IN11_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 8001942:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	4a20      	ldr	r2, [pc, #128]	; (80019c8 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 8001948:	f043 0320 	orr.w	r3, r3, #32
 800194c:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 800194e:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001950:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 8001956:	4b1b      	ldr	r3, [pc, #108]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a1a      	ldr	r2, [pc, #104]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800195c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001960:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 8001962:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a17      	ldr	r2, [pc, #92]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001968:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800196c:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 800196e:	4b15      	ldr	r3, [pc, #84]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a14      	ldr	r2, [pc, #80]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001974:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001978:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 800197a:	4b12      	ldr	r3, [pc, #72]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4a11      	ldr	r2, [pc, #68]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001980:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001984:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8001986:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a0e      	ldr	r2, [pc, #56]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800198c:	f043 0310 	orr.w	r3, r3, #16
 8001990:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8001992:	4b0c      	ldr	r3, [pc, #48]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001994:	2240      	movs	r2, #64	; 0x40
 8001996:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 8001998:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 800199a:	4a0c      	ldr	r2, [pc, #48]	; (80019cc <ADC1_IN13_ADC2_IN11_dual_init+0x14c>)
 800199c:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 800199e:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019a0:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <ADC1_IN13_ADC2_IN11_dual_init+0x150>)
 80019a2:	60da      	str	r2, [r3, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	20000000 	.word	0x20000000
 80019b4:	40023800 	.word	0x40023800
 80019b8:	40012300 	.word	0x40012300
 80019bc:	40012000 	.word	0x40012000
 80019c0:	40012100 	.word	0x40012100
 80019c4:	40026470 	.word	0x40026470
 80019c8:	40026400 	.word	0x40026400
 80019cc:	40012308 	.word	0x40012308
 80019d0:	200003d4 	.word	0x200003d4

080019d4 <ADC1_IN13_ADC2_IN11_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_start(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 80019d8:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a0f      	ldr	r2, [pc, #60]	; (8001a1c <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 80019de:	f043 0301 	orr.w	r3, r3, #1
 80019e2:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 80019e4:	203c      	movs	r0, #60	; 0x3c
 80019e6:	f7ff fe1b 	bl	8001620 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 80019ea:	203c      	movs	r0, #60	; 0x3c
 80019ec:	f7ff fdd6 	bl	800159c <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	4a0a      	ldr	r2, [pc, #40]	; (8001a20 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4a08      	ldr	r2, [pc, #32]	; (8001a24 <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001a08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6013      	str	r3, [r2, #0]
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40026470 	.word	0x40026470
 8001a20:	40012000 	.word	0x40012000
 8001a24:	40012100 	.word	0x40012100

08001a28 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8001a2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a36:	f023 0301 	bic.w	r3, r3, #1
 8001a3a:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8001a3c:	4b03      	ldr	r3, [pc, #12]	; (8001a4c <TIM2_IRQHandler+0x24>)
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <TIM2_IRQHandler+0x20>
		DAC_increment();
 8001a44:	f7ff feac 	bl	80017a0 <DAC_increment>
	}
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	200003cd 	.word	0x200003cd

08001a50 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <ADC_IRQHandler+0x58>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d020      	beq.n	8001aa2 <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 8001a60:	4911      	ldr	r1, [pc, #68]	; (8001aa8 <ADC_IRQHandler+0x58>)
 8001a62:	4b12      	ldr	r3, [pc, #72]	; (8001aac <ADC_IRQHandler+0x5c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	4810      	ldr	r0, [pc, #64]	; (8001aac <ADC_IRQHandler+0x5c>)
 8001a6a:	6002      	str	r2, [r0, #0]
 8001a6c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001a6e:	4910      	ldr	r1, [pc, #64]	; (8001ab0 <ADC_IRQHandler+0x60>)
 8001a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8001a74:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <ADC_IRQHandler+0x5c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b3f      	cmp	r3, #63	; 0x3f
 8001a7a:	d912      	bls.n	8001aa2 <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8001a7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a86:	f023 0301 	bic.w	r3, r3, #1
 8001a8a:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <ADC_IRQHandler+0x58>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	4a05      	ldr	r2, [pc, #20]	; (8001aa8 <ADC_IRQHandler+0x58>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001a98:	f7ff fe9e 	bl	80017d8 <ADC_reset>
			MEAS_data_ready = true;
 8001a9c:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <ADC_IRQHandler+0x64>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40012200 	.word	0x40012200
 8001aac:	200003d0 	.word	0x200003d0
 8001ab0:	200003d4 	.word	0x200003d4
 8001ab4:	200003cc 	.word	0x200003cc

08001ab8 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8001abe:	4b41      	ldr	r3, [pc, #260]	; (8001bc4 <DMA2_Stream4_IRQHandler+0x10c>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	f003 0320 	and.w	r3, r3, #32
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d077      	beq.n	8001bba <DMA2_Stream4_IRQHandler+0x102>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001aca:	203c      	movs	r0, #60	; 0x3c
 8001acc:	f7ff fd84 	bl	80015d8 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001ad0:	203c      	movs	r0, #60	; 0x3c
 8001ad2:	f7ff fda5 	bl	8001620 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001ad6:	4b3c      	ldr	r3, [pc, #240]	; (8001bc8 <DMA2_Stream4_IRQHandler+0x110>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a3b      	ldr	r2, [pc, #236]	; (8001bc8 <DMA2_Stream4_IRQHandler+0x110>)
 8001adc:	f023 0301 	bic.w	r3, r3, #1
 8001ae0:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001ae2:	bf00      	nop
 8001ae4:	4b38      	ldr	r3, [pc, #224]	; (8001bc8 <DMA2_Stream4_IRQHandler+0x110>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d1f9      	bne.n	8001ae4 <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001af0:	4b34      	ldr	r3, [pc, #208]	; (8001bc4 <DMA2_Stream4_IRQHandler+0x10c>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	4a33      	ldr	r2, [pc, #204]	; (8001bc4 <DMA2_Stream4_IRQHandler+0x10c>)
 8001af6:	f043 0320 	orr.w	r3, r3, #32
 8001afa:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001afc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b06:	f023 0301 	bic.w	r3, r3, #1
 8001b0a:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8001b0c:	4b2f      	ldr	r3, [pc, #188]	; (8001bcc <DMA2_Stream4_IRQHandler+0x114>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	4a2e      	ldr	r2, [pc, #184]	; (8001bcc <DMA2_Stream4_IRQHandler+0x114>)
 8001b12:	f023 0301 	bic.w	r3, r3, #1
 8001b16:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001b18:	4b2d      	ldr	r3, [pc, #180]	; (8001bd0 <DMA2_Stream4_IRQHandler+0x118>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a2c      	ldr	r2, [pc, #176]	; (8001bd0 <DMA2_Stream4_IRQHandler+0x118>)
 8001b1e:	f023 0301 	bic.w	r3, r3, #1
 8001b22:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <DMA2_Stream4_IRQHandler+0x11c>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4a2a      	ldr	r2, [pc, #168]	; (8001bd4 <DMA2_Stream4_IRQHandler+0x11c>)
 8001b2a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001b2e:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001b30:	233f      	movs	r3, #63	; 0x3f
 8001b32:	607b      	str	r3, [r7, #4]
 8001b34:	e039      	b.n	8001baa <DMA2_Stream4_IRQHandler+0xf2>
		    ADC_samples[2*i+1] = ADC_samples[i] >> 16;         // (*(int32_t*)& cast fr ADC_samples
 8001b36:	4a28      	ldr	r2, [pc, #160]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	3301      	adds	r3, #1
 8001b44:	0c12      	lsrs	r2, r2, #16
 8001b46:	4924      	ldr	r1, [pc, #144]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		    ADC_samples[2*i]   = ADC_samples[i] & 0xffff;
 8001b4c:	4a22      	ldr	r2, [pc, #136]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	b292      	uxth	r2, r2
 8001b5a:	491f      	ldr	r1, [pc, #124]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			cfft_inout[2*i+1] = ADC_samples[2*i+1];
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	3301      	adds	r3, #1
 8001b66:	4a1c      	ldr	r2, [pc, #112]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b68:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	3301      	adds	r3, #1
 8001b72:	ee07 2a90 	vmov	s15, r2
 8001b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b7a:	4a18      	ldr	r2, [pc, #96]	; (8001bdc <DMA2_Stream4_IRQHandler+0x124>)
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	edc3 7a00 	vstr	s15, [r3]
			cfft_inout[2*i]   = ADC_samples[2*i];          // (*(int32_t*)&
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4a13      	ldr	r2, [pc, #76]	; (8001bd8 <DMA2_Stream4_IRQHandler+0x120>)
 8001b8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	ee07 2a90 	vmov	s15, r2
 8001b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b9a:	4a10      	ldr	r2, [pc, #64]	; (8001bdc <DMA2_Stream4_IRQHandler+0x124>)
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	edc3 7a00 	vstr	s15, [r3]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	dac2      	bge.n	8001b36 <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8001bb0:	f7ff fe12 	bl	80017d8 <ADC_reset>
		MEAS_data_ready = true;
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <DMA2_Stream4_IRQHandler+0x128>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	701a      	strb	r2, [r3, #0]
	}
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40026400 	.word	0x40026400
 8001bc8:	40026470 	.word	0x40026470
 8001bcc:	40012000 	.word	0x40012000
 8001bd0:	40012100 	.word	0x40012100
 8001bd4:	40012300 	.word	0x40012300
 8001bd8:	200003d4 	.word	0x200003d4
 8001bdc:	200005d8 	.word	0x200005d8
 8001be0:	200003cc 	.word	0x200003cc

08001be4 <MEAS_show_data>:
 * of signals and results.
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b092      	sub	sp, #72	; 0x48
 8001be8:	af02      	add	r7, sp, #8

	float32_t v = velocity;
 8001bea:	4b1b      	ldr	r3, [pc, #108]	; (8001c58 <MEAS_show_data+0x74>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	63fb      	str	r3, [r7, #60]	; 0x3c
	const uint32_t Y_OFFSET = 260;
 8001bf0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001bf4:	63bb      	str	r3, [r7, #56]	; 0x38
	const uint32_t X_SIZE = 240;
 8001bf6:	23f0      	movs	r3, #240	; 0xf0
 8001bf8:	637b      	str	r3, [r7, #52]	; 0x34
//	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
//	uint32_t data;
//	uint32_t data_last;

	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8001bfe:	f001 fc0d 	bl	800341c <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8001c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2000      	movs	r0, #0
 8001c12:	f001 fd79 	bl	8003708 <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font16);
 8001c16:	4811      	ldr	r0, [pc, #68]	; (8001c5c <MEAS_show_data+0x78>)
 8001c18:	f001 fc32 	bl	8003480 <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f001 fc14 	bl	800344c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001c24:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001c28:	f001 fbf8 	bl	800341c <BSP_LCD_SetTextColor>
	char text[50];
	snprintf(text, 50, "velocity: %.1f km/h", v);
 8001c2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001c2e:	f7fe fcfb 	bl	8000628 <__aeabi_f2d>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4638      	mov	r0, r7
 8001c38:	e9cd 2300 	strd	r2, r3, [sp]
 8001c3c:	4a08      	ldr	r2, [pc, #32]	; (8001c60 <MEAS_show_data+0x7c>)
 8001c3e:	2132      	movs	r1, #50	; 0x32
 8001c40:	f008 f8c4 	bl	8009dcc <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, CENTER_MODE);
 8001c44:	463a      	mov	r2, r7
 8001c46:	2301      	movs	r3, #1
 8001c48:	2132      	movs	r1, #50	; 0x32
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f001 fc9e 	bl	800358c <BSP_LCD_DisplayStringAt>
}
 8001c50:	bf00      	nop
 8001c52:	3740      	adds	r7, #64	; 0x40
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	200002c8 	.word	0x200002c8
 8001c5c:	200000b0 	.word	0x200000b0
 8001c60:	0800c438 	.word	0x0800c438

08001c64 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b087      	sub	sp, #28
 8001c68:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 8001c6a:	4841      	ldr	r0, [pc, #260]	; (8001d70 <MENU_draw+0x10c>)
 8001c6c:	f001 fc08 	bl	8003480 <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001c70:	f001 fb54 	bl	800331c <BSP_LCD_GetYSize>
 8001c74:	4603      	mov	r3, r0
 8001c76:	3b28      	subs	r3, #40	; 0x28
 8001c78:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 8001c7a:	2304      	movs	r3, #4
 8001c7c:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 8001c7e:	f001 fb41 	bl	8003304 <BSP_LCD_GetXSize>
 8001c82:	60b8      	str	r0, [r7, #8]
	h = MENU_HEIGHT;
 8001c84:	2328      	movs	r3, #40	; 0x28
 8001c86:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001c88:	2300      	movs	r3, #0
 8001c8a:	617b      	str	r3, [r7, #20]
 8001c8c:	e068      	b.n	8001d60 <MENU_draw+0xfc>
		x = i*w;
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	68ba      	ldr	r2, [r7, #8]
 8001c92:	fb02 f303 	mul.w	r3, r2, r3
 8001c96:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001c98:	4936      	ldr	r1, [pc, #216]	; (8001d74 <MENU_draw+0x110>)
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	440b      	add	r3, r1
 8001ca6:	3324      	adds	r3, #36	; 0x24
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 fbb6 	bl	800341c <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	4413      	add	r3, r2
 8001cba:	b298      	uxth	r0, r3
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	4413      	add	r3, r2
 8001cc6:	b299      	uxth	r1, r3
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	b29c      	uxth	r4, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	b29b      	uxth	r3, r3
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	4622      	mov	r2, r4
 8001cea:	f001 fd0d 	bl	8003708 <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 8001cee:	4921      	ldr	r1, [pc, #132]	; (8001d74 <MENU_draw+0x110>)
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	4613      	mov	r3, r2
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	440b      	add	r3, r1
 8001cfc:	3324      	adds	r3, #36	; 0x24
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f001 fba3 	bl	800344c <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 8001d06:	491b      	ldr	r1, [pc, #108]	; (8001d74 <MENU_draw+0x110>)
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	440b      	add	r3, r1
 8001d14:	3320      	adds	r3, #32
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fb7f 	bl	800341c <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,(uint8_t *)MENU_entry[i].line1, CENTER_MODE);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	461a      	mov	r2, r3
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	4413      	add	r3, r2
 8001d28:	b29a      	uxth	r2, r3
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	4413      	add	r3, r2
 8001d30:	b298      	uxth	r0, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	461a      	mov	r2, r3
 8001d38:	0052      	lsls	r2, r2, #1
 8001d3a:	4413      	add	r3, r2
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	4413      	add	r3, r2
 8001d44:	b299      	uxth	r1, r3
 8001d46:	697a      	ldr	r2, [r7, #20]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	4a08      	ldr	r2, [pc, #32]	; (8001d74 <MENU_draw+0x110>)
 8001d52:	441a      	add	r2, r3
 8001d54:	2301      	movs	r3, #1
 8001d56:	f001 fc19 	bl	800358c <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d093      	beq.n	8001c8e <MENU_draw+0x2a>
//		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
	}
}
 8001d66:	bf00      	nop
 8001d68:	bf00      	nop
 8001d6a:	371c      	adds	r7, #28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd90      	pop	{r4, r7, pc}
 8001d70:	200000b8 	.word	0x200000b8
 8001d74:	20000008 	.word	0x20000008

08001d78 <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f001 fb64 	bl	800344c <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001d84:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001d88:	f001 fb48 	bl	800341c <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8001d8c:	480c      	ldr	r0, [pc, #48]	; (8001dc0 <MENU_hint+0x48>)
 8001d8e:	f001 fb77 	bl	8003480 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5,10, (uint8_t *)"Doppler Radar", CENTER_MODE);
 8001d92:	2301      	movs	r3, #1
 8001d94:	4a0b      	ldr	r2, [pc, #44]	; (8001dc4 <MENU_hint+0x4c>)
 8001d96:	210a      	movs	r1, #10
 8001d98:	2005      	movs	r0, #5
 8001d9a:	f001 fbf7 	bl	800358c <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 8001d9e:	480a      	ldr	r0, [pc, #40]	; (8001dc8 <MENU_hint+0x50>)
 8001da0:	f001 fb6e 	bl	8003480 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Press \"start\" button", LEFT_MODE);
 8001da4:	2303      	movs	r3, #3
 8001da6:	4a09      	ldr	r2, [pc, #36]	; (8001dcc <MENU_hint+0x54>)
 8001da8:	213c      	movs	r1, #60	; 0x3c
 8001daa:	2005      	movs	r0, #5
 8001dac:	f001 fbee 	bl	800358c <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start measurement", LEFT_MODE);
 8001db0:	2303      	movs	r3, #3
 8001db2:	4a07      	ldr	r2, [pc, #28]	; (8001dd0 <MENU_hint+0x58>)
 8001db4:	2150      	movs	r1, #80	; 0x50
 8001db6:	2005      	movs	r0, #5
 8001db8:	f001 fbe8 	bl	800358c <BSP_LCD_DisplayStringAt>
//	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	200000a8 	.word	0x200000a8
 8001dc4:	0800c44c 	.word	0x0800c44c
 8001dc8:	200000b0 	.word	0x200000b0
 8001dcc:	0800c45c 	.word	0x0800c45c
 8001dd0:	0800c474 	.word	0x0800c474

08001dd4 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 8001dda:	4b06      	ldr	r3, [pc, #24]	; (8001df4 <MENU_get_transition+0x20>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <MENU_get_transition+0x20>)
 8001de2:	2206      	movs	r2, #6
 8001de4:	701a      	strb	r2, [r3, #0]
	return item;
 8001de6:	79fb      	ldrb	r3, [r7, #7]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	20000004 	.word	0x20000004

08001df8 <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 8001df8:	b598      	push	{r3, r4, r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 8001dfc:	482e      	ldr	r0, [pc, #184]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001dfe:	f002 f92d 	bl	800405c <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001e02:	f001 fa8b 	bl	800331c <BSP_LCD_GetYSize>
 8001e06:	4603      	mov	r3, r0
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	4b2b      	ldr	r3, [pc, #172]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e0c:	889b      	ldrh	r3, [r3, #4]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	4b29      	ldr	r3, [pc, #164]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e14:	809a      	strh	r2, [r3, #4]
#endif
	// Invert x- and y-axis if LCD ist flipped
#ifdef FLIPPED_LCD
	TS_State.X = BSP_LCD_GetXSize() - TS_State.X;	// Invert the x-axis
 8001e16:	f001 fa75 	bl	8003304 <BSP_LCD_GetXSize>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	b29a      	uxth	r2, r3
 8001e1e:	4b26      	ldr	r3, [pc, #152]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e20:	885b      	ldrh	r3, [r3, #2]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e28:	805a      	strh	r2, [r3, #2]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8001e2a:	f001 fa77 	bl	800331c <BSP_LCD_GetYSize>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	4b21      	ldr	r3, [pc, #132]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e34:	889b      	ldrh	r3, [r3, #4]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b1f      	ldr	r3, [pc, #124]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e3c:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 8001e3e:	4b1e      	ldr	r3, [pc, #120]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d035      	beq.n	8001eb2 <MENU_check_transition+0xba>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8001e46:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <MENU_check_transition+0xc4>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	d131      	bne.n	8001eb2 <MENU_check_transition+0xba>
			item_old = item_new;		// Store old item
 8001e4e:	4b1c      	ldr	r3, [pc, #112]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001e50:	781a      	ldrb	r2, [r3, #0]
 8001e52:	4b1c      	ldr	r3, [pc, #112]	; (8001ec4 <MENU_check_transition+0xcc>)
 8001e54:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8001e56:	f001 fa61 	bl	800331c <BSP_LCD_GetYSize>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	3b28      	subs	r3, #40	; 0x28
 8001e5e:	4a16      	ldr	r2, [pc, #88]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e60:	8892      	ldrh	r2, [r2, #4]
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d225      	bcs.n	8001eb2 <MENU_check_transition+0xba>
 8001e66:	f001 fa59 	bl	800331c <BSP_LCD_GetYSize>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	4a12      	ldr	r2, [pc, #72]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e6e:	8892      	ldrh	r2, [r2, #4]
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d91e      	bls.n	8001eb2 <MENU_check_transition+0xba>
				item_new = TS_State.X	// Calculate new item
 8001e74:	4b10      	ldr	r3, [pc, #64]	; (8001eb8 <MENU_check_transition+0xc0>)
 8001e76:	885b      	ldrh	r3, [r3, #2]
 8001e78:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 8001e7a:	f001 fa43 	bl	8003304 <BSP_LCD_GetXSize>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	fbb4 f3f3 	udiv	r3, r4, r3
 8001e84:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001e88:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 8001e8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001e8c:	781b      	ldrb	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d002      	beq.n	8001e98 <MENU_check_transition+0xa0>
					item_new = MENU_NONE;	// Out of bounds
 8001e92:	4b0b      	ldr	r3, [pc, #44]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001e94:	2206      	movs	r2, #6
 8001e96:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001e9a:	781a      	ldrb	r2, [r3, #0]
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <MENU_check_transition+0xcc>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d106      	bne.n	8001eb2 <MENU_check_transition+0xba>
					item_new = MENU_NONE;
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <MENU_check_transition+0xc8>)
 8001ea6:	2206      	movs	r2, #6
 8001ea8:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8001eaa:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <MENU_check_transition+0xcc>)
 8001eac:	781a      	ldrb	r2, [r3, #0]
 8001eae:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <MENU_check_transition+0xc4>)
 8001eb0:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 8001eb2:	bf00      	nop
 8001eb4:	bd98      	pop	{r3, r4, r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	200007d8 	.word	0x200007d8
 8001ebc:	20000004 	.word	0x20000004
 8001ec0:	20000030 	.word	0x20000030
 8001ec4:	20000031 	.word	0x20000031

08001ec8 <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <EXTI15_10_IRQHandler+0x40>)
 8001ece:	695b      	ldr	r3, [r3, #20]
 8001ed0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d014      	beq.n	8001f02 <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <EXTI15_10_IRQHandler+0x40>)
 8001eda:	695b      	ldr	r3, [r3, #20]
 8001edc:	4a0a      	ldr	r2, [pc, #40]	; (8001f08 <EXTI15_10_IRQHandler+0x40>)
 8001ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ee2:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 8001ee4:	f002 f8ae 	bl	8004044 <BSP_TS_ITGetStatus>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 8001eee:	f002 f967 	bl	80041c0 <BSP_TS_ITClear>
			MENU_check_transition();
 8001ef2:	f7ff ff81 	bl	8001df8 <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 8001ef6:	4b04      	ldr	r3, [pc, #16]	; (8001f08 <EXTI15_10_IRQHandler+0x40>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	4a03      	ldr	r2, [pc, #12]	; (8001f08 <EXTI15_10_IRQHandler+0x40>)
 8001efc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f00:	6153      	str	r3, [r2, #20]
	}
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40013c00 	.word	0x40013c00

08001f0c <__NVIC_EnableIRQ>:
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	4603      	mov	r3, r0
 8001f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	db0b      	blt.n	8001f36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	f003 021f 	and.w	r2, r3, #31
 8001f24:	4907      	ldr	r1, [pc, #28]	; (8001f44 <__NVIC_EnableIRQ+0x38>)
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	095b      	lsrs	r3, r3, #5
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f36:	bf00      	nop
 8001f38:	370c      	adds	r7, #12
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	e000e100 	.word	0xe000e100

08001f48 <__NVIC_ClearPendingIRQ>:
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	db0c      	blt.n	8001f74 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	f003 021f 	and.w	r2, r3, #31
 8001f60:	4907      	ldr	r1, [pc, #28]	; (8001f80 <__NVIC_ClearPendingIRQ+0x38>)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	095b      	lsrs	r3, r3, #5
 8001f68:	2001      	movs	r0, #1
 8001f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f6e:	3360      	adds	r3, #96	; 0x60
 8001f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	e000e100 	.word	0xe000e100

08001f84 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	607b      	str	r3, [r7, #4]
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <PB_init+0x38>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	4a0a      	ldr	r2, [pc, #40]	; (8001fbc <PB_init+0x38>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9a:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <PB_init+0x38>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8001fa6:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <PB_init+0x3c>)
 8001fa8:	4a05      	ldr	r2, [pc, #20]	; (8001fc0 <PB_init+0x3c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6013      	str	r3, [r2, #0]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40020000 	.word	0x40020000

08001fc4 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 8001fca:	2300      	movs	r3, #0
 8001fcc:	607b      	str	r3, [r7, #4]
 8001fce:	4b13      	ldr	r3, [pc, #76]	; (800201c <PB_enableIRQ+0x58>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd2:	4a12      	ldr	r2, [pc, #72]	; (800201c <PB_enableIRQ+0x58>)
 8001fd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <PB_enableIRQ+0x58>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	; (8002020 <PB_enableIRQ+0x5c>)
 8001fe8:	4a0d      	ldr	r2, [pc, #52]	; (8002020 <PB_enableIRQ+0x5c>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 8001fee:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <PB_enableIRQ+0x60>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	4a0c      	ldr	r2, [pc, #48]	; (8002024 <PB_enableIRQ+0x60>)
 8001ff4:	f043 0301 	orr.w	r3, r3, #1
 8001ff8:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <PB_enableIRQ+0x60>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a09      	ldr	r2, [pc, #36]	; (8002024 <PB_enableIRQ+0x60>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 8002006:	2006      	movs	r0, #6
 8002008:	f7ff ff9e 	bl	8001f48 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 800200c:	2006      	movs	r0, #6
 800200e:	f7ff ff7d 	bl	8001f0c <__NVIC_EnableIRQ>
}
 8002012:	bf00      	nop
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	40023800 	.word	0x40023800
 8002020:	40013800 	.word	0x40013800
 8002024:	40013c00 	.word	0x40013c00

08002028 <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 800202e:	4b06      	ldr	r3, [pc, #24]	; (8002048 <PB_pressed+0x20>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8002034:	4b04      	ldr	r3, [pc, #16]	; (8002048 <PB_pressed+0x20>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
	return pressed;
 800203a:	79fb      	ldrb	r3, [r7, #7]
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	200007e0 	.word	0x200007e0

0800204c <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 8002050:	4b09      	ldr	r3, [pc, #36]	; (8002078 <EXTI0_IRQHandler+0x2c>)
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	f003 0301 	and.w	r3, r3, #1
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 800205c:	4b06      	ldr	r3, [pc, #24]	; (8002078 <EXTI0_IRQHandler+0x2c>)
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	4a05      	ldr	r2, [pc, #20]	; (8002078 <EXTI0_IRQHandler+0x2c>)
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8002068:	4b04      	ldr	r3, [pc, #16]	; (800207c <EXTI0_IRQHandler+0x30>)
 800206a:	2201      	movs	r2, #1
 800206c:	701a      	strb	r2, [r3, #0]
	}
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	40013c00 	.word	0x40013c00
 800207c:	200007e0 	.word	0x200007e0

08002080 <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 8002092:	e7fe      	b.n	8002092 <HardFault_Handler+0x4>

08002094 <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 8002098:	e7fe      	b.n	8002098 <MemManage_Handler+0x4>

0800209a <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 800209e:	e7fe      	b.n	800209e <BusFault_Handler+0x4>

080020a0 <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 80020a4:	e7fe      	b.n	80020a4 <UsageFault_Handler+0x4>

080020a6 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 80020a6:	b480      	push	{r7}
 80020a8:	af00      	add	r7, sp, #0
}
 80020aa:	bf00      	nop
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80020d4:	f002 f8da 	bl	800428c <HAL_IncTick>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}

080020dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e0:	4b16      	ldr	r3, [pc, #88]	; (800213c <SystemInit+0x60>)
 80020e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e6:	4a15      	ldr	r2, [pc, #84]	; (800213c <SystemInit+0x60>)
 80020e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80020f0:	4b13      	ldr	r3, [pc, #76]	; (8002140 <SystemInit+0x64>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a12      	ldr	r2, [pc, #72]	; (8002140 <SystemInit+0x64>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80020fc:	4b10      	ldr	r3, [pc, #64]	; (8002140 <SystemInit+0x64>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002102:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <SystemInit+0x64>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a0e      	ldr	r2, [pc, #56]	; (8002140 <SystemInit+0x64>)
 8002108:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800210c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002110:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002112:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <SystemInit+0x64>)
 8002114:	4a0b      	ldr	r2, [pc, #44]	; (8002144 <SystemInit+0x68>)
 8002116:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002118:	4b09      	ldr	r3, [pc, #36]	; (8002140 <SystemInit+0x64>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a08      	ldr	r2, [pc, #32]	; (8002140 <SystemInit+0x64>)
 800211e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002122:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002124:	4b06      	ldr	r3, [pc, #24]	; (8002140 <SystemInit+0x64>)
 8002126:	2200      	movs	r2, #0
 8002128:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800212a:	4b04      	ldr	r3, [pc, #16]	; (800213c <SystemInit+0x60>)
 800212c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002130:	609a      	str	r2, [r3, #8]
#endif
}
 8002132:	bf00      	nop
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	e000ed00 	.word	0xe000ed00
 8002140:	40023800 	.word	0x40023800
 8002144:	24003010 	.word	0x24003010

08002148 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002148:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002180 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800214c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800214e:	e003      	b.n	8002158 <LoopCopyDataInit>

08002150 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002152:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002154:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002156:	3104      	adds	r1, #4

08002158 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002158:	480b      	ldr	r0, [pc, #44]	; (8002188 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800215a:	4b0c      	ldr	r3, [pc, #48]	; (800218c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800215c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800215e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002160:	d3f6      	bcc.n	8002150 <CopyDataInit>
  ldr  r2, =_sbss
 8002162:	4a0b      	ldr	r2, [pc, #44]	; (8002190 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002164:	e002      	b.n	800216c <LoopFillZerobss>

08002166 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002166:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002168:	f842 3b04 	str.w	r3, [r2], #4

0800216c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800216c:	4b09      	ldr	r3, [pc, #36]	; (8002194 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800216e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002170:	d3f9      	bcc.n	8002166 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002172:	f7ff ffb3 	bl	80020dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002176:	f007 f993 	bl	80094a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800217a:	f7ff f829 	bl	80011d0 <main>
  bx  lr    
 800217e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002180:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002184:	0802488c 	.word	0x0802488c
  ldr  r0, =_sdata
 8002188:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800218c:	2000029c 	.word	0x2000029c
  ldr  r2, =_sbss
 8002190:	2000029c 	.word	0x2000029c
  ldr  r3, = _ebss
 8002194:	20000abc 	.word	0x20000abc

08002198 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002198:	e7fe      	b.n	8002198 <CAN1_RX0_IRQHandler>

0800219a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 800219e:	f000 feed 	bl	8002f7c <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80021a2:	20ca      	movs	r0, #202	; 0xca
 80021a4:	f000 f95d 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80021a8:	20c3      	movs	r0, #195	; 0xc3
 80021aa:	f000 f967 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80021ae:	2008      	movs	r0, #8
 80021b0:	f000 f964 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x50);
 80021b4:	2050      	movs	r0, #80	; 0x50
 80021b6:	f000 f961 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 80021ba:	20cf      	movs	r0, #207	; 0xcf
 80021bc:	f000 f951 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80021c0:	2000      	movs	r0, #0
 80021c2:	f000 f95b 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80021c6:	20c1      	movs	r0, #193	; 0xc1
 80021c8:	f000 f958 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80021cc:	2030      	movs	r0, #48	; 0x30
 80021ce:	f000 f955 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80021d2:	20ed      	movs	r0, #237	; 0xed
 80021d4:	f000 f945 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80021d8:	2064      	movs	r0, #100	; 0x64
 80021da:	f000 f94f 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80021de:	2003      	movs	r0, #3
 80021e0:	f000 f94c 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80021e4:	2012      	movs	r0, #18
 80021e6:	f000 f949 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80021ea:	2081      	movs	r0, #129	; 0x81
 80021ec:	f000 f946 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80021f0:	20e8      	movs	r0, #232	; 0xe8
 80021f2:	f000 f936 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80021f6:	2085      	movs	r0, #133	; 0x85
 80021f8:	f000 f940 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80021fc:	2000      	movs	r0, #0
 80021fe:	f000 f93d 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002202:	2078      	movs	r0, #120	; 0x78
 8002204:	f000 f93a 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002208:	20cb      	movs	r0, #203	; 0xcb
 800220a:	f000 f92a 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800220e:	2039      	movs	r0, #57	; 0x39
 8002210:	f000 f934 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8002214:	202c      	movs	r0, #44	; 0x2c
 8002216:	f000 f931 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800221a:	2000      	movs	r0, #0
 800221c:	f000 f92e 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8002220:	2034      	movs	r0, #52	; 0x34
 8002222:	f000 f92b 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8002226:	2002      	movs	r0, #2
 8002228:	f000 f928 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 800222c:	20f7      	movs	r0, #247	; 0xf7
 800222e:	f000 f918 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8002232:	2020      	movs	r0, #32
 8002234:	f000 f922 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8002238:	20ea      	movs	r0, #234	; 0xea
 800223a:	f000 f912 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800223e:	2000      	movs	r0, #0
 8002240:	f000 f91c 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002244:	2000      	movs	r0, #0
 8002246:	f000 f919 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 800224a:	20b1      	movs	r0, #177	; 0xb1
 800224c:	f000 f909 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002250:	2000      	movs	r0, #0
 8002252:	f000 f913 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002256:	201b      	movs	r0, #27
 8002258:	f000 f910 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800225c:	20b6      	movs	r0, #182	; 0xb6
 800225e:	f000 f900 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8002262:	200a      	movs	r0, #10
 8002264:	f000 f90a 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8002268:	20a2      	movs	r0, #162	; 0xa2
 800226a:	f000 f907 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 800226e:	20c0      	movs	r0, #192	; 0xc0
 8002270:	f000 f8f7 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002274:	2010      	movs	r0, #16
 8002276:	f000 f901 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 800227a:	20c1      	movs	r0, #193	; 0xc1
 800227c:	f000 f8f1 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8002280:	2010      	movs	r0, #16
 8002282:	f000 f8fb 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8002286:	20c5      	movs	r0, #197	; 0xc5
 8002288:	f000 f8eb 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 800228c:	2045      	movs	r0, #69	; 0x45
 800228e:	f000 f8f5 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8002292:	2015      	movs	r0, #21
 8002294:	f000 f8f2 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8002298:	20c7      	movs	r0, #199	; 0xc7
 800229a:	f000 f8e2 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 800229e:	2090      	movs	r0, #144	; 0x90
 80022a0:	f000 f8ec 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80022a4:	2036      	movs	r0, #54	; 0x36
 80022a6:	f000 f8dc 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80022aa:	20c8      	movs	r0, #200	; 0xc8
 80022ac:	f000 f8e6 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80022b0:	20f2      	movs	r0, #242	; 0xf2
 80022b2:	f000 f8d6 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80022b6:	2000      	movs	r0, #0
 80022b8:	f000 f8e0 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 80022bc:	20b0      	movs	r0, #176	; 0xb0
 80022be:	f000 f8d0 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 80022c2:	20c2      	movs	r0, #194	; 0xc2
 80022c4:	f000 f8da 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80022c8:	20b6      	movs	r0, #182	; 0xb6
 80022ca:	f000 f8ca 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80022ce:	200a      	movs	r0, #10
 80022d0:	f000 f8d4 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80022d4:	20a7      	movs	r0, #167	; 0xa7
 80022d6:	f000 f8d1 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80022da:	2027      	movs	r0, #39	; 0x27
 80022dc:	f000 f8ce 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80022e0:	2004      	movs	r0, #4
 80022e2:	f000 f8cb 	bl	800247c <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80022e6:	202a      	movs	r0, #42	; 0x2a
 80022e8:	f000 f8bb 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80022ec:	2000      	movs	r0, #0
 80022ee:	f000 f8c5 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80022f2:	2000      	movs	r0, #0
 80022f4:	f000 f8c2 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80022f8:	2000      	movs	r0, #0
 80022fa:	f000 f8bf 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80022fe:	20ef      	movs	r0, #239	; 0xef
 8002300:	f000 f8bc 	bl	800247c <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8002304:	202b      	movs	r0, #43	; 0x2b
 8002306:	f000 f8ac 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800230a:	2000      	movs	r0, #0
 800230c:	f000 f8b6 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002310:	2000      	movs	r0, #0
 8002312:	f000 f8b3 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8002316:	2001      	movs	r0, #1
 8002318:	f000 f8b0 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 800231c:	203f      	movs	r0, #63	; 0x3f
 800231e:	f000 f8ad 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8002322:	20f6      	movs	r0, #246	; 0xf6
 8002324:	f000 f89d 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002328:	2001      	movs	r0, #1
 800232a:	f000 f8a7 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800232e:	2000      	movs	r0, #0
 8002330:	f000 f8a4 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002334:	2006      	movs	r0, #6
 8002336:	f000 f8a1 	bl	800247c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 800233a:	202c      	movs	r0, #44	; 0x2c
 800233c:	f000 f891 	bl	8002462 <ili9341_WriteReg>
  LCD_Delay(200);
 8002340:	20c8      	movs	r0, #200	; 0xc8
 8002342:	f000 ff09 	bl	8003158 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8002346:	2026      	movs	r0, #38	; 0x26
 8002348:	f000 f88b 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 800234c:	2001      	movs	r0, #1
 800234e:	f000 f895 	bl	800247c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8002352:	20e0      	movs	r0, #224	; 0xe0
 8002354:	f000 f885 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8002358:	200f      	movs	r0, #15
 800235a:	f000 f88f 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x29);
 800235e:	2029      	movs	r0, #41	; 0x29
 8002360:	f000 f88c 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8002364:	2024      	movs	r0, #36	; 0x24
 8002366:	f000 f889 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800236a:	200c      	movs	r0, #12
 800236c:	f000 f886 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8002370:	200e      	movs	r0, #14
 8002372:	f000 f883 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8002376:	2009      	movs	r0, #9
 8002378:	f000 f880 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 800237c:	204e      	movs	r0, #78	; 0x4e
 800237e:	f000 f87d 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8002382:	2078      	movs	r0, #120	; 0x78
 8002384:	f000 f87a 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8002388:	203c      	movs	r0, #60	; 0x3c
 800238a:	f000 f877 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800238e:	2009      	movs	r0, #9
 8002390:	f000 f874 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8002394:	2013      	movs	r0, #19
 8002396:	f000 f871 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800239a:	2005      	movs	r0, #5
 800239c:	f000 f86e 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80023a0:	2017      	movs	r0, #23
 80023a2:	f000 f86b 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80023a6:	2011      	movs	r0, #17
 80023a8:	f000 f868 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80023ac:	2000      	movs	r0, #0
 80023ae:	f000 f865 	bl	800247c <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80023b2:	20e1      	movs	r0, #225	; 0xe1
 80023b4:	f000 f855 	bl	8002462 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80023b8:	2000      	movs	r0, #0
 80023ba:	f000 f85f 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x16);
 80023be:	2016      	movs	r0, #22
 80023c0:	f000 f85c 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80023c4:	201b      	movs	r0, #27
 80023c6:	f000 f859 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80023ca:	2004      	movs	r0, #4
 80023cc:	f000 f856 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80023d0:	2011      	movs	r0, #17
 80023d2:	f000 f853 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80023d6:	2007      	movs	r0, #7
 80023d8:	f000 f850 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80023dc:	2031      	movs	r0, #49	; 0x31
 80023de:	f000 f84d 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80023e2:	2033      	movs	r0, #51	; 0x33
 80023e4:	f000 f84a 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80023e8:	2042      	movs	r0, #66	; 0x42
 80023ea:	f000 f847 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80023ee:	2005      	movs	r0, #5
 80023f0:	f000 f844 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80023f4:	200c      	movs	r0, #12
 80023f6:	f000 f841 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80023fa:	200a      	movs	r0, #10
 80023fc:	f000 f83e 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8002400:	2028      	movs	r0, #40	; 0x28
 8002402:	f000 f83b 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8002406:	202f      	movs	r0, #47	; 0x2f
 8002408:	f000 f838 	bl	800247c <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 800240c:	200f      	movs	r0, #15
 800240e:	f000 f835 	bl	800247c <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8002412:	2011      	movs	r0, #17
 8002414:	f000 f825 	bl	8002462 <ili9341_WriteReg>
  LCD_Delay(200);
 8002418:	20c8      	movs	r0, #200	; 0xc8
 800241a:	f000 fe9d 	bl	8003158 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800241e:	2029      	movs	r0, #41	; 0x29
 8002420:	f000 f81f 	bl	8002462 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002424:	202c      	movs	r0, #44	; 0x2c
 8002426:	f000 f81c 	bl	8002462 <ili9341_WriteReg>
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}

0800242e <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8002432:	f000 fda3 	bl	8002f7c <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8002436:	2103      	movs	r1, #3
 8002438:	20d3      	movs	r0, #211	; 0xd3
 800243a:	f000 f82c 	bl	8002496 <ili9341_ReadData>
 800243e:	4603      	mov	r3, r0
 8002440:	b29b      	uxth	r3, r3
}
 8002442:	4618      	mov	r0, r3
 8002444:	bd80      	pop	{r7, pc}

08002446 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800244a:	2029      	movs	r0, #41	; 0x29
 800244c:	f000 f809 	bl	8002462 <ili9341_WriteReg>
}
 8002450:	bf00      	nop
 8002452:	bd80      	pop	{r7, pc}

08002454 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8002458:	2028      	movs	r0, #40	; 0x28
 800245a:	f000 f802 	bl	8002462 <ili9341_WriteReg>
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}

08002462 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	4603      	mov	r3, r0
 800246a:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	4618      	mov	r0, r3
 8002470:	f000 fe1e 	bl	80030b0 <LCD_IO_WriteReg>
}
 8002474:	bf00      	nop
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	4618      	mov	r0, r3
 800248a:	f000 fdef 	bl	800306c <LCD_IO_WriteData>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	4603      	mov	r3, r0
 800249e:	460a      	mov	r2, r1
 80024a0:	80fb      	strh	r3, [r7, #6]
 80024a2:	4613      	mov	r3, r2
 80024a4:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80024a6:	797a      	ldrb	r2, [r7, #5]
 80024a8:	88fb      	ldrh	r3, [r7, #6]
 80024aa:	4611      	mov	r1, r2
 80024ac:	4618      	mov	r0, r3
 80024ae:	f000 fe21 	bl	80030f4 <LCD_IO_ReadData>
 80024b2:	4603      	mov	r3, r0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 80024c0:	23f0      	movs	r3, #240	; 0xf0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 80024d0:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
	...

080024e0 <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f000 fa59 	bl	80029a4 <stmpe811_GetInstance>
 80024f2:	4603      	mov	r3, r0
 80024f4:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	2bff      	cmp	r3, #255	; 0xff
 80024fa:	d112      	bne.n	8002522 <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 80024fc:	2000      	movs	r0, #0
 80024fe:	f000 fa51 	bl	80029a4 <stmpe811_GetInstance>
 8002502:	4603      	mov	r3, r0
 8002504:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8002506:	7bbb      	ldrb	r3, [r7, #14]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d80a      	bhi.n	8002522 <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 800250c:	7bbb      	ldrb	r3, [r7, #14]
 800250e:	88fa      	ldrh	r2, [r7, #6]
 8002510:	b2d1      	uxtb	r1, r2
 8002512:	4a06      	ldr	r2, [pc, #24]	; (800252c <stmpe811_Init+0x4c>)
 8002514:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8002516:	f000 fe2a 	bl	800316e <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	4618      	mov	r0, r3
 800251e:	f000 f807 	bl	8002530 <stmpe811_Reset>
    }
  }
}
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	200007e4 	.word	0x200007e4

08002530 <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 800253a:	88fb      	ldrh	r3, [r7, #6]
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2202      	movs	r2, #2
 8002540:	2103      	movs	r1, #3
 8002542:	4618      	mov	r0, r3
 8002544:	f000 fe1f 	bl	8003186 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002548:	200a      	movs	r0, #10
 800254a:	f000 fe59 	bl	8003200 <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 800254e:	88fb      	ldrh	r3, [r7, #6]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2200      	movs	r2, #0
 8002554:	2103      	movs	r1, #3
 8002556:	4618      	mov	r0, r3
 8002558:	f000 fe15 	bl	8003186 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 800255c:	2002      	movs	r0, #2
 800255e:	f000 fe4f 	bl	8003200 <IOE_Delay>
}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}

0800256a <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 800256a:	b590      	push	{r4, r7, lr}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	4603      	mov	r3, r0
 8002572:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8002574:	f000 fdfb 	bl	800316e <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002578:	88fb      	ldrh	r3, [r7, #6]
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f000 fe14 	bl	80031ac <IOE_Read>
 8002584:	4603      	mov	r3, r0
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 800258a:	88fb      	ldrh	r3, [r7, #6]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2101      	movs	r1, #1
 8002590:	4618      	mov	r0, r3
 8002592:	f000 fe0b 	bl	80031ac <IOE_Read>
 8002596:	4603      	mov	r3, r0
 8002598:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 800259a:	4323      	orrs	r3, r4
 800259c:	b21b      	sxth	r3, r3
 800259e:	b29b      	uxth	r3, r3
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd90      	pop	{r4, r7, pc}

080025a8 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80025b6:	88fb      	ldrh	r3, [r7, #6]
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2109      	movs	r1, #9
 80025bc:	4618      	mov	r0, r3
 80025be:	f000 fdf5 	bl	80031ac <IOE_Read>
 80025c2:	4603      	mov	r3, r0
 80025c4:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 80025c6:	7bfb      	ldrb	r3, [r7, #15]
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 80025ce:	88fb      	ldrh	r3, [r7, #6]
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	2109      	movs	r1, #9
 80025d6:	4618      	mov	r0, r3
 80025d8:	f000 fdd5 	bl	8003186 <IOE_Write>
}
 80025dc:	bf00      	nop
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2109      	movs	r1, #9
 80025f8:	4618      	mov	r0, r3
 80025fa:	f000 fdd7 	bl	80031ac <IOE_Read>
 80025fe:	4603      	mov	r3, r0
 8002600:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	f023 0301 	bic.w	r3, r3, #1
 8002608:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 800260a:	88fb      	ldrh	r3, [r7, #6]
 800260c:	b2db      	uxtb	r3, r3
 800260e:	7bfa      	ldrb	r2, [r7, #15]
 8002610:	2109      	movs	r1, #9
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fdb7 	bl	8003186 <IOE_Write>
    
}
 8002618:	bf00      	nop
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	460a      	mov	r2, r1
 800262a:	80fb      	strh	r3, [r7, #6]
 800262c:	4613      	mov	r3, r2
 800262e:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002634:	88fb      	ldrh	r3, [r7, #6]
 8002636:	b2db      	uxtb	r3, r3
 8002638:	210a      	movs	r1, #10
 800263a:	4618      	mov	r0, r3
 800263c:	f000 fdb6 	bl	80031ac <IOE_Read>
 8002640:	4603      	mov	r3, r0
 8002642:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002644:	7bfa      	ldrb	r2, [r7, #15]
 8002646:	797b      	ldrb	r3, [r7, #5]
 8002648:	4313      	orrs	r3, r2
 800264a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	b2db      	uxtb	r3, r3
 8002650:	7bfa      	ldrb	r2, [r7, #15]
 8002652:	210a      	movs	r1, #10
 8002654:	4618      	mov	r0, r3
 8002656:	f000 fd96 	bl	8003186 <IOE_Write>
}
 800265a:	bf00      	nop
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	4603      	mov	r3, r0
 800266a:	460a      	mov	r2, r1
 800266c:	80fb      	strh	r3, [r7, #6]
 800266e:	4613      	mov	r3, r2
 8002670:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	210a      	movs	r1, #10
 800267c:	4618      	mov	r0, r3
 800267e:	f000 fd95 	bl	80031ac <IOE_Read>
 8002682:	4603      	mov	r3, r0
 8002684:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8002686:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800268a:	43db      	mvns	r3, r3
 800268c:	b25a      	sxtb	r2, r3
 800268e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002692:	4013      	ands	r3, r2
 8002694:	b25b      	sxtb	r3, r3
 8002696:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002698:	88fb      	ldrh	r3, [r7, #6]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	210a      	movs	r1, #10
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 fd70 	bl	8003186 <IOE_Write>
}
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b082      	sub	sp, #8
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	4603      	mov	r3, r0
 80026b6:	460a      	mov	r2, r1
 80026b8:	80fb      	strh	r3, [r7, #6]
 80026ba:	4613      	mov	r3, r2
 80026bc:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80026be:	88fb      	ldrh	r3, [r7, #6]
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	210b      	movs	r1, #11
 80026c4:	4618      	mov	r0, r3
 80026c6:	f000 fd71 	bl	80031ac <IOE_Read>
 80026ca:	4603      	mov	r3, r0
 80026cc:	461a      	mov	r2, r3
 80026ce:	797b      	ldrb	r3, [r7, #5]
 80026d0:	4013      	ands	r3, r2
 80026d2:	b2db      	uxtb	r3, r3
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	460a      	mov	r2, r1
 80026e6:	80fb      	strh	r3, [r7, #6]
 80026e8:	4613      	mov	r3, r2
 80026ea:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 80026ec:	88fb      	ldrh	r3, [r7, #6]
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	797a      	ldrb	r2, [r7, #5]
 80026f2:	210b      	movs	r1, #11
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 fd46 	bl	8003186 <IOE_Write>
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	4603      	mov	r3, r0
 800270a:	6039      	str	r1, [r7, #0]
 800270c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800270e:	2300      	movs	r3, #0
 8002710:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002712:	88fb      	ldrh	r3, [r7, #6]
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2117      	movs	r1, #23
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fd47 	bl	80031ac <IOE_Read>
 800271e:	4603      	mov	r3, r0
 8002720:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b25b      	sxtb	r3, r3
 8002726:	43db      	mvns	r3, r3
 8002728:	b25a      	sxtb	r2, r3
 800272a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800272e:	4013      	ands	r3, r2
 8002730:	b25b      	sxtb	r3, r3
 8002732:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002734:	88fb      	ldrh	r3, [r7, #6]
 8002736:	b2db      	uxtb	r3, r3
 8002738:	7bfa      	ldrb	r2, [r7, #15]
 800273a:	2117      	movs	r1, #23
 800273c:	4618      	mov	r0, r3
 800273e:	f000 fd22 	bl	8003186 <IOE_Write>
}
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b084      	sub	sp, #16
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002754:	88fb      	ldrh	r3, [r7, #6]
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2104      	movs	r1, #4
 800275a:	4618      	mov	r0, r3
 800275c:	f000 fd26 	bl	80031ac <IOE_Read>
 8002760:	4603      	mov	r3, r0
 8002762:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	f023 0304 	bic.w	r3, r3, #4
 800276a:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 800276c:	88fb      	ldrh	r3, [r7, #6]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	7bfa      	ldrb	r2, [r7, #15]
 8002772:	2104      	movs	r1, #4
 8002774:	4618      	mov	r0, r3
 8002776:	f000 fd06 	bl	8003186 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	21f0      	movs	r1, #240	; 0xf0
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff ffbf 	bl	8002702 <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8002784:	7bfb      	ldrb	r3, [r7, #15]
 8002786:	f023 0303 	bic.w	r3, r3, #3
 800278a:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 800278c:	88fb      	ldrh	r3, [r7, #6]
 800278e:	b2db      	uxtb	r3, r3
 8002790:	7bfa      	ldrb	r2, [r7, #15]
 8002792:	2104      	movs	r1, #4
 8002794:	4618      	mov	r0, r3
 8002796:	f000 fcf6 	bl	8003186 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2249      	movs	r2, #73	; 0x49
 80027a0:	2120      	movs	r1, #32
 80027a2:	4618      	mov	r0, r3
 80027a4:	f000 fcef 	bl	8003186 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 80027a8:	2002      	movs	r0, #2
 80027aa:	f000 fd29 	bl	8003200 <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	2201      	movs	r2, #1
 80027b4:	2121      	movs	r1, #33	; 0x21
 80027b6:	4618      	mov	r0, r3
 80027b8:	f000 fce5 	bl	8003186 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 80027bc:	88fb      	ldrh	r3, [r7, #6]
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	229a      	movs	r2, #154	; 0x9a
 80027c2:	2141      	movs	r1, #65	; 0x41
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fcde 	bl	8003186 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2201      	movs	r2, #1
 80027d0:	214a      	movs	r1, #74	; 0x4a
 80027d2:	4618      	mov	r0, r3
 80027d4:	f000 fcd7 	bl	8003186 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80027d8:	88fb      	ldrh	r3, [r7, #6]
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2201      	movs	r2, #1
 80027de:	214b      	movs	r1, #75	; 0x4b
 80027e0:	4618      	mov	r0, r3
 80027e2:	f000 fcd0 	bl	8003186 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80027e6:	88fb      	ldrh	r3, [r7, #6]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2200      	movs	r2, #0
 80027ec:	214b      	movs	r1, #75	; 0x4b
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fcc9 	bl	8003186 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	2201      	movs	r2, #1
 80027fa:	2156      	movs	r1, #86	; 0x56
 80027fc:	4618      	mov	r0, r3
 80027fe:	f000 fcc2 	bl	8003186 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002802:	88fb      	ldrh	r3, [r7, #6]
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2201      	movs	r2, #1
 8002808:	2158      	movs	r1, #88	; 0x58
 800280a:	4618      	mov	r0, r3
 800280c:	f000 fcbb 	bl	8003186 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2201      	movs	r2, #1
 8002816:	2140      	movs	r1, #64	; 0x40
 8002818:	4618      	mov	r0, r3
 800281a:	f000 fcb4 	bl	8003186 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 800281e:	88fb      	ldrh	r3, [r7, #6]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	22ff      	movs	r2, #255	; 0xff
 8002824:	210b      	movs	r1, #11
 8002826:	4618      	mov	r0, r3
 8002828:	f000 fcad 	bl	8003186 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 800282c:	2002      	movs	r0, #2
 800282e:	f000 fce7 	bl	8003200 <IOE_Delay>
}
 8002832:	bf00      	nop
 8002834:	3710      	adds	r7, #16
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 800283a:	b580      	push	{r7, lr}
 800283c:	b084      	sub	sp, #16
 800283e:	af00      	add	r7, sp, #0
 8002840:	4603      	mov	r3, r0
 8002842:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002848:	88fb      	ldrh	r3, [r7, #6]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	2140      	movs	r1, #64	; 0x40
 800284e:	4618      	mov	r0, r3
 8002850:	f000 fcac 	bl	80031ac <IOE_Read>
 8002854:	4603      	mov	r3, r0
 8002856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285a:	2b80      	cmp	r3, #128	; 0x80
 800285c:	bf0c      	ite	eq
 800285e:	2301      	moveq	r3, #1
 8002860:	2300      	movne	r3, #0
 8002862:	b2db      	uxtb	r3, r3
 8002864:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8002866:	7bbb      	ldrb	r3, [r7, #14]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00b      	beq.n	8002884 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 800286c:	88fb      	ldrh	r3, [r7, #6]
 800286e:	b2db      	uxtb	r3, r3
 8002870:	214c      	movs	r1, #76	; 0x4c
 8002872:	4618      	mov	r0, r3
 8002874:	f000 fc9a 	bl	80031ac <IOE_Read>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d010      	beq.n	80028a0 <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 800287e:	2301      	movs	r3, #1
 8002880:	73fb      	strb	r3, [r7, #15]
 8002882:	e00d      	b.n	80028a0 <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002884:	88fb      	ldrh	r3, [r7, #6]
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2201      	movs	r2, #1
 800288a:	214b      	movs	r1, #75	; 0x4b
 800288c:	4618      	mov	r0, r3
 800288e:	f000 fc7a 	bl	8003186 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002892:	88fb      	ldrh	r3, [r7, #6]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2200      	movs	r2, #0
 8002898:	214b      	movs	r1, #75	; 0x4b
 800289a:	4618      	mov	r0, r3
 800289c:	f000 fc73 	bl	8003186 <IOE_Write>
  }
  
  return ret;
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b086      	sub	sp, #24
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	4603      	mov	r3, r0
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80028b8:	89fb      	ldrh	r3, [r7, #14]
 80028ba:	b2d8      	uxtb	r0, r3
 80028bc:	f107 0210 	add.w	r2, r7, #16
 80028c0:	2304      	movs	r3, #4
 80028c2:	21d7      	movs	r1, #215	; 0xd7
 80028c4:	f000 fc85 	bl	80031d2 <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 80028c8:	7c3b      	ldrb	r3, [r7, #16]
 80028ca:	061a      	lsls	r2, r3, #24
 80028cc:	7c7b      	ldrb	r3, [r7, #17]
 80028ce:	041b      	lsls	r3, r3, #16
 80028d0:	431a      	orrs	r2, r3
 80028d2:	7cbb      	ldrb	r3, [r7, #18]
 80028d4:	021b      	lsls	r3, r3, #8
 80028d6:	4313      	orrs	r3, r2
 80028d8:	7cfa      	ldrb	r2, [r7, #19]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	0d1b      	lsrs	r3, r3, #20
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	0a1b      	lsrs	r3, r3, #8
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80028f8:	89fb      	ldrh	r3, [r7, #14]
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2201      	movs	r2, #1
 80028fe:	214b      	movs	r1, #75	; 0x4b
 8002900:	4618      	mov	r0, r3
 8002902:	f000 fc40 	bl	8003186 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002906:	89fb      	ldrh	r3, [r7, #14]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2200      	movs	r2, #0
 800290c:	214b      	movs	r1, #75	; 0x4b
 800290e:	4618      	mov	r0, r3
 8002910:	f000 fc39 	bl	8003186 <IOE_Write>
}
 8002914:	bf00      	nop
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002926:	f000 fc28 	bl	800317a <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	211f      	movs	r1, #31
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fe76 	bl	8002620 <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002934:	88fb      	ldrh	r3, [r7, #6]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fe36 	bl	80025a8 <stmpe811_EnableGlobalIT>
}
 800293c:	bf00      	nop
 800293e:	3708      	adds	r7, #8
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}

08002944 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 800294e:	88fb      	ldrh	r3, [r7, #6]
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fe47 	bl	80025e4 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002956:	88fb      	ldrh	r3, [r7, #6]
 8002958:	211f      	movs	r1, #31
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff fe81 	bl	8002662 <stmpe811_DisableITSource>
}
 8002960:	bf00      	nop
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002972:	88fb      	ldrh	r3, [r7, #6]
 8002974:	211f      	movs	r1, #31
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff fe99 	bl	80026ae <stmpe811_ReadGITStatus>
 800297c:	4603      	mov	r3, r0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b082      	sub	sp, #8
 800298a:	af00      	add	r7, sp, #0
 800298c:	4603      	mov	r3, r0
 800298e:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002990:	88fb      	ldrh	r3, [r7, #6]
 8002992:	211f      	movs	r1, #31
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fea1 	bl	80026dc <stmpe811_ClearGlobalIT>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}
	...

080029a4 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 80029ae:	2300      	movs	r3, #0
 80029b0:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80029b2:	2300      	movs	r3, #0
 80029b4:	73fb      	strb	r3, [r7, #15]
 80029b6:	e00b      	b.n	80029d0 <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 80029b8:	7bfb      	ldrb	r3, [r7, #15]
 80029ba:	4a0a      	ldr	r2, [pc, #40]	; (80029e4 <stmpe811_GetInstance+0x40>)
 80029bc:	5cd3      	ldrb	r3, [r2, r3]
 80029be:	b29b      	uxth	r3, r3
 80029c0:	88fa      	ldrh	r2, [r7, #6]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d101      	bne.n	80029ca <stmpe811_GetInstance+0x26>
    {
      return idx; 
 80029c6:	7bfb      	ldrb	r3, [r7, #15]
 80029c8:	e006      	b.n	80029d8 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	3301      	adds	r3, #1
 80029ce:	73fb      	strb	r3, [r7, #15]
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d9f0      	bls.n	80029b8 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80029d6:	23ff      	movs	r3, #255	; 0xff
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	200007e4 	.word	0x200007e4

080029e8 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b08a      	sub	sp, #40	; 0x28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d10e      	bne.n	8002a16 <BSP_LED_Init+0x2e>
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
 80029fc:	4b21      	ldr	r3, [pc, #132]	; (8002a84 <BSP_LED_Init+0x9c>)
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	4a20      	ldr	r2, [pc, #128]	; (8002a84 <BSP_LED_Init+0x9c>)
 8002a02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a06:	6313      	str	r3, [r2, #48]	; 0x30
 8002a08:	4b1e      	ldr	r3, [pc, #120]	; (8002a84 <BSP_LED_Init+0x9c>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	e010      	b.n	8002a38 <BSP_LED_Init+0x50>
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d10d      	bne.n	8002a38 <BSP_LED_Init+0x50>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <BSP_LED_Init+0x9c>)
 8002a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a24:	4a17      	ldr	r2, [pc, #92]	; (8002a84 <BSP_LED_Init+0x9c>)
 8002a26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a2a:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2c:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <BSP_LED_Init+0x9c>)
 8002a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a34:	60fb      	str	r3, [r7, #12]
 8002a36:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002a38:	79fb      	ldrb	r3, [r7, #7]
 8002a3a:	4a13      	ldr	r2, [pc, #76]	; (8002a88 <BSP_LED_Init+0xa0>)
 8002a3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a42:	2301      	movs	r3, #1
 8002a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a46:	2301      	movs	r3, #1
 8002a48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	4a0e      	ldr	r2, [pc, #56]	; (8002a8c <BSP_LED_Init+0xa4>)
 8002a52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a56:	f107 0214 	add.w	r2, r7, #20
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f002 f9bf 	bl	8004de0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	4a09      	ldr	r2, [pc, #36]	; (8002a8c <BSP_LED_Init+0xa4>)
 8002a66:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	4a06      	ldr	r2, [pc, #24]	; (8002a88 <BSP_LED_Init+0xa0>)
 8002a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a72:	2200      	movs	r2, #0
 8002a74:	4619      	mov	r1, r3
 8002a76:	f002 fb5f 	bl	8005138 <HAL_GPIO_WritePin>
}
 8002a7a:	bf00      	nop
 8002a7c:	3728      	adds	r7, #40	; 0x28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800
 8002a88:	0800c4a4 	.word	0x0800c4a4
 8002a8c:	20000098 	.word	0x20000098

08002a90 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8002a9a:	79fb      	ldrb	r3, [r7, #7]
 8002a9c:	4a07      	ldr	r2, [pc, #28]	; (8002abc <BSP_LED_On+0x2c>)
 8002a9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	4a06      	ldr	r2, [pc, #24]	; (8002ac0 <BSP_LED_On+0x30>)
 8002aa6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	4619      	mov	r1, r3
 8002aae:	f002 fb43 	bl	8005138 <HAL_GPIO_WritePin>
}
 8002ab2:	bf00      	nop
 8002ab4:	3708      	adds	r7, #8
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	20000098 	.word	0x20000098
 8002ac0:	0800c4a4 	.word	0x0800c4a4

08002ac4 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	4603      	mov	r3, r0
 8002acc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	4a07      	ldr	r2, [pc, #28]	; (8002af0 <BSP_LED_Off+0x2c>)
 8002ad2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002ad6:	79fb      	ldrb	r3, [r7, #7]
 8002ad8:	4a06      	ldr	r2, [pc, #24]	; (8002af4 <BSP_LED_Off+0x30>)
 8002ada:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	f002 fb29 	bl	8005138 <HAL_GPIO_WritePin>
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000098 	.word	0x20000098
 8002af4:	0800c4a4 	.word	0x0800c4a4

08002af8 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	4603      	mov	r3, r0
 8002b00:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	4a07      	ldr	r2, [pc, #28]	; (8002b24 <BSP_LED_Toggle+0x2c>)
 8002b06:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	4906      	ldr	r1, [pc, #24]	; (8002b28 <BSP_LED_Toggle+0x30>)
 8002b0e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002b12:	4619      	mov	r1, r3
 8002b14:	4610      	mov	r0, r2
 8002b16:	f002 fb28 	bl	800516a <HAL_GPIO_TogglePin>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000098 	.word	0x20000098
 8002b28:	0800c4a4 	.word	0x0800c4a4

08002b2c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08a      	sub	sp, #40	; 0x28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a33      	ldr	r2, [pc, #204]	; (8002c08 <I2Cx_MspInit+0xdc>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d15f      	bne.n	8002bfe <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
 8002b42:	4b32      	ldr	r3, [pc, #200]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a31      	ldr	r2, [pc, #196]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b48:	f043 0304 	orr.w	r3, r3, #4
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0304 	and.w	r3, r3, #4
 8002b56:	613b      	str	r3, [r7, #16]
 8002b58:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	4b2b      	ldr	r3, [pc, #172]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a2a      	ldr	r2, [pc, #168]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b64:	f043 0301 	orr.w	r3, r3, #1
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b28      	ldr	r3, [pc, #160]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	60fb      	str	r3, [r7, #12]
 8002b74:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8002b76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8002b7c:	2312      	movs	r3, #18
 8002b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8002b84:	2302      	movs	r3, #2
 8002b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002b88:	2304      	movs	r3, #4
 8002b8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002b8c:	f107 0314 	add.w	r3, r7, #20
 8002b90:	4619      	mov	r1, r3
 8002b92:	481f      	ldr	r0, [pc, #124]	; (8002c10 <I2Cx_MspInit+0xe4>)
 8002b94:	f002 f924 	bl	8004de0 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8002b98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b9c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002b9e:	f107 0314 	add.w	r3, r7, #20
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	481b      	ldr	r0, [pc, #108]	; (8002c14 <I2Cx_MspInit+0xe8>)
 8002ba6:	f002 f91b 	bl	8004de0 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	4b17      	ldr	r3, [pc, #92]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	4a16      	ldr	r2, [pc, #88]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bb4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bba:	4b14      	ldr	r3, [pc, #80]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8002bc6:	4b11      	ldr	r3, [pc, #68]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
 8002bca:	4a10      	ldr	r2, [pc, #64]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bcc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002bd0:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 8002bd2:	4b0e      	ldr	r3, [pc, #56]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	4a0d      	ldr	r2, [pc, #52]	; (8002c0c <I2Cx_MspInit+0xe0>)
 8002bd8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002bdc:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002bde:	2200      	movs	r2, #0
 8002be0:	210f      	movs	r1, #15
 8002be2:	2048      	movs	r0, #72	; 0x48
 8002be4:	f001 fc71 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002be8:	2048      	movs	r0, #72	; 0x48
 8002bea:	f001 fc8a 	bl	8004502 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002bee:	2200      	movs	r2, #0
 8002bf0:	210f      	movs	r1, #15
 8002bf2:	2049      	movs	r0, #73	; 0x49
 8002bf4:	f001 fc69 	bl	80044ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8002bf8:	2049      	movs	r0, #73	; 0x49
 8002bfa:	f001 fc82 	bl	8004502 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 8002bfe:	bf00      	nop
 8002c00:	3728      	adds	r7, #40	; 0x28
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40005c00 	.word	0x40005c00
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	40020000 	.word	0x40020000
 8002c14:	40020800 	.word	0x40020800

08002c18 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8002c1c:	4814      	ldr	r0, [pc, #80]	; (8002c70 <I2Cx_Init+0x58>)
 8002c1e:	f002 ff67 	bl	8005af0 <HAL_I2C_GetState>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d121      	bne.n	8002c6c <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8002c28:	4b11      	ldr	r3, [pc, #68]	; (8002c70 <I2Cx_Init+0x58>)
 8002c2a:	4a12      	ldr	r2, [pc, #72]	; (8002c74 <I2Cx_Init+0x5c>)
 8002c2c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8002c2e:	4b10      	ldr	r3, [pc, #64]	; (8002c70 <I2Cx_Init+0x58>)
 8002c30:	4a11      	ldr	r2, [pc, #68]	; (8002c78 <I2Cx_Init+0x60>)
 8002c32:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8002c34:	4b0e      	ldr	r3, [pc, #56]	; (8002c70 <I2Cx_Init+0x58>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <I2Cx_Init+0x58>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002c40:	4b0b      	ldr	r3, [pc, #44]	; (8002c70 <I2Cx_Init+0x58>)
 8002c42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c46:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8002c48:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <I2Cx_Init+0x58>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8002c4e:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <I2Cx_Init+0x58>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8002c54:	4b06      	ldr	r3, [pc, #24]	; (8002c70 <I2Cx_Init+0x58>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8002c5a:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <I2Cx_Init+0x58>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8002c60:	4803      	ldr	r0, [pc, #12]	; (8002c70 <I2Cx_Init+0x58>)
 8002c62:	f7ff ff63 	bl	8002b2c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8002c66:	4802      	ldr	r0, [pc, #8]	; (8002c70 <I2Cx_Init+0x58>)
 8002c68:	f002 fa9a 	bl	80051a0 <HAL_I2C_Init>
  }
}
 8002c6c:	bf00      	nop
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	200007e8 	.word	0x200007e8
 8002c74:	40005c00 	.word	0x40005c00
 8002c78:	000186a0 	.word	0x000186a0

08002c7c <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	603b      	str	r3, [r7, #0]
 8002c86:	4b13      	ldr	r3, [pc, #76]	; (8002cd4 <I2Cx_ITConfig+0x58>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8a:	4a12      	ldr	r2, [pc, #72]	; (8002cd4 <I2Cx_ITConfig+0x58>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	6313      	str	r3, [r2, #48]	; 0x30
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <I2Cx_ITConfig+0x58>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8002c9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002ca2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8002cac:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <I2Cx_ITConfig+0x5c>)
 8002cae:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8002cb0:	1d3b      	adds	r3, r7, #4
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4809      	ldr	r0, [pc, #36]	; (8002cdc <I2Cx_ITConfig+0x60>)
 8002cb6:	f002 f893 	bl	8004de0 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8002cba:	2200      	movs	r2, #0
 8002cbc:	210f      	movs	r1, #15
 8002cbe:	2028      	movs	r0, #40	; 0x28
 8002cc0:	f001 fc03 	bl	80044ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8002cc4:	2028      	movs	r0, #40	; 0x28
 8002cc6:	f001 fc1c 	bl	8004502 <HAL_NVIC_EnableIRQ>
}
 8002cca:	bf00      	nop
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	10210000 	.word	0x10210000
 8002cdc:	40020000 	.word	0x40020000

08002ce0 <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b088      	sub	sp, #32
 8002ce4:	af04      	add	r7, sp, #16
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	71fb      	strb	r3, [r7, #7]
 8002cea:	460b      	mov	r3, r1
 8002cec:	71bb      	strb	r3, [r7, #6]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
 8002cf8:	b299      	uxth	r1, r3
 8002cfa:	79bb      	ldrb	r3, [r7, #6]
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	4b0b      	ldr	r3, [pc, #44]	; (8002d2c <I2Cx_WriteData+0x4c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	9302      	str	r3, [sp, #8]
 8002d04:	2301      	movs	r3, #1
 8002d06:	9301      	str	r3, [sp, #4]
 8002d08:	1d7b      	adds	r3, r7, #5
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	4808      	ldr	r0, [pc, #32]	; (8002d30 <I2Cx_WriteData+0x50>)
 8002d10:	f002 fbce 	bl	80054b0 <HAL_I2C_Mem_Write>
 8002d14:	4603      	mov	r3, r0
 8002d16:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002d18:	7bfb      	ldrb	r3, [r7, #15]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002d1e:	f000 f863 	bl	8002de8 <I2Cx_Error>
  }        
}
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	200000a0 	.word	0x200000a0
 8002d30:	200007e8 	.word	0x200007e8

08002d34 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b088      	sub	sp, #32
 8002d38:	af04      	add	r7, sp, #16
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	460a      	mov	r2, r1
 8002d3e:	71fb      	strb	r3, [r7, #7]
 8002d40:	4613      	mov	r3, r2
 8002d42:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002d44:	2300      	movs	r3, #0
 8002d46:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	b299      	uxth	r1, r3
 8002d50:	79bb      	ldrb	r3, [r7, #6]
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <I2Cx_ReadData+0x50>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	9302      	str	r3, [sp, #8]
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	9301      	str	r3, [sp, #4]
 8002d5e:	f107 030e 	add.w	r3, r7, #14
 8002d62:	9300      	str	r3, [sp, #0]
 8002d64:	2301      	movs	r3, #1
 8002d66:	4808      	ldr	r0, [pc, #32]	; (8002d88 <I2Cx_ReadData+0x54>)
 8002d68:	f002 fc9c 	bl	80056a4 <HAL_I2C_Mem_Read>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 8002d70:	7bfb      	ldrb	r3, [r7, #15]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002d76:	f000 f837 	bl	8002de8 <I2Cx_Error>
  
  }
  return value;
 8002d7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	200000a0 	.word	0x200000a0
 8002d88:	200007e8 	.word	0x200007e8

08002d8c <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af04      	add	r7, sp, #16
 8002d92:	603a      	str	r2, [r7, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	4603      	mov	r3, r0
 8002d98:	71fb      	strb	r3, [r7, #7]
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	71bb      	strb	r3, [r7, #6]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8002da6:	79fb      	ldrb	r3, [r7, #7]
 8002da8:	b299      	uxth	r1, r3
 8002daa:	79bb      	ldrb	r3, [r7, #6]
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <I2Cx_ReadBuffer+0x54>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	9302      	str	r3, [sp, #8]
 8002db4:	88bb      	ldrh	r3, [r7, #4]
 8002db6:	9301      	str	r3, [sp, #4]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	4809      	ldr	r0, [pc, #36]	; (8002de4 <I2Cx_ReadBuffer+0x58>)
 8002dc0:	f002 fc70 	bl	80056a4 <HAL_I2C_Mem_Read>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8002dc8:	7bfb      	ldrb	r3, [r7, #15]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	e002      	b.n	8002dd8 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8002dd2:	f000 f809 	bl	8002de8 <I2Cx_Error>

    return 1;
 8002dd6:	2301      	movs	r3, #1
  }
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3710      	adds	r7, #16
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	200000a0 	.word	0x200000a0
 8002de4:	200007e8 	.word	0x200007e8

08002de8 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8002dec:	4803      	ldr	r0, [pc, #12]	; (8002dfc <I2Cx_Error+0x14>)
 8002dee:	f002 fb1b 	bl	8005428 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 8002df2:	f7ff ff11 	bl	8002c18 <I2Cx_Init>
}
 8002df6:	bf00      	nop
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	200007e8 	.word	0x200007e8

08002e00 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8002e04:	4819      	ldr	r0, [pc, #100]	; (8002e6c <SPIx_Init+0x6c>)
 8002e06:	f005 f900 	bl	800800a <HAL_SPI_GetState>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d12b      	bne.n	8002e68 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8002e10:	4b16      	ldr	r3, [pc, #88]	; (8002e6c <SPIx_Init+0x6c>)
 8002e12:	4a17      	ldr	r2, [pc, #92]	; (8002e70 <SPIx_Init+0x70>)
 8002e14:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002e16:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <SPIx_Init+0x6c>)
 8002e18:	2218      	movs	r2, #24
 8002e1a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8002e1c:	4b13      	ldr	r3, [pc, #76]	; (8002e6c <SPIx_Init+0x6c>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8002e22:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <SPIx_Init+0x6c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8002e28:	4b10      	ldr	r3, [pc, #64]	; (8002e6c <SPIx_Init+0x6c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <SPIx_Init+0x6c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <SPIx_Init+0x6c>)
 8002e36:	2207      	movs	r2, #7
 8002e38:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8002e3a:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <SPIx_Init+0x6c>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <SPIx_Init+0x6c>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <SPIx_Init+0x6c>)
 8002e48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e4c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8002e4e:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <SPIx_Init+0x6c>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8002e54:	4b05      	ldr	r3, [pc, #20]	; (8002e6c <SPIx_Init+0x6c>)
 8002e56:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e5a:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8002e5c:	4803      	ldr	r0, [pc, #12]	; (8002e6c <SPIx_Init+0x6c>)
 8002e5e:	f000 f853 	bl	8002f08 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8002e62:	4802      	ldr	r0, [pc, #8]	; (8002e6c <SPIx_Init+0x6c>)
 8002e64:	f004 fb47 	bl	80074f6 <HAL_SPI_Init>
  } 
}
 8002e68:	bf00      	nop
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	2000083c 	.word	0x2000083c
 8002e70:	40015000 	.word	0x40015000

08002e74 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002e82:	79fb      	ldrb	r3, [r7, #7]
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	4b09      	ldr	r3, [pc, #36]	; (8002eac <SPIx_Read+0x38>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f107 0108 	add.w	r1, r7, #8
 8002e8e:	4808      	ldr	r0, [pc, #32]	; (8002eb0 <SPIx_Read+0x3c>)
 8002e90:	f004 fd2e 	bl	80078f0 <HAL_SPI_Receive>
 8002e94:	4603      	mov	r3, r0
 8002e96:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002e98:	7bfb      	ldrb	r3, [r7, #15]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002e9e:	f000 f827 	bl	8002ef0 <SPIx_Error>
  }
  
  return readvalue;
 8002ea2:	68bb      	ldr	r3, [r7, #8]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	200000a4 	.word	0x200000a4
 8002eb0:	2000083c 	.word	0x2000083c

08002eb4 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b084      	sub	sp, #16
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002ec2:	4b09      	ldr	r3, [pc, #36]	; (8002ee8 <SPIx_Write+0x34>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	1db9      	adds	r1, r7, #6
 8002ec8:	2201      	movs	r2, #1
 8002eca:	4808      	ldr	r0, [pc, #32]	; (8002eec <SPIx_Write+0x38>)
 8002ecc:	f004 fbba 	bl	8007644 <HAL_SPI_Transmit>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8002eda:	f000 f809 	bl	8002ef0 <SPIx_Error>
  }
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	200000a4 	.word	0x200000a4
 8002eec:	2000083c 	.word	0x2000083c

08002ef0 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002ef4:	4803      	ldr	r0, [pc, #12]	; (8002f04 <SPIx_Error+0x14>)
 8002ef6:	f004 fb69 	bl	80075cc <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8002efa:	f7ff ff81 	bl	8002e00 <SPIx_Init>
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	2000083c 	.word	0x2000083c

08002f08 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b08a      	sub	sp, #40	; 0x28
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002f10:	2300      	movs	r3, #0
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	4b17      	ldr	r3, [pc, #92]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f18:	4a16      	ldr	r2, [pc, #88]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f1e:	6453      	str	r3, [r2, #68]	; 0x44
 8002f20:	4b14      	ldr	r3, [pc, #80]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
 8002f30:	4b10      	ldr	r3, [pc, #64]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	4a0f      	ldr	r2, [pc, #60]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f36:	f043 0320 	orr.w	r3, r3, #32
 8002f3a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3c:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <SPIx_MspInit+0x6c>)
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8002f48:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002f4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8002f52:	2302      	movs	r3, #2
 8002f54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8002f56:	2301      	movs	r3, #1
 8002f58:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8002f5a:	2305      	movs	r3, #5
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8002f5e:	f107 0314 	add.w	r3, r7, #20
 8002f62:	4619      	mov	r1, r3
 8002f64:	4804      	ldr	r0, [pc, #16]	; (8002f78 <SPIx_MspInit+0x70>)
 8002f66:	f001 ff3b 	bl	8004de0 <HAL_GPIO_Init>
}
 8002f6a:	bf00      	nop
 8002f6c:	3728      	adds	r7, #40	; 0x28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40023800 	.word	0x40023800
 8002f78:	40021400 	.word	0x40021400

08002f7c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002f82:	4b36      	ldr	r3, [pc, #216]	; (800305c <LCD_IO_Init+0xe0>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d164      	bne.n	8003054 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8002f8a:	4b34      	ldr	r3, [pc, #208]	; (800305c <LCD_IO_Init+0xe0>)
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002f90:	2300      	movs	r3, #0
 8002f92:	60bb      	str	r3, [r7, #8]
 8002f94:	4b32      	ldr	r3, [pc, #200]	; (8003060 <LCD_IO_Init+0xe4>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f98:	4a31      	ldr	r2, [pc, #196]	; (8003060 <LCD_IO_Init+0xe4>)
 8002f9a:	f043 0308 	orr.w	r3, r3, #8
 8002f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa0:	4b2f      	ldr	r3, [pc, #188]	; (8003060 <LCD_IO_Init+0xe4>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa4:	f003 0308 	and.w	r3, r3, #8
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8002fac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fb0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8002fbe:	f107 030c 	add.w	r3, r7, #12
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	4827      	ldr	r0, [pc, #156]	; (8003064 <LCD_IO_Init+0xe8>)
 8002fc6:	f001 ff0b 	bl	8004de0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	607b      	str	r3, [r7, #4]
 8002fce:	4b24      	ldr	r3, [pc, #144]	; (8003060 <LCD_IO_Init+0xe4>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd2:	4a23      	ldr	r2, [pc, #140]	; (8003060 <LCD_IO_Init+0xe4>)
 8002fd4:	f043 0308 	orr.w	r3, r3, #8
 8002fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fda:	4b21      	ldr	r3, [pc, #132]	; (8003060 <LCD_IO_Init+0xe4>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	f003 0308 	and.w	r3, r3, #8
 8002fe2:	607b      	str	r3, [r7, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002fe6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002fec:	2301      	movs	r3, #1
 8002fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002ff8:	f107 030c 	add.w	r3, r7, #12
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4819      	ldr	r0, [pc, #100]	; (8003064 <LCD_IO_Init+0xe8>)
 8003000:	f001 feee 	bl	8004de0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003004:	2300      	movs	r3, #0
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	4b15      	ldr	r3, [pc, #84]	; (8003060 <LCD_IO_Init+0xe4>)
 800300a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300c:	4a14      	ldr	r2, [pc, #80]	; (8003060 <LCD_IO_Init+0xe4>)
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	6313      	str	r3, [r2, #48]	; 0x30
 8003014:	4b12      	ldr	r3, [pc, #72]	; (8003060 <LCD_IO_Init+0xe4>)
 8003016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	603b      	str	r3, [r7, #0]
 800301e:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8003020:	2304      	movs	r3, #4
 8003022:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003024:	2301      	movs	r3, #1
 8003026:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003028:	2300      	movs	r3, #0
 800302a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800302c:	2302      	movs	r3, #2
 800302e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8003030:	f107 030c 	add.w	r3, r7, #12
 8003034:	4619      	mov	r1, r3
 8003036:	480c      	ldr	r0, [pc, #48]	; (8003068 <LCD_IO_Init+0xec>)
 8003038:	f001 fed2 	bl	8004de0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 800303c:	2200      	movs	r2, #0
 800303e:	2104      	movs	r1, #4
 8003040:	4809      	ldr	r0, [pc, #36]	; (8003068 <LCD_IO_Init+0xec>)
 8003042:	f002 f879 	bl	8005138 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8003046:	2201      	movs	r2, #1
 8003048:	2104      	movs	r1, #4
 800304a:	4807      	ldr	r0, [pc, #28]	; (8003068 <LCD_IO_Init+0xec>)
 800304c:	f002 f874 	bl	8005138 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8003050:	f7ff fed6 	bl	8002e00 <SPIx_Init>
  }
}
 8003054:	bf00      	nop
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20000894 	.word	0x20000894
 8003060:	40023800 	.word	0x40023800
 8003064:	40020c00 	.word	0x40020c00
 8003068:	40020800 	.word	0x40020800

0800306c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003076:	2201      	movs	r2, #1
 8003078:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800307c:	480a      	ldr	r0, [pc, #40]	; (80030a8 <LCD_IO_WriteData+0x3c>)
 800307e:	f002 f85b 	bl	8005138 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8003082:	2200      	movs	r2, #0
 8003084:	2104      	movs	r1, #4
 8003086:	4809      	ldr	r0, [pc, #36]	; (80030ac <LCD_IO_WriteData+0x40>)
 8003088:	f002 f856 	bl	8005138 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff ff10 	bl	8002eb4 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003094:	2201      	movs	r2, #1
 8003096:	2104      	movs	r1, #4
 8003098:	4804      	ldr	r0, [pc, #16]	; (80030ac <LCD_IO_WriteData+0x40>)
 800309a:	f002 f84d 	bl	8005138 <HAL_GPIO_WritePin>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	40020c00 	.word	0x40020c00
 80030ac:	40020800 	.word	0x40020800

080030b0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80030ba:	2200      	movs	r2, #0
 80030bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030c0:	480a      	ldr	r0, [pc, #40]	; (80030ec <LCD_IO_WriteReg+0x3c>)
 80030c2:	f002 f839 	bl	8005138 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80030c6:	2200      	movs	r2, #0
 80030c8:	2104      	movs	r1, #4
 80030ca:	4809      	ldr	r0, [pc, #36]	; (80030f0 <LCD_IO_WriteReg+0x40>)
 80030cc:	f002 f834 	bl	8005138 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff feed 	bl	8002eb4 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80030da:	2201      	movs	r2, #1
 80030dc:	2104      	movs	r1, #4
 80030de:	4804      	ldr	r0, [pc, #16]	; (80030f0 <LCD_IO_WriteReg+0x40>)
 80030e0:	f002 f82a 	bl	8005138 <HAL_GPIO_WritePin>
}
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40020c00 	.word	0x40020c00
 80030f0:	40020800 	.word	0x40020800

080030f4 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	460a      	mov	r2, r1
 80030fe:	80fb      	strh	r3, [r7, #6]
 8003100:	4613      	mov	r3, r2
 8003102:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8003108:	2200      	movs	r2, #0
 800310a:	2104      	movs	r1, #4
 800310c:	4810      	ldr	r0, [pc, #64]	; (8003150 <LCD_IO_ReadData+0x5c>)
 800310e:	f002 f813 	bl	8005138 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003112:	2200      	movs	r2, #0
 8003114:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003118:	480e      	ldr	r0, [pc, #56]	; (8003154 <LCD_IO_ReadData+0x60>)
 800311a:	f002 f80d 	bl	8005138 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800311e:	88fb      	ldrh	r3, [r7, #6]
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff fec7 	bl	8002eb4 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8003126:	797b      	ldrb	r3, [r7, #5]
 8003128:	4618      	mov	r0, r3
 800312a:	f7ff fea3 	bl	8002e74 <SPIx_Read>
 800312e:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8003130:	2201      	movs	r2, #1
 8003132:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003136:	4807      	ldr	r0, [pc, #28]	; (8003154 <LCD_IO_ReadData+0x60>)
 8003138:	f001 fffe 	bl	8005138 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800313c:	2201      	movs	r2, #1
 800313e:	2104      	movs	r1, #4
 8003140:	4803      	ldr	r0, [pc, #12]	; (8003150 <LCD_IO_ReadData+0x5c>)
 8003142:	f001 fff9 	bl	8005138 <HAL_GPIO_WritePin>
  
  return readvalue;
 8003146:	68fb      	ldr	r3, [r7, #12]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}
 8003150:	40020800 	.word	0x40020800
 8003154:	40020c00 	.word	0x40020c00

08003158 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f001 f8b3 	bl	80042cc <HAL_Delay>
}
 8003166:	bf00      	nop
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 800316e:	b580      	push	{r7, lr}
 8003170:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8003172:	f7ff fd51 	bl	8002c18 <I2Cx_Init>
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}

0800317a <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 800317e:	f7ff fd7d 	bl	8002c7c <I2Cx_ITConfig>
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}

08003186 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	71fb      	strb	r3, [r7, #7]
 8003190:	460b      	mov	r3, r1
 8003192:	71bb      	strb	r3, [r7, #6]
 8003194:	4613      	mov	r3, r2
 8003196:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8003198:	797a      	ldrb	r2, [r7, #5]
 800319a:	79b9      	ldrb	r1, [r7, #6]
 800319c:	79fb      	ldrb	r3, [r7, #7]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff fd9e 	bl	8002ce0 <I2Cx_WriteData>
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	460a      	mov	r2, r1
 80031b6:	71fb      	strb	r3, [r7, #7]
 80031b8:	4613      	mov	r3, r2
 80031ba:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80031bc:	79ba      	ldrb	r2, [r7, #6]
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	4611      	mov	r1, r2
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff fdb6 	bl	8002d34 <I2Cx_ReadData>
 80031c8:	4603      	mov	r3, r0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	603a      	str	r2, [r7, #0]
 80031da:	461a      	mov	r2, r3
 80031dc:	4603      	mov	r3, r0
 80031de:	71fb      	strb	r3, [r7, #7]
 80031e0:	460b      	mov	r3, r1
 80031e2:	71bb      	strb	r3, [r7, #6]
 80031e4:	4613      	mov	r3, r2
 80031e6:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 80031e8:	88bb      	ldrh	r3, [r7, #4]
 80031ea:	79b9      	ldrb	r1, [r7, #6]
 80031ec:	79f8      	ldrb	r0, [r7, #7]
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	f7ff fdcc 	bl	8002d8c <I2Cx_ReadBuffer>
 80031f4:	4603      	mov	r3, r0
 80031f6:	b29b      	uxth	r3, r3
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	f001 f85f 	bl	80042cc <HAL_Delay>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <BSP_LCD_Init_Flipped>:
/**
 * @brief  Initializes the LCD for flipped operation.
 * LCD orientation is rotated by 180.
 * @retval LCD state
 */
uint8_t BSP_LCD_Init_Flipped(void){
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
	flippedLcd = true;
 800321c:	4b03      	ldr	r3, [pc, #12]	; (800322c <BSP_LCD_Init_Flipped+0x14>)
 800321e:	2201      	movs	r2, #1
 8003220:	701a      	strb	r2, [r3, #0]
	return BSP_LCD_Init();
 8003222:	f000 f805 	bl	8003230 <BSP_LCD_Init>
 8003226:	4603      	mov	r3, r0
}
 8003228:	4618      	mov	r0, r3
 800322a:	bd80      	pop	{r7, pc}
 800322c:	200009d0 	.word	0x200009d0

08003230 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003234:	4b2d      	ldr	r3, [pc, #180]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003236:	4a2e      	ldr	r2, [pc, #184]	; (80032f0 <BSP_LCD_Init+0xc0>)
 8003238:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 800323a:	4b2c      	ldr	r3, [pc, #176]	; (80032ec <BSP_LCD_Init+0xbc>)
 800323c:	2209      	movs	r2, #9
 800323e:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8003240:	4b2a      	ldr	r3, [pc, #168]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003242:	2201      	movs	r2, #1
 8003244:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8003246:	4b29      	ldr	r3, [pc, #164]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003248:	221d      	movs	r2, #29
 800324a:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 800324c:	4b27      	ldr	r3, [pc, #156]	; (80032ec <BSP_LCD_Init+0xbc>)
 800324e:	2203      	movs	r2, #3
 8003250:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8003252:	4b26      	ldr	r3, [pc, #152]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003254:	f240 120d 	movw	r2, #269	; 0x10d
 8003258:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800325a:	4b24      	ldr	r3, [pc, #144]	; (80032ec <BSP_LCD_Init+0xbc>)
 800325c:	f240 1243 	movw	r2, #323	; 0x143
 8003260:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8003262:	4b22      	ldr	r3, [pc, #136]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003264:	f240 1217 	movw	r2, #279	; 0x117
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800326a:	4b20      	ldr	r3, [pc, #128]	; (80032ec <BSP_LCD_Init+0xbc>)
 800326c:	f240 1247 	movw	r2, #327	; 0x147
 8003270:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8003272:	4b1e      	ldr	r3, [pc, #120]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003274:	2200      	movs	r2, #0
 8003276:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800327a:	4b1c      	ldr	r3, [pc, #112]	; (80032ec <BSP_LCD_Init+0xbc>)
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8003282:	4b1a      	ldr	r3, [pc, #104]	; (80032ec <BSP_LCD_Init+0xbc>)
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800328a:	4b1a      	ldr	r3, [pc, #104]	; (80032f4 <BSP_LCD_Init+0xc4>)
 800328c:	2208      	movs	r2, #8
 800328e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8003290:	4b18      	ldr	r3, [pc, #96]	; (80032f4 <BSP_LCD_Init+0xc4>)
 8003292:	22c0      	movs	r2, #192	; 0xc0
 8003294:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8003296:	4b17      	ldr	r3, [pc, #92]	; (80032f4 <BSP_LCD_Init+0xc4>)
 8003298:	2204      	movs	r2, #4
 800329a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800329c:	4b15      	ldr	r3, [pc, #84]	; (80032f4 <BSP_LCD_Init+0xc4>)
 800329e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032a2:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80032a4:	4813      	ldr	r0, [pc, #76]	; (80032f4 <BSP_LCD_Init+0xc4>)
 80032a6:	f003 fedd 	bl	8007064 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <BSP_LCD_Init+0xbc>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80032b0:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <BSP_LCD_Init+0xbc>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80032b6:	4b0d      	ldr	r3, [pc, #52]	; (80032ec <BSP_LCD_Init+0xbc>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80032bc:	4b0b      	ldr	r3, [pc, #44]	; (80032ec <BSP_LCD_Init+0xbc>)
 80032be:	2200      	movs	r2, #0
 80032c0:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80032c2:	f000 faad 	bl	8003820 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80032c6:	4809      	ldr	r0, [pc, #36]	; (80032ec <BSP_LCD_Init+0xbc>)
 80032c8:	f002 ff78 	bl	80061bc <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80032cc:	4b0a      	ldr	r3, [pc, #40]	; (80032f8 <BSP_LCD_Init+0xc8>)
 80032ce:	4a0b      	ldr	r2, [pc, #44]	; (80032fc <BSP_LCD_Init+0xcc>)
 80032d0:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80032d2:	4b09      	ldr	r3, [pc, #36]	; (80032f8 <BSP_LCD_Init+0xc8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80032da:	f000 fcaf 	bl	8003c3c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80032de:	4808      	ldr	r0, [pc, #32]	; (8003300 <BSP_LCD_Init+0xd0>)
 80032e0:	f000 f8ce 	bl	8003480 <BSP_LCD_SetFont>

  return LCD_OK;
 80032e4:	2300      	movs	r3, #0
}  
 80032e6:	4618      	mov	r0, r3
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	20000898 	.word	0x20000898
 80032f0:	40016800 	.word	0x40016800
 80032f4:	20000980 	.word	0x20000980
 80032f8:	200009cc 	.word	0x200009cc
 80032fc:	20000038 	.word	0x20000038
 8003300:	200000a8 	.word	0x200000a8

08003304 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <BSP_LCD_GetXSize+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330e:	4798      	blx	r3
 8003310:	4603      	mov	r3, r0
}
 8003312:	4618      	mov	r0, r3
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	200009cc 	.word	0x200009cc

0800331c <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <BSP_LCD_GetYSize+0x14>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003326:	4798      	blx	r3
 8003328:	4603      	mov	r3, r0
}
 800332a:	4618      	mov	r0, r3
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	200009cc 	.word	0x200009cc

08003334 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003334:	b580      	push	{r7, lr}
 8003336:	b090      	sub	sp, #64	; 0x40
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	6039      	str	r1, [r7, #0]
 800333e:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003344:	f7ff ffde 	bl	8003304 <BSP_LCD_GetXSize>
 8003348:	4603      	mov	r3, r0
 800334a:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003350:	f7ff ffe4 	bl	800331c <BSP_LCD_GetYSize>
 8003354:	4603      	mov	r3, r0
 8003356:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003358:	2300      	movs	r3, #0
 800335a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8003360:	23ff      	movs	r3, #255	; 0xff
 8003362:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8003368:	2300      	movs	r3, #0
 800336a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8003374:	2300      	movs	r3, #0
 8003376:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800337a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800337e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003380:	2307      	movs	r3, #7
 8003382:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8003384:	f7ff ffbe 	bl	8003304 <BSP_LCD_GetXSize>
 8003388:	4603      	mov	r3, r0
 800338a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800338c:	f7ff ffc6 	bl	800331c <BSP_LCD_GetYSize>
 8003390:	4603      	mov	r3, r0
 8003392:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8003394:	88fa      	ldrh	r2, [r7, #6]
 8003396:	f107 030c 	add.w	r3, r7, #12
 800339a:	4619      	mov	r1, r3
 800339c:	4814      	ldr	r0, [pc, #80]	; (80033f0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800339e:	f002 ffe7 	bl	8006370 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80033a2:	88fa      	ldrh	r2, [r7, #6]
 80033a4:	4913      	ldr	r1, [pc, #76]	; (80033f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033a6:	4613      	mov	r3, r2
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	3304      	adds	r3, #4
 80033b2:	f04f 32ff 	mov.w	r2, #4294967295
 80033b6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80033b8:	88fa      	ldrh	r2, [r7, #6]
 80033ba:	490e      	ldr	r1, [pc, #56]	; (80033f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	3308      	adds	r3, #8
 80033c8:	4a0b      	ldr	r2, [pc, #44]	; (80033f8 <BSP_LCD_LayerDefaultInit+0xc4>)
 80033ca:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80033cc:	88fa      	ldrh	r2, [r7, #6]
 80033ce:	4909      	ldr	r1, [pc, #36]	; (80033f4 <BSP_LCD_LayerDefaultInit+0xc0>)
 80033d0:	4613      	mov	r3, r2
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80033de:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80033e0:	4803      	ldr	r0, [pc, #12]	; (80033f0 <BSP_LCD_LayerDefaultInit+0xbc>)
 80033e2:	f003 f803 	bl	80063ec <HAL_LTDC_EnableDither>
}
 80033e6:	bf00      	nop
 80033e8:	3740      	adds	r7, #64	; 0x40
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000898 	.word	0x20000898
 80033f4:	200009b4 	.word	0x200009b4
 80033f8:	200000a8 	.word	0x200000a8

080033fc <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <BSP_LCD_SelectLayer+0x1c>)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6013      	str	r3, [r2, #0]
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	200009b0 	.word	0x200009b0

0800341c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003424:	4b07      	ldr	r3, [pc, #28]	; (8003444 <BSP_LCD_SetTextColor+0x28>)
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	4907      	ldr	r1, [pc, #28]	; (8003448 <BSP_LCD_SetTextColor+0x2c>)
 800342a:	4613      	mov	r3, r2
 800342c:	005b      	lsls	r3, r3, #1
 800342e:	4413      	add	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	440b      	add	r3, r1
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	601a      	str	r2, [r3, #0]
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	200009b0 	.word	0x200009b0
 8003448:	200009b4 	.word	0x200009b4

0800344c <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003454:	4b08      	ldr	r3, [pc, #32]	; (8003478 <BSP_LCD_SetBackColor+0x2c>)
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	4908      	ldr	r1, [pc, #32]	; (800347c <BSP_LCD_SetBackColor+0x30>)
 800345a:	4613      	mov	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	4413      	add	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	3304      	adds	r3, #4
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	601a      	str	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	370c      	adds	r7, #12
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	200009b0 	.word	0x200009b0
 800347c:	200009b4 	.word	0x200009b4

08003480 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8003488:	4b08      	ldr	r3, [pc, #32]	; (80034ac <BSP_LCD_SetFont+0x2c>)
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	4908      	ldr	r1, [pc, #32]	; (80034b0 <BSP_LCD_SetFont+0x30>)
 800348e:	4613      	mov	r3, r2
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	4413      	add	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	3308      	adds	r3, #8
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	601a      	str	r2, [r3, #0]
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	200009b0 	.word	0x200009b0
 80034b0:	200009b4 	.word	0x200009b4

080034b4 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80034b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034b6:	b085      	sub	sp, #20
 80034b8:	af02      	add	r7, sp, #8
 80034ba:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80034bc:	4b0f      	ldr	r3, [pc, #60]	; (80034fc <BSP_LCD_Clear+0x48>)
 80034be:	681c      	ldr	r4, [r3, #0]
 80034c0:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <BSP_LCD_Clear+0x48>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a0e      	ldr	r2, [pc, #56]	; (8003500 <BSP_LCD_Clear+0x4c>)
 80034c6:	2134      	movs	r1, #52	; 0x34
 80034c8:	fb01 f303 	mul.w	r3, r1, r3
 80034cc:	4413      	add	r3, r2
 80034ce:	335c      	adds	r3, #92	; 0x5c
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	461e      	mov	r6, r3
 80034d4:	f7ff ff16 	bl	8003304 <BSP_LCD_GetXSize>
 80034d8:	4605      	mov	r5, r0
 80034da:	f7ff ff1f 	bl	800331c <BSP_LCD_GetYSize>
 80034de:	4602      	mov	r2, r0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	2300      	movs	r3, #0
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	4613      	mov	r3, r2
 80034ea:	462a      	mov	r2, r5
 80034ec:	4631      	mov	r1, r6
 80034ee:	4620      	mov	r0, r4
 80034f0:	f000 fb6c 	bl	8003bcc <FillBuffer>
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034fc:	200009b0 	.word	0x200009b0
 8003500:	20000898 	.word	0x20000898

08003504 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003504:	b590      	push	{r4, r7, lr}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	4603      	mov	r3, r0
 800350c:	80fb      	strh	r3, [r7, #6]
 800350e:	460b      	mov	r3, r1
 8003510:	80bb      	strh	r3, [r7, #4]
 8003512:	4613      	mov	r3, r2
 8003514:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003516:	4b1b      	ldr	r3, [pc, #108]	; (8003584 <BSP_LCD_DisplayChar+0x80>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	491b      	ldr	r1, [pc, #108]	; (8003588 <BSP_LCD_DisplayChar+0x84>)
 800351c:	4613      	mov	r3, r2
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	3308      	adds	r3, #8
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6819      	ldr	r1, [r3, #0]
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003532:	4b14      	ldr	r3, [pc, #80]	; (8003584 <BSP_LCD_DisplayChar+0x80>)
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	4c14      	ldr	r4, [pc, #80]	; (8003588 <BSP_LCD_DisplayChar+0x84>)
 8003538:	4613      	mov	r3, r2
 800353a:	005b      	lsls	r3, r3, #1
 800353c:	4413      	add	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4423      	add	r3, r4
 8003542:	3308      	adds	r3, #8
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003548:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800354c:	4b0d      	ldr	r3, [pc, #52]	; (8003584 <BSP_LCD_DisplayChar+0x80>)
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	4c0d      	ldr	r4, [pc, #52]	; (8003588 <BSP_LCD_DisplayChar+0x84>)
 8003552:	4613      	mov	r3, r2
 8003554:	005b      	lsls	r3, r3, #1
 8003556:	4413      	add	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4423      	add	r3, r4
 800355c:	3308      	adds	r3, #8
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	889b      	ldrh	r3, [r3, #4]
 8003562:	3307      	adds	r3, #7
 8003564:	2b00      	cmp	r3, #0
 8003566:	da00      	bge.n	800356a <BSP_LCD_DisplayChar+0x66>
 8003568:	3307      	adds	r3, #7
 800356a:	10db      	asrs	r3, r3, #3
 800356c:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003570:	18ca      	adds	r2, r1, r3
 8003572:	88b9      	ldrh	r1, [r7, #4]
 8003574:	88fb      	ldrh	r3, [r7, #6]
 8003576:	4618      	mov	r0, r3
 8003578:	f000 fa6e 	bl	8003a58 <DrawChar>
}
 800357c:	bf00      	nop
 800357e:	370c      	adds	r7, #12
 8003580:	46bd      	mov	sp, r7
 8003582:	bd90      	pop	{r4, r7, pc}
 8003584:	200009b0 	.word	0x200009b0
 8003588:	200009b4 	.word	0x200009b4

0800358c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800358c:	b5b0      	push	{r4, r5, r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af00      	add	r7, sp, #0
 8003592:	60ba      	str	r2, [r7, #8]
 8003594:	461a      	mov	r2, r3
 8003596:	4603      	mov	r3, r0
 8003598:	81fb      	strh	r3, [r7, #14]
 800359a:	460b      	mov	r3, r1
 800359c:	81bb      	strh	r3, [r7, #12]
 800359e:	4613      	mov	r3, r2
 80035a0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80035a2:	2301      	movs	r3, #1
 80035a4:	83fb      	strh	r3, [r7, #30]
 80035a6:	2300      	movs	r3, #0
 80035a8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80035aa:	2300      	movs	r3, #0
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80035b6:	e002      	b.n	80035be <BSP_LCD_DisplayStringAt+0x32>
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	3301      	adds	r3, #1
 80035bc:	61bb      	str	r3, [r7, #24]
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	617a      	str	r2, [r7, #20]
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1f6      	bne.n	80035b8 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80035ca:	f7ff fe9b 	bl	8003304 <BSP_LCD_GetXSize>
 80035ce:	4601      	mov	r1, r0
 80035d0:	4b4b      	ldr	r3, [pc, #300]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	484b      	ldr	r0, [pc, #300]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 80035d6:	4613      	mov	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4403      	add	r3, r0
 80035e0:	3308      	adds	r3, #8
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	889b      	ldrh	r3, [r3, #4]
 80035e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80035ea:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80035ec:	79fb      	ldrb	r3, [r7, #7]
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d01c      	beq.n	800362c <BSP_LCD_DisplayStringAt+0xa0>
 80035f2:	2b03      	cmp	r3, #3
 80035f4:	dc33      	bgt.n	800365e <BSP_LCD_DisplayStringAt+0xd2>
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d002      	beq.n	8003600 <BSP_LCD_DisplayStringAt+0x74>
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d019      	beq.n	8003632 <BSP_LCD_DisplayStringAt+0xa6>
 80035fe:	e02e      	b.n	800365e <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	1ad1      	subs	r1, r2, r3
 8003606:	4b3e      	ldr	r3, [pc, #248]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	483e      	ldr	r0, [pc, #248]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 800360c:	4613      	mov	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4413      	add	r3, r2
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4403      	add	r3, r0
 8003616:	3308      	adds	r3, #8
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	889b      	ldrh	r3, [r3, #4]
 800361c:	fb01 f303 	mul.w	r3, r1, r3
 8003620:	085b      	lsrs	r3, r3, #1
 8003622:	b29a      	uxth	r2, r3
 8003624:	89fb      	ldrh	r3, [r7, #14]
 8003626:	4413      	add	r3, r2
 8003628:	83fb      	strh	r3, [r7, #30]
      break;
 800362a:	e01b      	b.n	8003664 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800362c:	89fb      	ldrh	r3, [r7, #14]
 800362e:	83fb      	strh	r3, [r7, #30]
      break;
 8003630:	e018      	b.n	8003664 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	b299      	uxth	r1, r3
 800363a:	4b31      	ldr	r3, [pc, #196]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	4831      	ldr	r0, [pc, #196]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 8003640:	4613      	mov	r3, r2
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	4413      	add	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	4403      	add	r3, r0
 800364a:	3308      	adds	r3, #8
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	889b      	ldrh	r3, [r3, #4]
 8003650:	fb11 f303 	smulbb	r3, r1, r3
 8003654:	b29a      	uxth	r2, r3
 8003656:	89fb      	ldrh	r3, [r7, #14]
 8003658:	4413      	add	r3, r2
 800365a:	83fb      	strh	r3, [r7, #30]
      break;
 800365c:	e002      	b.n	8003664 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800365e:	89fb      	ldrh	r3, [r7, #14]
 8003660:	83fb      	strh	r3, [r7, #30]
      break;
 8003662:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003664:	e01a      	b.n	800369c <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	781a      	ldrb	r2, [r3, #0]
 800366a:	89b9      	ldrh	r1, [r7, #12]
 800366c:	8bfb      	ldrh	r3, [r7, #30]
 800366e:	4618      	mov	r0, r3
 8003670:	f7ff ff48 	bl	8003504 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003674:	4b22      	ldr	r3, [pc, #136]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	4922      	ldr	r1, [pc, #136]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 800367a:	4613      	mov	r3, r2
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	4413      	add	r3, r2
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	440b      	add	r3, r1
 8003684:	3308      	adds	r3, #8
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	889a      	ldrh	r2, [r3, #4]
 800368a:	8bfb      	ldrh	r3, [r7, #30]
 800368c:	4413      	add	r3, r2
 800368e:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	3301      	adds	r3, #1
 8003694:	60bb      	str	r3, [r7, #8]
    i++;
 8003696:	8bbb      	ldrh	r3, [r7, #28]
 8003698:	3301      	adds	r3, #1
 800369a:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	bf14      	ite	ne
 80036a4:	2301      	movne	r3, #1
 80036a6:	2300      	moveq	r3, #0
 80036a8:	b2dc      	uxtb	r4, r3
 80036aa:	f7ff fe2b 	bl	8003304 <BSP_LCD_GetXSize>
 80036ae:	8bb9      	ldrh	r1, [r7, #28]
 80036b0:	4b13      	ldr	r3, [pc, #76]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	4d13      	ldr	r5, [pc, #76]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 80036b6:	4613      	mov	r3, r2
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	4413      	add	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	442b      	add	r3, r5
 80036c0:	3308      	adds	r3, #8
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	889b      	ldrh	r3, [r3, #4]
 80036c6:	fb01 f303 	mul.w	r3, r1, r3
 80036ca:	1ac3      	subs	r3, r0, r3
 80036cc:	b299      	uxth	r1, r3
 80036ce:	4b0c      	ldr	r3, [pc, #48]	; (8003700 <BSP_LCD_DisplayStringAt+0x174>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	480c      	ldr	r0, [pc, #48]	; (8003704 <BSP_LCD_DisplayStringAt+0x178>)
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4403      	add	r3, r0
 80036de:	3308      	adds	r3, #8
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	889b      	ldrh	r3, [r3, #4]
 80036e4:	4299      	cmp	r1, r3
 80036e6:	bf2c      	ite	cs
 80036e8:	2301      	movcs	r3, #1
 80036ea:	2300      	movcc	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	4023      	ands	r3, r4
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d1b7      	bne.n	8003666 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 80036f6:	bf00      	nop
 80036f8:	bf00      	nop
 80036fa:	3720      	adds	r7, #32
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bdb0      	pop	{r4, r5, r7, pc}
 8003700:	200009b0 	.word	0x200009b0
 8003704:	200009b4 	.word	0x200009b4

08003708 <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800370c:	b086      	sub	sp, #24
 800370e:	af02      	add	r7, sp, #8
 8003710:	4604      	mov	r4, r0
 8003712:	4608      	mov	r0, r1
 8003714:	4611      	mov	r1, r2
 8003716:	461a      	mov	r2, r3
 8003718:	4623      	mov	r3, r4
 800371a:	80fb      	strh	r3, [r7, #6]
 800371c:	4603      	mov	r3, r0
 800371e:	80bb      	strh	r3, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	807b      	strh	r3, [r7, #2]
 8003724:	4613      	mov	r3, r2
 8003726:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800372c:	4b30      	ldr	r3, [pc, #192]	; (80037f0 <BSP_LCD_FillRect+0xe8>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4930      	ldr	r1, [pc, #192]	; (80037f4 <BSP_LCD_FillRect+0xec>)
 8003732:	4613      	mov	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	4413      	add	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4618      	mov	r0, r3
 8003740:	f7ff fe6c 	bl	800341c <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003744:	4b2c      	ldr	r3, [pc, #176]	; (80037f8 <BSP_LCD_FillRect+0xf0>)
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01b      	beq.n	8003784 <BSP_LCD_FillRect+0x7c>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +76800); //Rotate by 180
 800374c:	4b28      	ldr	r3, [pc, #160]	; (80037f0 <BSP_LCD_FillRect+0xe8>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a2a      	ldr	r2, [pc, #168]	; (80037fc <BSP_LCD_FillRect+0xf4>)
 8003752:	2134      	movs	r1, #52	; 0x34
 8003754:	fb01 f303 	mul.w	r3, r1, r3
 8003758:	4413      	add	r3, r2
 800375a:	335c      	adds	r3, #92	; 0x5c
 800375c:	681c      	ldr	r4, [r3, #0]
 800375e:	f7ff fdd1 	bl	8003304 <BSP_LCD_GetXSize>
 8003762:	4603      	mov	r3, r0
 8003764:	425b      	negs	r3, r3
 8003766:	88b9      	ldrh	r1, [r7, #4]
 8003768:	883a      	ldrh	r2, [r7, #0]
 800376a:	440a      	add	r2, r1
 800376c:	fb02 f303 	mul.w	r3, r2, r3
 8003770:	88f9      	ldrh	r1, [r7, #6]
 8003772:	887a      	ldrh	r2, [r7, #2]
 8003774:	440a      	add	r2, r1
 8003776:	1a9b      	subs	r3, r3, r2
 8003778:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4423      	add	r3, r4
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	e013      	b.n	80037ac <BSP_LCD_FillRect+0xa4>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003784:	4b1a      	ldr	r3, [pc, #104]	; (80037f0 <BSP_LCD_FillRect+0xe8>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a1c      	ldr	r2, [pc, #112]	; (80037fc <BSP_LCD_FillRect+0xf4>)
 800378a:	2134      	movs	r1, #52	; 0x34
 800378c:	fb01 f303 	mul.w	r3, r1, r3
 8003790:	4413      	add	r3, r2
 8003792:	335c      	adds	r3, #92	; 0x5c
 8003794:	681c      	ldr	r4, [r3, #0]
 8003796:	f7ff fdb5 	bl	8003304 <BSP_LCD_GetXSize>
 800379a:	4602      	mov	r2, r0
 800379c:	88bb      	ldrh	r3, [r7, #4]
 800379e:	fb03 f202 	mul.w	r2, r3, r2
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	4423      	add	r3, r4
 80037aa:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80037ac:	4b10      	ldr	r3, [pc, #64]	; (80037f0 <BSP_LCD_FillRect+0xe8>)
 80037ae:	681c      	ldr	r4, [r3, #0]
 80037b0:	68fd      	ldr	r5, [r7, #12]
 80037b2:	887e      	ldrh	r6, [r7, #2]
 80037b4:	f8b7 8000 	ldrh.w	r8, [r7]
 80037b8:	f7ff fda4 	bl	8003304 <BSP_LCD_GetXSize>
 80037bc:	4602      	mov	r2, r0
 80037be:	887b      	ldrh	r3, [r7, #2]
 80037c0:	1ad1      	subs	r1, r2, r3
 80037c2:	4b0b      	ldr	r3, [pc, #44]	; (80037f0 <BSP_LCD_FillRect+0xe8>)
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	480b      	ldr	r0, [pc, #44]	; (80037f4 <BSP_LCD_FillRect+0xec>)
 80037c8:	4613      	mov	r3, r2
 80037ca:	005b      	lsls	r3, r3, #1
 80037cc:	4413      	add	r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	4403      	add	r3, r0
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	9301      	str	r3, [sp, #4]
 80037d6:	9100      	str	r1, [sp, #0]
 80037d8:	4643      	mov	r3, r8
 80037da:	4632      	mov	r2, r6
 80037dc:	4629      	mov	r1, r5
 80037de:	4620      	mov	r0, r4
 80037e0:	f000 f9f4 	bl	8003bcc <FillBuffer>
}
 80037e4:	bf00      	nop
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037ee:	bf00      	nop
 80037f0:	200009b0 	.word	0x200009b0
 80037f4:	200009b4 	.word	0x200009b4
 80037f8:	200009d0 	.word	0x200009d0
 80037fc:	20000898 	.word	0x20000898

08003800 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003804:	4b05      	ldr	r3, [pc, #20]	; (800381c <BSP_LCD_DisplayOn+0x1c>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800380e:	4b03      	ldr	r3, [pc, #12]	; (800381c <BSP_LCD_DisplayOn+0x1c>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	4798      	blx	r3
  }
}
 8003816:	bf00      	nop
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	200009cc 	.word	0x200009cc

08003820 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08e      	sub	sp, #56	; 0x38
 8003824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	623b      	str	r3, [r7, #32]
 800382a:	4b61      	ldr	r3, [pc, #388]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 800382c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382e:	4a60      	ldr	r2, [pc, #384]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003830:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003834:	6453      	str	r3, [r2, #68]	; 0x44
 8003836:	4b5e      	ldr	r3, [pc, #376]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800383e:	623b      	str	r3, [r7, #32]
 8003840:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]
 8003846:	4b5a      	ldr	r3, [pc, #360]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	4a59      	ldr	r2, [pc, #356]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 800384c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003850:	6313      	str	r3, [r2, #48]	; 0x30
 8003852:	4b57      	ldr	r3, [pc, #348]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800385a:	61fb      	str	r3, [r7, #28]
 800385c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800385e:	2300      	movs	r3, #0
 8003860:	61bb      	str	r3, [r7, #24]
 8003862:	4b53      	ldr	r3, [pc, #332]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003866:	4a52      	ldr	r2, [pc, #328]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003868:	f043 0301 	orr.w	r3, r3, #1
 800386c:	6313      	str	r3, [r2, #48]	; 0x30
 800386e:	4b50      	ldr	r3, [pc, #320]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	61bb      	str	r3, [r7, #24]
 8003878:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	4b4c      	ldr	r3, [pc, #304]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003882:	4a4b      	ldr	r2, [pc, #300]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 8003884:	f043 0302 	orr.w	r3, r3, #2
 8003888:	6313      	str	r3, [r2, #48]	; 0x30
 800388a:	4b49      	ldr	r3, [pc, #292]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003896:	2300      	movs	r3, #0
 8003898:	613b      	str	r3, [r7, #16]
 800389a:	4b45      	ldr	r3, [pc, #276]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 800389c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389e:	4a44      	ldr	r2, [pc, #272]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038a0:	f043 0304 	orr.w	r3, r3, #4
 80038a4:	6313      	str	r3, [r2, #48]	; 0x30
 80038a6:	4b42      	ldr	r3, [pc, #264]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	f003 0304 	and.w	r3, r3, #4
 80038ae:	613b      	str	r3, [r7, #16]
 80038b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
 80038b6:	4b3e      	ldr	r3, [pc, #248]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ba:	4a3d      	ldr	r2, [pc, #244]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038bc:	f043 0308 	orr.w	r3, r3, #8
 80038c0:	6313      	str	r3, [r2, #48]	; 0x30
 80038c2:	4b3b      	ldr	r3, [pc, #236]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80038ce:	2300      	movs	r3, #0
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	4b37      	ldr	r3, [pc, #220]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d6:	4a36      	ldr	r2, [pc, #216]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038d8:	f043 0320 	orr.w	r3, r3, #32
 80038dc:	6313      	str	r3, [r2, #48]	; 0x30
 80038de:	4b34      	ldr	r3, [pc, #208]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	f003 0320 	and.w	r3, r3, #32
 80038e6:	60bb      	str	r3, [r7, #8]
 80038e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80038ea:	2300      	movs	r3, #0
 80038ec:	607b      	str	r3, [r7, #4]
 80038ee:	4b30      	ldr	r3, [pc, #192]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	4a2f      	ldr	r2, [pc, #188]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038f8:	6313      	str	r3, [r2, #48]	; 0x30
 80038fa:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <BSP_LCD_MspInit+0x190>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003902:	607b      	str	r3, [r7, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003906:	f641 0358 	movw	r3, #6232	; 0x1858
 800390a:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800390c:	2302      	movs	r3, #2
 800390e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003910:	2300      	movs	r3, #0
 8003912:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003914:	2302      	movs	r3, #2
 8003916:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003918:	230e      	movs	r3, #14
 800391a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800391c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003920:	4619      	mov	r1, r3
 8003922:	4824      	ldr	r0, [pc, #144]	; (80039b4 <BSP_LCD_MspInit+0x194>)
 8003924:	f001 fa5c 	bl	8004de0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8003928:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800392c:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800392e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003932:	4619      	mov	r1, r3
 8003934:	4820      	ldr	r0, [pc, #128]	; (80039b8 <BSP_LCD_MspInit+0x198>)
 8003936:	f001 fa53 	bl	8004de0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800393a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800393e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003944:	4619      	mov	r1, r3
 8003946:	481d      	ldr	r0, [pc, #116]	; (80039bc <BSP_LCD_MspInit+0x19c>)
 8003948:	f001 fa4a 	bl	8004de0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800394c:	2348      	movs	r3, #72	; 0x48
 800394e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003950:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003954:	4619      	mov	r1, r3
 8003956:	481a      	ldr	r0, [pc, #104]	; (80039c0 <BSP_LCD_MspInit+0x1a0>)
 8003958:	f001 fa42 	bl	8004de0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800395c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003960:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8003962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003966:	4619      	mov	r1, r3
 8003968:	4816      	ldr	r0, [pc, #88]	; (80039c4 <BSP_LCD_MspInit+0x1a4>)
 800396a:	f001 fa39 	bl	8004de0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800396e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8003972:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003974:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003978:	4619      	mov	r1, r3
 800397a:	4813      	ldr	r0, [pc, #76]	; (80039c8 <BSP_LCD_MspInit+0x1a8>)
 800397c:	f001 fa30 	bl	8004de0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8003980:	2303      	movs	r3, #3
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8003984:	2309      	movs	r3, #9
 8003986:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800398c:	4619      	mov	r1, r3
 800398e:	480a      	ldr	r0, [pc, #40]	; (80039b8 <BSP_LCD_MspInit+0x198>)
 8003990:	f001 fa26 	bl	8004de0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8003994:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800399a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800399e:	4619      	mov	r1, r3
 80039a0:	4809      	ldr	r0, [pc, #36]	; (80039c8 <BSP_LCD_MspInit+0x1a8>)
 80039a2:	f001 fa1d 	bl	8004de0 <HAL_GPIO_Init>
}
 80039a6:	bf00      	nop
 80039a8:	3738      	adds	r7, #56	; 0x38
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800
 80039b4:	40020000 	.word	0x40020000
 80039b8:	40020400 	.word	0x40020400
 80039bc:	40020800 	.word	0x40020800
 80039c0:	40020c00 	.word	0x40020c00
 80039c4:	40021400 	.word	0x40021400
 80039c8:	40021800 	.word	0x40021800

080039cc <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80039cc:	b5b0      	push	{r4, r5, r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	4603      	mov	r3, r0
 80039d4:	603a      	str	r2, [r7, #0]
 80039d6:	80fb      	strh	r3, [r7, #6]
 80039d8:	460b      	mov	r3, r1
 80039da:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 80039dc:	4b1b      	ldr	r3, [pc, #108]	; (8003a4c <BSP_LCD_DrawPixel+0x80>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d018      	beq.n	8003a16 <BSP_LCD_DrawPixel+0x4a>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (76800 - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180
 80039e4:	4b1a      	ldr	r3, [pc, #104]	; (8003a50 <BSP_LCD_DrawPixel+0x84>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a1a      	ldr	r2, [pc, #104]	; (8003a54 <BSP_LCD_DrawPixel+0x88>)
 80039ea:	2134      	movs	r1, #52	; 0x34
 80039ec:	fb01 f303 	mul.w	r3, r1, r3
 80039f0:	4413      	add	r3, r2
 80039f2:	335c      	adds	r3, #92	; 0x5c
 80039f4:	681c      	ldr	r4, [r3, #0]
 80039f6:	88fd      	ldrh	r5, [r7, #6]
 80039f8:	f7ff fc84 	bl	8003304 <BSP_LCD_GetXSize>
 80039fc:	4602      	mov	r2, r0
 80039fe:	88bb      	ldrh	r3, [r7, #4]
 8003a00:	fb02 f303 	mul.w	r3, r2, r3
 8003a04:	442b      	add	r3, r5
 8003a06:	f5c3 3396 	rsb	r3, r3, #76800	; 0x12c00
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4423      	add	r3, r4
 8003a0e:	461a      	mov	r2, r3
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8003a14:	e015      	b.n	8003a42 <BSP_LCD_DrawPixel+0x76>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8003a16:	4b0e      	ldr	r3, [pc, #56]	; (8003a50 <BSP_LCD_DrawPixel+0x84>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a0e      	ldr	r2, [pc, #56]	; (8003a54 <BSP_LCD_DrawPixel+0x88>)
 8003a1c:	2134      	movs	r1, #52	; 0x34
 8003a1e:	fb01 f303 	mul.w	r3, r1, r3
 8003a22:	4413      	add	r3, r2
 8003a24:	335c      	adds	r3, #92	; 0x5c
 8003a26:	681c      	ldr	r4, [r3, #0]
 8003a28:	88bd      	ldrh	r5, [r7, #4]
 8003a2a:	f7ff fc6b 	bl	8003304 <BSP_LCD_GetXSize>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	fb03 f205 	mul.w	r2, r3, r5
 8003a34:	88fb      	ldrh	r3, [r7, #6]
 8003a36:	4413      	add	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4423      	add	r3, r4
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	6013      	str	r3, [r2, #0]
}
 8003a42:	bf00      	nop
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bdb0      	pop	{r4, r5, r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	200009d0 	.word	0x200009d0
 8003a50:	200009b0 	.word	0x200009b0
 8003a54:	20000898 	.word	0x20000898

08003a58 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b088      	sub	sp, #32
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	4603      	mov	r3, r0
 8003a60:	603a      	str	r2, [r7, #0]
 8003a62:	80fb      	strh	r3, [r7, #6]
 8003a64:	460b      	mov	r3, r1
 8003a66:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61fb      	str	r3, [r7, #28]
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8003a74:	4b53      	ldr	r3, [pc, #332]	; (8003bc4 <DrawChar+0x16c>)
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	4953      	ldr	r1, [pc, #332]	; (8003bc8 <DrawChar+0x170>)
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	4413      	add	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	440b      	add	r3, r1
 8003a84:	3308      	adds	r3, #8
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	88db      	ldrh	r3, [r3, #6]
 8003a8a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003a8c:	4b4d      	ldr	r3, [pc, #308]	; (8003bc4 <DrawChar+0x16c>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	494d      	ldr	r1, [pc, #308]	; (8003bc8 <DrawChar+0x170>)
 8003a92:	4613      	mov	r3, r2
 8003a94:	005b      	lsls	r3, r3, #1
 8003a96:	4413      	add	r3, r2
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	3308      	adds	r3, #8
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	889b      	ldrh	r3, [r3, #4]
 8003aa2:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8003aa4:	8a3b      	ldrh	r3, [r7, #16]
 8003aa6:	3307      	adds	r3, #7
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	da00      	bge.n	8003aae <DrawChar+0x56>
 8003aac:	3307      	adds	r3, #7
 8003aae:	10db      	asrs	r3, r3, #3
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	8a3b      	ldrh	r3, [r7, #16]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8003abe:	2300      	movs	r3, #0
 8003ac0:	61fb      	str	r3, [r7, #28]
 8003ac2:	e076      	b.n	8003bb2 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003ac4:	8a3b      	ldrh	r3, [r7, #16]
 8003ac6:	3307      	adds	r3, #7
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	da00      	bge.n	8003ace <DrawChar+0x76>
 8003acc:	3307      	adds	r3, #7
 8003ace:	10db      	asrs	r3, r3, #3
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	fb02 f303 	mul.w	r3, r2, r3
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	4413      	add	r3, r2
 8003adc:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8003ade:	8a3b      	ldrh	r3, [r7, #16]
 8003ae0:	3307      	adds	r3, #7
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	da00      	bge.n	8003ae8 <DrawChar+0x90>
 8003ae6:	3307      	adds	r3, #7
 8003ae8:	10db      	asrs	r3, r3, #3
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d002      	beq.n	8003af4 <DrawChar+0x9c>
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d004      	beq.n	8003afc <DrawChar+0xa4>
 8003af2:	e00c      	b.n	8003b0e <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	617b      	str	r3, [r7, #20]
      break;
 8003afa:	e016      	b.n	8003b2a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	021b      	lsls	r3, r3, #8
 8003b02:	68ba      	ldr	r2, [r7, #8]
 8003b04:	3201      	adds	r2, #1
 8003b06:	7812      	ldrb	r2, [r2, #0]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	617b      	str	r3, [r7, #20]
      break;
 8003b0c:	e00d      	b.n	8003b2a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	041a      	lsls	r2, r3, #16
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	3301      	adds	r3, #1
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	021b      	lsls	r3, r3, #8
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	3202      	adds	r2, #2
 8003b22:	7812      	ldrb	r2, [r2, #0]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	617b      	str	r3, [r7, #20]
      break;
 8003b28:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	61bb      	str	r3, [r7, #24]
 8003b2e:	e036      	b.n	8003b9e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003b30:	8a3a      	ldrh	r2, [r7, #16]
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	1ad2      	subs	r2, r2, r3
 8003b36:	7bfb      	ldrb	r3, [r7, #15]
 8003b38:	4413      	add	r3, r2
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b42:	461a      	mov	r2, r3
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	4013      	ands	r3, r2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d012      	beq.n	8003b72 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	88fb      	ldrh	r3, [r7, #6]
 8003b52:	4413      	add	r3, r2
 8003b54:	b298      	uxth	r0, r3
 8003b56:	4b1b      	ldr	r3, [pc, #108]	; (8003bc4 <DrawChar+0x16c>)
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	491b      	ldr	r1, [pc, #108]	; (8003bc8 <DrawChar+0x170>)
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	88bb      	ldrh	r3, [r7, #4]
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	f7ff ff2e 	bl	80039cc <BSP_LCD_DrawPixel>
 8003b70:	e012      	b.n	8003b98 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	b29a      	uxth	r2, r3
 8003b76:	88fb      	ldrh	r3, [r7, #6]
 8003b78:	4413      	add	r3, r2
 8003b7a:	b298      	uxth	r0, r3
 8003b7c:	4b11      	ldr	r3, [pc, #68]	; (8003bc4 <DrawChar+0x16c>)
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	4911      	ldr	r1, [pc, #68]	; (8003bc8 <DrawChar+0x170>)
 8003b82:	4613      	mov	r3, r2
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	88bb      	ldrh	r3, [r7, #4]
 8003b92:	4619      	mov	r1, r3
 8003b94:	f7ff ff1a 	bl	80039cc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	61bb      	str	r3, [r7, #24]
 8003b9e:	8a3b      	ldrh	r3, [r7, #16]
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d3c4      	bcc.n	8003b30 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8003ba6:	88bb      	ldrh	r3, [r7, #4]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	3301      	adds	r3, #1
 8003bb0:	61fb      	str	r3, [r7, #28]
 8003bb2:	8a7b      	ldrh	r3, [r7, #18]
 8003bb4:	69fa      	ldr	r2, [r7, #28]
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d384      	bcc.n	8003ac4 <DrawChar+0x6c>
  }
}
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	3720      	adds	r7, #32
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	200009b0 	.word	0x200009b0
 8003bc8:	200009b4 	.word	0x200009b4

08003bcc <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af02      	add	r7, sp, #8
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
 8003bd8:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8003bda:	4b16      	ldr	r3, [pc, #88]	; (8003c34 <FillBuffer+0x68>)
 8003bdc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003be0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003be2:	4b14      	ldr	r3, [pc, #80]	; (8003c34 <FillBuffer+0x68>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8003be8:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <FillBuffer+0x68>)
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8003bee:	4b11      	ldr	r3, [pc, #68]	; (8003c34 <FillBuffer+0x68>)
 8003bf0:	4a11      	ldr	r2, [pc, #68]	; (8003c38 <FillBuffer+0x6c>)
 8003bf2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8003bf4:	480f      	ldr	r0, [pc, #60]	; (8003c34 <FillBuffer+0x68>)
 8003bf6:	f000 fe5d 	bl	80048b4 <HAL_DMA2D_Init>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d115      	bne.n	8003c2c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8003c00:	68f9      	ldr	r1, [r7, #12]
 8003c02:	480c      	ldr	r0, [pc, #48]	; (8003c34 <FillBuffer+0x68>)
 8003c04:	f000 ffbe 	bl	8004b84 <HAL_DMA2D_ConfigLayer>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d10e      	bne.n	8003c2c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	69f9      	ldr	r1, [r7, #28]
 8003c18:	4806      	ldr	r0, [pc, #24]	; (8003c34 <FillBuffer+0x68>)
 8003c1a:	f000 fe9e 	bl	800495a <HAL_DMA2D_Start>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d103      	bne.n	8003c2c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8003c24:	210a      	movs	r1, #10
 8003c26:	4803      	ldr	r0, [pc, #12]	; (8003c34 <FillBuffer+0x68>)
 8003c28:	f000 fec2 	bl	80049b0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003c2c:	bf00      	nop
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	20000940 	.word	0x20000940
 8003c38:	4002b000 	.word	0x4002b000

08003c3c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003c40:	4b29      	ldr	r3, [pc, #164]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c42:	4a2a      	ldr	r2, [pc, #168]	; (8003cec <BSP_SDRAM_Init+0xb0>)
 8003c44:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8003c46:	4b2a      	ldr	r3, [pc, #168]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c48:	2202      	movs	r2, #2
 8003c4a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8003c4c:	4b28      	ldr	r3, [pc, #160]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c4e:	2207      	movs	r2, #7
 8003c50:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8003c52:	4b27      	ldr	r3, [pc, #156]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c54:	2204      	movs	r2, #4
 8003c56:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8003c58:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c5a:	2207      	movs	r2, #7
 8003c5c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8003c5e:	4b24      	ldr	r3, [pc, #144]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c60:	2202      	movs	r2, #2
 8003c62:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8003c64:	4b22      	ldr	r3, [pc, #136]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c66:	2202      	movs	r2, #2
 8003c68:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8003c6a:	4b21      	ldr	r3, [pc, #132]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003c6c:	2202      	movs	r2, #2
 8003c6e:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8003c70:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003c76:	4b1c      	ldr	r3, [pc, #112]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c78:	2200      	movs	r2, #0
 8003c7a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003c7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c7e:	2204      	movs	r2, #4
 8003c80:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003c82:	4b19      	ldr	r3, [pc, #100]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c84:	2210      	movs	r2, #16
 8003c86:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003c88:	4b17      	ldr	r3, [pc, #92]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c8a:	2240      	movs	r2, #64	; 0x40
 8003c8c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8003c8e:	4b16      	ldr	r3, [pc, #88]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c90:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003c94:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003c96:	4b14      	ldr	r3, [pc, #80]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003c9c:	4b12      	ldr	r3, [pc, #72]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003c9e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ca2:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8003ca4:	4b10      	ldr	r3, [pc, #64]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8003caa:	4b0f      	ldr	r3, [pc, #60]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003cac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cb0:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	480c      	ldr	r0, [pc, #48]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003cb6:	f000 f87f 	bl	8003db8 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8003cba:	490d      	ldr	r1, [pc, #52]	; (8003cf0 <BSP_SDRAM_Init+0xb4>)
 8003cbc:	480a      	ldr	r0, [pc, #40]	; (8003ce8 <BSP_SDRAM_Init+0xac>)
 8003cbe:	f003 fb91 	bl	80073e4 <HAL_SDRAM_Init>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	; (8003cf4 <BSP_SDRAM_Init+0xb8>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	701a      	strb	r2, [r3, #0]
 8003cce:	e002      	b.n	8003cd6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003cd0:	4b08      	ldr	r3, [pc, #32]	; (8003cf4 <BSP_SDRAM_Init+0xb8>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003cd6:	f240 506a 	movw	r0, #1386	; 0x56a
 8003cda:	f000 f80d 	bl	8003cf8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003cde:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <BSP_SDRAM_Init+0xb8>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	200009d4 	.word	0x200009d4
 8003cec:	a0000140 	.word	0xa0000140
 8003cf0:	20000a08 	.word	0x20000a08
 8003cf4:	200000c0 	.word	0x200000c0

08003cf8 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8003d00:	2300      	movs	r3, #0
 8003d02:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8003d04:	4b2a      	ldr	r3, [pc, #168]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d06:	2201      	movs	r2, #1
 8003d08:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d0a:	4b29      	ldr	r3, [pc, #164]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d0c:	2208      	movs	r2, #8
 8003d0e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d10:	4b27      	ldr	r3, [pc, #156]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d16:	4b26      	ldr	r3, [pc, #152]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d20:	4923      	ldr	r1, [pc, #140]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d22:	4824      	ldr	r0, [pc, #144]	; (8003db4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d24:	f003 fb9c 	bl	8007460 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003d28:	2001      	movs	r0, #1
 8003d2a:	f000 facf 	bl	80042cc <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8003d2e:	4b20      	ldr	r3, [pc, #128]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d30:	2202      	movs	r2, #2
 8003d32:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d34:	4b1e      	ldr	r3, [pc, #120]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d36:	2208      	movs	r2, #8
 8003d38:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d3a:	4b1d      	ldr	r3, [pc, #116]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d40:	4b1b      	ldr	r3, [pc, #108]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8003d46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d4a:	4919      	ldr	r1, [pc, #100]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d4c:	4819      	ldr	r0, [pc, #100]	; (8003db4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d4e:	f003 fb87 	bl	8007460 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003d52:	4b17      	ldr	r3, [pc, #92]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d54:	2203      	movs	r2, #3
 8003d56:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d58:	4b15      	ldr	r3, [pc, #84]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d5a:	2208      	movs	r2, #8
 8003d5c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8003d5e:	4b14      	ldr	r3, [pc, #80]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d60:	2204      	movs	r2, #4
 8003d62:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d6e:	4910      	ldr	r1, [pc, #64]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d70:	4810      	ldr	r0, [pc, #64]	; (8003db4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d72:	f003 fb75 	bl	8007460 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8003d76:	f44f 730c 	mov.w	r3, #560	; 0x230
 8003d7a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d7e:	2204      	movs	r2, #4
 8003d80:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8003d82:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d84:	2208      	movs	r2, #8
 8003d86:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8003d88:	4b09      	ldr	r3, [pc, #36]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	4a07      	ldr	r2, [pc, #28]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d92:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8003d94:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d98:	4905      	ldr	r1, [pc, #20]	; (8003db0 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003d9a:	4806      	ldr	r0, [pc, #24]	; (8003db4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003d9c:	f003 fb60 	bl	8007460 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4804      	ldr	r0, [pc, #16]	; (8003db4 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003da4:	f003 fb87 	bl	80074b6 <HAL_SDRAM_ProgramRefreshRate>
}
 8003da8:	bf00      	nop
 8003daa:	3710      	adds	r7, #16
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	20000a24 	.word	0x20000a24
 8003db4:	200009d4 	.word	0x200009d4

08003db8 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b090      	sub	sp, #64	; 0x40
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 80ec 	beq.w	8003fa2 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003dca:	2300      	movs	r3, #0
 8003dcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dce:	4b77      	ldr	r3, [pc, #476]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd2:	4a76      	ldr	r2, [pc, #472]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003dd4:	f043 0301 	orr.w	r3, r3, #1
 8003dd8:	6393      	str	r3, [r2, #56]	; 0x38
 8003dda:	4b74      	ldr	r3, [pc, #464]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003de4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003de6:	2300      	movs	r3, #0
 8003de8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dea:	4b70      	ldr	r3, [pc, #448]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	4a6f      	ldr	r2, [pc, #444]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003df0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003df4:	6313      	str	r3, [r2, #48]	; 0x30
 8003df6:	4b6d      	ldr	r3, [pc, #436]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e02:	2300      	movs	r3, #0
 8003e04:	623b      	str	r3, [r7, #32]
 8003e06:	4b69      	ldr	r3, [pc, #420]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	4a68      	ldr	r2, [pc, #416]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e0c:	f043 0302 	orr.w	r3, r3, #2
 8003e10:	6313      	str	r3, [r2, #48]	; 0x30
 8003e12:	4b66      	ldr	r3, [pc, #408]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	623b      	str	r3, [r7, #32]
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
 8003e22:	4b62      	ldr	r3, [pc, #392]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e26:	4a61      	ldr	r2, [pc, #388]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e28:	f043 0304 	orr.w	r3, r3, #4
 8003e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e2e:	4b5f      	ldr	r3, [pc, #380]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	61fb      	str	r3, [r7, #28]
 8003e38:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61bb      	str	r3, [r7, #24]
 8003e3e:	4b5b      	ldr	r3, [pc, #364]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	4a5a      	ldr	r2, [pc, #360]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e44:	f043 0308 	orr.w	r3, r3, #8
 8003e48:	6313      	str	r3, [r2, #48]	; 0x30
 8003e4a:	4b58      	ldr	r3, [pc, #352]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	f003 0308 	and.w	r3, r3, #8
 8003e52:	61bb      	str	r3, [r7, #24]
 8003e54:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e56:	2300      	movs	r3, #0
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	4b54      	ldr	r3, [pc, #336]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	4a53      	ldr	r2, [pc, #332]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e60:	f043 0310 	orr.w	r3, r3, #16
 8003e64:	6313      	str	r3, [r2, #48]	; 0x30
 8003e66:	4b51      	ldr	r3, [pc, #324]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e6a:	f003 0310 	and.w	r3, r3, #16
 8003e6e:	617b      	str	r3, [r7, #20]
 8003e70:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	4b4d      	ldr	r3, [pc, #308]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7a:	4a4c      	ldr	r2, [pc, #304]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e7c:	f043 0320 	orr.w	r3, r3, #32
 8003e80:	6313      	str	r3, [r2, #48]	; 0x30
 8003e82:	4b4a      	ldr	r3, [pc, #296]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e86:	f003 0320 	and.w	r3, r3, #32
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	4b46      	ldr	r3, [pc, #280]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	4a45      	ldr	r2, [pc, #276]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003e98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9e:	4b43      	ldr	r3, [pc, #268]	; (8003fac <BSP_SDRAM_MspInit+0x1f4>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea6:	60fb      	str	r3, [r7, #12]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8003eaa:	2302      	movs	r3, #2
 8003eac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003eae:	2302      	movs	r3, #2
 8003eb0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8003eb6:	230c      	movs	r3, #12
 8003eb8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8003eba:	2360      	movs	r3, #96	; 0x60
 8003ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8003ebe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	483a      	ldr	r0, [pc, #232]	; (8003fb0 <BSP_SDRAM_MspInit+0x1f8>)
 8003ec6:	f000 ff8b 	bl	8004de0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8003eca:	2301      	movs	r3, #1
 8003ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8003ece:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	4837      	ldr	r0, [pc, #220]	; (8003fb4 <BSP_SDRAM_MspInit+0x1fc>)
 8003ed6:	f000 ff83 	bl	8004de0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8003eda:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003ede:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4834      	ldr	r0, [pc, #208]	; (8003fb8 <BSP_SDRAM_MspInit+0x200>)
 8003ee8:	f000 ff7a 	bl	8004de0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8003eec:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8003ef2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	4830      	ldr	r0, [pc, #192]	; (8003fbc <BSP_SDRAM_MspInit+0x204>)
 8003efa:	f000 ff71 	bl	8004de0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8003efe:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003f02:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8003f04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f08:	4619      	mov	r1, r3
 8003f0a:	482d      	ldr	r0, [pc, #180]	; (8003fc0 <BSP_SDRAM_MspInit+0x208>)
 8003f0c:	f000 ff68 	bl	8004de0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8003f10:	f248 1333 	movw	r3, #33075	; 0x8133
 8003f14:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8003f16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4829      	ldr	r0, [pc, #164]	; (8003fc4 <BSP_SDRAM_MspInit+0x20c>)
 8003f1e:	f000 ff5f 	bl	8004de0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003f22:	4b29      	ldr	r3, [pc, #164]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8003f28:	4b27      	ldr	r3, [pc, #156]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f2a:	2280      	movs	r2, #128	; 0x80
 8003f2c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003f2e:	4b26      	ldr	r3, [pc, #152]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f34:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8003f36:	4b24      	ldr	r3, [pc, #144]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f3c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003f3e:	4b22      	ldr	r3, [pc, #136]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f44:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8003f46:	4b20      	ldr	r3, [pc, #128]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f4c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8003f4e:	4b1e      	ldr	r3, [pc, #120]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003f54:	4b1c      	ldr	r3, [pc, #112]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f56:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f5a:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8003f5c:	4b1a      	ldr	r3, [pc, #104]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f5e:	2200      	movs	r2, #0
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8003f62:	4b19      	ldr	r3, [pc, #100]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f64:	2203      	movs	r2, #3
 8003f66:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8003f68:	4b17      	ldr	r3, [pc, #92]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8003f6e:	4b16      	ldr	r3, [pc, #88]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8003f74:	4b14      	ldr	r3, [pc, #80]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f76:	4a15      	ldr	r2, [pc, #84]	; (8003fcc <BSP_SDRAM_MspInit+0x214>)
 8003f78:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a12      	ldr	r2, [pc, #72]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f7e:	631a      	str	r2, [r3, #48]	; 0x30
 8003f80:	4a11      	ldr	r2, [pc, #68]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8003f86:	4810      	ldr	r0, [pc, #64]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f88:	f000 fb84 	bl	8004694 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8003f8c:	480e      	ldr	r0, [pc, #56]	; (8003fc8 <BSP_SDRAM_MspInit+0x210>)
 8003f8e:	f000 fad3 	bl	8004538 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8003f92:	2200      	movs	r2, #0
 8003f94:	210f      	movs	r1, #15
 8003f96:	2038      	movs	r0, #56	; 0x38
 8003f98:	f000 fa97 	bl	80044ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003f9c:	2038      	movs	r0, #56	; 0x38
 8003f9e:	f000 fab0 	bl	8004502 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8003fa2:	bf00      	nop
 8003fa4:	3740      	adds	r7, #64	; 0x40
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	40020400 	.word	0x40020400
 8003fb4:	40020800 	.word	0x40020800
 8003fb8:	40020c00 	.word	0x40020c00
 8003fbc:	40021000 	.word	0x40021000
 8003fc0:	40021400 	.word	0x40021400
 8003fc4:	40021800 	.word	0x40021800
 8003fc8:	20000a34 	.word	0x20000a34
 8003fcc:	40026410 	.word	0x40026410

08003fd0 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b084      	sub	sp, #16
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	460a      	mov	r2, r1
 8003fda:	80fb      	strh	r3, [r7, #6]
 8003fdc:	4613      	mov	r3, r2
 8003fde:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 8003fe4:	4a13      	ldr	r2, [pc, #76]	; (8004034 <BSP_TS_Init+0x64>)
 8003fe6:	88fb      	ldrh	r3, [r7, #6]
 8003fe8:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 8003fea:	4a13      	ldr	r2, [pc, #76]	; (8004038 <BSP_TS_Init+0x68>)
 8003fec:	88bb      	ldrh	r3, [r7, #4]
 8003fee:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 8003ff0:	4b12      	ldr	r3, [pc, #72]	; (800403c <BSP_TS_Init+0x6c>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	2082      	movs	r0, #130	; 0x82
 8003ff6:	4798      	blx	r3
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	f640 0311 	movw	r3, #2065	; 0x811
 8004000:	429a      	cmp	r2, r3
 8004002:	d104      	bne.n	800400e <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 8004004:	4b0e      	ldr	r3, [pc, #56]	; (8004040 <BSP_TS_Init+0x70>)
 8004006:	4a0d      	ldr	r2, [pc, #52]	; (800403c <BSP_TS_Init+0x6c>)
 8004008:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d109      	bne.n	8004028 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 8004014:	4b0a      	ldr	r3, [pc, #40]	; (8004040 <BSP_TS_Init+0x70>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2082      	movs	r0, #130	; 0x82
 800401c:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 800401e:	4b08      	ldr	r3, [pc, #32]	; (8004040 <BSP_TS_Init+0x70>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2082      	movs	r0, #130	; 0x82
 8004026:	4798      	blx	r3
  }

  return ret;
 8004028:	7bfb      	ldrb	r3, [r7, #15]
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	20000a98 	.word	0x20000a98
 8004038:	20000a9a 	.word	0x20000a9a
 800403c:	20000070 	.word	0x20000070
 8004040:	20000a94 	.word	0x20000a94

08004044 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8004048:	4b03      	ldr	r3, [pc, #12]	; (8004058 <BSP_TS_ITGetStatus+0x14>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	2082      	movs	r0, #130	; 0x82
 8004050:	4798      	blx	r3
 8004052:	4603      	mov	r3, r0
}
 8004054:	4618      	mov	r0, r3
 8004056:	bd80      	pop	{r7, pc}
 8004058:	20000a94 	.word	0x20000a94

0800405c <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8004064:	4b4f      	ldr	r3, [pc, #316]	; (80041a4 <BSP_TS_GetState+0x148>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2082      	movs	r0, #130	; 0x82
 800406c:	4798      	blx	r3
 800406e:	4603      	mov	r3, r0
 8004070:	b29a      	uxth	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	f000 808d 	beq.w	800419a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8004080:	4b48      	ldr	r3, [pc, #288]	; (80041a4 <BSP_TS_GetState+0x148>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f107 020c 	add.w	r2, r7, #12
 800408a:	f107 010e 	add.w	r1, r7, #14
 800408e:	2082      	movs	r0, #130	; 0x82
 8004090:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8004092:	89bb      	ldrh	r3, [r7, #12]
 8004094:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004098:	b29b      	uxth	r3, r3
 800409a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 800409c:	89bb      	ldrh	r3, [r7, #12]
 800409e:	4a42      	ldr	r2, [pc, #264]	; (80041a8 <BSP_TS_GetState+0x14c>)
 80040a0:	fba2 2303 	umull	r2, r3, r2, r3
 80040a4:	08db      	lsrs	r3, r3, #3
 80040a6:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 80040a8:	8abb      	ldrh	r3, [r7, #20]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d102      	bne.n	80040b4 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 80040ae:	2300      	movs	r3, #0
 80040b0:	82bb      	strh	r3, [r7, #20]
 80040b2:	e008      	b.n	80040c6 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 80040b4:	4b3d      	ldr	r3, [pc, #244]	; (80041ac <BSP_TS_GetState+0x150>)
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	8aba      	ldrh	r2, [r7, #20]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d903      	bls.n	80040c6 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 80040be:	4b3b      	ldr	r3, [pc, #236]	; (80041ac <BSP_TS_GetState+0x150>)
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80040c6:	8abb      	ldrh	r3, [r7, #20]
 80040c8:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 80040ca:	89fb      	ldrh	r3, [r7, #14]
 80040cc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d806      	bhi.n	80040e2 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80040d4:	89fb      	ldrh	r3, [r7, #14]
 80040d6:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80040da:	330e      	adds	r3, #14
 80040dc:	b29b      	uxth	r3, r3
 80040de:	81fb      	strh	r3, [r7, #14]
 80040e0:	e005      	b.n	80040ee <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80040e2:	89fb      	ldrh	r3, [r7, #14]
 80040e4:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80040e8:	3308      	adds	r3, #8
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80040ee:	89fb      	ldrh	r3, [r7, #14]
 80040f0:	4a2f      	ldr	r2, [pc, #188]	; (80041b0 <BSP_TS_GetState+0x154>)
 80040f2:	fba2 2303 	umull	r2, r3, r2, r3
 80040f6:	08db      	lsrs	r3, r3, #3
 80040f8:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80040fa:	8afb      	ldrh	r3, [r7, #22]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d102      	bne.n	8004106 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 8004100:	2300      	movs	r3, #0
 8004102:	82fb      	strh	r3, [r7, #22]
 8004104:	e008      	b.n	8004118 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 8004106:	4b2b      	ldr	r3, [pc, #172]	; (80041b4 <BSP_TS_GetState+0x158>)
 8004108:	881b      	ldrh	r3, [r3, #0]
 800410a:	8afa      	ldrh	r2, [r7, #22]
 800410c:	429a      	cmp	r2, r3
 800410e:	d903      	bls.n	8004118 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 8004110:	4b28      	ldr	r3, [pc, #160]	; (80041b4 <BSP_TS_GetState+0x158>)
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	3b01      	subs	r3, #1
 8004116:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 8004118:	8afb      	ldrh	r3, [r7, #22]
 800411a:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 800411c:	89fb      	ldrh	r3, [r7, #14]
 800411e:	461a      	mov	r2, r3
 8004120:	4b25      	ldr	r3, [pc, #148]	; (80041b8 <BSP_TS_GetState+0x15c>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d906      	bls.n	8004136 <BSP_TS_GetState+0xda>
 8004128:	89fa      	ldrh	r2, [r7, #14]
 800412a:	4b23      	ldr	r3, [pc, #140]	; (80041b8 <BSP_TS_GetState+0x15c>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	b29b      	uxth	r3, r3
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	b29b      	uxth	r3, r3
 8004134:	e005      	b.n	8004142 <BSP_TS_GetState+0xe6>
 8004136:	4b20      	ldr	r3, [pc, #128]	; (80041b8 <BSP_TS_GetState+0x15c>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	b29a      	uxth	r2, r3
 800413c:	89fb      	ldrh	r3, [r7, #14]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	b29b      	uxth	r3, r3
 8004142:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8004144:	89bb      	ldrh	r3, [r7, #12]
 8004146:	461a      	mov	r2, r3
 8004148:	4b1c      	ldr	r3, [pc, #112]	; (80041bc <BSP_TS_GetState+0x160>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	429a      	cmp	r2, r3
 800414e:	d906      	bls.n	800415e <BSP_TS_GetState+0x102>
 8004150:	89ba      	ldrh	r2, [r7, #12]
 8004152:	4b1a      	ldr	r3, [pc, #104]	; (80041bc <BSP_TS_GetState+0x160>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	b29b      	uxth	r3, r3
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	b29b      	uxth	r3, r3
 800415c:	e005      	b.n	800416a <BSP_TS_GetState+0x10e>
 800415e:	4b17      	ldr	r3, [pc, #92]	; (80041bc <BSP_TS_GetState+0x160>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	b29a      	uxth	r2, r3
 8004164:	89bb      	ldrh	r3, [r7, #12]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	b29b      	uxth	r3, r3
 800416a:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 800416c:	8a7a      	ldrh	r2, [r7, #18]
 800416e:	8a3b      	ldrh	r3, [r7, #16]
 8004170:	4413      	add	r3, r2
 8004172:	2b05      	cmp	r3, #5
 8004174:	dd07      	ble.n	8004186 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8004176:	89fb      	ldrh	r3, [r7, #14]
 8004178:	461a      	mov	r2, r3
 800417a:	4b0f      	ldr	r3, [pc, #60]	; (80041b8 <BSP_TS_GetState+0x15c>)
 800417c:	601a      	str	r2, [r3, #0]
      _y = y; 
 800417e:	89bb      	ldrh	r3, [r7, #12]
 8004180:	461a      	mov	r2, r3
 8004182:	4b0e      	ldr	r3, [pc, #56]	; (80041bc <BSP_TS_GetState+0x160>)
 8004184:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8004186:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <BSP_TS_GetState+0x15c>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	b29a      	uxth	r2, r3
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8004190:	4b0a      	ldr	r3, [pc, #40]	; (80041bc <BSP_TS_GetState+0x160>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	b29a      	uxth	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	809a      	strh	r2, [r3, #4]
  }
}
 800419a:	bf00      	nop
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000a94 	.word	0x20000a94
 80041a8:	ba2e8ba3 	.word	0xba2e8ba3
 80041ac:	20000a9a 	.word	0x20000a9a
 80041b0:	88888889 	.word	0x88888889
 80041b4:	20000a98 	.word	0x20000a98
 80041b8:	20000a9c 	.word	0x20000a9c
 80041bc:	20000aa0 	.word	0x20000aa0

080041c0 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 80041c4:	4b03      	ldr	r3, [pc, #12]	; (80041d4 <BSP_TS_ITClear+0x14>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	2082      	movs	r0, #130	; 0x82
 80041cc:	4798      	blx	r3
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20000a94 	.word	0x20000a94

080041d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041dc:	4b0e      	ldr	r3, [pc, #56]	; (8004218 <HAL_Init+0x40>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a0d      	ldr	r2, [pc, #52]	; (8004218 <HAL_Init+0x40>)
 80041e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041e8:	4b0b      	ldr	r3, [pc, #44]	; (8004218 <HAL_Init+0x40>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a0a      	ldr	r2, [pc, #40]	; (8004218 <HAL_Init+0x40>)
 80041ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041f4:	4b08      	ldr	r3, [pc, #32]	; (8004218 <HAL_Init+0x40>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a07      	ldr	r2, [pc, #28]	; (8004218 <HAL_Init+0x40>)
 80041fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004200:	2003      	movs	r0, #3
 8004202:	f000 f957 	bl	80044b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004206:	200f      	movs	r0, #15
 8004208:	f000 f810 	bl	800422c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800420c:	f000 f806 	bl	800421c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	bd80      	pop	{r7, pc}
 8004216:	bf00      	nop
 8004218:	40023c00 	.word	0x40023c00

0800421c <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8004220:	bf00      	nop
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
	...

0800422c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b082      	sub	sp, #8
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004234:	4b12      	ldr	r3, [pc, #72]	; (8004280 <HAL_InitTick+0x54>)
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	4b12      	ldr	r3, [pc, #72]	; (8004284 <HAL_InitTick+0x58>)
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	4619      	mov	r1, r3
 800423e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004242:	fbb3 f3f1 	udiv	r3, r3, r1
 8004246:	fbb2 f3f3 	udiv	r3, r2, r3
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f967 	bl	800451e <HAL_SYSTICK_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e00e      	b.n	8004278 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2b0f      	cmp	r3, #15
 800425e:	d80a      	bhi.n	8004276 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004260:	2200      	movs	r2, #0
 8004262:	6879      	ldr	r1, [r7, #4]
 8004264:	f04f 30ff 	mov.w	r0, #4294967295
 8004268:	f000 f92f 	bl	80044ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800426c:	4a06      	ldr	r2, [pc, #24]	; (8004288 <HAL_InitTick+0x5c>)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	e000      	b.n	8004278 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
}
 8004278:	4618      	mov	r0, r3
 800427a:	3708      	adds	r7, #8
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	20000034 	.word	0x20000034
 8004284:	200000c8 	.word	0x200000c8
 8004288:	200000c4 	.word	0x200000c4

0800428c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004290:	4b06      	ldr	r3, [pc, #24]	; (80042ac <HAL_IncTick+0x20>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_IncTick+0x24>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4413      	add	r3, r2
 800429c:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <HAL_IncTick+0x24>)
 800429e:	6013      	str	r3, [r2, #0]
}
 80042a0:	bf00      	nop
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	200000c8 	.word	0x200000c8
 80042b0:	20000aa4 	.word	0x20000aa4

080042b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return uwTick;
 80042b8:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <HAL_GetTick+0x14>)
 80042ba:	681b      	ldr	r3, [r3, #0]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	20000aa4 	.word	0x20000aa4

080042cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042d4:	f7ff ffee 	bl	80042b4 <HAL_GetTick>
 80042d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d005      	beq.n	80042f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042e6:	4b0a      	ldr	r3, [pc, #40]	; (8004310 <HAL_Delay+0x44>)
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042f2:	bf00      	nop
 80042f4:	f7ff ffde 	bl	80042b4 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	429a      	cmp	r2, r3
 8004302:	d8f7      	bhi.n	80042f4 <HAL_Delay+0x28>
  {
  }
}
 8004304:	bf00      	nop
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	200000c8 	.word	0x200000c8

08004314 <__NVIC_SetPriorityGrouping>:
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f003 0307 	and.w	r3, r3, #7
 8004322:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004324:	4b0c      	ldr	r3, [pc, #48]	; (8004358 <__NVIC_SetPriorityGrouping+0x44>)
 8004326:	68db      	ldr	r3, [r3, #12]
 8004328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800432a:	68ba      	ldr	r2, [r7, #8]
 800432c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004330:	4013      	ands	r3, r2
 8004332:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800433c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004340:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004346:	4a04      	ldr	r2, [pc, #16]	; (8004358 <__NVIC_SetPriorityGrouping+0x44>)
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	60d3      	str	r3, [r2, #12]
}
 800434c:	bf00      	nop
 800434e:	3714      	adds	r7, #20
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr
 8004358:	e000ed00 	.word	0xe000ed00

0800435c <__NVIC_GetPriorityGrouping>:
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004360:	4b04      	ldr	r3, [pc, #16]	; (8004374 <__NVIC_GetPriorityGrouping+0x18>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	0a1b      	lsrs	r3, r3, #8
 8004366:	f003 0307 	and.w	r3, r3, #7
}
 800436a:	4618      	mov	r0, r3
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	e000ed00 	.word	0xe000ed00

08004378 <__NVIC_EnableIRQ>:
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004386:	2b00      	cmp	r3, #0
 8004388:	db0b      	blt.n	80043a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800438a:	79fb      	ldrb	r3, [r7, #7]
 800438c:	f003 021f 	and.w	r2, r3, #31
 8004390:	4907      	ldr	r1, [pc, #28]	; (80043b0 <__NVIC_EnableIRQ+0x38>)
 8004392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004396:	095b      	lsrs	r3, r3, #5
 8004398:	2001      	movs	r0, #1
 800439a:	fa00 f202 	lsl.w	r2, r0, r2
 800439e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	e000e100 	.word	0xe000e100

080043b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	4603      	mov	r3, r0
 80043bc:	6039      	str	r1, [r7, #0]
 80043be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	db0a      	blt.n	80043de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	490c      	ldr	r1, [pc, #48]	; (8004400 <__NVIC_SetPriority+0x4c>)
 80043ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d2:	0112      	lsls	r2, r2, #4
 80043d4:	b2d2      	uxtb	r2, r2
 80043d6:	440b      	add	r3, r1
 80043d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043dc:	e00a      	b.n	80043f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	4908      	ldr	r1, [pc, #32]	; (8004404 <__NVIC_SetPriority+0x50>)
 80043e4:	79fb      	ldrb	r3, [r7, #7]
 80043e6:	f003 030f 	and.w	r3, r3, #15
 80043ea:	3b04      	subs	r3, #4
 80043ec:	0112      	lsls	r2, r2, #4
 80043ee:	b2d2      	uxtb	r2, r2
 80043f0:	440b      	add	r3, r1
 80043f2:	761a      	strb	r2, [r3, #24]
}
 80043f4:	bf00      	nop
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr
 8004400:	e000e100 	.word	0xe000e100
 8004404:	e000ed00 	.word	0xe000ed00

08004408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004408:	b480      	push	{r7}
 800440a:	b089      	sub	sp, #36	; 0x24
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	f1c3 0307 	rsb	r3, r3, #7
 8004422:	2b04      	cmp	r3, #4
 8004424:	bf28      	it	cs
 8004426:	2304      	movcs	r3, #4
 8004428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	3304      	adds	r3, #4
 800442e:	2b06      	cmp	r3, #6
 8004430:	d902      	bls.n	8004438 <NVIC_EncodePriority+0x30>
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3b03      	subs	r3, #3
 8004436:	e000      	b.n	800443a <NVIC_EncodePriority+0x32>
 8004438:	2300      	movs	r3, #0
 800443a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800443c:	f04f 32ff 	mov.w	r2, #4294967295
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	43da      	mvns	r2, r3
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	401a      	ands	r2, r3
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004450:	f04f 31ff 	mov.w	r1, #4294967295
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	fa01 f303 	lsl.w	r3, r1, r3
 800445a:	43d9      	mvns	r1, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004460:	4313      	orrs	r3, r2
         );
}
 8004462:	4618      	mov	r0, r3
 8004464:	3724      	adds	r7, #36	; 0x24
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
	...

08004470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3b01      	subs	r3, #1
 800447c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004480:	d301      	bcc.n	8004486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004482:	2301      	movs	r3, #1
 8004484:	e00f      	b.n	80044a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004486:	4a0a      	ldr	r2, [pc, #40]	; (80044b0 <SysTick_Config+0x40>)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3b01      	subs	r3, #1
 800448c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800448e:	210f      	movs	r1, #15
 8004490:	f04f 30ff 	mov.w	r0, #4294967295
 8004494:	f7ff ff8e 	bl	80043b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004498:	4b05      	ldr	r3, [pc, #20]	; (80044b0 <SysTick_Config+0x40>)
 800449a:	2200      	movs	r2, #0
 800449c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800449e:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <SysTick_Config+0x40>)
 80044a0:	2207      	movs	r2, #7
 80044a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	e000e010 	.word	0xe000e010

080044b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff ff29 	bl	8004314 <__NVIC_SetPriorityGrouping>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b086      	sub	sp, #24
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	4603      	mov	r3, r0
 80044d2:	60b9      	str	r1, [r7, #8]
 80044d4:	607a      	str	r2, [r7, #4]
 80044d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044dc:	f7ff ff3e 	bl	800435c <__NVIC_GetPriorityGrouping>
 80044e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	68b9      	ldr	r1, [r7, #8]
 80044e6:	6978      	ldr	r0, [r7, #20]
 80044e8:	f7ff ff8e 	bl	8004408 <NVIC_EncodePriority>
 80044ec:	4602      	mov	r2, r0
 80044ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044f2:	4611      	mov	r1, r2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff ff5d 	bl	80043b4 <__NVIC_SetPriority>
}
 80044fa:	bf00      	nop
 80044fc:	3718      	adds	r7, #24
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b082      	sub	sp, #8
 8004506:	af00      	add	r7, sp, #0
 8004508:	4603      	mov	r3, r0
 800450a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800450c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff ff31 	bl	8004378 <__NVIC_EnableIRQ>
}
 8004516:	bf00      	nop
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800451e:	b580      	push	{r7, lr}
 8004520:	b082      	sub	sp, #8
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7ff ffa2 	bl	8004470 <SysTick_Config>
 800452c:	4603      	mov	r3, r0
}
 800452e:	4618      	mov	r0, r3
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004540:	2300      	movs	r3, #0
 8004542:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004544:	f7ff feb6 	bl	80042b4 <HAL_GetTick>
 8004548:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d101      	bne.n	8004554 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e099      	b.n	8004688 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0201 	bic.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004574:	e00f      	b.n	8004596 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004576:	f7ff fe9d 	bl	80042b4 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b05      	cmp	r3, #5
 8004582:	d908      	bls.n	8004596 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2220      	movs	r2, #32
 8004588:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2203      	movs	r2, #3
 800458e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e078      	b.n	8004688 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0301 	and.w	r3, r3, #1
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d1e8      	bne.n	8004576 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	4b38      	ldr	r3, [pc, #224]	; (8004690 <HAL_DMA_Init+0x158>)
 80045b0:	4013      	ands	r3, r2
 80045b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a1b      	ldr	r3, [r3, #32]
 80045e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ec:	2b04      	cmp	r3, #4
 80045ee:	d107      	bne.n	8004600 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f8:	4313      	orrs	r3, r2
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f023 0307 	bic.w	r3, r3, #7
 8004616:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004626:	2b04      	cmp	r3, #4
 8004628:	d117      	bne.n	800465a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	4313      	orrs	r3, r2
 8004632:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00e      	beq.n	800465a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	f000 f8bd 	bl	80047bc <DMA_CheckFifoParam>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d008      	beq.n	800465a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2240      	movs	r2, #64	; 0x40
 800464c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004656:	2301      	movs	r3, #1
 8004658:	e016      	b.n	8004688 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f874 	bl	8004750 <DMA_CalcBaseAndBitshift>
 8004668:	4603      	mov	r3, r0
 800466a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004670:	223f      	movs	r2, #63	; 0x3f
 8004672:	409a      	lsls	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004686:	2300      	movs	r3, #0
}
 8004688:	4618      	mov	r0, r3
 800468a:	3718      	adds	r7, #24
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	f010803f 	.word	0xf010803f

08004694 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e050      	b.n	8004748 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d101      	bne.n	80046b6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80046b2:	2302      	movs	r3, #2
 80046b4:	e048      	b.n	8004748 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 0201 	bic.w	r2, r2, #1
 80046c4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2200      	movs	r2, #0
 80046dc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2200      	movs	r2, #0
 80046e4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2200      	movs	r2, #0
 80046ec:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2221      	movs	r2, #33	; 0x21
 80046f4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f000 f82a 	bl	8004750 <DMA_CalcBaseAndBitshift>
 80046fc:	4603      	mov	r3, r0
 80046fe:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004728:	223f      	movs	r2, #63	; 0x3f
 800472a:	409a      	lsls	r2, r3
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004746:	2300      	movs	r3, #0
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004750:	b480      	push	{r7}
 8004752:	b085      	sub	sp, #20
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	3b10      	subs	r3, #16
 8004760:	4a14      	ldr	r2, [pc, #80]	; (80047b4 <DMA_CalcBaseAndBitshift+0x64>)
 8004762:	fba2 2303 	umull	r2, r3, r2, r3
 8004766:	091b      	lsrs	r3, r3, #4
 8004768:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800476a:	4a13      	ldr	r2, [pc, #76]	; (80047b8 <DMA_CalcBaseAndBitshift+0x68>)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4413      	add	r3, r2
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2b03      	cmp	r3, #3
 800477c:	d909      	bls.n	8004792 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004786:	f023 0303 	bic.w	r3, r3, #3
 800478a:	1d1a      	adds	r2, r3, #4
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	659a      	str	r2, [r3, #88]	; 0x58
 8004790:	e007      	b.n	80047a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800479a:	f023 0303 	bic.w	r3, r3, #3
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	aaaaaaab 	.word	0xaaaaaaab
 80047b8:	0800efb4 	.word	0x0800efb4

080047bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c4:	2300      	movs	r3, #0
 80047c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	699b      	ldr	r3, [r3, #24]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d11f      	bne.n	8004816 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d856      	bhi.n	800488a <DMA_CheckFifoParam+0xce>
 80047dc:	a201      	add	r2, pc, #4	; (adr r2, 80047e4 <DMA_CheckFifoParam+0x28>)
 80047de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e2:	bf00      	nop
 80047e4:	080047f5 	.word	0x080047f5
 80047e8:	08004807 	.word	0x08004807
 80047ec:	080047f5 	.word	0x080047f5
 80047f0:	0800488b 	.word	0x0800488b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d046      	beq.n	800488e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004804:	e043      	b.n	800488e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800480e:	d140      	bne.n	8004892 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004814:	e03d      	b.n	8004892 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800481e:	d121      	bne.n	8004864 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b03      	cmp	r3, #3
 8004824:	d837      	bhi.n	8004896 <DMA_CheckFifoParam+0xda>
 8004826:	a201      	add	r2, pc, #4	; (adr r2, 800482c <DMA_CheckFifoParam+0x70>)
 8004828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482c:	0800483d 	.word	0x0800483d
 8004830:	08004843 	.word	0x08004843
 8004834:	0800483d 	.word	0x0800483d
 8004838:	08004855 	.word	0x08004855
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
      break;
 8004840:	e030      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004846:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d025      	beq.n	800489a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004852:	e022      	b.n	800489a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004858:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800485c:	d11f      	bne.n	800489e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004862:	e01c      	b.n	800489e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	2b02      	cmp	r3, #2
 8004868:	d903      	bls.n	8004872 <DMA_CheckFifoParam+0xb6>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b03      	cmp	r3, #3
 800486e:	d003      	beq.n	8004878 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004870:	e018      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
      break;
 8004876:	e015      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00e      	beq.n	80048a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	73fb      	strb	r3, [r7, #15]
      break;
 8004888:	e00b      	b.n	80048a2 <DMA_CheckFifoParam+0xe6>
      break;
 800488a:	bf00      	nop
 800488c:	e00a      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;
 800488e:	bf00      	nop
 8004890:	e008      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;
 8004892:	bf00      	nop
 8004894:	e006      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;
 8004896:	bf00      	nop
 8004898:	e004      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;
 800489a:	bf00      	nop
 800489c:	e002      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800489e:	bf00      	nop
 80048a0:	e000      	b.n	80048a4 <DMA_CheckFifoParam+0xe8>
      break;
 80048a2:	bf00      	nop
    }
  } 
  
  return status; 
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop

080048b4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d101      	bne.n	80048c6 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e03b      	b.n	800493e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f833 	bl	8004946 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	430a      	orrs	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004904:	f023 0107 	bic.w	r1, r3, #7
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	430a      	orrs	r2, r1
 8004912:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800491e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	68d1      	ldr	r1, [r2, #12]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6812      	ldr	r2, [r2, #0]
 800492a:	430b      	orrs	r3, r1
 800492c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8004946:	b480      	push	{r7}
 8004948:	b083      	sub	sp, #12
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800494e:	bf00      	nop
 8004950:	370c      	adds	r7, #12
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr

0800495a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b086      	sub	sp, #24
 800495e:	af02      	add	r7, sp, #8
 8004960:	60f8      	str	r0, [r7, #12]
 8004962:	60b9      	str	r1, [r7, #8]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800496e:	2b01      	cmp	r3, #1
 8004970:	d101      	bne.n	8004976 <HAL_DMA2D_Start+0x1c>
 8004972:	2302      	movs	r3, #2
 8004974:	e018      	b.n	80049a8 <HAL_DMA2D_Start+0x4e>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2202      	movs	r2, #2
 8004982:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8004986:	69bb      	ldr	r3, [r7, #24]
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 f989 	bl	8004ca8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f042 0201 	orr.w	r2, r2, #1
 80049a4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3710      	adds	r7, #16
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d056      	beq.n	8004a7a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80049cc:	f7ff fc72 	bl	80042b4 <HAL_GetTick>
 80049d0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80049d2:	e04b      	b.n	8004a6c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d023      	beq.n	8004a2e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f4:	f043 0202 	orr.w	r2, r3, #2
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d005      	beq.n	8004a12 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0a:	f043 0201 	orr.w	r2, r3, #1
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2221      	movs	r2, #33	; 0x21
 8004a18:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2204      	movs	r2, #4
 8004a1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e0a5      	b.n	8004b7a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a34:	d01a      	beq.n	8004a6c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004a36:	f7ff fc3d 	bl	80042b4 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	683a      	ldr	r2, [r7, #0]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <HAL_DMA2D_PollForTransfer+0x9c>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10f      	bne.n	8004a6c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a50:	f043 0220 	orr.w	r2, r3, #32
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2203      	movs	r2, #3
 8004a5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e086      	b.n	8004b7a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	f003 0302 	and.w	r3, r3, #2
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d0ac      	beq.n	80049d4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69db      	ldr	r3, [r3, #28]
 8004a80:	f003 0320 	and.w	r3, r3, #32
 8004a84:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8c:	f003 0320 	and.w	r3, r3, #32
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d061      	beq.n	8004b60 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a9c:	f7ff fc0a 	bl	80042b4 <HAL_GetTick>
 8004aa0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004aa2:	e056      	b.n	8004b52 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d02e      	beq.n	8004b14 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f003 0308 	and.w	r3, r3, #8
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d005      	beq.n	8004acc <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ac4:	f043 0204 	orr.w	r2, r3, #4
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f003 0320 	and.w	r3, r3, #32
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d005      	beq.n	8004ae2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ada:	f043 0202 	orr.w	r2, r3, #2
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004af0:	f043 0201 	orr.w	r2, r3, #1
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	2229      	movs	r2, #41	; 0x29
 8004afe:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2204      	movs	r2, #4
 8004b04:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e032      	b.n	8004b7a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1a:	d01a      	beq.n	8004b52 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004b1c:	f7ff fbca 	bl	80042b4 <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d302      	bcc.n	8004b32 <HAL_DMA2D_PollForTransfer+0x182>
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10f      	bne.n	8004b52 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2203      	movs	r2, #3
 8004b42:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e013      	b.n	8004b7a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	f003 0310 	and.w	r3, r3, #16
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0a1      	beq.n	8004aa4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2212      	movs	r2, #18
 8004b66:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004b78:	2300      	movs	r3, #0
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d101      	bne.n	8004ba4 <HAL_DMA2D_ConfigLayer+0x20>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	e079      	b.n	8004c98 <HAL_DMA2D_ConfigLayer+0x114>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2202      	movs	r2, #2
 8004bb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	011b      	lsls	r3, r3, #4
 8004bb8:	3318      	adds	r3, #24
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	685a      	ldr	r2, [r3, #4]
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	041b      	lsls	r3, r3, #16
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8004bce:	4b35      	ldr	r3, [pc, #212]	; (8004ca4 <HAL_DMA2D_ConfigLayer+0x120>)
 8004bd0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	2b0a      	cmp	r3, #10
 8004bd8:	d003      	beq.n	8004be2 <HAL_DMA2D_ConfigLayer+0x5e>
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b09      	cmp	r3, #9
 8004be0:	d107      	bne.n	8004bf2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	e005      	b.n	8004bfe <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	061b      	lsls	r3, r3, #24
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d120      	bne.n	8004c46 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	43db      	mvns	r3, r3
 8004c0e:	ea02 0103 	and.w	r1, r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	697a      	ldr	r2, [r7, #20]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b0a      	cmp	r3, #10
 8004c2c:	d003      	beq.n	8004c36 <HAL_DMA2D_ConfigLayer+0xb2>
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b09      	cmp	r3, #9
 8004c34:	d127      	bne.n	8004c86 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	68da      	ldr	r2, [r3, #12]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c42:	629a      	str	r2, [r3, #40]	; 0x28
 8004c44:	e01f      	b.n	8004c86 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69da      	ldr	r2, [r3, #28]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	43db      	mvns	r3, r3
 8004c50:	ea02 0103 	and.w	r1, r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	6812      	ldr	r2, [r2, #0]
 8004c66:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b0a      	cmp	r3, #10
 8004c6e:	d003      	beq.n	8004c78 <HAL_DMA2D_ConfigLayer+0xf4>
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	2b09      	cmp	r3, #9
 8004c76:	d106      	bne.n	8004c86 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	68da      	ldr	r2, [r3, #12]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004c84:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004c96:	2300      	movs	r3, #0
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	371c      	adds	r7, #28
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	ff03000f 	.word	0xff03000f

08004ca8 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b08b      	sub	sp, #44	; 0x2c
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
 8004cb4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cbc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	041a      	lsls	r2, r3, #16
 8004cc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	687a      	ldr	r2, [r7, #4]
 8004cd6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004ce0:	d174      	bne.n	8004dcc <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004ce8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004cf0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004cf8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d108      	bne.n	8004d1a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004d08:	69ba      	ldr	r2, [r7, #24]
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	6a3b      	ldr	r3, [r7, #32]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	627b      	str	r3, [r7, #36]	; 0x24
 8004d18:	e053      	b.n	8004dc2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d106      	bne.n	8004d30 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	69fb      	ldr	r3, [r7, #28]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	697a      	ldr	r2, [r7, #20]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d2e:	e048      	b.n	8004dc2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d111      	bne.n	8004d5c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	0cdb      	lsrs	r3, r3, #19
 8004d3c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	0a9b      	lsrs	r3, r3, #10
 8004d42:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	08db      	lsrs	r3, r3, #3
 8004d48:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	015a      	lsls	r2, r3, #5
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	02db      	lsls	r3, r3, #11
 8004d52:	4313      	orrs	r3, r2
 8004d54:	697a      	ldr	r2, [r7, #20]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	627b      	str	r3, [r7, #36]	; 0x24
 8004d5a:	e032      	b.n	8004dc2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d117      	bne.n	8004d94 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8004d64:	6a3b      	ldr	r3, [r7, #32]
 8004d66:	0fdb      	lsrs	r3, r3, #31
 8004d68:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	0cdb      	lsrs	r3, r3, #19
 8004d6e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	0adb      	lsrs	r3, r3, #11
 8004d74:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	08db      	lsrs	r3, r3, #3
 8004d7a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	015a      	lsls	r2, r3, #5
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	029b      	lsls	r3, r3, #10
 8004d84:	431a      	orrs	r2, r3
 8004d86:	6a3b      	ldr	r3, [r7, #32]
 8004d88:	03db      	lsls	r3, r3, #15
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	627b      	str	r3, [r7, #36]	; 0x24
 8004d92:	e016      	b.n	8004dc2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8004d94:	6a3b      	ldr	r3, [r7, #32]
 8004d96:	0f1b      	lsrs	r3, r3, #28
 8004d98:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	0d1b      	lsrs	r3, r3, #20
 8004d9e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	0b1b      	lsrs	r3, r3, #12
 8004da4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	091b      	lsrs	r3, r3, #4
 8004daa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	011a      	lsls	r2, r3, #4
 8004db0:	69fb      	ldr	r3, [r7, #28]
 8004db2:	021b      	lsls	r3, r3, #8
 8004db4:	431a      	orrs	r2, r3
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	031b      	lsls	r3, r3, #12
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8004dca:	e003      	b.n	8004dd4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	60da      	str	r2, [r3, #12]
}
 8004dd4:	bf00      	nop
 8004dd6:	372c      	adds	r7, #44	; 0x2c
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b089      	sub	sp, #36	; 0x24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004dee:	2300      	movs	r3, #0
 8004df0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004df6:	2300      	movs	r3, #0
 8004df8:	61fb      	str	r3, [r7, #28]
 8004dfa:	e177      	b.n	80050ec <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	f040 8166 	bne.w	80050e6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d00b      	beq.n	8004e3a <HAL_GPIO_Init+0x5a>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d007      	beq.n	8004e3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004e2e:	2b11      	cmp	r3, #17
 8004e30:	d003      	beq.n	8004e3a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b12      	cmp	r3, #18
 8004e38:	d130      	bne.n	8004e9c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	005b      	lsls	r3, r3, #1
 8004e44:	2203      	movs	r2, #3
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	43db      	mvns	r3, r3
 8004e4c:	69ba      	ldr	r2, [r7, #24]
 8004e4e:	4013      	ands	r3, r2
 8004e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68da      	ldr	r2, [r3, #12]
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	005b      	lsls	r3, r3, #1
 8004e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5e:	69ba      	ldr	r2, [r7, #24]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004e70:	2201      	movs	r2, #1
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	fa02 f303 	lsl.w	r3, r2, r3
 8004e78:	43db      	mvns	r3, r3
 8004e7a:	69ba      	ldr	r2, [r7, #24]
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	091b      	lsrs	r3, r3, #4
 8004e86:	f003 0201 	and.w	r2, r3, #1
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69ba      	ldr	r2, [r7, #24]
 8004e9a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	005b      	lsls	r3, r3, #1
 8004ea6:	2203      	movs	r2, #3
 8004ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8004eac:	43db      	mvns	r3, r3
 8004eae:	69ba      	ldr	r2, [r7, #24]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	005b      	lsls	r3, r3, #1
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d003      	beq.n	8004edc <HAL_GPIO_Init+0xfc>
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	2b12      	cmp	r3, #18
 8004eda:	d123      	bne.n	8004f24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	08da      	lsrs	r2, r3, #3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	3208      	adds	r2, #8
 8004ee4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	220f      	movs	r2, #15
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	69ba      	ldr	r2, [r7, #24]
 8004efc:	4013      	ands	r3, r2
 8004efe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	691a      	ldr	r2, [r3, #16]
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	f003 0307 	and.w	r3, r3, #7
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f10:	69ba      	ldr	r2, [r7, #24]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	08da      	lsrs	r2, r3, #3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	3208      	adds	r2, #8
 8004f1e:	69b9      	ldr	r1, [r7, #24]
 8004f20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	2203      	movs	r2, #3
 8004f30:	fa02 f303 	lsl.w	r3, r2, r3
 8004f34:	43db      	mvns	r3, r3
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	4013      	ands	r3, r2
 8004f3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f003 0203 	and.w	r2, r3, #3
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4c:	69ba      	ldr	r2, [r7, #24]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	f000 80c0 	beq.w	80050e6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f66:	2300      	movs	r3, #0
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	4b66      	ldr	r3, [pc, #408]	; (8005104 <HAL_GPIO_Init+0x324>)
 8004f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6e:	4a65      	ldr	r2, [pc, #404]	; (8005104 <HAL_GPIO_Init+0x324>)
 8004f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f74:	6453      	str	r3, [r2, #68]	; 0x44
 8004f76:	4b63      	ldr	r3, [pc, #396]	; (8005104 <HAL_GPIO_Init+0x324>)
 8004f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f7e:	60fb      	str	r3, [r7, #12]
 8004f80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f82:	4a61      	ldr	r2, [pc, #388]	; (8005108 <HAL_GPIO_Init+0x328>)
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	089b      	lsrs	r3, r3, #2
 8004f88:	3302      	adds	r3, #2
 8004f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	220f      	movs	r2, #15
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	4a58      	ldr	r2, [pc, #352]	; (800510c <HAL_GPIO_Init+0x32c>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d037      	beq.n	800501e <HAL_GPIO_Init+0x23e>
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	4a57      	ldr	r2, [pc, #348]	; (8005110 <HAL_GPIO_Init+0x330>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d031      	beq.n	800501a <HAL_GPIO_Init+0x23a>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a56      	ldr	r2, [pc, #344]	; (8005114 <HAL_GPIO_Init+0x334>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d02b      	beq.n	8005016 <HAL_GPIO_Init+0x236>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	4a55      	ldr	r2, [pc, #340]	; (8005118 <HAL_GPIO_Init+0x338>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d025      	beq.n	8005012 <HAL_GPIO_Init+0x232>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a54      	ldr	r2, [pc, #336]	; (800511c <HAL_GPIO_Init+0x33c>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d01f      	beq.n	800500e <HAL_GPIO_Init+0x22e>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a53      	ldr	r2, [pc, #332]	; (8005120 <HAL_GPIO_Init+0x340>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d019      	beq.n	800500a <HAL_GPIO_Init+0x22a>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a52      	ldr	r2, [pc, #328]	; (8005124 <HAL_GPIO_Init+0x344>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d013      	beq.n	8005006 <HAL_GPIO_Init+0x226>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a51      	ldr	r2, [pc, #324]	; (8005128 <HAL_GPIO_Init+0x348>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00d      	beq.n	8005002 <HAL_GPIO_Init+0x222>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a50      	ldr	r2, [pc, #320]	; (800512c <HAL_GPIO_Init+0x34c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d007      	beq.n	8004ffe <HAL_GPIO_Init+0x21e>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a4f      	ldr	r2, [pc, #316]	; (8005130 <HAL_GPIO_Init+0x350>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d101      	bne.n	8004ffa <HAL_GPIO_Init+0x21a>
 8004ff6:	2309      	movs	r3, #9
 8004ff8:	e012      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8004ffa:	230a      	movs	r3, #10
 8004ffc:	e010      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8004ffe:	2308      	movs	r3, #8
 8005000:	e00e      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8005002:	2307      	movs	r3, #7
 8005004:	e00c      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8005006:	2306      	movs	r3, #6
 8005008:	e00a      	b.n	8005020 <HAL_GPIO_Init+0x240>
 800500a:	2305      	movs	r3, #5
 800500c:	e008      	b.n	8005020 <HAL_GPIO_Init+0x240>
 800500e:	2304      	movs	r3, #4
 8005010:	e006      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8005012:	2303      	movs	r3, #3
 8005014:	e004      	b.n	8005020 <HAL_GPIO_Init+0x240>
 8005016:	2302      	movs	r3, #2
 8005018:	e002      	b.n	8005020 <HAL_GPIO_Init+0x240>
 800501a:	2301      	movs	r3, #1
 800501c:	e000      	b.n	8005020 <HAL_GPIO_Init+0x240>
 800501e:	2300      	movs	r3, #0
 8005020:	69fa      	ldr	r2, [r7, #28]
 8005022:	f002 0203 	and.w	r2, r2, #3
 8005026:	0092      	lsls	r2, r2, #2
 8005028:	4093      	lsls	r3, r2
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	4313      	orrs	r3, r2
 800502e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005030:	4935      	ldr	r1, [pc, #212]	; (8005108 <HAL_GPIO_Init+0x328>)
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	089b      	lsrs	r3, r3, #2
 8005036:	3302      	adds	r3, #2
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800503e:	4b3d      	ldr	r3, [pc, #244]	; (8005134 <HAL_GPIO_Init+0x354>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	43db      	mvns	r3, r3
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	4013      	ands	r3, r2
 800504c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	4313      	orrs	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005062:	4a34      	ldr	r2, [pc, #208]	; (8005134 <HAL_GPIO_Init+0x354>)
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005068:	4b32      	ldr	r3, [pc, #200]	; (8005134 <HAL_GPIO_Init+0x354>)
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	43db      	mvns	r3, r3
 8005072:	69ba      	ldr	r2, [r7, #24]
 8005074:	4013      	ands	r3, r2
 8005076:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005080:	2b00      	cmp	r3, #0
 8005082:	d003      	beq.n	800508c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	4313      	orrs	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800508c:	4a29      	ldr	r2, [pc, #164]	; (8005134 <HAL_GPIO_Init+0x354>)
 800508e:	69bb      	ldr	r3, [r7, #24]
 8005090:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005092:	4b28      	ldr	r3, [pc, #160]	; (8005134 <HAL_GPIO_Init+0x354>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	43db      	mvns	r3, r3
 800509c:	69ba      	ldr	r2, [r7, #24]
 800509e:	4013      	ands	r3, r2
 80050a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d003      	beq.n	80050b6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80050b6:	4a1f      	ldr	r2, [pc, #124]	; (8005134 <HAL_GPIO_Init+0x354>)
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80050bc:	4b1d      	ldr	r3, [pc, #116]	; (8005134 <HAL_GPIO_Init+0x354>)
 80050be:	68db      	ldr	r3, [r3, #12]
 80050c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	43db      	mvns	r3, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4013      	ands	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d003      	beq.n	80050e0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80050e0:	4a14      	ldr	r2, [pc, #80]	; (8005134 <HAL_GPIO_Init+0x354>)
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	3301      	adds	r3, #1
 80050ea:	61fb      	str	r3, [r7, #28]
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	2b0f      	cmp	r3, #15
 80050f0:	f67f ae84 	bls.w	8004dfc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050f4:	bf00      	nop
 80050f6:	bf00      	nop
 80050f8:	3724      	adds	r7, #36	; 0x24
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	40023800 	.word	0x40023800
 8005108:	40013800 	.word	0x40013800
 800510c:	40020000 	.word	0x40020000
 8005110:	40020400 	.word	0x40020400
 8005114:	40020800 	.word	0x40020800
 8005118:	40020c00 	.word	0x40020c00
 800511c:	40021000 	.word	0x40021000
 8005120:	40021400 	.word	0x40021400
 8005124:	40021800 	.word	0x40021800
 8005128:	40021c00 	.word	0x40021c00
 800512c:	40022000 	.word	0x40022000
 8005130:	40022400 	.word	0x40022400
 8005134:	40013c00 	.word	0x40013c00

08005138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	460b      	mov	r3, r1
 8005142:	807b      	strh	r3, [r7, #2]
 8005144:	4613      	mov	r3, r2
 8005146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005148:	787b      	ldrb	r3, [r7, #1]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800514e:	887a      	ldrh	r2, [r7, #2]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005154:	e003      	b.n	800515e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005156:	887b      	ldrh	r3, [r7, #2]
 8005158:	041a      	lsls	r2, r3, #16
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	619a      	str	r2, [r3, #24]
}
 800515e:	bf00      	nop
 8005160:	370c      	adds	r7, #12
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr

0800516a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
 8005172:	460b      	mov	r3, r1
 8005174:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695a      	ldr	r2, [r3, #20]
 800517a:	887b      	ldrh	r3, [r7, #2]
 800517c:	401a      	ands	r2, r3
 800517e:	887b      	ldrh	r3, [r7, #2]
 8005180:	429a      	cmp	r2, r3
 8005182:	d104      	bne.n	800518e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005184:	887b      	ldrh	r3, [r7, #2]
 8005186:	041a      	lsls	r2, r3, #16
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800518c:	e002      	b.n	8005194 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800518e:	887a      	ldrh	r2, [r7, #2]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	619a      	str	r2, [r3, #24]
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e12b      	b.n	800540a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d106      	bne.n	80051cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f95d 	bl	8005486 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2224      	movs	r2, #36	; 0x24
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f022 0201 	bic.w	r2, r2, #1
 80051e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005202:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005204:	f001 ff1a 	bl	800703c <HAL_RCC_GetPCLK1Freq>
 8005208:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	4a81      	ldr	r2, [pc, #516]	; (8005414 <HAL_I2C_Init+0x274>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d807      	bhi.n	8005224 <HAL_I2C_Init+0x84>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4a80      	ldr	r2, [pc, #512]	; (8005418 <HAL_I2C_Init+0x278>)
 8005218:	4293      	cmp	r3, r2
 800521a:	bf94      	ite	ls
 800521c:	2301      	movls	r3, #1
 800521e:	2300      	movhi	r3, #0
 8005220:	b2db      	uxtb	r3, r3
 8005222:	e006      	b.n	8005232 <HAL_I2C_Init+0x92>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	4a7d      	ldr	r2, [pc, #500]	; (800541c <HAL_I2C_Init+0x27c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	bf94      	ite	ls
 800522c:	2301      	movls	r3, #1
 800522e:	2300      	movhi	r3, #0
 8005230:	b2db      	uxtb	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e0e7      	b.n	800540a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4a78      	ldr	r2, [pc, #480]	; (8005420 <HAL_I2C_Init+0x280>)
 800523e:	fba2 2303 	umull	r2, r3, r2, r3
 8005242:	0c9b      	lsrs	r3, r3, #18
 8005244:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	430a      	orrs	r2, r1
 8005258:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	6a1b      	ldr	r3, [r3, #32]
 8005260:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	4a6a      	ldr	r2, [pc, #424]	; (8005414 <HAL_I2C_Init+0x274>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d802      	bhi.n	8005274 <HAL_I2C_Init+0xd4>
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	3301      	adds	r3, #1
 8005272:	e009      	b.n	8005288 <HAL_I2C_Init+0xe8>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800527a:	fb02 f303 	mul.w	r3, r2, r3
 800527e:	4a69      	ldr	r2, [pc, #420]	; (8005424 <HAL_I2C_Init+0x284>)
 8005280:	fba2 2303 	umull	r2, r3, r2, r3
 8005284:	099b      	lsrs	r3, r3, #6
 8005286:	3301      	adds	r3, #1
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6812      	ldr	r2, [r2, #0]
 800528c:	430b      	orrs	r3, r1
 800528e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800529a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	495c      	ldr	r1, [pc, #368]	; (8005414 <HAL_I2C_Init+0x274>)
 80052a4:	428b      	cmp	r3, r1
 80052a6:	d819      	bhi.n	80052dc <HAL_I2C_Init+0x13c>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	1e59      	subs	r1, r3, #1
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	005b      	lsls	r3, r3, #1
 80052b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80052b6:	1c59      	adds	r1, r3, #1
 80052b8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80052bc:	400b      	ands	r3, r1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <HAL_I2C_Init+0x138>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1e59      	subs	r1, r3, #1
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	005b      	lsls	r3, r3, #1
 80052cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80052d0:	3301      	adds	r3, #1
 80052d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052d6:	e051      	b.n	800537c <HAL_I2C_Init+0x1dc>
 80052d8:	2304      	movs	r3, #4
 80052da:	e04f      	b.n	800537c <HAL_I2C_Init+0x1dc>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	689b      	ldr	r3, [r3, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d111      	bne.n	8005308 <HAL_I2C_Init+0x168>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	1e58      	subs	r0, r3, #1
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6859      	ldr	r1, [r3, #4]
 80052ec:	460b      	mov	r3, r1
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	440b      	add	r3, r1
 80052f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80052f6:	3301      	adds	r3, #1
 80052f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	bf0c      	ite	eq
 8005300:	2301      	moveq	r3, #1
 8005302:	2300      	movne	r3, #0
 8005304:	b2db      	uxtb	r3, r3
 8005306:	e012      	b.n	800532e <HAL_I2C_Init+0x18e>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	1e58      	subs	r0, r3, #1
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6859      	ldr	r1, [r3, #4]
 8005310:	460b      	mov	r3, r1
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	440b      	add	r3, r1
 8005316:	0099      	lsls	r1, r3, #2
 8005318:	440b      	add	r3, r1
 800531a:	fbb0 f3f3 	udiv	r3, r0, r3
 800531e:	3301      	adds	r3, #1
 8005320:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005324:	2b00      	cmp	r3, #0
 8005326:	bf0c      	ite	eq
 8005328:	2301      	moveq	r3, #1
 800532a:	2300      	movne	r3, #0
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_I2C_Init+0x196>
 8005332:	2301      	movs	r3, #1
 8005334:	e022      	b.n	800537c <HAL_I2C_Init+0x1dc>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d10e      	bne.n	800535c <HAL_I2C_Init+0x1bc>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	1e58      	subs	r0, r3, #1
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6859      	ldr	r1, [r3, #4]
 8005346:	460b      	mov	r3, r1
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	440b      	add	r3, r1
 800534c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005350:	3301      	adds	r3, #1
 8005352:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005356:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800535a:	e00f      	b.n	800537c <HAL_I2C_Init+0x1dc>
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	1e58      	subs	r0, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6859      	ldr	r1, [r3, #4]
 8005364:	460b      	mov	r3, r1
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	0099      	lsls	r1, r3, #2
 800536c:	440b      	add	r3, r1
 800536e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005372:	3301      	adds	r3, #1
 8005374:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005378:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800537c:	6879      	ldr	r1, [r7, #4]
 800537e:	6809      	ldr	r1, [r1, #0]
 8005380:	4313      	orrs	r3, r2
 8005382:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	69da      	ldr	r2, [r3, #28]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a1b      	ldr	r3, [r3, #32]
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80053aa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6911      	ldr	r1, [r2, #16]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	68d2      	ldr	r2, [r2, #12]
 80053b6:	4311      	orrs	r1, r2
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	430b      	orrs	r3, r1
 80053be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	695a      	ldr	r2, [r3, #20]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0201 	orr.w	r2, r2, #1
 80053ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2220      	movs	r2, #32
 80053f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	000186a0 	.word	0x000186a0
 8005418:	001e847f 	.word	0x001e847f
 800541c:	003d08ff 	.word	0x003d08ff
 8005420:	431bde83 	.word	0x431bde83
 8005424:	10624dd3 	.word	0x10624dd3

08005428 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b082      	sub	sp, #8
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d101      	bne.n	800543a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e021      	b.n	800547e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2224      	movs	r2, #36	; 0x24
 800543e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 0201 	bic.w	r2, r2, #1
 8005450:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f821 	bl	800549a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	3708      	adds	r7, #8
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
	...

080054b0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af02      	add	r7, sp, #8
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	4608      	mov	r0, r1
 80054ba:	4611      	mov	r1, r2
 80054bc:	461a      	mov	r2, r3
 80054be:	4603      	mov	r3, r0
 80054c0:	817b      	strh	r3, [r7, #10]
 80054c2:	460b      	mov	r3, r1
 80054c4:	813b      	strh	r3, [r7, #8]
 80054c6:	4613      	mov	r3, r2
 80054c8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054ca:	f7fe fef3 	bl	80042b4 <HAL_GetTick>
 80054ce:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b20      	cmp	r3, #32
 80054da:	f040 80d9 	bne.w	8005690 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	2319      	movs	r3, #25
 80054e4:	2201      	movs	r2, #1
 80054e6:	496d      	ldr	r1, [pc, #436]	; (800569c <HAL_I2C_Mem_Write+0x1ec>)
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 fc89 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80054f4:	2302      	movs	r3, #2
 80054f6:	e0cc      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d101      	bne.n	8005506 <HAL_I2C_Mem_Write+0x56>
 8005502:	2302      	movs	r3, #2
 8005504:	e0c5      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b01      	cmp	r3, #1
 800551a:	d007      	beq.n	800552c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	681a      	ldr	r2, [r3, #0]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f042 0201 	orr.w	r2, r2, #1
 800552a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800553a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2221      	movs	r2, #33	; 0x21
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2240      	movs	r2, #64	; 0x40
 8005548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6a3a      	ldr	r2, [r7, #32]
 8005556:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800555c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4a4d      	ldr	r2, [pc, #308]	; (80056a0 <HAL_I2C_Mem_Write+0x1f0>)
 800556c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800556e:	88f8      	ldrh	r0, [r7, #6]
 8005570:	893a      	ldrh	r2, [r7, #8]
 8005572:	8979      	ldrh	r1, [r7, #10]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	9301      	str	r3, [sp, #4]
 8005578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	4603      	mov	r3, r0
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fac4 	bl	8005b0c <I2C_RequestMemoryWrite>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d052      	beq.n	8005630 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e081      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 fd0a 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00d      	beq.n	80055ba <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d107      	bne.n	80055b6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e06b      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055be:	781a      	ldrb	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ca:	1c5a      	adds	r2, r3, #1
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e0:	b29b      	uxth	r3, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	695b      	ldr	r3, [r3, #20]
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	2b04      	cmp	r3, #4
 80055f6:	d11b      	bne.n	8005630 <HAL_I2C_Mem_Write+0x180>
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d017      	beq.n	8005630 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005604:	781a      	ldrb	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1aa      	bne.n	800558e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005638:	697a      	ldr	r2, [r7, #20]
 800563a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 fcf6 	bl	800602e <I2C_WaitOnBTFFlagUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00d      	beq.n	8005664 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	2b04      	cmp	r3, #4
 800564e:	d107      	bne.n	8005660 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800565e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e016      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005672:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800568c:	2300      	movs	r3, #0
 800568e:	e000      	b.n	8005692 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005690:	2302      	movs	r3, #2
  }
}
 8005692:	4618      	mov	r0, r3
 8005694:	3718      	adds	r7, #24
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	00100002 	.word	0x00100002
 80056a0:	ffff0000 	.word	0xffff0000

080056a4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b08c      	sub	sp, #48	; 0x30
 80056a8:	af02      	add	r7, sp, #8
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	4608      	mov	r0, r1
 80056ae:	4611      	mov	r1, r2
 80056b0:	461a      	mov	r2, r3
 80056b2:	4603      	mov	r3, r0
 80056b4:	817b      	strh	r3, [r7, #10]
 80056b6:	460b      	mov	r3, r1
 80056b8:	813b      	strh	r3, [r7, #8]
 80056ba:	4613      	mov	r3, r2
 80056bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056be:	f7fe fdf9 	bl	80042b4 <HAL_GetTick>
 80056c2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	f040 8208 	bne.w	8005ae2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d4:	9300      	str	r3, [sp, #0]
 80056d6:	2319      	movs	r3, #25
 80056d8:	2201      	movs	r2, #1
 80056da:	497b      	ldr	r1, [pc, #492]	; (80058c8 <HAL_I2C_Mem_Read+0x224>)
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 fb8f 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d001      	beq.n	80056ec <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056e8:	2302      	movs	r3, #2
 80056ea:	e1fb      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d101      	bne.n	80056fa <HAL_I2C_Mem_Read+0x56>
 80056f6:	2302      	movs	r3, #2
 80056f8:	e1f4      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b01      	cmp	r3, #1
 800570e:	d007      	beq.n	8005720 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800572e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2222      	movs	r2, #34	; 0x22
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2240      	movs	r2, #64	; 0x40
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800574a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005750:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	4a5b      	ldr	r2, [pc, #364]	; (80058cc <HAL_I2C_Mem_Read+0x228>)
 8005760:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005762:	88f8      	ldrh	r0, [r7, #6]
 8005764:	893a      	ldrh	r2, [r7, #8]
 8005766:	8979      	ldrh	r1, [r7, #10]
 8005768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576a:	9301      	str	r3, [sp, #4]
 800576c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	4603      	mov	r3, r0
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f000 fa5e 	bl	8005c34 <I2C_RequestMemoryRead>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d001      	beq.n	8005782 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e1b0      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005786:	2b00      	cmp	r3, #0
 8005788:	d113      	bne.n	80057b2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800578a:	2300      	movs	r3, #0
 800578c:	623b      	str	r3, [r7, #32]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695b      	ldr	r3, [r3, #20]
 8005794:	623b      	str	r3, [r7, #32]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	623b      	str	r3, [r7, #32]
 800579e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	e184      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d11b      	bne.n	80057f2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80057c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ca:	2300      	movs	r3, #0
 80057cc:	61fb      	str	r3, [r7, #28]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	61fb      	str	r3, [r7, #28]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	61fb      	str	r3, [r7, #28]
 80057de:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057ee:	601a      	str	r2, [r3, #0]
 80057f0:	e164      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d11b      	bne.n	8005832 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005808:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005818:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800581a:	2300      	movs	r3, #0
 800581c:	61bb      	str	r3, [r7, #24]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	61bb      	str	r3, [r7, #24]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	61bb      	str	r3, [r7, #24]
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	e144      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005832:	2300      	movs	r3, #0
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	617b      	str	r3, [r7, #20]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	699b      	ldr	r3, [r3, #24]
 8005844:	617b      	str	r3, [r7, #20]
 8005846:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005848:	e138      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584e:	2b03      	cmp	r3, #3
 8005850:	f200 80f1 	bhi.w	8005a36 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005858:	2b01      	cmp	r3, #1
 800585a:	d123      	bne.n	80058a4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800585c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800585e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f000 fc25 	bl	80060b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005866:	4603      	mov	r3, r0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d001      	beq.n	8005870 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e139      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	691a      	ldr	r2, [r3, #16]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	b2d2      	uxtb	r2, r2
 800587c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800588c:	3b01      	subs	r3, #1
 800588e:	b29a      	uxth	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80058a2:	e10b      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d14e      	bne.n	800594a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058b2:	2200      	movs	r2, #0
 80058b4:	4906      	ldr	r1, [pc, #24]	; (80058d0 <HAL_I2C_Mem_Read+0x22c>)
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f000 faa2 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d008      	beq.n	80058d4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e10e      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
 80058c6:	bf00      	nop
 80058c8:	00100002 	.word	0x00100002
 80058cc:	ffff0000 	.word	0xffff0000
 80058d0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691a      	ldr	r2, [r3, #16]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590c:	b29b      	uxth	r3, r3
 800590e:	3b01      	subs	r3, #1
 8005910:	b29a      	uxth	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	691a      	ldr	r2, [r3, #16]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005920:	b2d2      	uxtb	r2, r2
 8005922:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005928:	1c5a      	adds	r2, r3, #1
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005932:	3b01      	subs	r3, #1
 8005934:	b29a      	uxth	r2, r3
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800593e:	b29b      	uxth	r3, r3
 8005940:	3b01      	subs	r3, #1
 8005942:	b29a      	uxth	r2, r3
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005948:	e0b8      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005950:	2200      	movs	r2, #0
 8005952:	4966      	ldr	r1, [pc, #408]	; (8005aec <HAL_I2C_Mem_Read+0x448>)
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 fa53 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d001      	beq.n	8005964 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e0bf      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005972:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691a      	ldr	r2, [r3, #16]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	1c5a      	adds	r2, r3, #1
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800599c:	b29b      	uxth	r3, r3
 800599e:	3b01      	subs	r3, #1
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	9300      	str	r3, [sp, #0]
 80059aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ac:	2200      	movs	r2, #0
 80059ae:	494f      	ldr	r1, [pc, #316]	; (8005aec <HAL_I2C_Mem_Read+0x448>)
 80059b0:	68f8      	ldr	r0, [r7, #12]
 80059b2:	f000 fa25 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 80059b6:	4603      	mov	r3, r0
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d001      	beq.n	80059c0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e091      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	691a      	ldr	r2, [r3, #16]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e2:	1c5a      	adds	r2, r3, #1
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ec:	3b01      	subs	r3, #1
 80059ee:	b29a      	uxth	r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	3b01      	subs	r3, #1
 80059fc:	b29a      	uxth	r2, r3
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	691a      	ldr	r2, [r3, #16]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	b29a      	uxth	r2, r3
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005a34:	e042      	b.n	8005abc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a38:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 fb38 	bl	80060b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a40:	4603      	mov	r3, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d001      	beq.n	8005a4a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e04c      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a66:	3b01      	subs	r3, #1
 8005a68:	b29a      	uxth	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	3b01      	subs	r3, #1
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	f003 0304 	and.w	r3, r3, #4
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d118      	bne.n	8005abc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	691a      	ldr	r2, [r3, #16]
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a94:	b2d2      	uxtb	r2, r2
 8005a96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9c:	1c5a      	adds	r2, r3, #1
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	b29a      	uxth	r2, r3
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f47f aec2 	bne.w	800584a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	e000      	b.n	8005ae4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005ae2:	2302      	movs	r3, #2
  }
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3728      	adds	r7, #40	; 0x28
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	00010004 	.word	0x00010004

08005af0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005afe:	b2db      	uxtb	r3, r3
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b088      	sub	sp, #32
 8005b10:	af02      	add	r7, sp, #8
 8005b12:	60f8      	str	r0, [r7, #12]
 8005b14:	4608      	mov	r0, r1
 8005b16:	4611      	mov	r1, r2
 8005b18:	461a      	mov	r2, r3
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	817b      	strh	r3, [r7, #10]
 8005b1e:	460b      	mov	r3, r1
 8005b20:	813b      	strh	r3, [r7, #8]
 8005b22:	4613      	mov	r3, r2
 8005b24:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005b34:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 f95c 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00c      	beq.n	8005b68 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d003      	beq.n	8005b64 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b62:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005b64:	2303      	movs	r3, #3
 8005b66:	e05f      	b.n	8005c28 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005b68:	897b      	ldrh	r3, [r7, #10]
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b76:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7a:	6a3a      	ldr	r2, [r7, #32]
 8005b7c:	492c      	ldr	r1, [pc, #176]	; (8005c30 <I2C_RequestMemoryWrite+0x124>)
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 f995 	bl	8005eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d001      	beq.n	8005b8e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e04c      	b.n	8005c28 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8e:	2300      	movs	r3, #0
 8005b90:	617b      	str	r3, [r7, #20]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	695b      	ldr	r3, [r3, #20]
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	617b      	str	r3, [r7, #20]
 8005ba2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ba6:	6a39      	ldr	r1, [r7, #32]
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 f9ff 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00d      	beq.n	8005bd0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d107      	bne.n	8005bcc <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e02b      	b.n	8005c28 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005bd0:	88fb      	ldrh	r3, [r7, #6]
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d105      	bne.n	8005be2 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005bd6:	893b      	ldrh	r3, [r7, #8]
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	611a      	str	r2, [r3, #16]
 8005be0:	e021      	b.n	8005c26 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005be2:	893b      	ldrh	r3, [r7, #8]
 8005be4:	0a1b      	lsrs	r3, r3, #8
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bf2:	6a39      	ldr	r1, [r7, #32]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f9d9 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00d      	beq.n	8005c1c <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d107      	bne.n	8005c18 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e005      	b.n	8005c28 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005c1c:	893b      	ldrh	r3, [r7, #8]
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3718      	adds	r7, #24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}
 8005c30:	00010002 	.word	0x00010002

08005c34 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b088      	sub	sp, #32
 8005c38:	af02      	add	r7, sp, #8
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	4608      	mov	r0, r1
 8005c3e:	4611      	mov	r1, r2
 8005c40:	461a      	mov	r2, r3
 8005c42:	4603      	mov	r3, r0
 8005c44:	817b      	strh	r3, [r7, #10]
 8005c46:	460b      	mov	r3, r1
 8005c48:	813b      	strh	r3, [r7, #8]
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	6a3b      	ldr	r3, [r7, #32]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005c7a:	68f8      	ldr	r0, [r7, #12]
 8005c7c:	f000 f8c0 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00c      	beq.n	8005ca0 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c9c:	2303      	movs	r3, #3
 8005c9e:	e0a9      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ca0:	897b      	ldrh	r3, [r7, #10]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005cae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb2:	6a3a      	ldr	r2, [r7, #32]
 8005cb4:	4951      	ldr	r1, [pc, #324]	; (8005dfc <I2C_RequestMemoryRead+0x1c8>)
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f000 f8f9 	bl	8005eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e096      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	617b      	str	r3, [r7, #20]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	617b      	str	r3, [r7, #20]
 8005cda:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cde:	6a39      	ldr	r1, [r7, #32]
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f963 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00d      	beq.n	8005d08 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf0:	2b04      	cmp	r3, #4
 8005cf2:	d107      	bne.n	8005d04 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d02:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d04:	2301      	movs	r3, #1
 8005d06:	e075      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d08:	88fb      	ldrh	r3, [r7, #6]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d105      	bne.n	8005d1a <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d0e:	893b      	ldrh	r3, [r7, #8]
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	611a      	str	r2, [r3, #16]
 8005d18:	e021      	b.n	8005d5e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005d1a:	893b      	ldrh	r3, [r7, #8]
 8005d1c:	0a1b      	lsrs	r3, r3, #8
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d2a:	6a39      	ldr	r1, [r7, #32]
 8005d2c:	68f8      	ldr	r0, [r7, #12]
 8005d2e:	f000 f93d 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005d32:	4603      	mov	r3, r0
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00d      	beq.n	8005d54 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d107      	bne.n	8005d50 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d4e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e04f      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005d54:	893b      	ldrh	r3, [r7, #8]
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d60:	6a39      	ldr	r1, [r7, #32]
 8005d62:	68f8      	ldr	r0, [r7, #12]
 8005d64:	f000 f922 	bl	8005fac <I2C_WaitOnTXEFlagUntilTimeout>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00d      	beq.n	8005d8a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d72:	2b04      	cmp	r3, #4
 8005d74:	d107      	bne.n	8005d86 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d84:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e034      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f82a 	bl	8005e00 <I2C_WaitOnFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00c      	beq.n	8005dcc <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d003      	beq.n	8005dc8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dc6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e013      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005dcc:	897b      	ldrh	r3, [r7, #10]
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	f043 0301 	orr.w	r3, r3, #1
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dde:	6a3a      	ldr	r2, [r7, #32]
 8005de0:	4906      	ldr	r1, [pc, #24]	; (8005dfc <I2C_RequestMemoryRead+0x1c8>)
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f000 f863 	bl	8005eae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e000      	b.n	8005df4 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3718      	adds	r7, #24
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	00010002 	.word	0x00010002

08005e00 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	603b      	str	r3, [r7, #0]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e10:	e025      	b.n	8005e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e18:	d021      	beq.n	8005e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e1a:	f7fe fa4b 	bl	80042b4 <HAL_GetTick>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	69bb      	ldr	r3, [r7, #24]
 8005e22:	1ad3      	subs	r3, r2, r3
 8005e24:	683a      	ldr	r2, [r7, #0]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d302      	bcc.n	8005e30 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d116      	bne.n	8005e5e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4a:	f043 0220 	orr.w	r2, r3, #32
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e023      	b.n	8005ea6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	0c1b      	lsrs	r3, r3, #16
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d10d      	bne.n	8005e84 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	43da      	mvns	r2, r3
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	4013      	ands	r3, r2
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	bf0c      	ite	eq
 8005e7a:	2301      	moveq	r3, #1
 8005e7c:	2300      	movne	r3, #0
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	461a      	mov	r2, r3
 8005e82:	e00c      	b.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	699b      	ldr	r3, [r3, #24]
 8005e8a:	43da      	mvns	r2, r3
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	4013      	ands	r3, r2
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	bf0c      	ite	eq
 8005e96:	2301      	moveq	r3, #1
 8005e98:	2300      	movne	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	79fb      	ldrb	r3, [r7, #7]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d0b6      	beq.n	8005e12 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3710      	adds	r7, #16
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b084      	sub	sp, #16
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	607a      	str	r2, [r7, #4]
 8005eba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ebc:	e051      	b.n	8005f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	695b      	ldr	r3, [r3, #20]
 8005ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ecc:	d123      	bne.n	8005f16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005edc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ee6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f02:	f043 0204 	orr.w	r2, r3, #4
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e046      	b.n	8005fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1c:	d021      	beq.n	8005f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f1e:	f7fe f9c9 	bl	80042b4 <HAL_GetTick>
 8005f22:	4602      	mov	r2, r0
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	429a      	cmp	r2, r3
 8005f2c:	d302      	bcc.n	8005f34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d116      	bne.n	8005f62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2220      	movs	r2, #32
 8005f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4e:	f043 0220 	orr.w	r2, r3, #32
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e020      	b.n	8005fa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	0c1b      	lsrs	r3, r3, #16
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d10c      	bne.n	8005f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	43da      	mvns	r2, r3
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	4013      	ands	r3, r2
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	bf14      	ite	ne
 8005f7e:	2301      	movne	r3, #1
 8005f80:	2300      	moveq	r3, #0
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	e00b      	b.n	8005f9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	43da      	mvns	r2, r3
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	4013      	ands	r3, r2
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	bf14      	ite	ne
 8005f98:	2301      	movne	r3, #1
 8005f9a:	2300      	moveq	r3, #0
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d18d      	bne.n	8005ebe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fb8:	e02d      	b.n	8006016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fba:	68f8      	ldr	r0, [r7, #12]
 8005fbc:	f000 f8ce 	bl	800615c <I2C_IsAcknowledgeFailed>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d001      	beq.n	8005fca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e02d      	b.n	8006026 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd0:	d021      	beq.n	8006016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fd2:	f7fe f96f 	bl	80042b4 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d302      	bcc.n	8005fe8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d116      	bne.n	8006016 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	2220      	movs	r2, #32
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006002:	f043 0220 	orr.w	r2, r3, #32
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e007      	b.n	8006026 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006020:	2b80      	cmp	r3, #128	; 0x80
 8006022:	d1ca      	bne.n	8005fba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b084      	sub	sp, #16
 8006032:	af00      	add	r7, sp, #0
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	60b9      	str	r1, [r7, #8]
 8006038:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800603a:	e02d      	b.n	8006098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800603c:	68f8      	ldr	r0, [r7, #12]
 800603e:	f000 f88d 	bl	800615c <I2C_IsAcknowledgeFailed>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	e02d      	b.n	80060a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006052:	d021      	beq.n	8006098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006054:	f7fe f92e 	bl	80042b4 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	429a      	cmp	r2, r3
 8006062:	d302      	bcc.n	800606a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d116      	bne.n	8006098 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2220      	movs	r2, #32
 8006074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2200      	movs	r2, #0
 800607c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006084:	f043 0220 	orr.w	r2, r3, #32
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006094:	2301      	movs	r3, #1
 8006096:	e007      	b.n	80060a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	f003 0304 	and.w	r3, r3, #4
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d1ca      	bne.n	800603c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3710      	adds	r7, #16
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060bc:	e042      	b.n	8006144 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	f003 0310 	and.w	r3, r3, #16
 80060c8:	2b10      	cmp	r3, #16
 80060ca:	d119      	bne.n	8006100 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f06f 0210 	mvn.w	r2, #16
 80060d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2220      	movs	r2, #32
 80060e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	e029      	b.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006100:	f7fe f8d8 	bl	80042b4 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	429a      	cmp	r2, r3
 800610e:	d302      	bcc.n	8006116 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d116      	bne.n	8006144 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2220      	movs	r2, #32
 8006120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006130:	f043 0220 	orr.w	r2, r3, #32
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	e007      	b.n	8006154 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800614e:	2b40      	cmp	r3, #64	; 0x40
 8006150:	d1b5      	bne.n	80060be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3710      	adds	r7, #16
 8006158:	46bd      	mov	sp, r7
 800615a:	bd80      	pop	{r7, pc}

0800615c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800615c:	b480      	push	{r7}
 800615e:	b083      	sub	sp, #12
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800616e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006172:	d11b      	bne.n	80061ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800617c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2220      	movs	r2, #32
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006198:	f043 0204 	orr.w	r2, r3, #4
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e000      	b.n	80061ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	370c      	adds	r7, #12
 80061b2:	46bd      	mov	sp, r7
 80061b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b8:	4770      	bx	lr
	...

080061bc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b084      	sub	sp, #16
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e0bf      	b.n	800634e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d106      	bne.n	80061e8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f000 f8ba 	bl	800635c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699a      	ldr	r2, [r3, #24]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80061fe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6999      	ldr	r1, [r3, #24]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006214:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	430a      	orrs	r2, r1
 8006222:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	6899      	ldr	r1, [r3, #8]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	4b4a      	ldr	r3, [pc, #296]	; (8006358 <HAL_LTDC_Init+0x19c>)
 8006230:	400b      	ands	r3, r1
 8006232:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	695b      	ldr	r3, [r3, #20]
 8006238:	041b      	lsls	r3, r3, #16
 800623a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6899      	ldr	r1, [r3, #8]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	699a      	ldr	r2, [r3, #24]
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	431a      	orrs	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68d9      	ldr	r1, [r3, #12]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681a      	ldr	r2, [r3, #0]
 800625c:	4b3e      	ldr	r3, [pc, #248]	; (8006358 <HAL_LTDC_Init+0x19c>)
 800625e:	400b      	ands	r3, r1
 8006260:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	041b      	lsls	r3, r3, #16
 8006268:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68d9      	ldr	r1, [r3, #12]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6a1a      	ldr	r2, [r3, #32]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	431a      	orrs	r2, r3
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	6919      	ldr	r1, [r3, #16]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	4b33      	ldr	r3, [pc, #204]	; (8006358 <HAL_LTDC_Init+0x19c>)
 800628c:	400b      	ands	r3, r1
 800628e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006294:	041b      	lsls	r3, r3, #16
 8006296:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6919      	ldr	r1, [r3, #16]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	430a      	orrs	r2, r1
 80062ac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	6959      	ldr	r1, [r3, #20]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	4b27      	ldr	r3, [pc, #156]	; (8006358 <HAL_LTDC_Init+0x19c>)
 80062ba:	400b      	ands	r3, r1
 80062bc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c2:	041b      	lsls	r3, r3, #16
 80062c4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	6959      	ldr	r1, [r3, #20]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	431a      	orrs	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062e2:	021b      	lsls	r3, r3, #8
 80062e4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80062ec:	041b      	lsls	r3, r3, #16
 80062ee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80062fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4313      	orrs	r3, r2
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006312:	431a      	orrs	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	430a      	orrs	r2, r1
 800631a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f042 0206 	orr.w	r2, r2, #6
 800632a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	699a      	ldr	r2, [r3, #24]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0201 	orr.w	r2, r2, #1
 800633a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3710      	adds	r7, #16
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	f000f800 	.word	0xf000f800

0800635c <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 800635c:	b480      	push	{r7}
 800635e:	b083      	sub	sp, #12
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006370:	b5b0      	push	{r4, r5, r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006382:	2b01      	cmp	r3, #1
 8006384:	d101      	bne.n	800638a <HAL_LTDC_ConfigLayer+0x1a>
 8006386:	2302      	movs	r3, #2
 8006388:	e02c      	b.n	80063e4 <HAL_LTDC_ConfigLayer+0x74>
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2201      	movs	r2, #1
 800638e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2202      	movs	r2, #2
 8006396:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2134      	movs	r1, #52	; 0x34
 80063a0:	fb01 f303 	mul.w	r3, r1, r3
 80063a4:	4413      	add	r3, r2
 80063a6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	4614      	mov	r4, r2
 80063ae:	461d      	mov	r5, r3
 80063b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80063ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	68b9      	ldr	r1, [r7, #8]
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 f83b 	bl	8006440 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2201      	movs	r2, #1
 80063d0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bdb0      	pop	{r4, r5, r7, pc}

080063ec <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 80063ec:	b480      	push	{r7}
 80063ee:	b083      	sub	sp, #12
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d101      	bne.n	8006402 <HAL_LTDC_EnableDither+0x16>
 80063fe:	2302      	movs	r3, #2
 8006400:	e016      	b.n	8006430 <HAL_LTDC_EnableDither+0x44>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2202      	movs	r2, #2
 800640e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006412:	4b0a      	ldr	r3, [pc, #40]	; (800643c <HAL_LTDC_EnableDither+0x50>)
 8006414:	699b      	ldr	r3, [r3, #24]
 8006416:	4a09      	ldr	r2, [pc, #36]	; (800643c <HAL_LTDC_EnableDither+0x50>)
 8006418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800641c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	370c      	adds	r7, #12
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40016800 	.word	0x40016800

08006440 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006440:	b480      	push	{r7}
 8006442:	b089      	sub	sp, #36	; 0x24
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	0c1b      	lsrs	r3, r3, #16
 8006458:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800645c:	4413      	add	r3, r2
 800645e:	041b      	lsls	r3, r3, #16
 8006460:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	461a      	mov	r2, r3
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	01db      	lsls	r3, r3, #7
 800646c:	4413      	add	r3, r2
 800646e:	3384      	adds	r3, #132	; 0x84
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	68fa      	ldr	r2, [r7, #12]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	4611      	mov	r1, r2
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	01d2      	lsls	r2, r2, #7
 800647c:	440a      	add	r2, r1
 800647e:	3284      	adds	r2, #132	; 0x84
 8006480:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006484:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	0c1b      	lsrs	r3, r3, #16
 8006492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006496:	4413      	add	r3, r2
 8006498:	1c5a      	adds	r2, r3, #1
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4619      	mov	r1, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	01db      	lsls	r3, r3, #7
 80064a4:	440b      	add	r3, r1
 80064a6:	3384      	adds	r3, #132	; 0x84
 80064a8:	4619      	mov	r1, r3
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	68da      	ldr	r2, [r3, #12]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064be:	4413      	add	r3, r2
 80064c0:	041b      	lsls	r3, r3, #16
 80064c2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	461a      	mov	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	01db      	lsls	r3, r3, #7
 80064ce:	4413      	add	r3, r2
 80064d0:	3384      	adds	r3, #132	; 0x84
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	68fa      	ldr	r2, [r7, #12]
 80064d6:	6812      	ldr	r2, [r2, #0]
 80064d8:	4611      	mov	r1, r2
 80064da:	687a      	ldr	r2, [r7, #4]
 80064dc:	01d2      	lsls	r2, r2, #7
 80064de:	440a      	add	r2, r1
 80064e0:	3284      	adds	r2, #132	; 0x84
 80064e2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80064e6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	689a      	ldr	r2, [r3, #8]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80064f6:	4413      	add	r3, r2
 80064f8:	1c5a      	adds	r2, r3, #1
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4619      	mov	r1, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	01db      	lsls	r3, r3, #7
 8006504:	440b      	add	r3, r1
 8006506:	3384      	adds	r3, #132	; 0x84
 8006508:	4619      	mov	r1, r3
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	4313      	orrs	r3, r2
 800650e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	461a      	mov	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	01db      	lsls	r3, r3, #7
 800651a:	4413      	add	r3, r2
 800651c:	3384      	adds	r3, #132	; 0x84
 800651e:	691b      	ldr	r3, [r3, #16]
 8006520:	68fa      	ldr	r2, [r7, #12]
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	4611      	mov	r1, r2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	01d2      	lsls	r2, r2, #7
 800652a:	440a      	add	r2, r1
 800652c:	3284      	adds	r2, #132	; 0x84
 800652e:	f023 0307 	bic.w	r3, r3, #7
 8006532:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	01db      	lsls	r3, r3, #7
 800653e:	4413      	add	r3, r2
 8006540:	3384      	adds	r3, #132	; 0x84
 8006542:	461a      	mov	r2, r3
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006550:	021b      	lsls	r3, r3, #8
 8006552:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800655a:	041b      	lsls	r3, r3, #16
 800655c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800655e:	68bb      	ldr	r3, [r7, #8]
 8006560:	699b      	ldr	r3, [r3, #24]
 8006562:	061b      	lsls	r3, r3, #24
 8006564:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	461a      	mov	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	01db      	lsls	r3, r3, #7
 8006570:	4413      	add	r3, r2
 8006572:	3384      	adds	r3, #132	; 0x84
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	461a      	mov	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	01db      	lsls	r3, r3, #7
 8006580:	4413      	add	r3, r2
 8006582:	3384      	adds	r3, #132	; 0x84
 8006584:	461a      	mov	r2, r3
 8006586:	2300      	movs	r3, #0
 8006588:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006590:	461a      	mov	r2, r3
 8006592:	69fb      	ldr	r3, [r7, #28]
 8006594:	431a      	orrs	r2, r3
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	431a      	orrs	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4619      	mov	r1, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	01db      	lsls	r3, r3, #7
 80065a4:	440b      	add	r3, r1
 80065a6:	3384      	adds	r3, #132	; 0x84
 80065a8:	4619      	mov	r1, r3
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	461a      	mov	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	01db      	lsls	r3, r3, #7
 80065ba:	4413      	add	r3, r2
 80065bc:	3384      	adds	r3, #132	; 0x84
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	6812      	ldr	r2, [r2, #0]
 80065c4:	4611      	mov	r1, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	01d2      	lsls	r2, r2, #7
 80065ca:	440a      	add	r2, r1
 80065cc:	3284      	adds	r2, #132	; 0x84
 80065ce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80065d2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	461a      	mov	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	01db      	lsls	r3, r3, #7
 80065de:	4413      	add	r3, r2
 80065e0:	3384      	adds	r3, #132	; 0x84
 80065e2:	461a      	mov	r2, r3
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	461a      	mov	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	01db      	lsls	r3, r3, #7
 80065f4:	4413      	add	r3, r2
 80065f6:	3384      	adds	r3, #132	; 0x84
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	6812      	ldr	r2, [r2, #0]
 80065fe:	4611      	mov	r1, r2
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	01d2      	lsls	r2, r2, #7
 8006604:	440a      	add	r2, r1
 8006606:	3284      	adds	r2, #132	; 0x84
 8006608:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800660c:	f023 0307 	bic.w	r3, r3, #7
 8006610:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	69da      	ldr	r2, [r3, #28]
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	68f9      	ldr	r1, [r7, #12]
 800661c:	6809      	ldr	r1, [r1, #0]
 800661e:	4608      	mov	r0, r1
 8006620:	6879      	ldr	r1, [r7, #4]
 8006622:	01c9      	lsls	r1, r1, #7
 8006624:	4401      	add	r1, r0
 8006626:	3184      	adds	r1, #132	; 0x84
 8006628:	4313      	orrs	r3, r2
 800662a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	01db      	lsls	r3, r3, #7
 8006636:	4413      	add	r3, r2
 8006638:	3384      	adds	r3, #132	; 0x84
 800663a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	461a      	mov	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	01db      	lsls	r3, r3, #7
 8006646:	4413      	add	r3, r2
 8006648:	3384      	adds	r3, #132	; 0x84
 800664a:	461a      	mov	r2, r3
 800664c:	2300      	movs	r3, #0
 800664e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	461a      	mov	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	01db      	lsls	r3, r3, #7
 800665a:	4413      	add	r3, r2
 800665c:	3384      	adds	r3, #132	; 0x84
 800665e:	461a      	mov	r2, r3
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006664:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d102      	bne.n	8006674 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800666e:	2304      	movs	r3, #4
 8006670:	61fb      	str	r3, [r7, #28]
 8006672:	e01b      	b.n	80066ac <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d102      	bne.n	8006682 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800667c:	2303      	movs	r3, #3
 800667e:	61fb      	str	r3, [r7, #28]
 8006680:	e014      	b.n	80066ac <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	691b      	ldr	r3, [r3, #16]
 8006686:	2b04      	cmp	r3, #4
 8006688:	d00b      	beq.n	80066a2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800668e:	2b02      	cmp	r3, #2
 8006690:	d007      	beq.n	80066a2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006696:	2b03      	cmp	r3, #3
 8006698:	d003      	beq.n	80066a2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800669e:	2b07      	cmp	r3, #7
 80066a0:	d102      	bne.n	80066a8 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80066a2:	2302      	movs	r3, #2
 80066a4:	61fb      	str	r3, [r7, #28]
 80066a6:	e001      	b.n	80066ac <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80066a8:	2301      	movs	r3, #1
 80066aa:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	461a      	mov	r2, r3
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	01db      	lsls	r3, r3, #7
 80066b6:	4413      	add	r3, r2
 80066b8:	3384      	adds	r3, #132	; 0x84
 80066ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	6812      	ldr	r2, [r2, #0]
 80066c0:	4611      	mov	r1, r2
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	01d2      	lsls	r2, r2, #7
 80066c6:	440a      	add	r2, r1
 80066c8:	3284      	adds	r2, #132	; 0x84
 80066ca:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80066ce:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d4:	69fa      	ldr	r2, [r7, #28]
 80066d6:	fb02 f303 	mul.w	r3, r2, r3
 80066da:	041a      	lsls	r2, r3, #16
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	6859      	ldr	r1, [r3, #4]
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	1acb      	subs	r3, r1, r3
 80066e6:	69f9      	ldr	r1, [r7, #28]
 80066e8:	fb01 f303 	mul.w	r3, r1, r3
 80066ec:	3303      	adds	r3, #3
 80066ee:	68f9      	ldr	r1, [r7, #12]
 80066f0:	6809      	ldr	r1, [r1, #0]
 80066f2:	4608      	mov	r0, r1
 80066f4:	6879      	ldr	r1, [r7, #4]
 80066f6:	01c9      	lsls	r1, r1, #7
 80066f8:	4401      	add	r1, r0
 80066fa:	3184      	adds	r1, #132	; 0x84
 80066fc:	4313      	orrs	r3, r2
 80066fe:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	461a      	mov	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	01db      	lsls	r3, r3, #7
 800670a:	4413      	add	r3, r2
 800670c:	3384      	adds	r3, #132	; 0x84
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	4611      	mov	r1, r2
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	01d2      	lsls	r2, r2, #7
 800671a:	440a      	add	r2, r1
 800671c:	3284      	adds	r2, #132	; 0x84
 800671e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006722:	f023 0307 	bic.w	r3, r3, #7
 8006726:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	461a      	mov	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	01db      	lsls	r3, r3, #7
 8006732:	4413      	add	r3, r2
 8006734:	3384      	adds	r3, #132	; 0x84
 8006736:	461a      	mov	r2, r3
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800673c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	461a      	mov	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	01db      	lsls	r3, r3, #7
 8006748:	4413      	add	r3, r2
 800674a:	3384      	adds	r3, #132	; 0x84
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	6812      	ldr	r2, [r2, #0]
 8006752:	4611      	mov	r1, r2
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	01d2      	lsls	r2, r2, #7
 8006758:	440a      	add	r2, r1
 800675a:	3284      	adds	r2, #132	; 0x84
 800675c:	f043 0301 	orr.w	r3, r3, #1
 8006760:	6013      	str	r3, [r2, #0]
}
 8006762:	bf00      	nop
 8006764:	3724      	adds	r7, #36	; 0x24
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
	...

08006770 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b086      	sub	sp, #24
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d101      	bne.n	8006782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e25e      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d075      	beq.n	800687a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800678e:	4b88      	ldr	r3, [pc, #544]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f003 030c 	and.w	r3, r3, #12
 8006796:	2b04      	cmp	r3, #4
 8006798:	d00c      	beq.n	80067b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800679a:	4b85      	ldr	r3, [pc, #532]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067a2:	2b08      	cmp	r3, #8
 80067a4:	d112      	bne.n	80067cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067a6:	4b82      	ldr	r3, [pc, #520]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067b2:	d10b      	bne.n	80067cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067b4:	4b7e      	ldr	r3, [pc, #504]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d05b      	beq.n	8006878 <HAL_RCC_OscConfig+0x108>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d157      	bne.n	8006878 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e239      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067d4:	d106      	bne.n	80067e4 <HAL_RCC_OscConfig+0x74>
 80067d6:	4b76      	ldr	r3, [pc, #472]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a75      	ldr	r2, [pc, #468]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	e01d      	b.n	8006820 <HAL_RCC_OscConfig+0xb0>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067ec:	d10c      	bne.n	8006808 <HAL_RCC_OscConfig+0x98>
 80067ee:	4b70      	ldr	r3, [pc, #448]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a6f      	ldr	r2, [pc, #444]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067f8:	6013      	str	r3, [r2, #0]
 80067fa:	4b6d      	ldr	r3, [pc, #436]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a6c      	ldr	r2, [pc, #432]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	e00b      	b.n	8006820 <HAL_RCC_OscConfig+0xb0>
 8006808:	4b69      	ldr	r3, [pc, #420]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a68      	ldr	r2, [pc, #416]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800680e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006812:	6013      	str	r3, [r2, #0]
 8006814:	4b66      	ldr	r3, [pc, #408]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a65      	ldr	r2, [pc, #404]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800681a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800681e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d013      	beq.n	8006850 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006828:	f7fd fd44 	bl	80042b4 <HAL_GetTick>
 800682c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800682e:	e008      	b.n	8006842 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006830:	f7fd fd40 	bl	80042b4 <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	2b64      	cmp	r3, #100	; 0x64
 800683c:	d901      	bls.n	8006842 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e1fe      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006842:	4b5b      	ldr	r3, [pc, #364]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d0f0      	beq.n	8006830 <HAL_RCC_OscConfig+0xc0>
 800684e:	e014      	b.n	800687a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006850:	f7fd fd30 	bl	80042b4 <HAL_GetTick>
 8006854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006856:	e008      	b.n	800686a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006858:	f7fd fd2c 	bl	80042b4 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	2b64      	cmp	r3, #100	; 0x64
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e1ea      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800686a:	4b51      	ldr	r3, [pc, #324]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1f0      	bne.n	8006858 <HAL_RCC_OscConfig+0xe8>
 8006876:	e000      	b.n	800687a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006878:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0302 	and.w	r3, r3, #2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d063      	beq.n	800694e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006886:	4b4a      	ldr	r3, [pc, #296]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f003 030c 	and.w	r3, r3, #12
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00b      	beq.n	80068aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006892:	4b47      	ldr	r3, [pc, #284]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800689a:	2b08      	cmp	r3, #8
 800689c:	d11c      	bne.n	80068d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800689e:	4b44      	ldr	r3, [pc, #272]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d116      	bne.n	80068d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068aa:	4b41      	ldr	r3, [pc, #260]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f003 0302 	and.w	r3, r3, #2
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d005      	beq.n	80068c2 <HAL_RCC_OscConfig+0x152>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d001      	beq.n	80068c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e1be      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068c2:	4b3b      	ldr	r3, [pc, #236]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	00db      	lsls	r3, r3, #3
 80068d0:	4937      	ldr	r1, [pc, #220]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068d6:	e03a      	b.n	800694e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d020      	beq.n	8006922 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068e0:	4b34      	ldr	r3, [pc, #208]	; (80069b4 <HAL_RCC_OscConfig+0x244>)
 80068e2:	2201      	movs	r2, #1
 80068e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e6:	f7fd fce5 	bl	80042b4 <HAL_GetTick>
 80068ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ec:	e008      	b.n	8006900 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068ee:	f7fd fce1 	bl	80042b4 <HAL_GetTick>
 80068f2:	4602      	mov	r2, r0
 80068f4:	693b      	ldr	r3, [r7, #16]
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	2b02      	cmp	r3, #2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e19f      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006900:	4b2b      	ldr	r3, [pc, #172]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d0f0      	beq.n	80068ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800690c:	4b28      	ldr	r3, [pc, #160]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	691b      	ldr	r3, [r3, #16]
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	4925      	ldr	r1, [pc, #148]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 800691c:	4313      	orrs	r3, r2
 800691e:	600b      	str	r3, [r1, #0]
 8006920:	e015      	b.n	800694e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006922:	4b24      	ldr	r3, [pc, #144]	; (80069b4 <HAL_RCC_OscConfig+0x244>)
 8006924:	2200      	movs	r2, #0
 8006926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006928:	f7fd fcc4 	bl	80042b4 <HAL_GetTick>
 800692c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800692e:	e008      	b.n	8006942 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006930:	f7fd fcc0 	bl	80042b4 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	2b02      	cmp	r3, #2
 800693c:	d901      	bls.n	8006942 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e17e      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006942:	4b1b      	ldr	r3, [pc, #108]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1f0      	bne.n	8006930 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0308 	and.w	r3, r3, #8
 8006956:	2b00      	cmp	r3, #0
 8006958:	d036      	beq.n	80069c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d016      	beq.n	8006990 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006962:	4b15      	ldr	r3, [pc, #84]	; (80069b8 <HAL_RCC_OscConfig+0x248>)
 8006964:	2201      	movs	r2, #1
 8006966:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006968:	f7fd fca4 	bl	80042b4 <HAL_GetTick>
 800696c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800696e:	e008      	b.n	8006982 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006970:	f7fd fca0 	bl	80042b4 <HAL_GetTick>
 8006974:	4602      	mov	r2, r0
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	2b02      	cmp	r3, #2
 800697c:	d901      	bls.n	8006982 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800697e:	2303      	movs	r3, #3
 8006980:	e15e      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006982:	4b0b      	ldr	r3, [pc, #44]	; (80069b0 <HAL_RCC_OscConfig+0x240>)
 8006984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006986:	f003 0302 	and.w	r3, r3, #2
 800698a:	2b00      	cmp	r3, #0
 800698c:	d0f0      	beq.n	8006970 <HAL_RCC_OscConfig+0x200>
 800698e:	e01b      	b.n	80069c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006990:	4b09      	ldr	r3, [pc, #36]	; (80069b8 <HAL_RCC_OscConfig+0x248>)
 8006992:	2200      	movs	r2, #0
 8006994:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006996:	f7fd fc8d 	bl	80042b4 <HAL_GetTick>
 800699a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800699c:	e00e      	b.n	80069bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800699e:	f7fd fc89 	bl	80042b4 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d907      	bls.n	80069bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e147      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
 80069b0:	40023800 	.word	0x40023800
 80069b4:	42470000 	.word	0x42470000
 80069b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069bc:	4b88      	ldr	r3, [pc, #544]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 80069be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1ea      	bne.n	800699e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f003 0304 	and.w	r3, r3, #4
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	f000 8097 	beq.w	8006b04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069d6:	2300      	movs	r3, #0
 80069d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069da:	4b81      	ldr	r3, [pc, #516]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 80069dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10f      	bne.n	8006a06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069e6:	2300      	movs	r3, #0
 80069e8:	60bb      	str	r3, [r7, #8]
 80069ea:	4b7d      	ldr	r3, [pc, #500]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 80069ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ee:	4a7c      	ldr	r2, [pc, #496]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 80069f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069f4:	6413      	str	r3, [r2, #64]	; 0x40
 80069f6:	4b7a      	ldr	r3, [pc, #488]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 80069f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069fe:	60bb      	str	r3, [r7, #8]
 8006a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a02:	2301      	movs	r3, #1
 8006a04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a06:	4b77      	ldr	r3, [pc, #476]	; (8006be4 <HAL_RCC_OscConfig+0x474>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d118      	bne.n	8006a44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a12:	4b74      	ldr	r3, [pc, #464]	; (8006be4 <HAL_RCC_OscConfig+0x474>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a73      	ldr	r2, [pc, #460]	; (8006be4 <HAL_RCC_OscConfig+0x474>)
 8006a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a1e:	f7fd fc49 	bl	80042b4 <HAL_GetTick>
 8006a22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a24:	e008      	b.n	8006a38 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a26:	f7fd fc45 	bl	80042b4 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e103      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a38:	4b6a      	ldr	r3, [pc, #424]	; (8006be4 <HAL_RCC_OscConfig+0x474>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0f0      	beq.n	8006a26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d106      	bne.n	8006a5a <HAL_RCC_OscConfig+0x2ea>
 8006a4c:	4b64      	ldr	r3, [pc, #400]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a50:	4a63      	ldr	r2, [pc, #396]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a52:	f043 0301 	orr.w	r3, r3, #1
 8006a56:	6713      	str	r3, [r2, #112]	; 0x70
 8006a58:	e01c      	b.n	8006a94 <HAL_RCC_OscConfig+0x324>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	2b05      	cmp	r3, #5
 8006a60:	d10c      	bne.n	8006a7c <HAL_RCC_OscConfig+0x30c>
 8006a62:	4b5f      	ldr	r3, [pc, #380]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a66:	4a5e      	ldr	r2, [pc, #376]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a68:	f043 0304 	orr.w	r3, r3, #4
 8006a6c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a6e:	4b5c      	ldr	r3, [pc, #368]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a72:	4a5b      	ldr	r2, [pc, #364]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a74:	f043 0301 	orr.w	r3, r3, #1
 8006a78:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7a:	e00b      	b.n	8006a94 <HAL_RCC_OscConfig+0x324>
 8006a7c:	4b58      	ldr	r3, [pc, #352]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a80:	4a57      	ldr	r2, [pc, #348]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a82:	f023 0301 	bic.w	r3, r3, #1
 8006a86:	6713      	str	r3, [r2, #112]	; 0x70
 8006a88:	4b55      	ldr	r3, [pc, #340]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a8c:	4a54      	ldr	r2, [pc, #336]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006a8e:	f023 0304 	bic.w	r3, r3, #4
 8006a92:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d015      	beq.n	8006ac8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a9c:	f7fd fc0a 	bl	80042b4 <HAL_GetTick>
 8006aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aa2:	e00a      	b.n	8006aba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aa4:	f7fd fc06 	bl	80042b4 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d901      	bls.n	8006aba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e0c2      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aba:	4b49      	ldr	r3, [pc, #292]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0ee      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x334>
 8006ac6:	e014      	b.n	8006af2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ac8:	f7fd fbf4 	bl	80042b4 <HAL_GetTick>
 8006acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ace:	e00a      	b.n	8006ae6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ad0:	f7fd fbf0 	bl	80042b4 <HAL_GetTick>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d901      	bls.n	8006ae6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006ae2:	2303      	movs	r3, #3
 8006ae4:	e0ac      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ae6:	4b3e      	ldr	r3, [pc, #248]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006ae8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aea:	f003 0302 	and.w	r3, r3, #2
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d1ee      	bne.n	8006ad0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006af2:	7dfb      	ldrb	r3, [r7, #23]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	d105      	bne.n	8006b04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006af8:	4b39      	ldr	r3, [pc, #228]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006afc:	4a38      	ldr	r2, [pc, #224]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b02:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 8098 	beq.w	8006c3e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b0e:	4b34      	ldr	r3, [pc, #208]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f003 030c 	and.w	r3, r3, #12
 8006b16:	2b08      	cmp	r3, #8
 8006b18:	d05c      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d141      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b22:	4b31      	ldr	r3, [pc, #196]	; (8006be8 <HAL_RCC_OscConfig+0x478>)
 8006b24:	2200      	movs	r2, #0
 8006b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b28:	f7fd fbc4 	bl	80042b4 <HAL_GetTick>
 8006b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b2e:	e008      	b.n	8006b42 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b30:	f7fd fbc0 	bl	80042b4 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	2b02      	cmp	r3, #2
 8006b3c:	d901      	bls.n	8006b42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e07e      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b42:	4b27      	ldr	r3, [pc, #156]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1f0      	bne.n	8006b30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	69da      	ldr	r2, [r3, #28]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	431a      	orrs	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5c:	019b      	lsls	r3, r3, #6
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b64:	085b      	lsrs	r3, r3, #1
 8006b66:	3b01      	subs	r3, #1
 8006b68:	041b      	lsls	r3, r3, #16
 8006b6a:	431a      	orrs	r2, r3
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b70:	061b      	lsls	r3, r3, #24
 8006b72:	491b      	ldr	r1, [pc, #108]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006b74:	4313      	orrs	r3, r2
 8006b76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b78:	4b1b      	ldr	r3, [pc, #108]	; (8006be8 <HAL_RCC_OscConfig+0x478>)
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b7e:	f7fd fb99 	bl	80042b4 <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b84:	e008      	b.n	8006b98 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b86:	f7fd fb95 	bl	80042b4 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d901      	bls.n	8006b98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e053      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b98:	4b11      	ldr	r3, [pc, #68]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d0f0      	beq.n	8006b86 <HAL_RCC_OscConfig+0x416>
 8006ba4:	e04b      	b.n	8006c3e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ba6:	4b10      	ldr	r3, [pc, #64]	; (8006be8 <HAL_RCC_OscConfig+0x478>)
 8006ba8:	2200      	movs	r2, #0
 8006baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bac:	f7fd fb82 	bl	80042b4 <HAL_GetTick>
 8006bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bb2:	e008      	b.n	8006bc6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bb4:	f7fd fb7e 	bl	80042b4 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d901      	bls.n	8006bc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e03c      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bc6:	4b06      	ldr	r3, [pc, #24]	; (8006be0 <HAL_RCC_OscConfig+0x470>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d1f0      	bne.n	8006bb4 <HAL_RCC_OscConfig+0x444>
 8006bd2:	e034      	b.n	8006c3e <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	699b      	ldr	r3, [r3, #24]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d107      	bne.n	8006bec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e02f      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
 8006be0:	40023800 	.word	0x40023800
 8006be4:	40007000 	.word	0x40007000
 8006be8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bec:	4b16      	ldr	r3, [pc, #88]	; (8006c48 <HAL_RCC_OscConfig+0x4d8>)
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	69db      	ldr	r3, [r3, #28]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d11c      	bne.n	8006c3a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d115      	bne.n	8006c3a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006c0e:	68fa      	ldr	r2, [r7, #12]
 8006c10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c14:	4013      	ands	r3, r2
 8006c16:	687a      	ldr	r2, [r7, #4]
 8006c18:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d10d      	bne.n	8006c3a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d106      	bne.n	8006c3a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d001      	beq.n	8006c3e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40023800 	.word	0x40023800

08006c4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d101      	bne.n	8006c60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e0cc      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c60:	4b68      	ldr	r3, [pc, #416]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 030f 	and.w	r3, r3, #15
 8006c68:	683a      	ldr	r2, [r7, #0]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d90c      	bls.n	8006c88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c6e:	4b65      	ldr	r3, [pc, #404]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	b2d2      	uxtb	r2, r2
 8006c74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c76:	4b63      	ldr	r3, [pc, #396]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 030f 	and.w	r3, r3, #15
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d001      	beq.n	8006c88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c84:	2301      	movs	r3, #1
 8006c86:	e0b8      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0302 	and.w	r3, r3, #2
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d020      	beq.n	8006cd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0304 	and.w	r3, r3, #4
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d005      	beq.n	8006cac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ca0:	4b59      	ldr	r3, [pc, #356]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	4a58      	ldr	r2, [pc, #352]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006caa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0308 	and.w	r3, r3, #8
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d005      	beq.n	8006cc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006cb8:	4b53      	ldr	r3, [pc, #332]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	4a52      	ldr	r2, [pc, #328]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006cbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006cc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cc4:	4b50      	ldr	r3, [pc, #320]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	689b      	ldr	r3, [r3, #8]
 8006cd0:	494d      	ldr	r1, [pc, #308]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0301 	and.w	r3, r3, #1
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d044      	beq.n	8006d6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d107      	bne.n	8006cfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cea:	4b47      	ldr	r3, [pc, #284]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d119      	bne.n	8006d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e07f      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d003      	beq.n	8006d0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d107      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d0a:	4b3f      	ldr	r3, [pc, #252]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d109      	bne.n	8006d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e06f      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d1a:	4b3b      	ldr	r3, [pc, #236]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 0302 	and.w	r3, r3, #2
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d26:	2301      	movs	r3, #1
 8006d28:	e067      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d2a:	4b37      	ldr	r3, [pc, #220]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f023 0203 	bic.w	r2, r3, #3
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	4934      	ldr	r1, [pc, #208]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d3c:	f7fd faba 	bl	80042b4 <HAL_GetTick>
 8006d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d42:	e00a      	b.n	8006d5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d44:	f7fd fab6 	bl	80042b4 <HAL_GetTick>
 8006d48:	4602      	mov	r2, r0
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d901      	bls.n	8006d5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e04f      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d5a:	4b2b      	ldr	r3, [pc, #172]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f003 020c 	and.w	r2, r3, #12
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d1eb      	bne.n	8006d44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d6c:	4b25      	ldr	r3, [pc, #148]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d20c      	bcs.n	8006d94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d7a:	4b22      	ldr	r3, [pc, #136]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d82:	4b20      	ldr	r3, [pc, #128]	; (8006e04 <HAL_RCC_ClockConfig+0x1b8>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f003 030f 	and.w	r3, r3, #15
 8006d8a:	683a      	ldr	r2, [r7, #0]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d001      	beq.n	8006d94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d90:	2301      	movs	r3, #1
 8006d92:	e032      	b.n	8006dfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0304 	and.w	r3, r3, #4
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d008      	beq.n	8006db2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006da0:	4b19      	ldr	r3, [pc, #100]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	4916      	ldr	r1, [pc, #88]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006dae:	4313      	orrs	r3, r2
 8006db0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0308 	and.w	r3, r3, #8
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d009      	beq.n	8006dd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dbe:	4b12      	ldr	r3, [pc, #72]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	691b      	ldr	r3, [r3, #16]
 8006dca:	00db      	lsls	r3, r3, #3
 8006dcc:	490e      	ldr	r1, [pc, #56]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006dd2:	f000 f821 	bl	8006e18 <HAL_RCC_GetSysClockFreq>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	4b0b      	ldr	r3, [pc, #44]	; (8006e08 <HAL_RCC_ClockConfig+0x1bc>)
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	091b      	lsrs	r3, r3, #4
 8006dde:	f003 030f 	and.w	r3, r3, #15
 8006de2:	490a      	ldr	r1, [pc, #40]	; (8006e0c <HAL_RCC_ClockConfig+0x1c0>)
 8006de4:	5ccb      	ldrb	r3, [r1, r3]
 8006de6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dea:	4a09      	ldr	r2, [pc, #36]	; (8006e10 <HAL_RCC_ClockConfig+0x1c4>)
 8006dec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006dee:	4b09      	ldr	r3, [pc, #36]	; (8006e14 <HAL_RCC_ClockConfig+0x1c8>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4618      	mov	r0, r3
 8006df4:	f7fd fa1a 	bl	800422c <HAL_InitTick>

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40023c00 	.word	0x40023c00
 8006e08:	40023800 	.word	0x40023800
 8006e0c:	0800c48c 	.word	0x0800c48c
 8006e10:	20000034 	.word	0x20000034
 8006e14:	200000c4 	.word	0x200000c4

08006e18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e1c:	b094      	sub	sp, #80	; 0x50
 8006e1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	647b      	str	r3, [r7, #68]	; 0x44
 8006e24:	2300      	movs	r3, #0
 8006e26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e28:	2300      	movs	r3, #0
 8006e2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e30:	4b79      	ldr	r3, [pc, #484]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f003 030c 	and.w	r3, r3, #12
 8006e38:	2b08      	cmp	r3, #8
 8006e3a:	d00d      	beq.n	8006e58 <HAL_RCC_GetSysClockFreq+0x40>
 8006e3c:	2b08      	cmp	r3, #8
 8006e3e:	f200 80e1 	bhi.w	8007004 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d002      	beq.n	8006e4c <HAL_RCC_GetSysClockFreq+0x34>
 8006e46:	2b04      	cmp	r3, #4
 8006e48:	d003      	beq.n	8006e52 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e4a:	e0db      	b.n	8007004 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e4c:	4b73      	ldr	r3, [pc, #460]	; (800701c <HAL_RCC_GetSysClockFreq+0x204>)
 8006e4e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006e50:	e0db      	b.n	800700a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e52:	4b73      	ldr	r3, [pc, #460]	; (8007020 <HAL_RCC_GetSysClockFreq+0x208>)
 8006e54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006e56:	e0d8      	b.n	800700a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e58:	4b6f      	ldr	r3, [pc, #444]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e60:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e62:	4b6d      	ldr	r3, [pc, #436]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d063      	beq.n	8006f36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e6e:	4b6a      	ldr	r3, [pc, #424]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	099b      	lsrs	r3, r3, #6
 8006e74:	2200      	movs	r2, #0
 8006e76:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e78:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e80:	633b      	str	r3, [r7, #48]	; 0x30
 8006e82:	2300      	movs	r3, #0
 8006e84:	637b      	str	r3, [r7, #52]	; 0x34
 8006e86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006e8a:	4622      	mov	r2, r4
 8006e8c:	462b      	mov	r3, r5
 8006e8e:	f04f 0000 	mov.w	r0, #0
 8006e92:	f04f 0100 	mov.w	r1, #0
 8006e96:	0159      	lsls	r1, r3, #5
 8006e98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e9c:	0150      	lsls	r0, r2, #5
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	4621      	mov	r1, r4
 8006ea4:	1a51      	subs	r1, r2, r1
 8006ea6:	6139      	str	r1, [r7, #16]
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	eb63 0301 	sbc.w	r3, r3, r1
 8006eae:	617b      	str	r3, [r7, #20]
 8006eb0:	f04f 0200 	mov.w	r2, #0
 8006eb4:	f04f 0300 	mov.w	r3, #0
 8006eb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ebc:	4659      	mov	r1, fp
 8006ebe:	018b      	lsls	r3, r1, #6
 8006ec0:	4651      	mov	r1, sl
 8006ec2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006ec6:	4651      	mov	r1, sl
 8006ec8:	018a      	lsls	r2, r1, #6
 8006eca:	4651      	mov	r1, sl
 8006ecc:	ebb2 0801 	subs.w	r8, r2, r1
 8006ed0:	4659      	mov	r1, fp
 8006ed2:	eb63 0901 	sbc.w	r9, r3, r1
 8006ed6:	f04f 0200 	mov.w	r2, #0
 8006eda:	f04f 0300 	mov.w	r3, #0
 8006ede:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ee2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ee6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006eea:	4690      	mov	r8, r2
 8006eec:	4699      	mov	r9, r3
 8006eee:	4623      	mov	r3, r4
 8006ef0:	eb18 0303 	adds.w	r3, r8, r3
 8006ef4:	60bb      	str	r3, [r7, #8]
 8006ef6:	462b      	mov	r3, r5
 8006ef8:	eb49 0303 	adc.w	r3, r9, r3
 8006efc:	60fb      	str	r3, [r7, #12]
 8006efe:	f04f 0200 	mov.w	r2, #0
 8006f02:	f04f 0300 	mov.w	r3, #0
 8006f06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f0a:	4629      	mov	r1, r5
 8006f0c:	024b      	lsls	r3, r1, #9
 8006f0e:	4621      	mov	r1, r4
 8006f10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f14:	4621      	mov	r1, r4
 8006f16:	024a      	lsls	r2, r1, #9
 8006f18:	4610      	mov	r0, r2
 8006f1a:	4619      	mov	r1, r3
 8006f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f1e:	2200      	movs	r2, #0
 8006f20:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f28:	f7f9 fefe 	bl	8000d28 <__aeabi_uldivmod>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4613      	mov	r3, r2
 8006f32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f34:	e058      	b.n	8006fe8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f36:	4b38      	ldr	r3, [pc, #224]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	099b      	lsrs	r3, r3, #6
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	4618      	mov	r0, r3
 8006f40:	4611      	mov	r1, r2
 8006f42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006f46:	623b      	str	r3, [r7, #32]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	627b      	str	r3, [r7, #36]	; 0x24
 8006f4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006f50:	4642      	mov	r2, r8
 8006f52:	464b      	mov	r3, r9
 8006f54:	f04f 0000 	mov.w	r0, #0
 8006f58:	f04f 0100 	mov.w	r1, #0
 8006f5c:	0159      	lsls	r1, r3, #5
 8006f5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f62:	0150      	lsls	r0, r2, #5
 8006f64:	4602      	mov	r2, r0
 8006f66:	460b      	mov	r3, r1
 8006f68:	4641      	mov	r1, r8
 8006f6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	eb63 0b01 	sbc.w	fp, r3, r1
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006f80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006f84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006f88:	ebb2 040a 	subs.w	r4, r2, sl
 8006f8c:	eb63 050b 	sbc.w	r5, r3, fp
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	00eb      	lsls	r3, r5, #3
 8006f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f9e:	00e2      	lsls	r2, r4, #3
 8006fa0:	4614      	mov	r4, r2
 8006fa2:	461d      	mov	r5, r3
 8006fa4:	4643      	mov	r3, r8
 8006fa6:	18e3      	adds	r3, r4, r3
 8006fa8:	603b      	str	r3, [r7, #0]
 8006faa:	464b      	mov	r3, r9
 8006fac:	eb45 0303 	adc.w	r3, r5, r3
 8006fb0:	607b      	str	r3, [r7, #4]
 8006fb2:	f04f 0200 	mov.w	r2, #0
 8006fb6:	f04f 0300 	mov.w	r3, #0
 8006fba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	028b      	lsls	r3, r1, #10
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006fc8:	4621      	mov	r1, r4
 8006fca:	028a      	lsls	r2, r1, #10
 8006fcc:	4610      	mov	r0, r2
 8006fce:	4619      	mov	r1, r3
 8006fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	61bb      	str	r3, [r7, #24]
 8006fd6:	61fa      	str	r2, [r7, #28]
 8006fd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fdc:	f7f9 fea4 	bl	8000d28 <__aeabi_uldivmod>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006fe8:	4b0b      	ldr	r3, [pc, #44]	; (8007018 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	0c1b      	lsrs	r3, r3, #16
 8006fee:	f003 0303 	and.w	r3, r3, #3
 8006ff2:	3301      	adds	r3, #1
 8006ff4:	005b      	lsls	r3, r3, #1
 8006ff6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006ff8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006ffa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007000:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007002:	e002      	b.n	800700a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007004:	4b05      	ldr	r3, [pc, #20]	; (800701c <HAL_RCC_GetSysClockFreq+0x204>)
 8007006:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007008:	bf00      	nop
    }
  }
  return sysclockfreq;
 800700a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800700c:	4618      	mov	r0, r3
 800700e:	3750      	adds	r7, #80	; 0x50
 8007010:	46bd      	mov	sp, r7
 8007012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007016:	bf00      	nop
 8007018:	40023800 	.word	0x40023800
 800701c:	00f42400 	.word	0x00f42400
 8007020:	007a1200 	.word	0x007a1200

08007024 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007024:	b480      	push	{r7}
 8007026:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007028:	4b03      	ldr	r3, [pc, #12]	; (8007038 <HAL_RCC_GetHCLKFreq+0x14>)
 800702a:	681b      	ldr	r3, [r3, #0]
}
 800702c:	4618      	mov	r0, r3
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	20000034 	.word	0x20000034

0800703c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007040:	f7ff fff0 	bl	8007024 <HAL_RCC_GetHCLKFreq>
 8007044:	4602      	mov	r2, r0
 8007046:	4b05      	ldr	r3, [pc, #20]	; (800705c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	0a9b      	lsrs	r3, r3, #10
 800704c:	f003 0307 	and.w	r3, r3, #7
 8007050:	4903      	ldr	r1, [pc, #12]	; (8007060 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007052:	5ccb      	ldrb	r3, [r1, r3]
 8007054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007058:	4618      	mov	r0, r3
 800705a:	bd80      	pop	{r7, pc}
 800705c:	40023800 	.word	0x40023800
 8007060:	0800c49c 	.word	0x0800c49c

08007064 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b086      	sub	sp, #24
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007070:	2300      	movs	r3, #0
 8007072:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0301 	and.w	r3, r3, #1
 800707c:	2b00      	cmp	r3, #0
 800707e:	d10b      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007088:	2b00      	cmp	r3, #0
 800708a:	d105      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007094:	2b00      	cmp	r3, #0
 8007096:	d075      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007098:	4b91      	ldr	r3, [pc, #580]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800709a:	2200      	movs	r2, #0
 800709c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800709e:	f7fd f909 	bl	80042b4 <HAL_GetTick>
 80070a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070a4:	e008      	b.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80070a6:	f7fd f905 	bl	80042b4 <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d901      	bls.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e189      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80070b8:	4b8a      	ldr	r3, [pc, #552]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1f0      	bne.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 0301 	and.w	r3, r3, #1
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d009      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	685b      	ldr	r3, [r3, #4]
 80070d4:	019a      	lsls	r2, r3, #6
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	071b      	lsls	r3, r3, #28
 80070dc:	4981      	ldr	r1, [pc, #516]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070de:	4313      	orrs	r3, r2
 80070e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d01f      	beq.n	8007130 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80070f0:	4b7c      	ldr	r3, [pc, #496]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80070f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070f6:	0f1b      	lsrs	r3, r3, #28
 80070f8:	f003 0307 	and.w	r3, r3, #7
 80070fc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	019a      	lsls	r2, r3, #6
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	061b      	lsls	r3, r3, #24
 800710a:	431a      	orrs	r2, r3
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	071b      	lsls	r3, r3, #28
 8007110:	4974      	ldr	r1, [pc, #464]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007112:	4313      	orrs	r3, r2
 8007114:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007118:	4b72      	ldr	r3, [pc, #456]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800711a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800711e:	f023 021f 	bic.w	r2, r3, #31
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	3b01      	subs	r3, #1
 8007128:	496e      	ldr	r1, [pc, #440]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800712a:	4313      	orrs	r3, r2
 800712c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007138:	2b00      	cmp	r3, #0
 800713a:	d00d      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	019a      	lsls	r2, r3, #6
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	061b      	lsls	r3, r3, #24
 8007148:	431a      	orrs	r2, r3
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	071b      	lsls	r3, r3, #28
 8007150:	4964      	ldr	r1, [pc, #400]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007152:	4313      	orrs	r3, r2
 8007154:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007158:	4b61      	ldr	r3, [pc, #388]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800715a:	2201      	movs	r2, #1
 800715c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800715e:	f7fd f8a9 	bl	80042b4 <HAL_GetTick>
 8007162:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007164:	e008      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007166:	f7fd f8a5 	bl	80042b4 <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d901      	bls.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e129      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007178:	4b5a      	ldr	r3, [pc, #360]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007180:	2b00      	cmp	r3, #0
 8007182:	d0f0      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0304 	and.w	r3, r3, #4
 800718c:	2b00      	cmp	r3, #0
 800718e:	d105      	bne.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007198:	2b00      	cmp	r3, #0
 800719a:	d079      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800719c:	4b52      	ldr	r3, [pc, #328]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800719e:	2200      	movs	r2, #0
 80071a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80071a2:	f7fd f887 	bl	80042b4 <HAL_GetTick>
 80071a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80071a8:	e008      	b.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80071aa:	f7fd f883 	bl	80042b4 <HAL_GetTick>
 80071ae:	4602      	mov	r2, r0
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d901      	bls.n	80071bc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071b8:	2303      	movs	r3, #3
 80071ba:	e107      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80071bc:	4b49      	ldr	r3, [pc, #292]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80071c8:	d0ef      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d020      	beq.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80071d6:	4b43      	ldr	r3, [pc, #268]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071dc:	0f1b      	lsrs	r3, r3, #28
 80071de:	f003 0307 	and.w	r3, r3, #7
 80071e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	019a      	lsls	r2, r3, #6
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	061b      	lsls	r3, r3, #24
 80071f0:	431a      	orrs	r2, r3
 80071f2:	693b      	ldr	r3, [r7, #16]
 80071f4:	071b      	lsls	r3, r3, #28
 80071f6:	493b      	ldr	r1, [pc, #236]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80071fe:	4b39      	ldr	r3, [pc, #228]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007204:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	3b01      	subs	r3, #1
 800720e:	021b      	lsls	r3, r3, #8
 8007210:	4934      	ldr	r1, [pc, #208]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007212:	4313      	orrs	r3, r2
 8007214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 0308 	and.w	r3, r3, #8
 8007220:	2b00      	cmp	r3, #0
 8007222:	d01e      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007224:	4b2f      	ldr	r3, [pc, #188]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800722a:	0e1b      	lsrs	r3, r3, #24
 800722c:	f003 030f 	and.w	r3, r3, #15
 8007230:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	019a      	lsls	r2, r3, #6
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	061b      	lsls	r3, r3, #24
 800723c:	431a      	orrs	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	699b      	ldr	r3, [r3, #24]
 8007242:	071b      	lsls	r3, r3, #28
 8007244:	4927      	ldr	r1, [pc, #156]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007246:	4313      	orrs	r3, r2
 8007248:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800724c:	4b25      	ldr	r3, [pc, #148]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800724e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007252:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725a:	4922      	ldr	r1, [pc, #136]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800725c:	4313      	orrs	r3, r2
 800725e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007262:	4b21      	ldr	r3, [pc, #132]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007264:	2201      	movs	r2, #1
 8007266:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007268:	f7fd f824 	bl	80042b4 <HAL_GetTick>
 800726c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800726e:	e008      	b.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007270:	f7fd f820 	bl	80042b4 <HAL_GetTick>
 8007274:	4602      	mov	r2, r0
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	2b02      	cmp	r3, #2
 800727c:	d901      	bls.n	8007282 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800727e:	2303      	movs	r3, #3
 8007280:	e0a4      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007282:	4b18      	ldr	r3, [pc, #96]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800728a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800728e:	d1ef      	bne.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0320 	and.w	r3, r3, #32
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 808b 	beq.w	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800729e:	2300      	movs	r3, #0
 80072a0:	60fb      	str	r3, [r7, #12]
 80072a2:	4b10      	ldr	r3, [pc, #64]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a6:	4a0f      	ldr	r2, [pc, #60]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072ac:	6413      	str	r3, [r2, #64]	; 0x40
 80072ae:	4b0d      	ldr	r3, [pc, #52]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80072b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80072ba:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a0b      	ldr	r2, [pc, #44]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80072c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072c4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80072c6:	f7fc fff5 	bl	80042b4 <HAL_GetTick>
 80072ca:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80072cc:	e010      	b.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80072ce:	f7fc fff1 	bl	80042b4 <HAL_GetTick>
 80072d2:	4602      	mov	r2, r0
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	1ad3      	subs	r3, r2, r3
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d909      	bls.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e075      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80072e0:	42470068 	.word	0x42470068
 80072e4:	40023800 	.word	0x40023800
 80072e8:	42470070 	.word	0x42470070
 80072ec:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80072f0:	4b38      	ldr	r3, [pc, #224]	; (80073d4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d0e8      	beq.n	80072ce <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80072fc:	4b36      	ldr	r3, [pc, #216]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80072fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007300:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007304:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d02f      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007310:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007314:	693a      	ldr	r2, [r7, #16]
 8007316:	429a      	cmp	r2, r3
 8007318:	d028      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800731a:	4b2f      	ldr	r3, [pc, #188]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800731c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800731e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007322:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007324:	4b2d      	ldr	r3, [pc, #180]	; (80073dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007326:	2201      	movs	r2, #1
 8007328:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800732a:	4b2c      	ldr	r3, [pc, #176]	; (80073dc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800732c:	2200      	movs	r2, #0
 800732e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007330:	4a29      	ldr	r2, [pc, #164]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007336:	4b28      	ldr	r3, [pc, #160]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d114      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007342:	f7fc ffb7 	bl	80042b4 <HAL_GetTick>
 8007346:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007348:	e00a      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800734a:	f7fc ffb3 	bl	80042b4 <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	f241 3288 	movw	r2, #5000	; 0x1388
 8007358:	4293      	cmp	r3, r2
 800735a:	d901      	bls.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800735c:	2303      	movs	r3, #3
 800735e:	e035      	b.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007360:	4b1d      	ldr	r3, [pc, #116]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007364:	f003 0302 	and.w	r3, r3, #2
 8007368:	2b00      	cmp	r3, #0
 800736a:	d0ee      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007370:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007374:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007378:	d10d      	bne.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800737a:	4b17      	ldr	r3, [pc, #92]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007386:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800738a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800738e:	4912      	ldr	r1, [pc, #72]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007390:	4313      	orrs	r3, r2
 8007392:	608b      	str	r3, [r1, #8]
 8007394:	e005      	b.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007396:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	4a0f      	ldr	r2, [pc, #60]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800739c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80073a0:	6093      	str	r3, [r2, #8]
 80073a2:	4b0d      	ldr	r3, [pc, #52]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073ae:	490a      	ldr	r1, [pc, #40]	; (80073d8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80073b0:	4313      	orrs	r3, r2
 80073b2:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0310 	and.w	r3, r3, #16
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d004      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80073c6:	4b06      	ldr	r3, [pc, #24]	; (80073e0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80073c8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80073ca:	2300      	movs	r3, #0
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3718      	adds	r7, #24
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	40007000 	.word	0x40007000
 80073d8:	40023800 	.word	0x40023800
 80073dc:	42470e40 	.word	0x42470e40
 80073e0:	424711e0 	.word	0x424711e0

080073e4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b082      	sub	sp, #8
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e025      	b.n	8007444 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d106      	bne.n	8007412 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f81d 	bl	800744c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2202      	movs	r2, #2
 8007416:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	3304      	adds	r3, #4
 8007422:	4619      	mov	r1, r3
 8007424:	4610      	mov	r0, r2
 8007426:	f000 ff0f 	bl	8008248 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6818      	ldr	r0, [r3, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	461a      	mov	r2, r3
 8007434:	6839      	ldr	r1, [r7, #0]
 8007436:	f000 ff7a 	bl	800832e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3708      	adds	r7, #8
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007454:	bf00      	nop
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d101      	bne.n	800747c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007478:	2302      	movs	r3, #2
 800747a:	e018      	b.n	80074ae <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2202      	movs	r2, #2
 8007480:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	68b9      	ldr	r1, [r7, #8]
 800748c:	4618      	mov	r0, r3
 800748e:	f000 ffcd 	bl	800842c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b02      	cmp	r3, #2
 8007498:	d104      	bne.n	80074a4 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2205      	movs	r2, #5
 800749e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80074a2:	e003      	b.n	80074ac <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3710      	adds	r7, #16
 80074b2:	46bd      	mov	sp, r7
 80074b4:	bd80      	pop	{r7, pc}

080074b6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80074b6:	b580      	push	{r7, lr}
 80074b8:	b082      	sub	sp, #8
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]
 80074be:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d101      	bne.n	80074d0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80074cc:	2302      	movs	r3, #2
 80074ce:	e00e      	b.n	80074ee <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2202      	movs	r2, #2
 80074d4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	6839      	ldr	r1, [r7, #0]
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 ffe0 	bl	80084a4 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80074ec:	2300      	movs	r3, #0
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3708      	adds	r7, #8
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b082      	sub	sp, #8
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e05d      	b.n	80075c4 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800750e:	b2db      	uxtb	r3, r3
 8007510:	2b00      	cmp	r3, #0
 8007512:	d106      	bne.n	8007522 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 f87d 	bl	800761c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2202      	movs	r2, #2
 8007526:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007538:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	685a      	ldr	r2, [r3, #4]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	431a      	orrs	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	431a      	orrs	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	695b      	ldr	r3, [r3, #20]
 8007554:	431a      	orrs	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800755e:	431a      	orrs	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	431a      	orrs	r2, r3
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6a1b      	ldr	r3, [r3, #32]
 800756a:	ea42 0103 	orr.w	r1, r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	430a      	orrs	r2, r1
 8007578:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	0c1b      	lsrs	r3, r3, #16
 8007580:	f003 0104 	and.w	r1, r3, #4
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	430a      	orrs	r2, r1
 800758e:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007598:	d104      	bne.n	80075a4 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	687a      	ldr	r2, [r7, #4]
 80075a0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80075a2:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	69da      	ldr	r2, [r3, #28]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2200      	movs	r2, #0
 80075b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e01a      	b.n	8007614 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	2202      	movs	r2, #2
 80075e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075f4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f81a 	bl	8007630 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3708      	adds	r7, #8
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007624:	bf00      	nop
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007630:	b480      	push	{r7}
 8007632:	b083      	sub	sp, #12
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8007638:	bf00      	nop
 800763a:	370c      	adds	r7, #12
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b088      	sub	sp, #32
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	603b      	str	r3, [r7, #0]
 8007650:	4613      	mov	r3, r2
 8007652:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007654:	2300      	movs	r3, #0
 8007656:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800765e:	2b01      	cmp	r3, #1
 8007660:	d101      	bne.n	8007666 <HAL_SPI_Transmit+0x22>
 8007662:	2302      	movs	r3, #2
 8007664:	e140      	b.n	80078e8 <HAL_SPI_Transmit+0x2a4>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2201      	movs	r2, #1
 800766a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800766e:	f7fc fe21 	bl	80042b4 <HAL_GetTick>
 8007672:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007674:	88fb      	ldrh	r3, [r7, #6]
 8007676:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800767e:	b2db      	uxtb	r3, r3
 8007680:	2b01      	cmp	r3, #1
 8007682:	d002      	beq.n	800768a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007684:	2302      	movs	r3, #2
 8007686:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007688:	e125      	b.n	80078d6 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <HAL_SPI_Transmit+0x52>
 8007690:	88fb      	ldrh	r3, [r7, #6]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d102      	bne.n	800769c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	77fb      	strb	r3, [r7, #31]
    goto error;
 800769a:	e11c      	b.n	80078d6 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2203      	movs	r2, #3
 80076a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	88fa      	ldrh	r2, [r7, #6]
 80076b4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	88fa      	ldrh	r2, [r7, #6]
 80076ba:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2200      	movs	r2, #0
 80076c0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2200      	movs	r2, #0
 80076c6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2200      	movs	r2, #0
 80076d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076e2:	d107      	bne.n	80076f4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076f2:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076fc:	d10f      	bne.n	800771e <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800770c:	601a      	str	r2, [r3, #0]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800771c:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007728:	2b40      	cmp	r3, #64	; 0x40
 800772a:	d007      	beq.n	800773c <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800773a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007744:	d14b      	bne.n	80077de <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d002      	beq.n	8007754 <HAL_SPI_Transmit+0x110>
 800774e:	8afb      	ldrh	r3, [r7, #22]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d13e      	bne.n	80077d2 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007758:	881a      	ldrh	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007764:	1c9a      	adds	r2, r3, #2
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800776e:	b29b      	uxth	r3, r3
 8007770:	3b01      	subs	r3, #1
 8007772:	b29a      	uxth	r2, r3
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007778:	e02b      	b.n	80077d2 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b02      	cmp	r3, #2
 8007786:	d112      	bne.n	80077ae <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778c:	881a      	ldrh	r2, [r3, #0]
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007798:	1c9a      	adds	r2, r3, #2
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	3b01      	subs	r3, #1
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80077ac:	e011      	b.n	80077d2 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80077ae:	f7fc fd81 	bl	80042b4 <HAL_GetTick>
 80077b2:	4602      	mov	r2, r0
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	683a      	ldr	r2, [r7, #0]
 80077ba:	429a      	cmp	r2, r3
 80077bc:	d803      	bhi.n	80077c6 <HAL_SPI_Transmit+0x182>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077c4:	d102      	bne.n	80077cc <HAL_SPI_Transmit+0x188>
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d102      	bne.n	80077d2 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 80077cc:	2303      	movs	r3, #3
 80077ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80077d0:	e081      	b.n	80078d6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1ce      	bne.n	800777a <HAL_SPI_Transmit+0x136>
 80077dc:	e04c      	b.n	8007878 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d002      	beq.n	80077ec <HAL_SPI_Transmit+0x1a8>
 80077e6:	8afb      	ldrh	r3, [r7, #22]
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d140      	bne.n	800786e <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	330c      	adds	r3, #12
 80077f6:	7812      	ldrb	r2, [r2, #0]
 80077f8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fe:	1c5a      	adds	r2, r3, #1
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007808:	b29b      	uxth	r3, r3
 800780a:	3b01      	subs	r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007812:	e02c      	b.n	800786e <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f003 0302 	and.w	r3, r3, #2
 800781e:	2b02      	cmp	r3, #2
 8007820:	d113      	bne.n	800784a <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	330c      	adds	r3, #12
 800782c:	7812      	ldrb	r2, [r2, #0]
 800782e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007834:	1c5a      	adds	r2, r3, #1
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800783e:	b29b      	uxth	r3, r3
 8007840:	3b01      	subs	r3, #1
 8007842:	b29a      	uxth	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	86da      	strh	r2, [r3, #54]	; 0x36
 8007848:	e011      	b.n	800786e <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800784a:	f7fc fd33 	bl	80042b4 <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	429a      	cmp	r2, r3
 8007858:	d803      	bhi.n	8007862 <HAL_SPI_Transmit+0x21e>
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007860:	d102      	bne.n	8007868 <HAL_SPI_Transmit+0x224>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d102      	bne.n	800786e <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800786c:	e033      	b.n	80078d6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007872:	b29b      	uxth	r3, r3
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1cd      	bne.n	8007814 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007880:	d107      	bne.n	8007892 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007890:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007892:	69ba      	ldr	r2, [r7, #24]
 8007894:	6839      	ldr	r1, [r7, #0]
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f000 fc94 	bl	80081c4 <SPI_EndRxTxTransaction>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2220      	movs	r2, #32
 80078a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d10a      	bne.n	80078c6 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078b0:	2300      	movs	r3, #0
 80078b2:	613b      	str	r3, [r7, #16]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	613b      	str	r3, [r7, #16]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	613b      	str	r3, [r7, #16]
 80078c4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d002      	beq.n	80078d4 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 80078ce:	2301      	movs	r3, #1
 80078d0:	77fb      	strb	r3, [r7, #31]
 80078d2:	e000      	b.n	80078d6 <HAL_SPI_Transmit+0x292>
  }

error:
 80078d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80078e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3720      	adds	r7, #32
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b088      	sub	sp, #32
 80078f4:	af02      	add	r7, sp, #8
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	603b      	str	r3, [r7, #0]
 80078fc:	4613      	mov	r3, r2
 80078fe:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007900:	2300      	movs	r3, #0
 8007902:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800790c:	d112      	bne.n	8007934 <HAL_SPI_Receive+0x44>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d10e      	bne.n	8007934 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2204      	movs	r2, #4
 800791a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800791e:	88fa      	ldrh	r2, [r7, #6]
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	9300      	str	r3, [sp, #0]
 8007924:	4613      	mov	r3, r2
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	68b9      	ldr	r1, [r7, #8]
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 f95f 	bl	8007bee <HAL_SPI_TransmitReceive>
 8007930:	4603      	mov	r3, r0
 8007932:	e158      	b.n	8007be6 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800793a:	2b01      	cmp	r3, #1
 800793c:	d101      	bne.n	8007942 <HAL_SPI_Receive+0x52>
 800793e:	2302      	movs	r3, #2
 8007940:	e151      	b.n	8007be6 <HAL_SPI_Receive+0x2f6>
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800794a:	f7fc fcb3 	bl	80042b4 <HAL_GetTick>
 800794e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b01      	cmp	r3, #1
 800795a:	d002      	beq.n	8007962 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800795c:	2302      	movs	r3, #2
 800795e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007960:	e138      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d002      	beq.n	800796e <HAL_SPI_Receive+0x7e>
 8007968:	88fb      	ldrh	r3, [r7, #6]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d102      	bne.n	8007974 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007972:	e12f      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2204      	movs	r2, #4
 8007978:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	88fa      	ldrh	r2, [r7, #6]
 800798c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	88fa      	ldrh	r2, [r7, #6]
 8007992:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079ba:	d116      	bne.n	80079ea <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079da:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	3b01      	subs	r3, #1
 80079e4:	b29a      	uxth	r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079f2:	d107      	bne.n	8007a04 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007a02:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a0e:	2b40      	cmp	r3, #64	; 0x40
 8007a10:	d007      	beq.n	8007a22 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a20:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d162      	bne.n	8007af0 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007a2a:	e02e      	b.n	8007a8a <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d115      	bne.n	8007a66 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f103 020c 	add.w	r2, r3, #12
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a46:	7812      	ldrb	r2, [r2, #0]
 8007a48:	b2d2      	uxtb	r2, r2
 8007a4a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007a64:	e011      	b.n	8007a8a <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a66:	f7fc fc25 	bl	80042b4 <HAL_GetTick>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	683a      	ldr	r2, [r7, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d803      	bhi.n	8007a7e <HAL_SPI_Receive+0x18e>
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7c:	d102      	bne.n	8007a84 <HAL_SPI_Receive+0x194>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007a88:	e0a4      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1cb      	bne.n	8007a2c <HAL_SPI_Receive+0x13c>
 8007a94:	e031      	b.n	8007afa <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0301 	and.w	r3, r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d113      	bne.n	8007acc <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68da      	ldr	r2, [r3, #12]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aae:	b292      	uxth	r2, r2
 8007ab0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab6:	1c9a      	adds	r2, r3, #2
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007aca:	e011      	b.n	8007af0 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007acc:	f7fc fbf2 	bl	80042b4 <HAL_GetTick>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	1ad3      	subs	r3, r2, r3
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d803      	bhi.n	8007ae4 <HAL_SPI_Receive+0x1f4>
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae2:	d102      	bne.n	8007aea <HAL_SPI_Receive+0x1fa>
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d102      	bne.n	8007af0 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007aea:	2303      	movs	r3, #3
 8007aec:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007aee:	e071      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af4:	b29b      	uxth	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1cd      	bne.n	8007a96 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b02:	d142      	bne.n	8007b8a <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007b12:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	9300      	str	r3, [sp, #0]
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	68f8      	ldr	r0, [r7, #12]
 8007b20:	f000 fa81 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 8007b24:	4603      	mov	r3, r0
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d002      	beq.n	8007b30 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007b2e:	e051      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b38:	d107      	bne.n	8007b4a <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68da      	ldr	r2, [r3, #12]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b44:	b292      	uxth	r2, r2
 8007b46:	801a      	strh	r2, [r3, #0]
 8007b48:	e008      	b.n	8007b5c <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f103 020c 	add.w	r2, r3, #12
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b56:	7812      	ldrb	r2, [r2, #0]
 8007b58:	b2d2      	uxtb	r2, r2
 8007b5a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	9300      	str	r3, [sp, #0]
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2201      	movs	r2, #1
 8007b64:	2101      	movs	r1, #1
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f000 fa5d 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d008      	beq.n	8007b84 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b76:	f043 0202 	orr.w	r2, r3, #2
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	75fb      	strb	r3, [r7, #23]
      goto error;
 8007b82:	e027      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	6839      	ldr	r1, [r7, #0]
 8007b8e:	68f8      	ldr	r0, [r7, #12]
 8007b90:	f000 fab3 	bl	80080fa <SPI_EndRxTransaction>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d002      	beq.n	8007ba0 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2220      	movs	r2, #32
 8007b9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f003 0310 	and.w	r3, r3, #16
 8007baa:	2b10      	cmp	r3, #16
 8007bac:	d10a      	bne.n	8007bc4 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bb2:	f043 0202 	orr.w	r2, r3, #2
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007bc2:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	75fb      	strb	r3, [r7, #23]
 8007bd0:	e000      	b.n	8007bd4 <HAL_SPI_Receive+0x2e4>
  }

error :
 8007bd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3718      	adds	r7, #24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b08e      	sub	sp, #56	; 0x38
 8007bf2:	af02      	add	r7, sp, #8
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	607a      	str	r2, [r7, #4]
 8007bfa:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007c00:	2300      	movs	r3, #0
 8007c02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d101      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x26>
 8007c10:	2302      	movs	r3, #2
 8007c12:	e1f6      	b.n	8008002 <HAL_SPI_TransmitReceive+0x414>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c1c:	f7fc fb4a 	bl	80042b4 <HAL_GetTick>
 8007c20:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007c32:	887b      	ldrh	r3, [r7, #2]
 8007c34:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007c36:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d00f      	beq.n	8007c5e <HAL_SPI_TransmitReceive+0x70>
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c44:	d107      	bne.n	8007c56 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d103      	bne.n	8007c56 <HAL_SPI_TransmitReceive+0x68>
 8007c4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c52:	2b04      	cmp	r3, #4
 8007c54:	d003      	beq.n	8007c5e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007c56:	2302      	movs	r3, #2
 8007c58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c5c:	e1c7      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d005      	beq.n	8007c70 <HAL_SPI_TransmitReceive+0x82>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d002      	beq.n	8007c70 <HAL_SPI_TransmitReceive+0x82>
 8007c6a:	887b      	ldrh	r3, [r7, #2]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d103      	bne.n	8007c78 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007c76:	e1ba      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	2b04      	cmp	r3, #4
 8007c82:	d003      	beq.n	8007c8c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2205      	movs	r2, #5
 8007c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	887a      	ldrh	r2, [r7, #2]
 8007c9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	887a      	ldrh	r2, [r7, #2]
 8007ca2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	887a      	ldrh	r2, [r7, #2]
 8007cae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	887a      	ldrh	r2, [r7, #2]
 8007cb4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007cca:	d10f      	bne.n	8007cec <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007cda:	601a      	str	r2, [r3, #0]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007cea:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cf6:	2b40      	cmp	r3, #64	; 0x40
 8007cf8:	d007      	beq.n	8007d0a <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007d08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d12:	f040 808b 	bne.w	8007e2c <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <HAL_SPI_TransmitReceive+0x136>
 8007d1e:	8b7b      	ldrh	r3, [r7, #26]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d178      	bne.n	8007e16 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d28:	881a      	ldrh	r2, [r3, #0]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d34:	1c9a      	adds	r2, r3, #2
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d3e:	b29b      	uxth	r3, r3
 8007d40:	3b01      	subs	r3, #1
 8007d42:	b29a      	uxth	r2, r3
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d48:	e065      	b.n	8007e16 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	689b      	ldr	r3, [r3, #8]
 8007d50:	f003 0302 	and.w	r3, r3, #2
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	d12d      	bne.n	8007db4 <HAL_SPI_TransmitReceive+0x1c6>
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d028      	beq.n	8007db4 <HAL_SPI_TransmitReceive+0x1c6>
 8007d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d125      	bne.n	8007db4 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6c:	881a      	ldrh	r2, [r3, #0]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d78:	1c9a      	adds	r2, r3, #2
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	3b01      	subs	r3, #1
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d10c      	bne.n	8007db4 <HAL_SPI_TransmitReceive+0x1c6>
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007da2:	d107      	bne.n	8007db4 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007db2:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d119      	bne.n	8007df6 <HAL_SPI_TransmitReceive+0x208>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d014      	beq.n	8007df6 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68da      	ldr	r2, [r3, #12]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd6:	b292      	uxth	r2, r2
 8007dd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dde:	1c9a      	adds	r2, r3, #2
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	3b01      	subs	r3, #1
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007df2:	2301      	movs	r3, #1
 8007df4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007df6:	f7fc fa5d 	bl	80042b4 <HAL_GetTick>
 8007dfa:	4602      	mov	r2, r0
 8007dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfe:	1ad3      	subs	r3, r2, r3
 8007e00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d807      	bhi.n	8007e16 <HAL_SPI_TransmitReceive+0x228>
 8007e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e0c:	d003      	beq.n	8007e16 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 8007e0e:	2303      	movs	r3, #3
 8007e10:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007e14:	e0eb      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d194      	bne.n	8007d4a <HAL_SPI_TransmitReceive+0x15c>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e24:	b29b      	uxth	r3, r3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d18f      	bne.n	8007d4a <HAL_SPI_TransmitReceive+0x15c>
 8007e2a:	e08e      	b.n	8007f4a <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d002      	beq.n	8007e3a <HAL_SPI_TransmitReceive+0x24c>
 8007e34:	8b7b      	ldrh	r3, [r7, #26]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d17d      	bne.n	8007f36 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	330c      	adds	r3, #12
 8007e44:	7812      	ldrb	r2, [r2, #0]
 8007e46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e4c:	1c5a      	adds	r2, r3, #1
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	3b01      	subs	r3, #1
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e60:	e069      	b.n	8007f36 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	689b      	ldr	r3, [r3, #8]
 8007e68:	f003 0302 	and.w	r3, r3, #2
 8007e6c:	2b02      	cmp	r3, #2
 8007e6e:	d12e      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x2e0>
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d029      	beq.n	8007ece <HAL_SPI_TransmitReceive+0x2e0>
 8007e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d126      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	330c      	adds	r3, #12
 8007e8a:	7812      	ldrb	r2, [r2, #0]
 8007e8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e92:	1c5a      	adds	r2, r3, #1
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b29a      	uxth	r2, r3
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d10c      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x2e0>
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ebc:	d107      	bne.n	8007ece <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ecc:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	2b01      	cmp	r3, #1
 8007eda:	d119      	bne.n	8007f10 <HAL_SPI_TransmitReceive+0x322>
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d014      	beq.n	8007f10 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68da      	ldr	r2, [r3, #12]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef0:	b2d2      	uxtb	r2, r2
 8007ef2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	3b01      	subs	r3, #1
 8007f06:	b29a      	uxth	r2, r3
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007f10:	f7fc f9d0 	bl	80042b4 <HAL_GetTick>
 8007f14:	4602      	mov	r2, r0
 8007f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d803      	bhi.n	8007f28 <HAL_SPI_TransmitReceive+0x33a>
 8007f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f26:	d102      	bne.n	8007f2e <HAL_SPI_TransmitReceive+0x340>
 8007f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d103      	bne.n	8007f36 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 8007f2e:	2303      	movs	r3, #3
 8007f30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007f34:	e05b      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d190      	bne.n	8007e62 <HAL_SPI_TransmitReceive+0x274>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d18b      	bne.n	8007e62 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f52:	d117      	bne.n	8007f84 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	2101      	movs	r1, #1
 8007f5e:	68f8      	ldr	r0, [r7, #12]
 8007f60:	f000 f861 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 8007f64:	4603      	mov	r3, r0
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d009      	beq.n	8007f7e <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f6e:	f043 0202 	orr.w	r2, r3, #2
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007f76:	2303      	movs	r3, #3
 8007f78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007f7c:	e037      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f003 0310 	and.w	r3, r3, #16
 8007f8e:	2b10      	cmp	r3, #16
 8007f90:	d10d      	bne.n	8007fae <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f96:	f043 0202 	orr.w	r2, r3, #2
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007fa6:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007fae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fb0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007fb2:	68f8      	ldr	r0, [r7, #12]
 8007fb4:	f000 f906 	bl	80081c4 <SPI_EndRxTxTransaction>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d006      	beq.n	8007fcc <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2220      	movs	r2, #32
 8007fc8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007fca:	e010      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10b      	bne.n	8007fec <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	617b      	str	r3, [r7, #20]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68db      	ldr	r3, [r3, #12]
 8007fde:	617b      	str	r3, [r7, #20]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	617b      	str	r3, [r7, #20]
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	e000      	b.n	8007fee <HAL_SPI_TransmitReceive+0x400>
  }

error :
 8007fec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007ffe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008002:	4618      	mov	r0, r3
 8008004:	3730      	adds	r7, #48	; 0x30
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}

0800800a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800800a:	b480      	push	{r7}
 800800c:	b083      	sub	sp, #12
 800800e:	af00      	add	r7, sp, #0
 8008010:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008018:	b2db      	uxtb	r3, r3
}
 800801a:	4618      	mov	r0, r3
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr

08008026 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008026:	b580      	push	{r7, lr}
 8008028:	b084      	sub	sp, #16
 800802a:	af00      	add	r7, sp, #0
 800802c:	60f8      	str	r0, [r7, #12]
 800802e:	60b9      	str	r1, [r7, #8]
 8008030:	603b      	str	r3, [r7, #0]
 8008032:	4613      	mov	r3, r2
 8008034:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008036:	e04c      	b.n	80080d2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803e:	d048      	beq.n	80080d2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008040:	f7fc f938 	bl	80042b4 <HAL_GetTick>
 8008044:	4602      	mov	r2, r0
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	683a      	ldr	r2, [r7, #0]
 800804c:	429a      	cmp	r2, r3
 800804e:	d902      	bls.n	8008056 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d13d      	bne.n	80080d2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	685a      	ldr	r2, [r3, #4]
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008064:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800806e:	d111      	bne.n	8008094 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008078:	d004      	beq.n	8008084 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008082:	d107      	bne.n	8008094 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	681a      	ldr	r2, [r3, #0]
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008092:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800809c:	d10f      	bne.n	80080be <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	681a      	ldr	r2, [r3, #0]
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080ac:	601a      	str	r2, [r3, #0]
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80080bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e00f      	b.n	80080f2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	689a      	ldr	r2, [r3, #8]
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	4013      	ands	r3, r2
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	429a      	cmp	r2, r3
 80080e0:	bf0c      	ite	eq
 80080e2:	2301      	moveq	r3, #1
 80080e4:	2300      	movne	r3, #0
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	79fb      	ldrb	r3, [r7, #7]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d1a3      	bne.n	8008038 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80080fa:	b580      	push	{r7, lr}
 80080fc:	b086      	sub	sp, #24
 80080fe:	af02      	add	r7, sp, #8
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800810e:	d111      	bne.n	8008134 <SPI_EndRxTransaction+0x3a>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008118:	d004      	beq.n	8008124 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008122:	d107      	bne.n	8008134 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	681a      	ldr	r2, [r3, #0]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008132:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800813c:	d12a      	bne.n	8008194 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008146:	d012      	beq.n	800816e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	9300      	str	r3, [sp, #0]
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	2200      	movs	r2, #0
 8008150:	2180      	movs	r1, #128	; 0x80
 8008152:	68f8      	ldr	r0, [r7, #12]
 8008154:	f7ff ff67 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d02d      	beq.n	80081ba <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008162:	f043 0220 	orr.w	r2, r3, #32
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e026      	b.n	80081bc <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	9300      	str	r3, [sp, #0]
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	2200      	movs	r2, #0
 8008176:	2101      	movs	r1, #1
 8008178:	68f8      	ldr	r0, [r7, #12]
 800817a:	f7ff ff54 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01a      	beq.n	80081ba <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008188:	f043 0220 	orr.w	r2, r3, #32
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e013      	b.n	80081bc <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	9300      	str	r3, [sp, #0]
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	2200      	movs	r2, #0
 800819c:	2101      	movs	r1, #1
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f7ff ff41 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d007      	beq.n	80081ba <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081ae:	f043 0220 	orr.w	r2, r3, #32
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e000      	b.n	80081bc <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b088      	sub	sp, #32
 80081c8:	af02      	add	r7, sp, #8
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80081d0:	4b1b      	ldr	r3, [pc, #108]	; (8008240 <SPI_EndRxTxTransaction+0x7c>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a1b      	ldr	r2, [pc, #108]	; (8008244 <SPI_EndRxTxTransaction+0x80>)
 80081d6:	fba2 2303 	umull	r2, r3, r2, r3
 80081da:	0d5b      	lsrs	r3, r3, #21
 80081dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081e0:	fb02 f303 	mul.w	r3, r2, r3
 80081e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081ee:	d112      	bne.n	8008216 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2200      	movs	r2, #0
 80081f8:	2180      	movs	r1, #128	; 0x80
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	f7ff ff13 	bl	8008026 <SPI_WaitFlagStateUntilTimeout>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d016      	beq.n	8008234 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800820a:	f043 0220 	orr.w	r2, r3, #32
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008212:	2303      	movs	r3, #3
 8008214:	e00f      	b.n	8008236 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00a      	beq.n	8008232 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	3b01      	subs	r3, #1
 8008220:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822c:	2b80      	cmp	r3, #128	; 0x80
 800822e:	d0f2      	beq.n	8008216 <SPI_EndRxTxTransaction+0x52>
 8008230:	e000      	b.n	8008234 <SPI_EndRxTxTransaction+0x70>
        break;
 8008232:	bf00      	nop
  }

  return HAL_OK;
 8008234:	2300      	movs	r3, #0
}
 8008236:	4618      	mov	r0, r3
 8008238:	3718      	adds	r7, #24
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}
 800823e:	bf00      	nop
 8008240:	20000034 	.word	0x20000034
 8008244:	165e9f81 	.word	0x165e9f81

08008248 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008248:	b480      	push	{r7}
 800824a:	b085      	sub	sp, #20
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
 8008250:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008252:	2300      	movs	r3, #0
 8008254:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008256:	2300      	movs	r3, #0
 8008258:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	2b01      	cmp	r3, #1
 8008260:	d029      	beq.n	80082b6 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800826e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008272:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800827c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008282:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8008288:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800828e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008294:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800829a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 80082a0:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 80082a6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	e034      	b.n	8008320 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80082c2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082cc:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80082d2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80082d4:	68fa      	ldr	r2, [r7, #12]
 80082d6:	4313      	orrs	r3, r2
 80082d8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685b      	ldr	r3, [r3, #4]
 80082de:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80082e6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80082ea:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80082f4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80082fa:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8008300:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8008306:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800830c:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	4313      	orrs	r3, r2
 8008312:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	68fa      	ldr	r2, [r7, #12]
 8008318:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr

0800832e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800832e:	b480      	push	{r7}
 8008330:	b087      	sub	sp, #28
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	60b9      	str	r1, [r7, #8]
 8008338:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800833a:	2300      	movs	r3, #0
 800833c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800833e:	2300      	movs	r3, #0
 8008340:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d02e      	beq.n	80083a6 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008354:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	3b01      	subs	r3, #1
 8008362:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008364:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	689b      	ldr	r3, [r3, #8]
 800836a:	3b01      	subs	r3, #1
 800836c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800836e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	3b01      	subs	r3, #1
 8008376:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008378:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	3b01      	subs	r3, #1
 8008380:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008382:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008384:	68bb      	ldr	r3, [r7, #8]
 8008386:	695b      	ldr	r3, [r3, #20]
 8008388:	3b01      	subs	r3, #1
 800838a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800838c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	3b01      	subs	r3, #1
 8008394:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008396:	4313      	orrs	r3, r2
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	4313      	orrs	r3, r2
 800839c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	609a      	str	r2, [r3, #8]
 80083a4:	e03b      	b.n	800841e <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80083b2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083b6:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	3b01      	subs	r3, #1
 80083be:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	3b01      	subs	r3, #1
 80083c6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80083c8:	4313      	orrs	r3, r2
 80083ca:	697a      	ldr	r2, [r7, #20]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	68db      	ldr	r3, [r3, #12]
 80083d4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80083dc:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80083ec:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	3b01      	subs	r3, #1
 80083f4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80083f6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	3b01      	subs	r3, #1
 80083fe:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008400:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	699b      	ldr	r3, [r3, #24]
 8008406:	3b01      	subs	r3, #1
 8008408:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800840a:	4313      	orrs	r3, r2
 800840c:	693a      	ldr	r2, [r7, #16]
 800840e:	4313      	orrs	r3, r2
 8008410:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	697a      	ldr	r2, [r7, #20]
 8008416:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	693a      	ldr	r2, [r7, #16]
 800841c:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	371c      	adds	r7, #28
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	60f8      	str	r0, [r7, #12]
 8008434:	60b9      	str	r1, [r7, #8]
 8008436:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800843c:	2300      	movs	r3, #0
 800843e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008448:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800844a:	68bb      	ldr	r3, [r7, #8]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	3b01      	subs	r3, #1
 8008450:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008452:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800845a:	4313      	orrs	r3, r2
 800845c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800845e:	693a      	ldr	r2, [r7, #16]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008464:	f7fb ff26 	bl	80042b4 <HAL_GetTick>
 8008468:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800846a:	e010      	b.n	800848e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008472:	d00c      	beq.n	800848e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d007      	beq.n	800848a <FMC_SDRAM_SendCommand+0x5e>
 800847a:	f7fb ff1b 	bl	80042b4 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	429a      	cmp	r2, r3
 8008488:	d201      	bcs.n	800848e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e006      	b.n	800849c <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	f003 0320 	and.w	r3, r3, #32
 8008496:	2b20      	cmp	r3, #32
 8008498:	d0e8      	beq.n	800846c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3718      	adds	r7, #24
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80084a4:	b480      	push	{r7}
 80084a6:	b083      	sub	sp, #12
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	695a      	ldr	r2, [r3, #20]
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	005b      	lsls	r3, r3, #1
 80084b6:	431a      	orrs	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	370c      	adds	r7, #12
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
	...

080084cc <arm_max_f32>:
 80084cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d0:	1e4f      	subs	r7, r1, #1
 80084d2:	ea5f 0897 	movs.w	r8, r7, lsr #2
 80084d6:	f100 0e04 	add.w	lr, r0, #4
 80084da:	edd0 7a00 	vldr	s15, [r0]
 80084de:	d058      	beq.n	8008592 <arm_max_f32+0xc6>
 80084e0:	3014      	adds	r0, #20
 80084e2:	46c4      	mov	ip, r8
 80084e4:	2604      	movs	r6, #4
 80084e6:	2400      	movs	r4, #0
 80084e8:	ed10 6a04 	vldr	s12, [r0, #-16]
 80084ec:	ed50 6a03 	vldr	s13, [r0, #-12]
 80084f0:	ed10 7a02 	vldr	s14, [r0, #-8]
 80084f4:	ed50 5a01 	vldr	s11, [r0, #-4]
 80084f8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80084fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008500:	bfc8      	it	gt
 8008502:	eef0 7a46 	vmovgt.f32	s15, s12
 8008506:	f1a6 0503 	sub.w	r5, r6, #3
 800850a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800850e:	bfc8      	it	gt
 8008510:	462c      	movgt	r4, r5
 8008512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008516:	bf48      	it	mi
 8008518:	eef0 7a66 	vmovmi.f32	s15, s13
 800851c:	f1a6 0502 	sub.w	r5, r6, #2
 8008520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008524:	bf48      	it	mi
 8008526:	462c      	movmi	r4, r5
 8008528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800852c:	bf48      	it	mi
 800852e:	eef0 7a47 	vmovmi.f32	s15, s14
 8008532:	f106 35ff 	add.w	r5, r6, #4294967295
 8008536:	eef4 7ae5 	vcmpe.f32	s15, s11
 800853a:	bf48      	it	mi
 800853c:	462c      	movmi	r4, r5
 800853e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008542:	bf48      	it	mi
 8008544:	4634      	movmi	r4, r6
 8008546:	bf48      	it	mi
 8008548:	eef0 7a65 	vmovmi.f32	s15, s11
 800854c:	f1bc 0c01 	subs.w	ip, ip, #1
 8008550:	f100 0010 	add.w	r0, r0, #16
 8008554:	f106 0604 	add.w	r6, r6, #4
 8008558:	d1c6      	bne.n	80084e8 <arm_max_f32+0x1c>
 800855a:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 800855e:	f017 0003 	ands.w	r0, r7, #3
 8008562:	d018      	beq.n	8008596 <arm_max_f32+0xca>
 8008564:	1a08      	subs	r0, r1, r0
 8008566:	ecbe 7a01 	vldmia	lr!, {s14}
 800856a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800856e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008572:	bfc8      	it	gt
 8008574:	4604      	movgt	r4, r0
 8008576:	f100 0001 	add.w	r0, r0, #1
 800857a:	bfd8      	it	le
 800857c:	eeb0 7a67 	vmovle.f32	s14, s15
 8008580:	4281      	cmp	r1, r0
 8008582:	eef0 7a47 	vmov.f32	s15, s14
 8008586:	d1ee      	bne.n	8008566 <arm_max_f32+0x9a>
 8008588:	ed82 7a00 	vstr	s14, [r2]
 800858c:	601c      	str	r4, [r3, #0]
 800858e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008592:	4644      	mov	r4, r8
 8008594:	e7e3      	b.n	800855e <arm_max_f32+0x92>
 8008596:	eeb0 7a67 	vmov.f32	s14, s15
 800859a:	e7f5      	b.n	8008588 <arm_max_f32+0xbc>

0800859c <arm_cfft_radix8by2_f32>:
 800859c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a0:	ed2d 8b08 	vpush	{d8-d11}
 80085a4:	4607      	mov	r7, r0
 80085a6:	4608      	mov	r0, r1
 80085a8:	f8b7 e000 	ldrh.w	lr, [r7]
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	ea4f 015e 	mov.w	r1, lr, lsr #1
 80085b2:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 80085b6:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80085ba:	f000 80b0 	beq.w	800871e <arm_cfft_radix8by2_f32+0x182>
 80085be:	008b      	lsls	r3, r1, #2
 80085c0:	3310      	adds	r3, #16
 80085c2:	18c6      	adds	r6, r0, r3
 80085c4:	3210      	adds	r2, #16
 80085c6:	4443      	add	r3, r8
 80085c8:	f100 0510 	add.w	r5, r0, #16
 80085cc:	f108 0410 	add.w	r4, r8, #16
 80085d0:	ed54 1a04 	vldr	s3, [r4, #-16]
 80085d4:	ed54 6a03 	vldr	s13, [r4, #-12]
 80085d8:	ed13 4a04 	vldr	s8, [r3, #-16]
 80085dc:	ed53 3a03 	vldr	s7, [r3, #-12]
 80085e0:	ed53 5a02 	vldr	s11, [r3, #-8]
 80085e4:	ed13 5a01 	vldr	s10, [r3, #-4]
 80085e8:	ed14 0a02 	vldr	s0, [r4, #-8]
 80085ec:	ed54 7a01 	vldr	s15, [r4, #-4]
 80085f0:	ed16 2a04 	vldr	s4, [r6, #-16]
 80085f4:	ed56 2a03 	vldr	s5, [r6, #-12]
 80085f8:	ed15 6a03 	vldr	s12, [r5, #-12]
 80085fc:	ed15 7a01 	vldr	s14, [r5, #-4]
 8008600:	ed15 3a04 	vldr	s6, [r5, #-16]
 8008604:	ed56 0a02 	vldr	s1, [r6, #-8]
 8008608:	ed16 1a01 	vldr	s2, [r6, #-4]
 800860c:	ed55 4a02 	vldr	s9, [r5, #-8]
 8008610:	ee73 ba21 	vadd.f32	s23, s6, s3
 8008614:	ee36 ba26 	vadd.f32	s22, s12, s13
 8008618:	ee37 aa27 	vadd.f32	s20, s14, s15
 800861c:	ee72 9a04 	vadd.f32	s19, s4, s8
 8008620:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8008624:	ee31 8a05 	vadd.f32	s16, s2, s10
 8008628:	ee74 aa80 	vadd.f32	s21, s9, s0
 800862c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8008630:	ed45 ba04 	vstr	s23, [r5, #-16]
 8008634:	ed05 ba03 	vstr	s22, [r5, #-12]
 8008638:	ed45 aa02 	vstr	s21, [r5, #-8]
 800863c:	ed05 aa01 	vstr	s20, [r5, #-4]
 8008640:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008644:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008648:	ed06 9a03 	vstr	s18, [r6, #-12]
 800864c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8008650:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008654:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8008658:	ed12 6a03 	vldr	s12, [r2, #-12]
 800865c:	ed52 2a04 	vldr	s5, [r2, #-16]
 8008660:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008664:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008668:	ee26 8a86 	vmul.f32	s16, s13, s12
 800866c:	ee24 2a06 	vmul.f32	s4, s8, s12
 8008670:	ee63 1a22 	vmul.f32	s3, s6, s5
 8008674:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008678:	ee23 3a06 	vmul.f32	s6, s6, s12
 800867c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8008680:	ee23 6a86 	vmul.f32	s12, s7, s12
 8008684:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8008688:	ee36 6a04 	vadd.f32	s12, s12, s8
 800868c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008690:	ee72 3a63 	vsub.f32	s7, s4, s7
 8008694:	ee71 2a88 	vadd.f32	s5, s3, s16
 8008698:	ed44 6a03 	vstr	s13, [r4, #-12]
 800869c:	ed44 2a04 	vstr	s5, [r4, #-16]
 80086a0:	ed43 3a04 	vstr	s7, [r3, #-16]
 80086a4:	ed03 6a03 	vstr	s12, [r3, #-12]
 80086a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086ac:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80086b0:	ed12 7a01 	vldr	s14, [r2, #-4]
 80086b4:	ed52 5a02 	vldr	s11, [r2, #-8]
 80086b8:	ee35 6a41 	vsub.f32	s12, s10, s2
 80086bc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80086c0:	ee67 3a87 	vmul.f32	s7, s15, s14
 80086c4:	ee26 5a87 	vmul.f32	s10, s13, s14
 80086c8:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80086cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80086d0:	ee64 4a87 	vmul.f32	s9, s9, s14
 80086d4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80086d8:	ee26 7a07 	vmul.f32	s14, s12, s14
 80086dc:	ee26 6a25 	vmul.f32	s12, s12, s11
 80086e0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80086e4:	ee74 5a23 	vadd.f32	s11, s8, s7
 80086e8:	ee35 6a46 	vsub.f32	s12, s10, s12
 80086ec:	ee37 7a26 	vadd.f32	s14, s14, s13
 80086f0:	f1be 0e01 	subs.w	lr, lr, #1
 80086f4:	ed44 5a02 	vstr	s11, [r4, #-8]
 80086f8:	f105 0510 	add.w	r5, r5, #16
 80086fc:	ed44 7a01 	vstr	s15, [r4, #-4]
 8008700:	f106 0610 	add.w	r6, r6, #16
 8008704:	ed03 6a02 	vstr	s12, [r3, #-8]
 8008708:	ed03 7a01 	vstr	s14, [r3, #-4]
 800870c:	f102 0210 	add.w	r2, r2, #16
 8008710:	f104 0410 	add.w	r4, r4, #16
 8008714:	f103 0310 	add.w	r3, r3, #16
 8008718:	f47f af5a 	bne.w	80085d0 <arm_cfft_radix8by2_f32+0x34>
 800871c:	687a      	ldr	r2, [r7, #4]
 800871e:	b28c      	uxth	r4, r1
 8008720:	4621      	mov	r1, r4
 8008722:	2302      	movs	r3, #2
 8008724:	f000 fbca 	bl	8008ebc <arm_radix8_butterfly_f32>
 8008728:	ecbd 8b08 	vpop	{d8-d11}
 800872c:	4621      	mov	r1, r4
 800872e:	687a      	ldr	r2, [r7, #4]
 8008730:	4640      	mov	r0, r8
 8008732:	2302      	movs	r3, #2
 8008734:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008738:	f000 bbc0 	b.w	8008ebc <arm_radix8_butterfly_f32>

0800873c <arm_cfft_radix8by4_f32>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	ed2d 8b0a 	vpush	{d8-d12}
 8008744:	8802      	ldrh	r2, [r0, #0]
 8008746:	ed91 6a00 	vldr	s12, [r1]
 800874a:	b08f      	sub	sp, #60	; 0x3c
 800874c:	460f      	mov	r7, r1
 800874e:	0852      	lsrs	r2, r2, #1
 8008750:	6841      	ldr	r1, [r0, #4]
 8008752:	900c      	str	r0, [sp, #48]	; 0x30
 8008754:	0093      	lsls	r3, r2, #2
 8008756:	4638      	mov	r0, r7
 8008758:	4418      	add	r0, r3
 800875a:	4606      	mov	r6, r0
 800875c:	9009      	str	r0, [sp, #36]	; 0x24
 800875e:	4418      	add	r0, r3
 8008760:	edd0 6a00 	vldr	s13, [r0]
 8008764:	ed96 4a00 	vldr	s8, [r6]
 8008768:	edd6 2a01 	vldr	s5, [r6, #4]
 800876c:	edd0 7a01 	vldr	s15, [r0, #4]
 8008770:	900a      	str	r0, [sp, #40]	; 0x28
 8008772:	ee76 5a26 	vadd.f32	s11, s12, s13
 8008776:	4604      	mov	r4, r0
 8008778:	4625      	mov	r5, r4
 800877a:	441c      	add	r4, r3
 800877c:	edd4 4a00 	vldr	s9, [r4]
 8008780:	ed97 7a01 	vldr	s14, [r7, #4]
 8008784:	ed94 3a01 	vldr	s6, [r4, #4]
 8008788:	9401      	str	r4, [sp, #4]
 800878a:	ee35 5a84 	vadd.f32	s10, s11, s8
 800878e:	4630      	mov	r0, r6
 8008790:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008794:	463e      	mov	r6, r7
 8008796:	ee15 ea10 	vmov	lr, s10
 800879a:	ee76 6a66 	vsub.f32	s13, s12, s13
 800879e:	f846 eb08 	str.w	lr, [r6], #8
 80087a2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80087a6:	ed90 5a01 	vldr	s10, [r0, #4]
 80087aa:	9605      	str	r6, [sp, #20]
 80087ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80087b0:	9e01      	ldr	r6, [sp, #4]
 80087b2:	9707      	str	r7, [sp, #28]
 80087b4:	ee76 3aa2 	vadd.f32	s7, s13, s5
 80087b8:	ed96 2a01 	vldr	s4, [r6, #4]
 80087bc:	ee36 7a05 	vadd.f32	s14, s12, s10
 80087c0:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80087c4:	ee37 5ac4 	vsub.f32	s10, s15, s8
 80087c8:	ee77 7a84 	vadd.f32	s15, s15, s8
 80087cc:	ee33 4ac3 	vsub.f32	s8, s7, s6
 80087d0:	4604      	mov	r4, r0
 80087d2:	46a3      	mov	fp, r4
 80087d4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80087d8:	ee35 5a24 	vadd.f32	s10, s10, s9
 80087dc:	ee14 8a10 	vmov	r8, s8
 80087e0:	46a4      	mov	ip, r4
 80087e2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80087e6:	ed87 7a01 	vstr	s14, [r7, #4]
 80087ea:	f84b 8b08 	str.w	r8, [fp], #8
 80087ee:	f1ac 0704 	sub.w	r7, ip, #4
 80087f2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80087f6:	f101 0c08 	add.w	ip, r1, #8
 80087fa:	462c      	mov	r4, r5
 80087fc:	f8cd c010 	str.w	ip, [sp, #16]
 8008800:	ee15 ca90 	vmov	ip, s11
 8008804:	ee36 6a62 	vsub.f32	s12, s12, s5
 8008808:	f844 cb08 	str.w	ip, [r4], #8
 800880c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008810:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008814:	9406      	str	r4, [sp, #24]
 8008816:	ee76 6a83 	vadd.f32	s13, s13, s6
 800881a:	f101 0410 	add.w	r4, r1, #16
 800881e:	0852      	lsrs	r2, r2, #1
 8008820:	9402      	str	r4, [sp, #8]
 8008822:	ed85 6a01 	vstr	s12, [r5, #4]
 8008826:	462c      	mov	r4, r5
 8008828:	f101 0518 	add.w	r5, r1, #24
 800882c:	920b      	str	r2, [sp, #44]	; 0x2c
 800882e:	46b2      	mov	sl, r6
 8008830:	9503      	str	r5, [sp, #12]
 8008832:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8008836:	3a02      	subs	r2, #2
 8008838:	ee16 5a90 	vmov	r5, s13
 800883c:	46b6      	mov	lr, r6
 800883e:	4630      	mov	r0, r6
 8008840:	0852      	lsrs	r2, r2, #1
 8008842:	f84a 5b08 	str.w	r5, [sl], #8
 8008846:	f1a0 0604 	sub.w	r6, r0, #4
 800884a:	edce 7a01 	vstr	s15, [lr, #4]
 800884e:	9208      	str	r2, [sp, #32]
 8008850:	f000 8130 	beq.w	8008ab4 <arm_cfft_radix8by4_f32+0x378>
 8008854:	4691      	mov	r9, r2
 8008856:	9a07      	ldr	r2, [sp, #28]
 8008858:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800885c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008860:	3b08      	subs	r3, #8
 8008862:	f102 0510 	add.w	r5, r2, #16
 8008866:	f101 0c20 	add.w	ip, r1, #32
 800886a:	f1a4 020c 	sub.w	r2, r4, #12
 800886e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8008872:	4433      	add	r3, r6
 8008874:	3410      	adds	r4, #16
 8008876:	4650      	mov	r0, sl
 8008878:	4659      	mov	r1, fp
 800887a:	ed55 3a02 	vldr	s7, [r5, #-8]
 800887e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8008882:	ed91 7a00 	vldr	s14, [r1]
 8008886:	edd0 7a00 	vldr	s15, [r0]
 800888a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800888e:	ed15 4a01 	vldr	s8, [r5, #-4]
 8008892:	edd0 6a01 	vldr	s13, [r0, #4]
 8008896:	ed91 6a01 	vldr	s12, [r1, #4]
 800889a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800889e:	ee34 0a25 	vadd.f32	s0, s8, s11
 80088a2:	ee78 4a07 	vadd.f32	s9, s16, s14
 80088a6:	ee74 5a65 	vsub.f32	s11, s8, s11
 80088aa:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80088ae:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80088b2:	ed45 4a02 	vstr	s9, [r5, #-8]
 80088b6:	edd1 4a01 	vldr	s9, [r1, #4]
 80088ba:	ed90 4a01 	vldr	s8, [r0, #4]
 80088be:	ee70 4a24 	vadd.f32	s9, s0, s9
 80088c2:	ee75 aa06 	vadd.f32	s21, s10, s12
 80088c6:	ee74 4a84 	vadd.f32	s9, s9, s8
 80088ca:	ee35 aac7 	vsub.f32	s20, s11, s14
 80088ce:	ed45 4a01 	vstr	s9, [r5, #-4]
 80088d2:	edd6 1a00 	vldr	s3, [r6]
 80088d6:	edd7 0a00 	vldr	s1, [r7]
 80088da:	ed92 4a02 	vldr	s8, [r2, #8]
 80088de:	edd3 3a02 	vldr	s7, [r3, #8]
 80088e2:	ed93 2a01 	vldr	s4, [r3, #4]
 80088e6:	ed16 1a01 	vldr	s2, [r6, #-4]
 80088ea:	edd2 2a01 	vldr	s5, [r2, #4]
 80088ee:	ed57 9a01 	vldr	s19, [r7, #-4]
 80088f2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80088f6:	ee39 3a81 	vadd.f32	s6, s19, s2
 80088fa:	ee74 8a84 	vadd.f32	s17, s9, s8
 80088fe:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8008902:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8008906:	ee7a aae6 	vsub.f32	s21, s21, s13
 800890a:	ee18 aa90 	vmov	sl, s17
 800890e:	f847 a908 	str.w	sl, [r7], #-8
 8008912:	edd2 8a01 	vldr	s17, [r2, #4]
 8008916:	ed93 9a01 	vldr	s18, [r3, #4]
 800891a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800891e:	ee3a aa27 	vadd.f32	s20, s20, s15
 8008922:	ee78 8a89 	vadd.f32	s17, s17, s18
 8008926:	ee74 0a63 	vsub.f32	s1, s8, s7
 800892a:	edc7 8a01 	vstr	s17, [r7, #4]
 800892e:	ed18 ba02 	vldr	s22, [r8, #-8]
 8008932:	ed58 8a01 	vldr	s17, [r8, #-4]
 8008936:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800893a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800893e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8008942:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8008946:	ee31 9a20 	vadd.f32	s18, s2, s1
 800894a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800894e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8008952:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8008956:	ee69 baa8 	vmul.f32	s23, s19, s17
 800895a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800895e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8008962:	ee69 8a28 	vmul.f32	s17, s18, s17
 8008966:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800896a:	ee1c aa10 	vmov	sl, s24
 800896e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8008972:	f841 ab08 	str.w	sl, [r1], #8
 8008976:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800897a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800897e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8008982:	ee33 3a62 	vsub.f32	s6, s6, s5
 8008986:	ed01 aa01 	vstr	s20, [r1, #-4]
 800898a:	edc2 8a01 	vstr	s17, [r2, #4]
 800898e:	ed82 ba02 	vstr	s22, [r2, #8]
 8008992:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8008996:	ee74 3a63 	vsub.f32	s7, s8, s7
 800899a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800899e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80089a2:	ee30 0a46 	vsub.f32	s0, s0, s12
 80089a6:	ee33 3a42 	vsub.f32	s6, s6, s4
 80089aa:	ee38 8a67 	vsub.f32	s16, s16, s15
 80089ae:	ee30 0a66 	vsub.f32	s0, s0, s13
 80089b2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 80089b6:	ee63 8a04 	vmul.f32	s17, s6, s8
 80089ba:	ee28 aa24 	vmul.f32	s20, s16, s9
 80089be:	ee60 9a04 	vmul.f32	s19, s0, s8
 80089c2:	ee28 8a04 	vmul.f32	s16, s16, s8
 80089c6:	ee20 0a24 	vmul.f32	s0, s0, s9
 80089ca:	ee63 3a84 	vmul.f32	s7, s7, s8
 80089ce:	ee39 4a68 	vsub.f32	s8, s18, s17
 80089d2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80089d6:	ee14 aa10 	vmov	sl, s8
 80089da:	ee30 0a48 	vsub.f32	s0, s0, s16
 80089de:	ee63 4a24 	vmul.f32	s9, s6, s9
 80089e2:	ed44 9a02 	vstr	s19, [r4, #-8]
 80089e6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80089ea:	ed04 0a01 	vstr	s0, [r4, #-4]
 80089ee:	f846 a908 	str.w	sl, [r6], #-8
 80089f2:	ee35 6a46 	vsub.f32	s12, s10, s12
 80089f6:	ee35 7a87 	vadd.f32	s14, s11, s14
 80089fa:	edc6 3a01 	vstr	s7, [r6, #4]
 80089fe:	ee76 6a26 	vadd.f32	s13, s12, s13
 8008a02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a06:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 8008a0a:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 8008a0e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8008a12:	ee26 5a87 	vmul.f32	s10, s13, s14
 8008a16:	ee72 2a62 	vsub.f32	s5, s4, s5
 8008a1a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008a1e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8008a22:	ee75 5a25 	vadd.f32	s11, s10, s11
 8008a26:	ee62 0a86 	vmul.f32	s1, s5, s12
 8008a2a:	ee66 6a86 	vmul.f32	s13, s13, s12
 8008a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008a32:	ee21 6a06 	vmul.f32	s12, s2, s12
 8008a36:	ee62 2a87 	vmul.f32	s5, s5, s14
 8008a3a:	ee21 1a07 	vmul.f32	s2, s2, s14
 8008a3e:	ee15 aa90 	vmov	sl, s11
 8008a42:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008a46:	f840 ab08 	str.w	sl, [r0], #8
 8008a4a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8008a4e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8008a52:	f1b9 0901 	subs.w	r9, r9, #1
 8008a56:	ed40 7a01 	vstr	s15, [r0, #-4]
 8008a5a:	f105 0508 	add.w	r5, r5, #8
 8008a5e:	ed83 1a02 	vstr	s2, [r3, #8]
 8008a62:	edc3 2a01 	vstr	s5, [r3, #4]
 8008a66:	f108 0808 	add.w	r8, r8, #8
 8008a6a:	f1a2 0208 	sub.w	r2, r2, #8
 8008a6e:	f10c 0c10 	add.w	ip, ip, #16
 8008a72:	f104 0408 	add.w	r4, r4, #8
 8008a76:	f10e 0e18 	add.w	lr, lr, #24
 8008a7a:	f1a3 0308 	sub.w	r3, r3, #8
 8008a7e:	f47f aefc 	bne.w	800887a <arm_cfft_radix8by4_f32+0x13e>
 8008a82:	9908      	ldr	r1, [sp, #32]
 8008a84:	9802      	ldr	r0, [sp, #8]
 8008a86:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 8008a8a:	00cb      	lsls	r3, r1, #3
 8008a8c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8008a90:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8008a94:	9102      	str	r1, [sp, #8]
 8008a96:	9905      	ldr	r1, [sp, #20]
 8008a98:	4419      	add	r1, r3
 8008a9a:	9105      	str	r1, [sp, #20]
 8008a9c:	9904      	ldr	r1, [sp, #16]
 8008a9e:	4419      	add	r1, r3
 8008aa0:	9104      	str	r1, [sp, #16]
 8008aa2:	9906      	ldr	r1, [sp, #24]
 8008aa4:	449b      	add	fp, r3
 8008aa6:	4419      	add	r1, r3
 8008aa8:	449a      	add	sl, r3
 8008aaa:	9b03      	ldr	r3, [sp, #12]
 8008aac:	9106      	str	r1, [sp, #24]
 8008aae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ab2:	9303      	str	r3, [sp, #12]
 8008ab4:	9a05      	ldr	r2, [sp, #20]
 8008ab6:	9806      	ldr	r0, [sp, #24]
 8008ab8:	ed92 4a00 	vldr	s8, [r2]
 8008abc:	ed90 7a00 	vldr	s14, [r0]
 8008ac0:	ed9b 3a00 	vldr	s6, [fp]
 8008ac4:	edda 3a00 	vldr	s7, [sl]
 8008ac8:	edd2 4a01 	vldr	s9, [r2, #4]
 8008acc:	edd0 6a01 	vldr	s13, [r0, #4]
 8008ad0:	ed9a 2a01 	vldr	s4, [sl, #4]
 8008ad4:	eddb 7a01 	vldr	s15, [fp, #4]
 8008ad8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 8008adc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008ade:	ee34 6a07 	vadd.f32	s12, s8, s14
 8008ae2:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8008ae6:	ee36 5a03 	vadd.f32	s10, s12, s6
 8008aea:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8008aee:	ee35 5a23 	vadd.f32	s10, s10, s7
 8008af2:	ee34 7a47 	vsub.f32	s14, s8, s14
 8008af6:	ed82 5a00 	vstr	s10, [r2]
 8008afa:	ed9b 5a01 	vldr	s10, [fp, #4]
 8008afe:	edda 4a01 	vldr	s9, [sl, #4]
 8008b02:	ee35 5a85 	vadd.f32	s10, s11, s10
 8008b06:	ee37 4a27 	vadd.f32	s8, s14, s15
 8008b0a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008b0e:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8008b12:	ed82 5a01 	vstr	s10, [r2, #4]
 8008b16:	9a04      	ldr	r2, [sp, #16]
 8008b18:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8008b1c:	edd2 1a00 	vldr	s3, [r2]
 8008b20:	edd2 2a01 	vldr	s5, [r2, #4]
 8008b24:	9a02      	ldr	r2, [sp, #8]
 8008b26:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008b2a:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008b2e:	ee64 4a21 	vmul.f32	s9, s8, s3
 8008b32:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008b36:	ee65 2a22 	vmul.f32	s5, s10, s5
 8008b3a:	ee25 5a21 	vmul.f32	s10, s10, s3
 8008b3e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8008b42:	ee35 5a44 	vsub.f32	s10, s10, s8
 8008b46:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8008b4a:	edcb 2a00 	vstr	s5, [fp]
 8008b4e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8008b52:	ed92 4a01 	vldr	s8, [r2, #4]
 8008b56:	ed92 5a00 	vldr	s10, [r2]
 8008b5a:	9a03      	ldr	r2, [sp, #12]
 8008b5c:	ee36 6a63 	vsub.f32	s12, s12, s7
 8008b60:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8008b64:	ee66 4a05 	vmul.f32	s9, s12, s10
 8008b68:	ee25 5a85 	vmul.f32	s10, s11, s10
 8008b6c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8008b70:	ee65 5a84 	vmul.f32	s11, s11, s8
 8008b74:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008b78:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8008b7c:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008b80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008b84:	ed80 6a01 	vstr	s12, [r0, #4]
 8008b88:	edc0 5a00 	vstr	s11, [r0]
 8008b8c:	edd2 5a01 	vldr	s11, [r2, #4]
 8008b90:	9807      	ldr	r0, [sp, #28]
 8008b92:	ee77 7a02 	vadd.f32	s15, s14, s4
 8008b96:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8008b9a:	edd2 6a00 	vldr	s13, [r2]
 8008b9e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8008ba2:	ee67 6a26 	vmul.f32	s13, s14, s13
 8008ba6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008baa:	ee27 7a25 	vmul.f32	s14, s14, s11
 8008bae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8008bb2:	ee36 7a07 	vadd.f32	s14, s12, s14
 8008bb6:	edca 7a01 	vstr	s15, [sl, #4]
 8008bba:	ed8a 7a00 	vstr	s14, [sl]
 8008bbe:	6872      	ldr	r2, [r6, #4]
 8008bc0:	4621      	mov	r1, r4
 8008bc2:	2304      	movs	r3, #4
 8008bc4:	f000 f97a 	bl	8008ebc <arm_radix8_butterfly_f32>
 8008bc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008bca:	6872      	ldr	r2, [r6, #4]
 8008bcc:	4621      	mov	r1, r4
 8008bce:	2304      	movs	r3, #4
 8008bd0:	f000 f974 	bl	8008ebc <arm_radix8_butterfly_f32>
 8008bd4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008bd6:	6872      	ldr	r2, [r6, #4]
 8008bd8:	4621      	mov	r1, r4
 8008bda:	2304      	movs	r3, #4
 8008bdc:	f000 f96e 	bl	8008ebc <arm_radix8_butterfly_f32>
 8008be0:	6872      	ldr	r2, [r6, #4]
 8008be2:	9801      	ldr	r0, [sp, #4]
 8008be4:	4621      	mov	r1, r4
 8008be6:	2304      	movs	r3, #4
 8008be8:	b00f      	add	sp, #60	; 0x3c
 8008bea:	ecbd 8b0a 	vpop	{d8-d12}
 8008bee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf2:	f000 b963 	b.w	8008ebc <arm_radix8_butterfly_f32>
 8008bf6:	bf00      	nop

08008bf8 <arm_cfft_f32>:
 8008bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bfc:	2a01      	cmp	r2, #1
 8008bfe:	4606      	mov	r6, r0
 8008c00:	4617      	mov	r7, r2
 8008c02:	460c      	mov	r4, r1
 8008c04:	4698      	mov	r8, r3
 8008c06:	8805      	ldrh	r5, [r0, #0]
 8008c08:	d054      	beq.n	8008cb4 <arm_cfft_f32+0xbc>
 8008c0a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008c0e:	d04c      	beq.n	8008caa <arm_cfft_f32+0xb2>
 8008c10:	d916      	bls.n	8008c40 <arm_cfft_f32+0x48>
 8008c12:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8008c16:	d01a      	beq.n	8008c4e <arm_cfft_f32+0x56>
 8008c18:	d95c      	bls.n	8008cd4 <arm_cfft_f32+0xdc>
 8008c1a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8008c1e:	d044      	beq.n	8008caa <arm_cfft_f32+0xb2>
 8008c20:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8008c24:	d105      	bne.n	8008c32 <arm_cfft_f32+0x3a>
 8008c26:	2301      	movs	r3, #1
 8008c28:	6872      	ldr	r2, [r6, #4]
 8008c2a:	4629      	mov	r1, r5
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f000 f945 	bl	8008ebc <arm_radix8_butterfly_f32>
 8008c32:	f1b8 0f00 	cmp.w	r8, #0
 8008c36:	d111      	bne.n	8008c5c <arm_cfft_f32+0x64>
 8008c38:	2f01      	cmp	r7, #1
 8008c3a:	d016      	beq.n	8008c6a <arm_cfft_f32+0x72>
 8008c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c40:	2d20      	cmp	r5, #32
 8008c42:	d032      	beq.n	8008caa <arm_cfft_f32+0xb2>
 8008c44:	d94a      	bls.n	8008cdc <arm_cfft_f32+0xe4>
 8008c46:	2d40      	cmp	r5, #64	; 0x40
 8008c48:	d0ed      	beq.n	8008c26 <arm_cfft_f32+0x2e>
 8008c4a:	2d80      	cmp	r5, #128	; 0x80
 8008c4c:	d1f1      	bne.n	8008c32 <arm_cfft_f32+0x3a>
 8008c4e:	4621      	mov	r1, r4
 8008c50:	4630      	mov	r0, r6
 8008c52:	f7ff fca3 	bl	800859c <arm_cfft_radix8by2_f32>
 8008c56:	f1b8 0f00 	cmp.w	r8, #0
 8008c5a:	d0ed      	beq.n	8008c38 <arm_cfft_f32+0x40>
 8008c5c:	68b2      	ldr	r2, [r6, #8]
 8008c5e:	89b1      	ldrh	r1, [r6, #12]
 8008c60:	4620      	mov	r0, r4
 8008c62:	f7f7 fac5 	bl	80001f0 <arm_bitreversal_32>
 8008c66:	2f01      	cmp	r7, #1
 8008c68:	d1e8      	bne.n	8008c3c <arm_cfft_f32+0x44>
 8008c6a:	ee07 5a90 	vmov	s15, r5
 8008c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c76:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8008c7a:	2d00      	cmp	r5, #0
 8008c7c:	d0de      	beq.n	8008c3c <arm_cfft_f32+0x44>
 8008c7e:	f104 0108 	add.w	r1, r4, #8
 8008c82:	2300      	movs	r3, #0
 8008c84:	3301      	adds	r3, #1
 8008c86:	429d      	cmp	r5, r3
 8008c88:	f101 0108 	add.w	r1, r1, #8
 8008c8c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8008c90:	ed51 7a03 	vldr	s15, [r1, #-12]
 8008c94:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008c98:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008c9c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8008ca0:	ed41 7a03 	vstr	s15, [r1, #-12]
 8008ca4:	d1ee      	bne.n	8008c84 <arm_cfft_f32+0x8c>
 8008ca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008caa:	4621      	mov	r1, r4
 8008cac:	4630      	mov	r0, r6
 8008cae:	f7ff fd45 	bl	800873c <arm_cfft_radix8by4_f32>
 8008cb2:	e7be      	b.n	8008c32 <arm_cfft_f32+0x3a>
 8008cb4:	b1ad      	cbz	r5, 8008ce2 <arm_cfft_f32+0xea>
 8008cb6:	f101 030c 	add.w	r3, r1, #12
 8008cba:	2200      	movs	r2, #0
 8008cbc:	ed53 7a02 	vldr	s15, [r3, #-8]
 8008cc0:	3201      	adds	r2, #1
 8008cc2:	eef1 7a67 	vneg.f32	s15, s15
 8008cc6:	4295      	cmp	r5, r2
 8008cc8:	ed43 7a02 	vstr	s15, [r3, #-8]
 8008ccc:	f103 0308 	add.w	r3, r3, #8
 8008cd0:	d1f4      	bne.n	8008cbc <arm_cfft_f32+0xc4>
 8008cd2:	e79a      	b.n	8008c0a <arm_cfft_f32+0x12>
 8008cd4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8008cd8:	d0a5      	beq.n	8008c26 <arm_cfft_f32+0x2e>
 8008cda:	e7aa      	b.n	8008c32 <arm_cfft_f32+0x3a>
 8008cdc:	2d10      	cmp	r5, #16
 8008cde:	d0b6      	beq.n	8008c4e <arm_cfft_f32+0x56>
 8008ce0:	e7a7      	b.n	8008c32 <arm_cfft_f32+0x3a>
 8008ce2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8008ce6:	d894      	bhi.n	8008c12 <arm_cfft_f32+0x1a>
 8008ce8:	e7aa      	b.n	8008c40 <arm_cfft_f32+0x48>
 8008cea:	bf00      	nop

08008cec <arm_cmplx_mag_f32>:
 8008cec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008cf0:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8008cf4:	b084      	sub	sp, #16
 8008cf6:	d07f      	beq.n	8008df8 <arm_cmplx_mag_f32+0x10c>
 8008cf8:	2700      	movs	r7, #0
 8008cfa:	f100 0420 	add.w	r4, r0, #32
 8008cfe:	f101 0510 	add.w	r5, r1, #16
 8008d02:	4646      	mov	r6, r8
 8008d04:	e05a      	b.n	8008dbc <arm_cmplx_mag_f32+0xd0>
 8008d06:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d0a:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d12:	f040 80a4 	bne.w	8008e5e <arm_cmplx_mag_f32+0x172>
 8008d16:	ed05 0a04 	vstr	s0, [r5, #-16]
 8008d1a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8008d1e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8008d22:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d26:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d2a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d36:	f2c0 808f 	blt.w	8008e58 <arm_cmplx_mag_f32+0x16c>
 8008d3a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d3e:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d46:	f040 80af 	bne.w	8008ea8 <arm_cmplx_mag_f32+0x1bc>
 8008d4a:	ed05 0a03 	vstr	s0, [r5, #-12]
 8008d4e:	ed54 7a04 	vldr	s15, [r4, #-16]
 8008d52:	ed14 0a03 	vldr	s0, [r4, #-12]
 8008d56:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d5a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d5e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d6a:	db72      	blt.n	8008e52 <arm_cmplx_mag_f32+0x166>
 8008d6c:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008d70:	eeb4 0a40 	vcmp.f32	s0, s0
 8008d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d78:	f040 808c 	bne.w	8008e94 <arm_cmplx_mag_f32+0x1a8>
 8008d7c:	ed05 0a02 	vstr	s0, [r5, #-8]
 8008d80:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008d84:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008d88:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008d8c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008d90:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008d94:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d9c:	db20      	blt.n	8008de0 <arm_cmplx_mag_f32+0xf4>
 8008d9e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008da2:	eeb4 0a40 	vcmp.f32	s0, s0
 8008da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008daa:	d169      	bne.n	8008e80 <arm_cmplx_mag_f32+0x194>
 8008dac:	3e01      	subs	r6, #1
 8008dae:	ed05 0a01 	vstr	s0, [r5, #-4]
 8008db2:	f104 0420 	add.w	r4, r4, #32
 8008db6:	f105 0510 	add.w	r5, r5, #16
 8008dba:	d019      	beq.n	8008df0 <arm_cmplx_mag_f32+0x104>
 8008dbc:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8008dc0:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8008dc4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008dc8:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008dcc:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008dd0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dd8:	da95      	bge.n	8008d06 <arm_cmplx_mag_f32+0x1a>
 8008dda:	f845 7c10 	str.w	r7, [r5, #-16]
 8008dde:	e79c      	b.n	8008d1a <arm_cmplx_mag_f32+0x2e>
 8008de0:	3e01      	subs	r6, #1
 8008de2:	f845 7c04 	str.w	r7, [r5, #-4]
 8008de6:	f104 0420 	add.w	r4, r4, #32
 8008dea:	f105 0510 	add.w	r5, r5, #16
 8008dee:	d1e5      	bne.n	8008dbc <arm_cmplx_mag_f32+0xd0>
 8008df0:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8008df4:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8008df8:	f012 0503 	ands.w	r5, r2, #3
 8008dfc:	d026      	beq.n	8008e4c <arm_cmplx_mag_f32+0x160>
 8008dfe:	2600      	movs	r6, #0
 8008e00:	f100 0408 	add.w	r4, r0, #8
 8008e04:	e00c      	b.n	8008e20 <arm_cmplx_mag_f32+0x134>
 8008e06:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8008e0a:	eeb4 0a40 	vcmp.f32	s0, s0
 8008e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e12:	d12e      	bne.n	8008e72 <arm_cmplx_mag_f32+0x186>
 8008e14:	3d01      	subs	r5, #1
 8008e16:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008e1a:	f104 0408 	add.w	r4, r4, #8
 8008e1e:	d015      	beq.n	8008e4c <arm_cmplx_mag_f32+0x160>
 8008e20:	ed54 7a02 	vldr	s15, [r4, #-8]
 8008e24:	ed14 0a01 	vldr	s0, [r4, #-4]
 8008e28:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008e2c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008e30:	3104      	adds	r1, #4
 8008e32:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008e36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3e:	dae2      	bge.n	8008e06 <arm_cmplx_mag_f32+0x11a>
 8008e40:	3d01      	subs	r5, #1
 8008e42:	f841 6c04 	str.w	r6, [r1, #-4]
 8008e46:	f104 0408 	add.w	r4, r4, #8
 8008e4a:	d1e9      	bne.n	8008e20 <arm_cmplx_mag_f32+0x134>
 8008e4c:	b004      	add	sp, #16
 8008e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e52:	f845 7c08 	str.w	r7, [r5, #-8]
 8008e56:	e793      	b.n	8008d80 <arm_cmplx_mag_f32+0x94>
 8008e58:	f845 7c0c 	str.w	r7, [r5, #-12]
 8008e5c:	e777      	b.n	8008d4e <arm_cmplx_mag_f32+0x62>
 8008e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8008e62:	9203      	str	r2, [sp, #12]
 8008e64:	9102      	str	r1, [sp, #8]
 8008e66:	9001      	str	r0, [sp, #4]
 8008e68:	f003 fa62 	bl	800c330 <sqrtf>
 8008e6c:	a801      	add	r0, sp, #4
 8008e6e:	c807      	ldmia	r0, {r0, r1, r2}
 8008e70:	e751      	b.n	8008d16 <arm_cmplx_mag_f32+0x2a>
 8008e72:	eeb0 0a67 	vmov.f32	s0, s15
 8008e76:	9101      	str	r1, [sp, #4]
 8008e78:	f003 fa5a 	bl	800c330 <sqrtf>
 8008e7c:	9901      	ldr	r1, [sp, #4]
 8008e7e:	e7c9      	b.n	8008e14 <arm_cmplx_mag_f32+0x128>
 8008e80:	eeb0 0a67 	vmov.f32	s0, s15
 8008e84:	9203      	str	r2, [sp, #12]
 8008e86:	9102      	str	r1, [sp, #8]
 8008e88:	9001      	str	r0, [sp, #4]
 8008e8a:	f003 fa51 	bl	800c330 <sqrtf>
 8008e8e:	a801      	add	r0, sp, #4
 8008e90:	c807      	ldmia	r0, {r0, r1, r2}
 8008e92:	e78b      	b.n	8008dac <arm_cmplx_mag_f32+0xc0>
 8008e94:	eeb0 0a67 	vmov.f32	s0, s15
 8008e98:	9203      	str	r2, [sp, #12]
 8008e9a:	9102      	str	r1, [sp, #8]
 8008e9c:	9001      	str	r0, [sp, #4]
 8008e9e:	f003 fa47 	bl	800c330 <sqrtf>
 8008ea2:	a801      	add	r0, sp, #4
 8008ea4:	c807      	ldmia	r0, {r0, r1, r2}
 8008ea6:	e769      	b.n	8008d7c <arm_cmplx_mag_f32+0x90>
 8008ea8:	eeb0 0a67 	vmov.f32	s0, s15
 8008eac:	9203      	str	r2, [sp, #12]
 8008eae:	9102      	str	r1, [sp, #8]
 8008eb0:	9001      	str	r0, [sp, #4]
 8008eb2:	f003 fa3d 	bl	800c330 <sqrtf>
 8008eb6:	a801      	add	r0, sp, #4
 8008eb8:	c807      	ldmia	r0, {r0, r1, r2}
 8008eba:	e746      	b.n	8008d4a <arm_cmplx_mag_f32+0x5e>

08008ebc <arm_radix8_butterfly_f32>:
 8008ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec0:	ed2d 8b10 	vpush	{d8-d15}
 8008ec4:	461c      	mov	r4, r3
 8008ec6:	b09d      	sub	sp, #116	; 0x74
 8008ec8:	4603      	mov	r3, r0
 8008eca:	3304      	adds	r3, #4
 8008ecc:	ed9f bac4 	vldr	s22, [pc, #784]	; 80091e0 <arm_radix8_butterfly_f32+0x324>
 8008ed0:	9019      	str	r0, [sp, #100]	; 0x64
 8008ed2:	921a      	str	r2, [sp, #104]	; 0x68
 8008ed4:	468b      	mov	fp, r1
 8008ed6:	931b      	str	r3, [sp, #108]	; 0x6c
 8008ed8:	468a      	mov	sl, r1
 8008eda:	46a1      	mov	r9, r4
 8008edc:	4607      	mov	r7, r0
 8008ede:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8008ee2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8008ee6:	eb03 0508 	add.w	r5, r3, r8
 8008eea:	195c      	adds	r4, r3, r5
 8008eec:	00de      	lsls	r6, r3, #3
 8008eee:	191a      	adds	r2, r3, r4
 8008ef0:	9600      	str	r6, [sp, #0]
 8008ef2:	1898      	adds	r0, r3, r2
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	9e00      	ldr	r6, [sp, #0]
 8008ef8:	9311      	str	r3, [sp, #68]	; 0x44
 8008efa:	4401      	add	r1, r0
 8008efc:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8008f00:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8008f04:	19be      	adds	r6, r7, r6
 8008f06:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 8008f0a:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8008f0e:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8008f12:	9f00      	ldr	r7, [sp, #0]
 8008f14:	011b      	lsls	r3, r3, #4
 8008f16:	eb06 0e07 	add.w	lr, r6, r7
 8008f1a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008f1c:	9302      	str	r3, [sp, #8]
 8008f1e:	3204      	adds	r2, #4
 8008f20:	3104      	adds	r1, #4
 8008f22:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008f26:	f04f 0c00 	mov.w	ip, #0
 8008f2a:	edde 7a00 	vldr	s15, [lr]
 8008f2e:	edd6 6a00 	vldr	s13, [r6]
 8008f32:	ed95 2a00 	vldr	s4, [r5]
 8008f36:	ed17 aa01 	vldr	s20, [r7, #-4]
 8008f3a:	edd4 4a00 	vldr	s9, [r4]
 8008f3e:	ed90 5a00 	vldr	s10, [r0]
 8008f42:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008f46:	ed51 0a01 	vldr	s1, [r1, #-4]
 8008f4a:	ee77 8a85 	vadd.f32	s17, s15, s10
 8008f4e:	ee76 3a87 	vadd.f32	s7, s13, s14
 8008f52:	ee32 4a20 	vadd.f32	s8, s4, s1
 8008f56:	ee3a 3a24 	vadd.f32	s6, s20, s9
 8008f5a:	ee33 6a84 	vadd.f32	s12, s7, s8
 8008f5e:	ee73 5a28 	vadd.f32	s11, s6, s17
 8008f62:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8008f66:	ee75 6a86 	vadd.f32	s13, s11, s12
 8008f6a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8008f6e:	ed47 6a01 	vstr	s13, [r7, #-4]
 8008f72:	edc4 5a00 	vstr	s11, [r4]
 8008f76:	ed92 9a00 	vldr	s18, [r2]
 8008f7a:	ed95 1a01 	vldr	s2, [r5, #4]
 8008f7e:	edd6 5a01 	vldr	s11, [r6, #4]
 8008f82:	ed91 6a00 	vldr	s12, [r1]
 8008f86:	edd7 2a00 	vldr	s5, [r7]
 8008f8a:	edd4 1a01 	vldr	s3, [r4, #4]
 8008f8e:	edde 6a01 	vldr	s13, [lr, #4]
 8008f92:	edd0 9a01 	vldr	s19, [r0, #4]
 8008f96:	ee72 0a60 	vsub.f32	s1, s4, s1
 8008f9a:	ee71 aa46 	vsub.f32	s21, s2, s12
 8008f9e:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8008fa2:	ee37 0a60 	vsub.f32	s0, s14, s1
 8008fa6:	ee32 8a2a 	vadd.f32	s16, s4, s21
 8008faa:	ee37 7a20 	vadd.f32	s14, s14, s1
 8008fae:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8008fb2:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8008fb6:	ee75 5a89 	vadd.f32	s11, s11, s18
 8008fba:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8008fbe:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8008fc2:	ee31 6a06 	vadd.f32	s12, s2, s12
 8008fc6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8008fca:	ee32 1aa1 	vadd.f32	s2, s5, s3
 8008fce:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8008fd2:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8008fd6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8008fda:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8008fde:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8008fe2:	ee33 3a68 	vsub.f32	s6, s6, s17
 8008fe6:	ee36 0a88 	vadd.f32	s0, s13, s16
 8008fea:	ee75 8a86 	vadd.f32	s17, s11, s12
 8008fee:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8008ff2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8008ff6:	ee74 6ae0 	vsub.f32	s13, s9, s1
 8008ffa:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8008ffe:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8009002:	ee75 4a27 	vadd.f32	s9, s10, s15
 8009006:	ee71 5a49 	vsub.f32	s11, s2, s18
 800900a:	ee31 2a09 	vadd.f32	s4, s2, s18
 800900e:	ee75 7a67 	vsub.f32	s15, s10, s15
 8009012:	ee31 1aa2 	vadd.f32	s2, s3, s5
 8009016:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800901a:	ee73 0a06 	vadd.f32	s1, s6, s12
 800901e:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8009022:	ee36 5a87 	vadd.f32	s10, s13, s14
 8009026:	ee32 8a28 	vadd.f32	s16, s4, s17
 800902a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800902e:	ee34 4a25 	vadd.f32	s8, s8, s11
 8009032:	ee33 3a80 	vadd.f32	s6, s7, s0
 8009036:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800903a:	ee71 5a64 	vsub.f32	s11, s2, s9
 800903e:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8009042:	ee32 2a68 	vsub.f32	s4, s4, s17
 8009046:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800904a:	ee74 4a81 	vadd.f32	s9, s9, s2
 800904e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8009052:	44dc      	add	ip, fp
 8009054:	45e2      	cmp	sl, ip
 8009056:	ed87 8a00 	vstr	s16, [r7]
 800905a:	ed84 2a01 	vstr	s4, [r4, #4]
 800905e:	441f      	add	r7, r3
 8009060:	edce 0a00 	vstr	s1, [lr]
 8009064:	441c      	add	r4, r3
 8009066:	ed80 6a00 	vstr	s12, [r0]
 800906a:	edce 1a01 	vstr	s3, [lr, #4]
 800906e:	ed80 4a01 	vstr	s8, [r0, #4]
 8009072:	449e      	add	lr, r3
 8009074:	ed86 3a00 	vstr	s6, [r6]
 8009078:	4418      	add	r0, r3
 800907a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800907e:	ed02 5a01 	vstr	s10, [r2, #-4]
 8009082:	ed85 7a00 	vstr	s14, [r5]
 8009086:	edc6 5a01 	vstr	s11, [r6, #4]
 800908a:	edc1 4a00 	vstr	s9, [r1]
 800908e:	441e      	add	r6, r3
 8009090:	edc2 6a00 	vstr	s13, [r2]
 8009094:	4419      	add	r1, r3
 8009096:	edc5 7a01 	vstr	s15, [r5, #4]
 800909a:	441a      	add	r2, r3
 800909c:	441d      	add	r5, r3
 800909e:	f63f af44 	bhi.w	8008f2a <arm_radix8_butterfly_f32+0x6e>
 80090a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80090a4:	2a07      	cmp	r2, #7
 80090a6:	f240 81f5 	bls.w	8009494 <arm_radix8_butterfly_f32+0x5d8>
 80090aa:	f108 0101 	add.w	r1, r8, #1
 80090ae:	188f      	adds	r7, r1, r2
 80090b0:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 80090b4:	19d6      	adds	r6, r2, r7
 80090b6:	eb08 0c09 	add.w	ip, r8, r9
 80090ba:	1994      	adds	r4, r2, r6
 80090bc:	eb0c 0e09 	add.w	lr, ip, r9
 80090c0:	4610      	mov	r0, r2
 80090c2:	9701      	str	r7, [sp, #4]
 80090c4:	4420      	add	r0, r4
 80090c6:	eb0e 0709 	add.w	r7, lr, r9
 80090ca:	1815      	adds	r5, r2, r0
 80090cc:	eb07 0209 	add.w	r2, r7, r9
 80090d0:	9203      	str	r2, [sp, #12]
 80090d2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80090d8:	9117      	str	r1, [sp, #92]	; 0x5c
 80090da:	440a      	add	r2, r1
 80090dc:	9900      	ldr	r1, [sp, #0]
 80090de:	3108      	adds	r1, #8
 80090e0:	9100      	str	r1, [sp, #0]
 80090e2:	9902      	ldr	r1, [sp, #8]
 80090e4:	3108      	adds	r1, #8
 80090e6:	9102      	str	r1, [sp, #8]
 80090e8:	9919      	ldr	r1, [sp, #100]	; 0x64
 80090ea:	00ff      	lsls	r7, r7, #3
 80090ec:	9715      	str	r7, [sp, #84]	; 0x54
 80090ee:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80090f2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80090f6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80090fa:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 80090fc:	9903      	ldr	r1, [sp, #12]
 80090fe:	19d7      	adds	r7, r2, r7
 8009100:	00c9      	lsls	r1, r1, #3
 8009102:	9114      	str	r1, [sp, #80]	; 0x50
 8009104:	9710      	str	r7, [sp, #64]	; 0x40
 8009106:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009108:	9f00      	ldr	r7, [sp, #0]
 800910a:	19cf      	adds	r7, r1, r7
 800910c:	970d      	str	r7, [sp, #52]	; 0x34
 800910e:	9f02      	ldr	r7, [sp, #8]
 8009110:	19cf      	adds	r7, r1, r7
 8009112:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8009116:	970c      	str	r7, [sp, #48]	; 0x30
 8009118:	9f01      	ldr	r7, [sp, #4]
 800911a:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800911e:	3504      	adds	r5, #4
 8009120:	3004      	adds	r0, #4
 8009122:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8009126:	9508      	str	r5, [sp, #32]
 8009128:	9009      	str	r0, [sp, #36]	; 0x24
 800912a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800912c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800912e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8009132:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8009136:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800913a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800913c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8009140:	1945      	adds	r5, r0, r5
 8009142:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009146:	460f      	mov	r7, r1
 8009148:	3404      	adds	r4, #4
 800914a:	4641      	mov	r1, r8
 800914c:	1841      	adds	r1, r0, r1
 800914e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8009152:	940a      	str	r4, [sp, #40]	; 0x28
 8009154:	eb00 0c06 	add.w	ip, r0, r6
 8009158:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800915c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800915e:	9506      	str	r5, [sp, #24]
 8009160:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009162:	9105      	str	r1, [sp, #20]
 8009164:	4639      	mov	r1, r7
 8009166:	1905      	adds	r5, r0, r4
 8009168:	3108      	adds	r1, #8
 800916a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800916c:	9507      	str	r5, [sp, #28]
 800916e:	910f      	str	r1, [sp, #60]	; 0x3c
 8009170:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8009174:	2101      	movs	r1, #1
 8009176:	eb00 0e06 	add.w	lr, r0, r6
 800917a:	9518      	str	r5, [sp, #96]	; 0x60
 800917c:	9404      	str	r4, [sp, #16]
 800917e:	9103      	str	r1, [sp, #12]
 8009180:	4620      	mov	r0, r4
 8009182:	4689      	mov	r9, r1
 8009184:	9e06      	ldr	r6, [sp, #24]
 8009186:	ed90 fa00 	vldr	s30, [r0]
 800918a:	edd6 7a01 	vldr	s15, [r6, #4]
 800918e:	edd0 ba01 	vldr	s23, [r0, #4]
 8009192:	edcd 7a00 	vstr	s15, [sp]
 8009196:	a80d      	add	r0, sp, #52	; 0x34
 8009198:	edde 7a01 	vldr	s15, [lr, #4]
 800919c:	9c05      	ldr	r4, [sp, #20]
 800919e:	9d07      	ldr	r5, [sp, #28]
 80091a0:	edd2 fa00 	vldr	s31, [r2]
 80091a4:	ed92 ca01 	vldr	s24, [r2, #4]
 80091a8:	edcd 7a01 	vstr	s15, [sp, #4]
 80091ac:	c807      	ldmia	r0, {r0, r1, r2}
 80091ae:	eddc 7a01 	vldr	s15, [ip, #4]
 80091b2:	edd4 ea00 	vldr	s29, [r4]
 80091b6:	ed95 ea00 	vldr	s28, [r5]
 80091ba:	edd6 da00 	vldr	s27, [r6]
 80091be:	edd4 aa01 	vldr	s21, [r4, #4]
 80091c2:	ed95 aa01 	vldr	s20, [r5, #4]
 80091c6:	ed9e da00 	vldr	s26, [lr]
 80091ca:	eddc ca00 	vldr	s25, [ip]
 80091ce:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80091d4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80091d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80091d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80091da:	edcd 7a02 	vstr	s15, [sp, #8]
 80091de:	e001      	b.n	80091e4 <arm_radix8_butterfly_f32+0x328>
 80091e0:	3f3504f3 	.word	0x3f3504f3
 80091e4:	ed16 6a01 	vldr	s12, [r6, #-4]
 80091e8:	ed91 5a00 	vldr	s10, [r1]
 80091ec:	ed57 9a01 	vldr	s19, [r7, #-4]
 80091f0:	edd5 7a00 	vldr	s15, [r5]
 80091f4:	ed18 7a01 	vldr	s14, [r8, #-4]
 80091f8:	edd2 3a00 	vldr	s7, [r2]
 80091fc:	ed94 3a00 	vldr	s6, [r4]
 8009200:	ed90 2a00 	vldr	s4, [r0]
 8009204:	ed92 0a01 	vldr	s0, [r2, #4]
 8009208:	ee33 8a85 	vadd.f32	s16, s7, s10
 800920c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009210:	ee33 4a29 	vadd.f32	s8, s6, s19
 8009214:	ee77 4a87 	vadd.f32	s9, s15, s14
 8009218:	ee78 1a04 	vadd.f32	s3, s16, s8
 800921c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009220:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009224:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009228:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800922c:	ed82 6a00 	vstr	s12, [r2]
 8009230:	edd5 8a01 	vldr	s17, [r5, #4]
 8009234:	ed90 9a01 	vldr	s18, [r0, #4]
 8009238:	edd6 2a00 	vldr	s5, [r6]
 800923c:	ed98 7a00 	vldr	s14, [r8]
 8009240:	edd4 0a01 	vldr	s1, [r4, #4]
 8009244:	ed91 6a01 	vldr	s12, [r1, #4]
 8009248:	edd7 5a00 	vldr	s11, [r7]
 800924c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009250:	ee33 3a69 	vsub.f32	s6, s6, s19
 8009254:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009258:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800925c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009260:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009264:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009268:	ee79 2a22 	vadd.f32	s5, s18, s5
 800926c:	ee75 8a69 	vsub.f32	s17, s10, s19
 8009270:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009274:	ee35 5a29 	vadd.f32	s10, s10, s19
 8009278:	ee72 7a67 	vsub.f32	s15, s4, s15
 800927c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009280:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8009284:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8009288:	ee32 9a08 	vadd.f32	s18, s4, s16
 800928c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009290:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009294:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009298:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800929c:	ee32 1a87 	vadd.f32	s2, s5, s14
 80092a0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80092a4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80092a8:	ee30 6a46 	vsub.f32	s12, s0, s12
 80092ac:	ee73 0a29 	vadd.f32	s1, s6, s19
 80092b0:	ee36 0a28 	vadd.f32	s0, s12, s17
 80092b4:	ee33 3a69 	vsub.f32	s6, s6, s19
 80092b8:	ee32 7a64 	vsub.f32	s14, s4, s9
 80092bc:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80092c0:	ee36 6a68 	vsub.f32	s12, s12, s17
 80092c4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80092c8:	ee75 8a85 	vadd.f32	s17, s11, s10
 80092cc:	ee74 3a22 	vadd.f32	s7, s8, s5
 80092d0:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80092d4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80092d8:	ee79 1a41 	vsub.f32	s3, s18, s2
 80092dc:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80092e0:	ee76 5a43 	vsub.f32	s11, s12, s6
 80092e4:	ee74 2a62 	vsub.f32	s5, s8, s5
 80092e8:	ee74 4a82 	vadd.f32	s9, s9, s4
 80092ec:	ee30 4a60 	vsub.f32	s8, s0, s1
 80092f0:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80092f4:	ee30 0a80 	vadd.f32	s0, s1, s0
 80092f8:	ee77 9a85 	vadd.f32	s19, s15, s10
 80092fc:	ee33 6a06 	vadd.f32	s12, s6, s12
 8009300:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8009304:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8009308:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800930c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8009310:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8009314:	ee39 1a01 	vadd.f32	s2, s18, s2
 8009318:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800931c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8009320:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8009324:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8009328:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800932c:	ee35 3a03 	vadd.f32	s6, s10, s6
 8009330:	ee72 6a66 	vsub.f32	s13, s4, s13
 8009334:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8009338:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800933c:	ed9d 4a02 	vldr	s8, [sp, #8]
 8009340:	ed82 1a01 	vstr	s2, [r2, #4]
 8009344:	ee77 3a63 	vsub.f32	s7, s14, s7
 8009348:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800934c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8009350:	ed81 3a00 	vstr	s6, [r1]
 8009354:	ee30 9a89 	vadd.f32	s18, s1, s18
 8009358:	ee32 2a05 	vadd.f32	s4, s4, s10
 800935c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8009360:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8009364:	ee67 2a22 	vmul.f32	s5, s14, s5
 8009368:	ee64 1a00 	vmul.f32	s3, s8, s0
 800936c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009370:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8009374:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8009378:	ee64 8a28 	vmul.f32	s17, s8, s17
 800937c:	ed9d 4a00 	vldr	s8, [sp]
 8009380:	edc1 6a01 	vstr	s13, [r1, #4]
 8009384:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8009388:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800938c:	ee64 9a29 	vmul.f32	s19, s8, s19
 8009390:	ee24 4a25 	vmul.f32	s8, s8, s11
 8009394:	ee30 7a87 	vadd.f32	s14, s1, s14
 8009398:	ee74 4a84 	vadd.f32	s9, s9, s8
 800939c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80093a0:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80093a4:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80093a8:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80093ac:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80093b0:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80093b4:	ee75 1a21 	vadd.f32	s3, s10, s3
 80093b8:	ee30 0a68 	vsub.f32	s0, s0, s17
 80093bc:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80093c0:	ee70 0a84 	vadd.f32	s1, s1, s8
 80093c4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80093c8:	44d9      	add	r9, fp
 80093ca:	45ca      	cmp	sl, r9
 80093cc:	ed84 9a00 	vstr	s18, [r4]
 80093d0:	edc4 3a01 	vstr	s7, [r4, #4]
 80093d4:	441a      	add	r2, r3
 80093d6:	ed07 7a01 	vstr	s14, [r7, #-4]
 80093da:	edc7 2a00 	vstr	s5, [r7]
 80093de:	4419      	add	r1, r3
 80093e0:	ed80 2a00 	vstr	s4, [r0]
 80093e4:	ed80 8a01 	vstr	s16, [r0, #4]
 80093e8:	441c      	add	r4, r3
 80093ea:	ed48 1a01 	vstr	s3, [r8, #-4]
 80093ee:	ed88 0a00 	vstr	s0, [r8]
 80093f2:	441f      	add	r7, r3
 80093f4:	ed46 4a01 	vstr	s9, [r6, #-4]
 80093f8:	4418      	add	r0, r3
 80093fa:	edc6 9a00 	vstr	s19, [r6]
 80093fe:	4498      	add	r8, r3
 8009400:	edc5 0a00 	vstr	s1, [r5]
 8009404:	ed85 6a01 	vstr	s12, [r5, #4]
 8009408:	441e      	add	r6, r3
 800940a:	441d      	add	r5, r3
 800940c:	f63f aeea 	bhi.w	80091e4 <arm_radix8_butterfly_f32+0x328>
 8009410:	9a03      	ldr	r2, [sp, #12]
 8009412:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009414:	3201      	adds	r2, #1
 8009416:	4611      	mov	r1, r2
 8009418:	9203      	str	r2, [sp, #12]
 800941a:	9a04      	ldr	r2, [sp, #16]
 800941c:	4402      	add	r2, r0
 800941e:	9204      	str	r2, [sp, #16]
 8009420:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009422:	9a05      	ldr	r2, [sp, #20]
 8009424:	4402      	add	r2, r0
 8009426:	9205      	str	r2, [sp, #20]
 8009428:	9812      	ldr	r0, [sp, #72]	; 0x48
 800942a:	9a07      	ldr	r2, [sp, #28]
 800942c:	4402      	add	r2, r0
 800942e:	9207      	str	r2, [sp, #28]
 8009430:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009432:	9a06      	ldr	r2, [sp, #24]
 8009434:	4402      	add	r2, r0
 8009436:	9206      	str	r2, [sp, #24]
 8009438:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800943a:	4496      	add	lr, r2
 800943c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800943e:	4494      	add	ip, r2
 8009440:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009442:	3208      	adds	r2, #8
 8009444:	920f      	str	r2, [sp, #60]	; 0x3c
 8009446:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009448:	3208      	adds	r2, #8
 800944a:	920e      	str	r2, [sp, #56]	; 0x38
 800944c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800944e:	3208      	adds	r2, #8
 8009450:	920d      	str	r2, [sp, #52]	; 0x34
 8009452:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009454:	3208      	adds	r2, #8
 8009456:	920c      	str	r2, [sp, #48]	; 0x30
 8009458:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800945a:	3208      	adds	r2, #8
 800945c:	920b      	str	r2, [sp, #44]	; 0x2c
 800945e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009460:	3208      	adds	r2, #8
 8009462:	920a      	str	r2, [sp, #40]	; 0x28
 8009464:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009466:	3208      	adds	r2, #8
 8009468:	9209      	str	r2, [sp, #36]	; 0x24
 800946a:	9a08      	ldr	r2, [sp, #32]
 800946c:	3208      	adds	r2, #8
 800946e:	9208      	str	r2, [sp, #32]
 8009470:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009472:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009474:	4288      	cmp	r0, r1
 8009476:	4622      	mov	r2, r4
 8009478:	d007      	beq.n	800948a <arm_radix8_butterfly_f32+0x5ce>
 800947a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800947c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009480:	4621      	mov	r1, r4
 8009482:	4401      	add	r1, r0
 8009484:	9110      	str	r1, [sp, #64]	; 0x40
 8009486:	9804      	ldr	r0, [sp, #16]
 8009488:	e67c      	b.n	8009184 <arm_radix8_butterfly_f32+0x2c8>
 800948a:	4683      	mov	fp, r0
 800948c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 8009490:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8009492:	e524      	b.n	8008ede <arm_radix8_butterfly_f32+0x22>
 8009494:	b01d      	add	sp, #116	; 0x74
 8009496:	ecbd 8b10 	vpop	{d8-d15}
 800949a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800949e:	bf00      	nop

080094a0 <__libc_init_array>:
 80094a0:	b570      	push	{r4, r5, r6, lr}
 80094a2:	4d0d      	ldr	r5, [pc, #52]	; (80094d8 <__libc_init_array+0x38>)
 80094a4:	4c0d      	ldr	r4, [pc, #52]	; (80094dc <__libc_init_array+0x3c>)
 80094a6:	1b64      	subs	r4, r4, r5
 80094a8:	10a4      	asrs	r4, r4, #2
 80094aa:	2600      	movs	r6, #0
 80094ac:	42a6      	cmp	r6, r4
 80094ae:	d109      	bne.n	80094c4 <__libc_init_array+0x24>
 80094b0:	4d0b      	ldr	r5, [pc, #44]	; (80094e0 <__libc_init_array+0x40>)
 80094b2:	4c0c      	ldr	r4, [pc, #48]	; (80094e4 <__libc_init_array+0x44>)
 80094b4:	f002 ffb4 	bl	800c420 <_init>
 80094b8:	1b64      	subs	r4, r4, r5
 80094ba:	10a4      	asrs	r4, r4, #2
 80094bc:	2600      	movs	r6, #0
 80094be:	42a6      	cmp	r6, r4
 80094c0:	d105      	bne.n	80094ce <__libc_init_array+0x2e>
 80094c2:	bd70      	pop	{r4, r5, r6, pc}
 80094c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80094c8:	4798      	blx	r3
 80094ca:	3601      	adds	r6, #1
 80094cc:	e7ee      	b.n	80094ac <__libc_init_array+0xc>
 80094ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d2:	4798      	blx	r3
 80094d4:	3601      	adds	r6, #1
 80094d6:	e7f2      	b.n	80094be <__libc_init_array+0x1e>
 80094d8:	08024884 	.word	0x08024884
 80094dc:	08024884 	.word	0x08024884
 80094e0:	08024884 	.word	0x08024884
 80094e4:	08024888 	.word	0x08024888

080094e8 <memset>:
 80094e8:	4402      	add	r2, r0
 80094ea:	4603      	mov	r3, r0
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d100      	bne.n	80094f2 <memset+0xa>
 80094f0:	4770      	bx	lr
 80094f2:	f803 1b01 	strb.w	r1, [r3], #1
 80094f6:	e7f9      	b.n	80094ec <memset+0x4>

080094f8 <__cvt>:
 80094f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80094fc:	ec55 4b10 	vmov	r4, r5, d0
 8009500:	2d00      	cmp	r5, #0
 8009502:	460e      	mov	r6, r1
 8009504:	4619      	mov	r1, r3
 8009506:	462b      	mov	r3, r5
 8009508:	bfbb      	ittet	lt
 800950a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800950e:	461d      	movlt	r5, r3
 8009510:	2300      	movge	r3, #0
 8009512:	232d      	movlt	r3, #45	; 0x2d
 8009514:	700b      	strb	r3, [r1, #0]
 8009516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009518:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800951c:	4691      	mov	r9, r2
 800951e:	f023 0820 	bic.w	r8, r3, #32
 8009522:	bfbc      	itt	lt
 8009524:	4622      	movlt	r2, r4
 8009526:	4614      	movlt	r4, r2
 8009528:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800952c:	d005      	beq.n	800953a <__cvt+0x42>
 800952e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009532:	d100      	bne.n	8009536 <__cvt+0x3e>
 8009534:	3601      	adds	r6, #1
 8009536:	2102      	movs	r1, #2
 8009538:	e000      	b.n	800953c <__cvt+0x44>
 800953a:	2103      	movs	r1, #3
 800953c:	ab03      	add	r3, sp, #12
 800953e:	9301      	str	r3, [sp, #4]
 8009540:	ab02      	add	r3, sp, #8
 8009542:	9300      	str	r3, [sp, #0]
 8009544:	ec45 4b10 	vmov	d0, r4, r5
 8009548:	4653      	mov	r3, sl
 800954a:	4632      	mov	r2, r6
 800954c:	f000 fd00 	bl	8009f50 <_dtoa_r>
 8009550:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009554:	4607      	mov	r7, r0
 8009556:	d102      	bne.n	800955e <__cvt+0x66>
 8009558:	f019 0f01 	tst.w	r9, #1
 800955c:	d022      	beq.n	80095a4 <__cvt+0xac>
 800955e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009562:	eb07 0906 	add.w	r9, r7, r6
 8009566:	d110      	bne.n	800958a <__cvt+0x92>
 8009568:	783b      	ldrb	r3, [r7, #0]
 800956a:	2b30      	cmp	r3, #48	; 0x30
 800956c:	d10a      	bne.n	8009584 <__cvt+0x8c>
 800956e:	2200      	movs	r2, #0
 8009570:	2300      	movs	r3, #0
 8009572:	4620      	mov	r0, r4
 8009574:	4629      	mov	r1, r5
 8009576:	f7f7 fb17 	bl	8000ba8 <__aeabi_dcmpeq>
 800957a:	b918      	cbnz	r0, 8009584 <__cvt+0x8c>
 800957c:	f1c6 0601 	rsb	r6, r6, #1
 8009580:	f8ca 6000 	str.w	r6, [sl]
 8009584:	f8da 3000 	ldr.w	r3, [sl]
 8009588:	4499      	add	r9, r3
 800958a:	2200      	movs	r2, #0
 800958c:	2300      	movs	r3, #0
 800958e:	4620      	mov	r0, r4
 8009590:	4629      	mov	r1, r5
 8009592:	f7f7 fb09 	bl	8000ba8 <__aeabi_dcmpeq>
 8009596:	b108      	cbz	r0, 800959c <__cvt+0xa4>
 8009598:	f8cd 900c 	str.w	r9, [sp, #12]
 800959c:	2230      	movs	r2, #48	; 0x30
 800959e:	9b03      	ldr	r3, [sp, #12]
 80095a0:	454b      	cmp	r3, r9
 80095a2:	d307      	bcc.n	80095b4 <__cvt+0xbc>
 80095a4:	9b03      	ldr	r3, [sp, #12]
 80095a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095a8:	1bdb      	subs	r3, r3, r7
 80095aa:	4638      	mov	r0, r7
 80095ac:	6013      	str	r3, [r2, #0]
 80095ae:	b004      	add	sp, #16
 80095b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b4:	1c59      	adds	r1, r3, #1
 80095b6:	9103      	str	r1, [sp, #12]
 80095b8:	701a      	strb	r2, [r3, #0]
 80095ba:	e7f0      	b.n	800959e <__cvt+0xa6>

080095bc <__exponent>:
 80095bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095be:	4603      	mov	r3, r0
 80095c0:	2900      	cmp	r1, #0
 80095c2:	bfb8      	it	lt
 80095c4:	4249      	neglt	r1, r1
 80095c6:	f803 2b02 	strb.w	r2, [r3], #2
 80095ca:	bfb4      	ite	lt
 80095cc:	222d      	movlt	r2, #45	; 0x2d
 80095ce:	222b      	movge	r2, #43	; 0x2b
 80095d0:	2909      	cmp	r1, #9
 80095d2:	7042      	strb	r2, [r0, #1]
 80095d4:	dd2a      	ble.n	800962c <__exponent+0x70>
 80095d6:	f10d 0407 	add.w	r4, sp, #7
 80095da:	46a4      	mov	ip, r4
 80095dc:	270a      	movs	r7, #10
 80095de:	46a6      	mov	lr, r4
 80095e0:	460a      	mov	r2, r1
 80095e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80095e6:	fb07 1516 	mls	r5, r7, r6, r1
 80095ea:	3530      	adds	r5, #48	; 0x30
 80095ec:	2a63      	cmp	r2, #99	; 0x63
 80095ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80095f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80095f6:	4631      	mov	r1, r6
 80095f8:	dcf1      	bgt.n	80095de <__exponent+0x22>
 80095fa:	3130      	adds	r1, #48	; 0x30
 80095fc:	f1ae 0502 	sub.w	r5, lr, #2
 8009600:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009604:	1c44      	adds	r4, r0, #1
 8009606:	4629      	mov	r1, r5
 8009608:	4561      	cmp	r1, ip
 800960a:	d30a      	bcc.n	8009622 <__exponent+0x66>
 800960c:	f10d 0209 	add.w	r2, sp, #9
 8009610:	eba2 020e 	sub.w	r2, r2, lr
 8009614:	4565      	cmp	r5, ip
 8009616:	bf88      	it	hi
 8009618:	2200      	movhi	r2, #0
 800961a:	4413      	add	r3, r2
 800961c:	1a18      	subs	r0, r3, r0
 800961e:	b003      	add	sp, #12
 8009620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009622:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009626:	f804 2f01 	strb.w	r2, [r4, #1]!
 800962a:	e7ed      	b.n	8009608 <__exponent+0x4c>
 800962c:	2330      	movs	r3, #48	; 0x30
 800962e:	3130      	adds	r1, #48	; 0x30
 8009630:	7083      	strb	r3, [r0, #2]
 8009632:	70c1      	strb	r1, [r0, #3]
 8009634:	1d03      	adds	r3, r0, #4
 8009636:	e7f1      	b.n	800961c <__exponent+0x60>

08009638 <_printf_float>:
 8009638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	ed2d 8b02 	vpush	{d8}
 8009640:	b08d      	sub	sp, #52	; 0x34
 8009642:	460c      	mov	r4, r1
 8009644:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009648:	4616      	mov	r6, r2
 800964a:	461f      	mov	r7, r3
 800964c:	4605      	mov	r5, r0
 800964e:	f001 fa6d 	bl	800ab2c <_localeconv_r>
 8009652:	f8d0 a000 	ldr.w	sl, [r0]
 8009656:	4650      	mov	r0, sl
 8009658:	f7f6 fe2a 	bl	80002b0 <strlen>
 800965c:	2300      	movs	r3, #0
 800965e:	930a      	str	r3, [sp, #40]	; 0x28
 8009660:	6823      	ldr	r3, [r4, #0]
 8009662:	9305      	str	r3, [sp, #20]
 8009664:	f8d8 3000 	ldr.w	r3, [r8]
 8009668:	f894 b018 	ldrb.w	fp, [r4, #24]
 800966c:	3307      	adds	r3, #7
 800966e:	f023 0307 	bic.w	r3, r3, #7
 8009672:	f103 0208 	add.w	r2, r3, #8
 8009676:	f8c8 2000 	str.w	r2, [r8]
 800967a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800967e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009682:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009686:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800968a:	9307      	str	r3, [sp, #28]
 800968c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009690:	ee08 0a10 	vmov	s16, r0
 8009694:	4b9f      	ldr	r3, [pc, #636]	; (8009914 <_printf_float+0x2dc>)
 8009696:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800969a:	f04f 32ff 	mov.w	r2, #4294967295
 800969e:	f7f7 fab5 	bl	8000c0c <__aeabi_dcmpun>
 80096a2:	bb88      	cbnz	r0, 8009708 <_printf_float+0xd0>
 80096a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096a8:	4b9a      	ldr	r3, [pc, #616]	; (8009914 <_printf_float+0x2dc>)
 80096aa:	f04f 32ff 	mov.w	r2, #4294967295
 80096ae:	f7f7 fa8f 	bl	8000bd0 <__aeabi_dcmple>
 80096b2:	bb48      	cbnz	r0, 8009708 <_printf_float+0xd0>
 80096b4:	2200      	movs	r2, #0
 80096b6:	2300      	movs	r3, #0
 80096b8:	4640      	mov	r0, r8
 80096ba:	4649      	mov	r1, r9
 80096bc:	f7f7 fa7e 	bl	8000bbc <__aeabi_dcmplt>
 80096c0:	b110      	cbz	r0, 80096c8 <_printf_float+0x90>
 80096c2:	232d      	movs	r3, #45	; 0x2d
 80096c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096c8:	4b93      	ldr	r3, [pc, #588]	; (8009918 <_printf_float+0x2e0>)
 80096ca:	4894      	ldr	r0, [pc, #592]	; (800991c <_printf_float+0x2e4>)
 80096cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80096d0:	bf94      	ite	ls
 80096d2:	4698      	movls	r8, r3
 80096d4:	4680      	movhi	r8, r0
 80096d6:	2303      	movs	r3, #3
 80096d8:	6123      	str	r3, [r4, #16]
 80096da:	9b05      	ldr	r3, [sp, #20]
 80096dc:	f023 0204 	bic.w	r2, r3, #4
 80096e0:	6022      	str	r2, [r4, #0]
 80096e2:	f04f 0900 	mov.w	r9, #0
 80096e6:	9700      	str	r7, [sp, #0]
 80096e8:	4633      	mov	r3, r6
 80096ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80096ec:	4621      	mov	r1, r4
 80096ee:	4628      	mov	r0, r5
 80096f0:	f000 f9d8 	bl	8009aa4 <_printf_common>
 80096f4:	3001      	adds	r0, #1
 80096f6:	f040 8090 	bne.w	800981a <_printf_float+0x1e2>
 80096fa:	f04f 30ff 	mov.w	r0, #4294967295
 80096fe:	b00d      	add	sp, #52	; 0x34
 8009700:	ecbd 8b02 	vpop	{d8}
 8009704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009708:	4642      	mov	r2, r8
 800970a:	464b      	mov	r3, r9
 800970c:	4640      	mov	r0, r8
 800970e:	4649      	mov	r1, r9
 8009710:	f7f7 fa7c 	bl	8000c0c <__aeabi_dcmpun>
 8009714:	b140      	cbz	r0, 8009728 <_printf_float+0xf0>
 8009716:	464b      	mov	r3, r9
 8009718:	2b00      	cmp	r3, #0
 800971a:	bfbc      	itt	lt
 800971c:	232d      	movlt	r3, #45	; 0x2d
 800971e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009722:	487f      	ldr	r0, [pc, #508]	; (8009920 <_printf_float+0x2e8>)
 8009724:	4b7f      	ldr	r3, [pc, #508]	; (8009924 <_printf_float+0x2ec>)
 8009726:	e7d1      	b.n	80096cc <_printf_float+0x94>
 8009728:	6863      	ldr	r3, [r4, #4]
 800972a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800972e:	9206      	str	r2, [sp, #24]
 8009730:	1c5a      	adds	r2, r3, #1
 8009732:	d13f      	bne.n	80097b4 <_printf_float+0x17c>
 8009734:	2306      	movs	r3, #6
 8009736:	6063      	str	r3, [r4, #4]
 8009738:	9b05      	ldr	r3, [sp, #20]
 800973a:	6861      	ldr	r1, [r4, #4]
 800973c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009740:	2300      	movs	r3, #0
 8009742:	9303      	str	r3, [sp, #12]
 8009744:	ab0a      	add	r3, sp, #40	; 0x28
 8009746:	e9cd b301 	strd	fp, r3, [sp, #4]
 800974a:	ab09      	add	r3, sp, #36	; 0x24
 800974c:	ec49 8b10 	vmov	d0, r8, r9
 8009750:	9300      	str	r3, [sp, #0]
 8009752:	6022      	str	r2, [r4, #0]
 8009754:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009758:	4628      	mov	r0, r5
 800975a:	f7ff fecd 	bl	80094f8 <__cvt>
 800975e:	9b06      	ldr	r3, [sp, #24]
 8009760:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009762:	2b47      	cmp	r3, #71	; 0x47
 8009764:	4680      	mov	r8, r0
 8009766:	d108      	bne.n	800977a <_printf_float+0x142>
 8009768:	1cc8      	adds	r0, r1, #3
 800976a:	db02      	blt.n	8009772 <_printf_float+0x13a>
 800976c:	6863      	ldr	r3, [r4, #4]
 800976e:	4299      	cmp	r1, r3
 8009770:	dd41      	ble.n	80097f6 <_printf_float+0x1be>
 8009772:	f1ab 0b02 	sub.w	fp, fp, #2
 8009776:	fa5f fb8b 	uxtb.w	fp, fp
 800977a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800977e:	d820      	bhi.n	80097c2 <_printf_float+0x18a>
 8009780:	3901      	subs	r1, #1
 8009782:	465a      	mov	r2, fp
 8009784:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009788:	9109      	str	r1, [sp, #36]	; 0x24
 800978a:	f7ff ff17 	bl	80095bc <__exponent>
 800978e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009790:	1813      	adds	r3, r2, r0
 8009792:	2a01      	cmp	r2, #1
 8009794:	4681      	mov	r9, r0
 8009796:	6123      	str	r3, [r4, #16]
 8009798:	dc02      	bgt.n	80097a0 <_printf_float+0x168>
 800979a:	6822      	ldr	r2, [r4, #0]
 800979c:	07d2      	lsls	r2, r2, #31
 800979e:	d501      	bpl.n	80097a4 <_printf_float+0x16c>
 80097a0:	3301      	adds	r3, #1
 80097a2:	6123      	str	r3, [r4, #16]
 80097a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d09c      	beq.n	80096e6 <_printf_float+0xae>
 80097ac:	232d      	movs	r3, #45	; 0x2d
 80097ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097b2:	e798      	b.n	80096e6 <_printf_float+0xae>
 80097b4:	9a06      	ldr	r2, [sp, #24]
 80097b6:	2a47      	cmp	r2, #71	; 0x47
 80097b8:	d1be      	bne.n	8009738 <_printf_float+0x100>
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1bc      	bne.n	8009738 <_printf_float+0x100>
 80097be:	2301      	movs	r3, #1
 80097c0:	e7b9      	b.n	8009736 <_printf_float+0xfe>
 80097c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80097c6:	d118      	bne.n	80097fa <_printf_float+0x1c2>
 80097c8:	2900      	cmp	r1, #0
 80097ca:	6863      	ldr	r3, [r4, #4]
 80097cc:	dd0b      	ble.n	80097e6 <_printf_float+0x1ae>
 80097ce:	6121      	str	r1, [r4, #16]
 80097d0:	b913      	cbnz	r3, 80097d8 <_printf_float+0x1a0>
 80097d2:	6822      	ldr	r2, [r4, #0]
 80097d4:	07d0      	lsls	r0, r2, #31
 80097d6:	d502      	bpl.n	80097de <_printf_float+0x1a6>
 80097d8:	3301      	adds	r3, #1
 80097da:	440b      	add	r3, r1
 80097dc:	6123      	str	r3, [r4, #16]
 80097de:	65a1      	str	r1, [r4, #88]	; 0x58
 80097e0:	f04f 0900 	mov.w	r9, #0
 80097e4:	e7de      	b.n	80097a4 <_printf_float+0x16c>
 80097e6:	b913      	cbnz	r3, 80097ee <_printf_float+0x1b6>
 80097e8:	6822      	ldr	r2, [r4, #0]
 80097ea:	07d2      	lsls	r2, r2, #31
 80097ec:	d501      	bpl.n	80097f2 <_printf_float+0x1ba>
 80097ee:	3302      	adds	r3, #2
 80097f0:	e7f4      	b.n	80097dc <_printf_float+0x1a4>
 80097f2:	2301      	movs	r3, #1
 80097f4:	e7f2      	b.n	80097dc <_printf_float+0x1a4>
 80097f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80097fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097fc:	4299      	cmp	r1, r3
 80097fe:	db05      	blt.n	800980c <_printf_float+0x1d4>
 8009800:	6823      	ldr	r3, [r4, #0]
 8009802:	6121      	str	r1, [r4, #16]
 8009804:	07d8      	lsls	r0, r3, #31
 8009806:	d5ea      	bpl.n	80097de <_printf_float+0x1a6>
 8009808:	1c4b      	adds	r3, r1, #1
 800980a:	e7e7      	b.n	80097dc <_printf_float+0x1a4>
 800980c:	2900      	cmp	r1, #0
 800980e:	bfd4      	ite	le
 8009810:	f1c1 0202 	rsble	r2, r1, #2
 8009814:	2201      	movgt	r2, #1
 8009816:	4413      	add	r3, r2
 8009818:	e7e0      	b.n	80097dc <_printf_float+0x1a4>
 800981a:	6823      	ldr	r3, [r4, #0]
 800981c:	055a      	lsls	r2, r3, #21
 800981e:	d407      	bmi.n	8009830 <_printf_float+0x1f8>
 8009820:	6923      	ldr	r3, [r4, #16]
 8009822:	4642      	mov	r2, r8
 8009824:	4631      	mov	r1, r6
 8009826:	4628      	mov	r0, r5
 8009828:	47b8      	blx	r7
 800982a:	3001      	adds	r0, #1
 800982c:	d12c      	bne.n	8009888 <_printf_float+0x250>
 800982e:	e764      	b.n	80096fa <_printf_float+0xc2>
 8009830:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009834:	f240 80e0 	bls.w	80099f8 <_printf_float+0x3c0>
 8009838:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800983c:	2200      	movs	r2, #0
 800983e:	2300      	movs	r3, #0
 8009840:	f7f7 f9b2 	bl	8000ba8 <__aeabi_dcmpeq>
 8009844:	2800      	cmp	r0, #0
 8009846:	d034      	beq.n	80098b2 <_printf_float+0x27a>
 8009848:	4a37      	ldr	r2, [pc, #220]	; (8009928 <_printf_float+0x2f0>)
 800984a:	2301      	movs	r3, #1
 800984c:	4631      	mov	r1, r6
 800984e:	4628      	mov	r0, r5
 8009850:	47b8      	blx	r7
 8009852:	3001      	adds	r0, #1
 8009854:	f43f af51 	beq.w	80096fa <_printf_float+0xc2>
 8009858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800985c:	429a      	cmp	r2, r3
 800985e:	db02      	blt.n	8009866 <_printf_float+0x22e>
 8009860:	6823      	ldr	r3, [r4, #0]
 8009862:	07d8      	lsls	r0, r3, #31
 8009864:	d510      	bpl.n	8009888 <_printf_float+0x250>
 8009866:	ee18 3a10 	vmov	r3, s16
 800986a:	4652      	mov	r2, sl
 800986c:	4631      	mov	r1, r6
 800986e:	4628      	mov	r0, r5
 8009870:	47b8      	blx	r7
 8009872:	3001      	adds	r0, #1
 8009874:	f43f af41 	beq.w	80096fa <_printf_float+0xc2>
 8009878:	f04f 0800 	mov.w	r8, #0
 800987c:	f104 091a 	add.w	r9, r4, #26
 8009880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009882:	3b01      	subs	r3, #1
 8009884:	4543      	cmp	r3, r8
 8009886:	dc09      	bgt.n	800989c <_printf_float+0x264>
 8009888:	6823      	ldr	r3, [r4, #0]
 800988a:	079b      	lsls	r3, r3, #30
 800988c:	f100 8105 	bmi.w	8009a9a <_printf_float+0x462>
 8009890:	68e0      	ldr	r0, [r4, #12]
 8009892:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009894:	4298      	cmp	r0, r3
 8009896:	bfb8      	it	lt
 8009898:	4618      	movlt	r0, r3
 800989a:	e730      	b.n	80096fe <_printf_float+0xc6>
 800989c:	2301      	movs	r3, #1
 800989e:	464a      	mov	r2, r9
 80098a0:	4631      	mov	r1, r6
 80098a2:	4628      	mov	r0, r5
 80098a4:	47b8      	blx	r7
 80098a6:	3001      	adds	r0, #1
 80098a8:	f43f af27 	beq.w	80096fa <_printf_float+0xc2>
 80098ac:	f108 0801 	add.w	r8, r8, #1
 80098b0:	e7e6      	b.n	8009880 <_printf_float+0x248>
 80098b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	dc39      	bgt.n	800992c <_printf_float+0x2f4>
 80098b8:	4a1b      	ldr	r2, [pc, #108]	; (8009928 <_printf_float+0x2f0>)
 80098ba:	2301      	movs	r3, #1
 80098bc:	4631      	mov	r1, r6
 80098be:	4628      	mov	r0, r5
 80098c0:	47b8      	blx	r7
 80098c2:	3001      	adds	r0, #1
 80098c4:	f43f af19 	beq.w	80096fa <_printf_float+0xc2>
 80098c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80098cc:	4313      	orrs	r3, r2
 80098ce:	d102      	bne.n	80098d6 <_printf_float+0x29e>
 80098d0:	6823      	ldr	r3, [r4, #0]
 80098d2:	07d9      	lsls	r1, r3, #31
 80098d4:	d5d8      	bpl.n	8009888 <_printf_float+0x250>
 80098d6:	ee18 3a10 	vmov	r3, s16
 80098da:	4652      	mov	r2, sl
 80098dc:	4631      	mov	r1, r6
 80098de:	4628      	mov	r0, r5
 80098e0:	47b8      	blx	r7
 80098e2:	3001      	adds	r0, #1
 80098e4:	f43f af09 	beq.w	80096fa <_printf_float+0xc2>
 80098e8:	f04f 0900 	mov.w	r9, #0
 80098ec:	f104 0a1a 	add.w	sl, r4, #26
 80098f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098f2:	425b      	negs	r3, r3
 80098f4:	454b      	cmp	r3, r9
 80098f6:	dc01      	bgt.n	80098fc <_printf_float+0x2c4>
 80098f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098fa:	e792      	b.n	8009822 <_printf_float+0x1ea>
 80098fc:	2301      	movs	r3, #1
 80098fe:	4652      	mov	r2, sl
 8009900:	4631      	mov	r1, r6
 8009902:	4628      	mov	r0, r5
 8009904:	47b8      	blx	r7
 8009906:	3001      	adds	r0, #1
 8009908:	f43f aef7 	beq.w	80096fa <_printf_float+0xc2>
 800990c:	f109 0901 	add.w	r9, r9, #1
 8009910:	e7ee      	b.n	80098f0 <_printf_float+0x2b8>
 8009912:	bf00      	nop
 8009914:	7fefffff 	.word	0x7fefffff
 8009918:	080244a8 	.word	0x080244a8
 800991c:	080244ac 	.word	0x080244ac
 8009920:	080244b4 	.word	0x080244b4
 8009924:	080244b0 	.word	0x080244b0
 8009928:	080244b8 	.word	0x080244b8
 800992c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800992e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009930:	429a      	cmp	r2, r3
 8009932:	bfa8      	it	ge
 8009934:	461a      	movge	r2, r3
 8009936:	2a00      	cmp	r2, #0
 8009938:	4691      	mov	r9, r2
 800993a:	dc37      	bgt.n	80099ac <_printf_float+0x374>
 800993c:	f04f 0b00 	mov.w	fp, #0
 8009940:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009944:	f104 021a 	add.w	r2, r4, #26
 8009948:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800994a:	9305      	str	r3, [sp, #20]
 800994c:	eba3 0309 	sub.w	r3, r3, r9
 8009950:	455b      	cmp	r3, fp
 8009952:	dc33      	bgt.n	80099bc <_printf_float+0x384>
 8009954:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009958:	429a      	cmp	r2, r3
 800995a:	db3b      	blt.n	80099d4 <_printf_float+0x39c>
 800995c:	6823      	ldr	r3, [r4, #0]
 800995e:	07da      	lsls	r2, r3, #31
 8009960:	d438      	bmi.n	80099d4 <_printf_float+0x39c>
 8009962:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009964:	9a05      	ldr	r2, [sp, #20]
 8009966:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009968:	1a9a      	subs	r2, r3, r2
 800996a:	eba3 0901 	sub.w	r9, r3, r1
 800996e:	4591      	cmp	r9, r2
 8009970:	bfa8      	it	ge
 8009972:	4691      	movge	r9, r2
 8009974:	f1b9 0f00 	cmp.w	r9, #0
 8009978:	dc35      	bgt.n	80099e6 <_printf_float+0x3ae>
 800997a:	f04f 0800 	mov.w	r8, #0
 800997e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009982:	f104 0a1a 	add.w	sl, r4, #26
 8009986:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800998a:	1a9b      	subs	r3, r3, r2
 800998c:	eba3 0309 	sub.w	r3, r3, r9
 8009990:	4543      	cmp	r3, r8
 8009992:	f77f af79 	ble.w	8009888 <_printf_float+0x250>
 8009996:	2301      	movs	r3, #1
 8009998:	4652      	mov	r2, sl
 800999a:	4631      	mov	r1, r6
 800999c:	4628      	mov	r0, r5
 800999e:	47b8      	blx	r7
 80099a0:	3001      	adds	r0, #1
 80099a2:	f43f aeaa 	beq.w	80096fa <_printf_float+0xc2>
 80099a6:	f108 0801 	add.w	r8, r8, #1
 80099aa:	e7ec      	b.n	8009986 <_printf_float+0x34e>
 80099ac:	4613      	mov	r3, r2
 80099ae:	4631      	mov	r1, r6
 80099b0:	4642      	mov	r2, r8
 80099b2:	4628      	mov	r0, r5
 80099b4:	47b8      	blx	r7
 80099b6:	3001      	adds	r0, #1
 80099b8:	d1c0      	bne.n	800993c <_printf_float+0x304>
 80099ba:	e69e      	b.n	80096fa <_printf_float+0xc2>
 80099bc:	2301      	movs	r3, #1
 80099be:	4631      	mov	r1, r6
 80099c0:	4628      	mov	r0, r5
 80099c2:	9205      	str	r2, [sp, #20]
 80099c4:	47b8      	blx	r7
 80099c6:	3001      	adds	r0, #1
 80099c8:	f43f ae97 	beq.w	80096fa <_printf_float+0xc2>
 80099cc:	9a05      	ldr	r2, [sp, #20]
 80099ce:	f10b 0b01 	add.w	fp, fp, #1
 80099d2:	e7b9      	b.n	8009948 <_printf_float+0x310>
 80099d4:	ee18 3a10 	vmov	r3, s16
 80099d8:	4652      	mov	r2, sl
 80099da:	4631      	mov	r1, r6
 80099dc:	4628      	mov	r0, r5
 80099de:	47b8      	blx	r7
 80099e0:	3001      	adds	r0, #1
 80099e2:	d1be      	bne.n	8009962 <_printf_float+0x32a>
 80099e4:	e689      	b.n	80096fa <_printf_float+0xc2>
 80099e6:	9a05      	ldr	r2, [sp, #20]
 80099e8:	464b      	mov	r3, r9
 80099ea:	4442      	add	r2, r8
 80099ec:	4631      	mov	r1, r6
 80099ee:	4628      	mov	r0, r5
 80099f0:	47b8      	blx	r7
 80099f2:	3001      	adds	r0, #1
 80099f4:	d1c1      	bne.n	800997a <_printf_float+0x342>
 80099f6:	e680      	b.n	80096fa <_printf_float+0xc2>
 80099f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099fa:	2a01      	cmp	r2, #1
 80099fc:	dc01      	bgt.n	8009a02 <_printf_float+0x3ca>
 80099fe:	07db      	lsls	r3, r3, #31
 8009a00:	d538      	bpl.n	8009a74 <_printf_float+0x43c>
 8009a02:	2301      	movs	r3, #1
 8009a04:	4642      	mov	r2, r8
 8009a06:	4631      	mov	r1, r6
 8009a08:	4628      	mov	r0, r5
 8009a0a:	47b8      	blx	r7
 8009a0c:	3001      	adds	r0, #1
 8009a0e:	f43f ae74 	beq.w	80096fa <_printf_float+0xc2>
 8009a12:	ee18 3a10 	vmov	r3, s16
 8009a16:	4652      	mov	r2, sl
 8009a18:	4631      	mov	r1, r6
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	47b8      	blx	r7
 8009a1e:	3001      	adds	r0, #1
 8009a20:	f43f ae6b 	beq.w	80096fa <_printf_float+0xc2>
 8009a24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a28:	2200      	movs	r2, #0
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	f7f7 f8bc 	bl	8000ba8 <__aeabi_dcmpeq>
 8009a30:	b9d8      	cbnz	r0, 8009a6a <_printf_float+0x432>
 8009a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a34:	f108 0201 	add.w	r2, r8, #1
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	4631      	mov	r1, r6
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	47b8      	blx	r7
 8009a40:	3001      	adds	r0, #1
 8009a42:	d10e      	bne.n	8009a62 <_printf_float+0x42a>
 8009a44:	e659      	b.n	80096fa <_printf_float+0xc2>
 8009a46:	2301      	movs	r3, #1
 8009a48:	4652      	mov	r2, sl
 8009a4a:	4631      	mov	r1, r6
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	47b8      	blx	r7
 8009a50:	3001      	adds	r0, #1
 8009a52:	f43f ae52 	beq.w	80096fa <_printf_float+0xc2>
 8009a56:	f108 0801 	add.w	r8, r8, #1
 8009a5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a5c:	3b01      	subs	r3, #1
 8009a5e:	4543      	cmp	r3, r8
 8009a60:	dcf1      	bgt.n	8009a46 <_printf_float+0x40e>
 8009a62:	464b      	mov	r3, r9
 8009a64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a68:	e6dc      	b.n	8009824 <_printf_float+0x1ec>
 8009a6a:	f04f 0800 	mov.w	r8, #0
 8009a6e:	f104 0a1a 	add.w	sl, r4, #26
 8009a72:	e7f2      	b.n	8009a5a <_printf_float+0x422>
 8009a74:	2301      	movs	r3, #1
 8009a76:	4642      	mov	r2, r8
 8009a78:	e7df      	b.n	8009a3a <_printf_float+0x402>
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	464a      	mov	r2, r9
 8009a7e:	4631      	mov	r1, r6
 8009a80:	4628      	mov	r0, r5
 8009a82:	47b8      	blx	r7
 8009a84:	3001      	adds	r0, #1
 8009a86:	f43f ae38 	beq.w	80096fa <_printf_float+0xc2>
 8009a8a:	f108 0801 	add.w	r8, r8, #1
 8009a8e:	68e3      	ldr	r3, [r4, #12]
 8009a90:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a92:	1a5b      	subs	r3, r3, r1
 8009a94:	4543      	cmp	r3, r8
 8009a96:	dcf0      	bgt.n	8009a7a <_printf_float+0x442>
 8009a98:	e6fa      	b.n	8009890 <_printf_float+0x258>
 8009a9a:	f04f 0800 	mov.w	r8, #0
 8009a9e:	f104 0919 	add.w	r9, r4, #25
 8009aa2:	e7f4      	b.n	8009a8e <_printf_float+0x456>

08009aa4 <_printf_common>:
 8009aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa8:	4616      	mov	r6, r2
 8009aaa:	4699      	mov	r9, r3
 8009aac:	688a      	ldr	r2, [r1, #8]
 8009aae:	690b      	ldr	r3, [r1, #16]
 8009ab0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	bfb8      	it	lt
 8009ab8:	4613      	movlt	r3, r2
 8009aba:	6033      	str	r3, [r6, #0]
 8009abc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ac0:	4607      	mov	r7, r0
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	b10a      	cbz	r2, 8009aca <_printf_common+0x26>
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	6033      	str	r3, [r6, #0]
 8009aca:	6823      	ldr	r3, [r4, #0]
 8009acc:	0699      	lsls	r1, r3, #26
 8009ace:	bf42      	ittt	mi
 8009ad0:	6833      	ldrmi	r3, [r6, #0]
 8009ad2:	3302      	addmi	r3, #2
 8009ad4:	6033      	strmi	r3, [r6, #0]
 8009ad6:	6825      	ldr	r5, [r4, #0]
 8009ad8:	f015 0506 	ands.w	r5, r5, #6
 8009adc:	d106      	bne.n	8009aec <_printf_common+0x48>
 8009ade:	f104 0a19 	add.w	sl, r4, #25
 8009ae2:	68e3      	ldr	r3, [r4, #12]
 8009ae4:	6832      	ldr	r2, [r6, #0]
 8009ae6:	1a9b      	subs	r3, r3, r2
 8009ae8:	42ab      	cmp	r3, r5
 8009aea:	dc26      	bgt.n	8009b3a <_printf_common+0x96>
 8009aec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009af0:	1e13      	subs	r3, r2, #0
 8009af2:	6822      	ldr	r2, [r4, #0]
 8009af4:	bf18      	it	ne
 8009af6:	2301      	movne	r3, #1
 8009af8:	0692      	lsls	r2, r2, #26
 8009afa:	d42b      	bmi.n	8009b54 <_printf_common+0xb0>
 8009afc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b00:	4649      	mov	r1, r9
 8009b02:	4638      	mov	r0, r7
 8009b04:	47c0      	blx	r8
 8009b06:	3001      	adds	r0, #1
 8009b08:	d01e      	beq.n	8009b48 <_printf_common+0xa4>
 8009b0a:	6823      	ldr	r3, [r4, #0]
 8009b0c:	68e5      	ldr	r5, [r4, #12]
 8009b0e:	6832      	ldr	r2, [r6, #0]
 8009b10:	f003 0306 	and.w	r3, r3, #6
 8009b14:	2b04      	cmp	r3, #4
 8009b16:	bf08      	it	eq
 8009b18:	1aad      	subeq	r5, r5, r2
 8009b1a:	68a3      	ldr	r3, [r4, #8]
 8009b1c:	6922      	ldr	r2, [r4, #16]
 8009b1e:	bf0c      	ite	eq
 8009b20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b24:	2500      	movne	r5, #0
 8009b26:	4293      	cmp	r3, r2
 8009b28:	bfc4      	itt	gt
 8009b2a:	1a9b      	subgt	r3, r3, r2
 8009b2c:	18ed      	addgt	r5, r5, r3
 8009b2e:	2600      	movs	r6, #0
 8009b30:	341a      	adds	r4, #26
 8009b32:	42b5      	cmp	r5, r6
 8009b34:	d11a      	bne.n	8009b6c <_printf_common+0xc8>
 8009b36:	2000      	movs	r0, #0
 8009b38:	e008      	b.n	8009b4c <_printf_common+0xa8>
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	4652      	mov	r2, sl
 8009b3e:	4649      	mov	r1, r9
 8009b40:	4638      	mov	r0, r7
 8009b42:	47c0      	blx	r8
 8009b44:	3001      	adds	r0, #1
 8009b46:	d103      	bne.n	8009b50 <_printf_common+0xac>
 8009b48:	f04f 30ff 	mov.w	r0, #4294967295
 8009b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b50:	3501      	adds	r5, #1
 8009b52:	e7c6      	b.n	8009ae2 <_printf_common+0x3e>
 8009b54:	18e1      	adds	r1, r4, r3
 8009b56:	1c5a      	adds	r2, r3, #1
 8009b58:	2030      	movs	r0, #48	; 0x30
 8009b5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b5e:	4422      	add	r2, r4
 8009b60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b68:	3302      	adds	r3, #2
 8009b6a:	e7c7      	b.n	8009afc <_printf_common+0x58>
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	4622      	mov	r2, r4
 8009b70:	4649      	mov	r1, r9
 8009b72:	4638      	mov	r0, r7
 8009b74:	47c0      	blx	r8
 8009b76:	3001      	adds	r0, #1
 8009b78:	d0e6      	beq.n	8009b48 <_printf_common+0xa4>
 8009b7a:	3601      	adds	r6, #1
 8009b7c:	e7d9      	b.n	8009b32 <_printf_common+0x8e>
	...

08009b80 <_printf_i>:
 8009b80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b84:	7e0f      	ldrb	r7, [r1, #24]
 8009b86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b88:	2f78      	cmp	r7, #120	; 0x78
 8009b8a:	4691      	mov	r9, r2
 8009b8c:	4680      	mov	r8, r0
 8009b8e:	460c      	mov	r4, r1
 8009b90:	469a      	mov	sl, r3
 8009b92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b96:	d807      	bhi.n	8009ba8 <_printf_i+0x28>
 8009b98:	2f62      	cmp	r7, #98	; 0x62
 8009b9a:	d80a      	bhi.n	8009bb2 <_printf_i+0x32>
 8009b9c:	2f00      	cmp	r7, #0
 8009b9e:	f000 80d8 	beq.w	8009d52 <_printf_i+0x1d2>
 8009ba2:	2f58      	cmp	r7, #88	; 0x58
 8009ba4:	f000 80a3 	beq.w	8009cee <_printf_i+0x16e>
 8009ba8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009bb0:	e03a      	b.n	8009c28 <_printf_i+0xa8>
 8009bb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009bb6:	2b15      	cmp	r3, #21
 8009bb8:	d8f6      	bhi.n	8009ba8 <_printf_i+0x28>
 8009bba:	a101      	add	r1, pc, #4	; (adr r1, 8009bc0 <_printf_i+0x40>)
 8009bbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009bc0:	08009c19 	.word	0x08009c19
 8009bc4:	08009c2d 	.word	0x08009c2d
 8009bc8:	08009ba9 	.word	0x08009ba9
 8009bcc:	08009ba9 	.word	0x08009ba9
 8009bd0:	08009ba9 	.word	0x08009ba9
 8009bd4:	08009ba9 	.word	0x08009ba9
 8009bd8:	08009c2d 	.word	0x08009c2d
 8009bdc:	08009ba9 	.word	0x08009ba9
 8009be0:	08009ba9 	.word	0x08009ba9
 8009be4:	08009ba9 	.word	0x08009ba9
 8009be8:	08009ba9 	.word	0x08009ba9
 8009bec:	08009d39 	.word	0x08009d39
 8009bf0:	08009c5d 	.word	0x08009c5d
 8009bf4:	08009d1b 	.word	0x08009d1b
 8009bf8:	08009ba9 	.word	0x08009ba9
 8009bfc:	08009ba9 	.word	0x08009ba9
 8009c00:	08009d5b 	.word	0x08009d5b
 8009c04:	08009ba9 	.word	0x08009ba9
 8009c08:	08009c5d 	.word	0x08009c5d
 8009c0c:	08009ba9 	.word	0x08009ba9
 8009c10:	08009ba9 	.word	0x08009ba9
 8009c14:	08009d23 	.word	0x08009d23
 8009c18:	682b      	ldr	r3, [r5, #0]
 8009c1a:	1d1a      	adds	r2, r3, #4
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	602a      	str	r2, [r5, #0]
 8009c20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e0a3      	b.n	8009d74 <_printf_i+0x1f4>
 8009c2c:	6820      	ldr	r0, [r4, #0]
 8009c2e:	6829      	ldr	r1, [r5, #0]
 8009c30:	0606      	lsls	r6, r0, #24
 8009c32:	f101 0304 	add.w	r3, r1, #4
 8009c36:	d50a      	bpl.n	8009c4e <_printf_i+0xce>
 8009c38:	680e      	ldr	r6, [r1, #0]
 8009c3a:	602b      	str	r3, [r5, #0]
 8009c3c:	2e00      	cmp	r6, #0
 8009c3e:	da03      	bge.n	8009c48 <_printf_i+0xc8>
 8009c40:	232d      	movs	r3, #45	; 0x2d
 8009c42:	4276      	negs	r6, r6
 8009c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c48:	485e      	ldr	r0, [pc, #376]	; (8009dc4 <_printf_i+0x244>)
 8009c4a:	230a      	movs	r3, #10
 8009c4c:	e019      	b.n	8009c82 <_printf_i+0x102>
 8009c4e:	680e      	ldr	r6, [r1, #0]
 8009c50:	602b      	str	r3, [r5, #0]
 8009c52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c56:	bf18      	it	ne
 8009c58:	b236      	sxthne	r6, r6
 8009c5a:	e7ef      	b.n	8009c3c <_printf_i+0xbc>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	6820      	ldr	r0, [r4, #0]
 8009c60:	1d19      	adds	r1, r3, #4
 8009c62:	6029      	str	r1, [r5, #0]
 8009c64:	0601      	lsls	r1, r0, #24
 8009c66:	d501      	bpl.n	8009c6c <_printf_i+0xec>
 8009c68:	681e      	ldr	r6, [r3, #0]
 8009c6a:	e002      	b.n	8009c72 <_printf_i+0xf2>
 8009c6c:	0646      	lsls	r6, r0, #25
 8009c6e:	d5fb      	bpl.n	8009c68 <_printf_i+0xe8>
 8009c70:	881e      	ldrh	r6, [r3, #0]
 8009c72:	4854      	ldr	r0, [pc, #336]	; (8009dc4 <_printf_i+0x244>)
 8009c74:	2f6f      	cmp	r7, #111	; 0x6f
 8009c76:	bf0c      	ite	eq
 8009c78:	2308      	moveq	r3, #8
 8009c7a:	230a      	movne	r3, #10
 8009c7c:	2100      	movs	r1, #0
 8009c7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c82:	6865      	ldr	r5, [r4, #4]
 8009c84:	60a5      	str	r5, [r4, #8]
 8009c86:	2d00      	cmp	r5, #0
 8009c88:	bfa2      	ittt	ge
 8009c8a:	6821      	ldrge	r1, [r4, #0]
 8009c8c:	f021 0104 	bicge.w	r1, r1, #4
 8009c90:	6021      	strge	r1, [r4, #0]
 8009c92:	b90e      	cbnz	r6, 8009c98 <_printf_i+0x118>
 8009c94:	2d00      	cmp	r5, #0
 8009c96:	d04d      	beq.n	8009d34 <_printf_i+0x1b4>
 8009c98:	4615      	mov	r5, r2
 8009c9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c9e:	fb03 6711 	mls	r7, r3, r1, r6
 8009ca2:	5dc7      	ldrb	r7, [r0, r7]
 8009ca4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009ca8:	4637      	mov	r7, r6
 8009caa:	42bb      	cmp	r3, r7
 8009cac:	460e      	mov	r6, r1
 8009cae:	d9f4      	bls.n	8009c9a <_printf_i+0x11a>
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d10b      	bne.n	8009ccc <_printf_i+0x14c>
 8009cb4:	6823      	ldr	r3, [r4, #0]
 8009cb6:	07de      	lsls	r6, r3, #31
 8009cb8:	d508      	bpl.n	8009ccc <_printf_i+0x14c>
 8009cba:	6923      	ldr	r3, [r4, #16]
 8009cbc:	6861      	ldr	r1, [r4, #4]
 8009cbe:	4299      	cmp	r1, r3
 8009cc0:	bfde      	ittt	le
 8009cc2:	2330      	movle	r3, #48	; 0x30
 8009cc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009cc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ccc:	1b52      	subs	r2, r2, r5
 8009cce:	6122      	str	r2, [r4, #16]
 8009cd0:	f8cd a000 	str.w	sl, [sp]
 8009cd4:	464b      	mov	r3, r9
 8009cd6:	aa03      	add	r2, sp, #12
 8009cd8:	4621      	mov	r1, r4
 8009cda:	4640      	mov	r0, r8
 8009cdc:	f7ff fee2 	bl	8009aa4 <_printf_common>
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d14c      	bne.n	8009d7e <_printf_i+0x1fe>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ce8:	b004      	add	sp, #16
 8009cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cee:	4835      	ldr	r0, [pc, #212]	; (8009dc4 <_printf_i+0x244>)
 8009cf0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009cf4:	6829      	ldr	r1, [r5, #0]
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	f851 6b04 	ldr.w	r6, [r1], #4
 8009cfc:	6029      	str	r1, [r5, #0]
 8009cfe:	061d      	lsls	r5, r3, #24
 8009d00:	d514      	bpl.n	8009d2c <_printf_i+0x1ac>
 8009d02:	07df      	lsls	r7, r3, #31
 8009d04:	bf44      	itt	mi
 8009d06:	f043 0320 	orrmi.w	r3, r3, #32
 8009d0a:	6023      	strmi	r3, [r4, #0]
 8009d0c:	b91e      	cbnz	r6, 8009d16 <_printf_i+0x196>
 8009d0e:	6823      	ldr	r3, [r4, #0]
 8009d10:	f023 0320 	bic.w	r3, r3, #32
 8009d14:	6023      	str	r3, [r4, #0]
 8009d16:	2310      	movs	r3, #16
 8009d18:	e7b0      	b.n	8009c7c <_printf_i+0xfc>
 8009d1a:	6823      	ldr	r3, [r4, #0]
 8009d1c:	f043 0320 	orr.w	r3, r3, #32
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	2378      	movs	r3, #120	; 0x78
 8009d24:	4828      	ldr	r0, [pc, #160]	; (8009dc8 <_printf_i+0x248>)
 8009d26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d2a:	e7e3      	b.n	8009cf4 <_printf_i+0x174>
 8009d2c:	0659      	lsls	r1, r3, #25
 8009d2e:	bf48      	it	mi
 8009d30:	b2b6      	uxthmi	r6, r6
 8009d32:	e7e6      	b.n	8009d02 <_printf_i+0x182>
 8009d34:	4615      	mov	r5, r2
 8009d36:	e7bb      	b.n	8009cb0 <_printf_i+0x130>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	6826      	ldr	r6, [r4, #0]
 8009d3c:	6961      	ldr	r1, [r4, #20]
 8009d3e:	1d18      	adds	r0, r3, #4
 8009d40:	6028      	str	r0, [r5, #0]
 8009d42:	0635      	lsls	r5, r6, #24
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	d501      	bpl.n	8009d4c <_printf_i+0x1cc>
 8009d48:	6019      	str	r1, [r3, #0]
 8009d4a:	e002      	b.n	8009d52 <_printf_i+0x1d2>
 8009d4c:	0670      	lsls	r0, r6, #25
 8009d4e:	d5fb      	bpl.n	8009d48 <_printf_i+0x1c8>
 8009d50:	8019      	strh	r1, [r3, #0]
 8009d52:	2300      	movs	r3, #0
 8009d54:	6123      	str	r3, [r4, #16]
 8009d56:	4615      	mov	r5, r2
 8009d58:	e7ba      	b.n	8009cd0 <_printf_i+0x150>
 8009d5a:	682b      	ldr	r3, [r5, #0]
 8009d5c:	1d1a      	adds	r2, r3, #4
 8009d5e:	602a      	str	r2, [r5, #0]
 8009d60:	681d      	ldr	r5, [r3, #0]
 8009d62:	6862      	ldr	r2, [r4, #4]
 8009d64:	2100      	movs	r1, #0
 8009d66:	4628      	mov	r0, r5
 8009d68:	f7f6 faaa 	bl	80002c0 <memchr>
 8009d6c:	b108      	cbz	r0, 8009d72 <_printf_i+0x1f2>
 8009d6e:	1b40      	subs	r0, r0, r5
 8009d70:	6060      	str	r0, [r4, #4]
 8009d72:	6863      	ldr	r3, [r4, #4]
 8009d74:	6123      	str	r3, [r4, #16]
 8009d76:	2300      	movs	r3, #0
 8009d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d7c:	e7a8      	b.n	8009cd0 <_printf_i+0x150>
 8009d7e:	6923      	ldr	r3, [r4, #16]
 8009d80:	462a      	mov	r2, r5
 8009d82:	4649      	mov	r1, r9
 8009d84:	4640      	mov	r0, r8
 8009d86:	47d0      	blx	sl
 8009d88:	3001      	adds	r0, #1
 8009d8a:	d0ab      	beq.n	8009ce4 <_printf_i+0x164>
 8009d8c:	6823      	ldr	r3, [r4, #0]
 8009d8e:	079b      	lsls	r3, r3, #30
 8009d90:	d413      	bmi.n	8009dba <_printf_i+0x23a>
 8009d92:	68e0      	ldr	r0, [r4, #12]
 8009d94:	9b03      	ldr	r3, [sp, #12]
 8009d96:	4298      	cmp	r0, r3
 8009d98:	bfb8      	it	lt
 8009d9a:	4618      	movlt	r0, r3
 8009d9c:	e7a4      	b.n	8009ce8 <_printf_i+0x168>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4632      	mov	r2, r6
 8009da2:	4649      	mov	r1, r9
 8009da4:	4640      	mov	r0, r8
 8009da6:	47d0      	blx	sl
 8009da8:	3001      	adds	r0, #1
 8009daa:	d09b      	beq.n	8009ce4 <_printf_i+0x164>
 8009dac:	3501      	adds	r5, #1
 8009dae:	68e3      	ldr	r3, [r4, #12]
 8009db0:	9903      	ldr	r1, [sp, #12]
 8009db2:	1a5b      	subs	r3, r3, r1
 8009db4:	42ab      	cmp	r3, r5
 8009db6:	dcf2      	bgt.n	8009d9e <_printf_i+0x21e>
 8009db8:	e7eb      	b.n	8009d92 <_printf_i+0x212>
 8009dba:	2500      	movs	r5, #0
 8009dbc:	f104 0619 	add.w	r6, r4, #25
 8009dc0:	e7f5      	b.n	8009dae <_printf_i+0x22e>
 8009dc2:	bf00      	nop
 8009dc4:	080244ba 	.word	0x080244ba
 8009dc8:	080244cb 	.word	0x080244cb

08009dcc <sniprintf>:
 8009dcc:	b40c      	push	{r2, r3}
 8009dce:	b530      	push	{r4, r5, lr}
 8009dd0:	4b17      	ldr	r3, [pc, #92]	; (8009e30 <sniprintf+0x64>)
 8009dd2:	1e0c      	subs	r4, r1, #0
 8009dd4:	681d      	ldr	r5, [r3, #0]
 8009dd6:	b09d      	sub	sp, #116	; 0x74
 8009dd8:	da08      	bge.n	8009dec <sniprintf+0x20>
 8009dda:	238b      	movs	r3, #139	; 0x8b
 8009ddc:	602b      	str	r3, [r5, #0]
 8009dde:	f04f 30ff 	mov.w	r0, #4294967295
 8009de2:	b01d      	add	sp, #116	; 0x74
 8009de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009de8:	b002      	add	sp, #8
 8009dea:	4770      	bx	lr
 8009dec:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009df0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009df4:	bf14      	ite	ne
 8009df6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009dfa:	4623      	moveq	r3, r4
 8009dfc:	9304      	str	r3, [sp, #16]
 8009dfe:	9307      	str	r3, [sp, #28]
 8009e00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009e04:	9002      	str	r0, [sp, #8]
 8009e06:	9006      	str	r0, [sp, #24]
 8009e08:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009e0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009e0e:	ab21      	add	r3, sp, #132	; 0x84
 8009e10:	a902      	add	r1, sp, #8
 8009e12:	4628      	mov	r0, r5
 8009e14:	9301      	str	r3, [sp, #4]
 8009e16:	f001 fb79 	bl	800b50c <_svfiprintf_r>
 8009e1a:	1c43      	adds	r3, r0, #1
 8009e1c:	bfbc      	itt	lt
 8009e1e:	238b      	movlt	r3, #139	; 0x8b
 8009e20:	602b      	strlt	r3, [r5, #0]
 8009e22:	2c00      	cmp	r4, #0
 8009e24:	d0dd      	beq.n	8009de2 <sniprintf+0x16>
 8009e26:	9b02      	ldr	r3, [sp, #8]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
 8009e2c:	e7d9      	b.n	8009de2 <sniprintf+0x16>
 8009e2e:	bf00      	nop
 8009e30:	200000cc 	.word	0x200000cc

08009e34 <quorem>:
 8009e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e38:	6903      	ldr	r3, [r0, #16]
 8009e3a:	690c      	ldr	r4, [r1, #16]
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	4607      	mov	r7, r0
 8009e40:	f2c0 8081 	blt.w	8009f46 <quorem+0x112>
 8009e44:	3c01      	subs	r4, #1
 8009e46:	f101 0814 	add.w	r8, r1, #20
 8009e4a:	f100 0514 	add.w	r5, r0, #20
 8009e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e52:	9301      	str	r3, [sp, #4]
 8009e54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009e58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009e64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009e68:	fbb2 f6f3 	udiv	r6, r2, r3
 8009e6c:	d331      	bcc.n	8009ed2 <quorem+0x9e>
 8009e6e:	f04f 0e00 	mov.w	lr, #0
 8009e72:	4640      	mov	r0, r8
 8009e74:	46ac      	mov	ip, r5
 8009e76:	46f2      	mov	sl, lr
 8009e78:	f850 2b04 	ldr.w	r2, [r0], #4
 8009e7c:	b293      	uxth	r3, r2
 8009e7e:	fb06 e303 	mla	r3, r6, r3, lr
 8009e82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	ebaa 0303 	sub.w	r3, sl, r3
 8009e8c:	f8dc a000 	ldr.w	sl, [ip]
 8009e90:	0c12      	lsrs	r2, r2, #16
 8009e92:	fa13 f38a 	uxtah	r3, r3, sl
 8009e96:	fb06 e202 	mla	r2, r6, r2, lr
 8009e9a:	9300      	str	r3, [sp, #0]
 8009e9c:	9b00      	ldr	r3, [sp, #0]
 8009e9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009ea2:	b292      	uxth	r2, r2
 8009ea4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009ea8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009eac:	f8bd 3000 	ldrh.w	r3, [sp]
 8009eb0:	4581      	cmp	r9, r0
 8009eb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009eb6:	f84c 3b04 	str.w	r3, [ip], #4
 8009eba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009ebe:	d2db      	bcs.n	8009e78 <quorem+0x44>
 8009ec0:	f855 300b 	ldr.w	r3, [r5, fp]
 8009ec4:	b92b      	cbnz	r3, 8009ed2 <quorem+0x9e>
 8009ec6:	9b01      	ldr	r3, [sp, #4]
 8009ec8:	3b04      	subs	r3, #4
 8009eca:	429d      	cmp	r5, r3
 8009ecc:	461a      	mov	r2, r3
 8009ece:	d32e      	bcc.n	8009f2e <quorem+0xfa>
 8009ed0:	613c      	str	r4, [r7, #16]
 8009ed2:	4638      	mov	r0, r7
 8009ed4:	f001 f8c6 	bl	800b064 <__mcmp>
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	db24      	blt.n	8009f26 <quorem+0xf2>
 8009edc:	3601      	adds	r6, #1
 8009ede:	4628      	mov	r0, r5
 8009ee0:	f04f 0c00 	mov.w	ip, #0
 8009ee4:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ee8:	f8d0 e000 	ldr.w	lr, [r0]
 8009eec:	b293      	uxth	r3, r2
 8009eee:	ebac 0303 	sub.w	r3, ip, r3
 8009ef2:	0c12      	lsrs	r2, r2, #16
 8009ef4:	fa13 f38e 	uxtah	r3, r3, lr
 8009ef8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009efc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f00:	b29b      	uxth	r3, r3
 8009f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f06:	45c1      	cmp	r9, r8
 8009f08:	f840 3b04 	str.w	r3, [r0], #4
 8009f0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009f10:	d2e8      	bcs.n	8009ee4 <quorem+0xb0>
 8009f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f1a:	b922      	cbnz	r2, 8009f26 <quorem+0xf2>
 8009f1c:	3b04      	subs	r3, #4
 8009f1e:	429d      	cmp	r5, r3
 8009f20:	461a      	mov	r2, r3
 8009f22:	d30a      	bcc.n	8009f3a <quorem+0x106>
 8009f24:	613c      	str	r4, [r7, #16]
 8009f26:	4630      	mov	r0, r6
 8009f28:	b003      	add	sp, #12
 8009f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f2e:	6812      	ldr	r2, [r2, #0]
 8009f30:	3b04      	subs	r3, #4
 8009f32:	2a00      	cmp	r2, #0
 8009f34:	d1cc      	bne.n	8009ed0 <quorem+0x9c>
 8009f36:	3c01      	subs	r4, #1
 8009f38:	e7c7      	b.n	8009eca <quorem+0x96>
 8009f3a:	6812      	ldr	r2, [r2, #0]
 8009f3c:	3b04      	subs	r3, #4
 8009f3e:	2a00      	cmp	r2, #0
 8009f40:	d1f0      	bne.n	8009f24 <quorem+0xf0>
 8009f42:	3c01      	subs	r4, #1
 8009f44:	e7eb      	b.n	8009f1e <quorem+0xea>
 8009f46:	2000      	movs	r0, #0
 8009f48:	e7ee      	b.n	8009f28 <quorem+0xf4>
 8009f4a:	0000      	movs	r0, r0
 8009f4c:	0000      	movs	r0, r0
	...

08009f50 <_dtoa_r>:
 8009f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f54:	ed2d 8b04 	vpush	{d8-d9}
 8009f58:	ec57 6b10 	vmov	r6, r7, d0
 8009f5c:	b093      	sub	sp, #76	; 0x4c
 8009f5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009f60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009f64:	9106      	str	r1, [sp, #24]
 8009f66:	ee10 aa10 	vmov	sl, s0
 8009f6a:	4604      	mov	r4, r0
 8009f6c:	9209      	str	r2, [sp, #36]	; 0x24
 8009f6e:	930c      	str	r3, [sp, #48]	; 0x30
 8009f70:	46bb      	mov	fp, r7
 8009f72:	b975      	cbnz	r5, 8009f92 <_dtoa_r+0x42>
 8009f74:	2010      	movs	r0, #16
 8009f76:	f000 fddd 	bl	800ab34 <malloc>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	6260      	str	r0, [r4, #36]	; 0x24
 8009f7e:	b920      	cbnz	r0, 8009f8a <_dtoa_r+0x3a>
 8009f80:	4ba7      	ldr	r3, [pc, #668]	; (800a220 <_dtoa_r+0x2d0>)
 8009f82:	21ea      	movs	r1, #234	; 0xea
 8009f84:	48a7      	ldr	r0, [pc, #668]	; (800a224 <_dtoa_r+0x2d4>)
 8009f86:	f001 fbd1 	bl	800b72c <__assert_func>
 8009f8a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009f8e:	6005      	str	r5, [r0, #0]
 8009f90:	60c5      	str	r5, [r0, #12]
 8009f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f94:	6819      	ldr	r1, [r3, #0]
 8009f96:	b151      	cbz	r1, 8009fae <_dtoa_r+0x5e>
 8009f98:	685a      	ldr	r2, [r3, #4]
 8009f9a:	604a      	str	r2, [r1, #4]
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	4093      	lsls	r3, r2
 8009fa0:	608b      	str	r3, [r1, #8]
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f000 fe1c 	bl	800abe0 <_Bfree>
 8009fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009faa:	2200      	movs	r2, #0
 8009fac:	601a      	str	r2, [r3, #0]
 8009fae:	1e3b      	subs	r3, r7, #0
 8009fb0:	bfaa      	itet	ge
 8009fb2:	2300      	movge	r3, #0
 8009fb4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009fb8:	f8c8 3000 	strge.w	r3, [r8]
 8009fbc:	4b9a      	ldr	r3, [pc, #616]	; (800a228 <_dtoa_r+0x2d8>)
 8009fbe:	bfbc      	itt	lt
 8009fc0:	2201      	movlt	r2, #1
 8009fc2:	f8c8 2000 	strlt.w	r2, [r8]
 8009fc6:	ea33 030b 	bics.w	r3, r3, fp
 8009fca:	d11b      	bne.n	800a004 <_dtoa_r+0xb4>
 8009fcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009fce:	f242 730f 	movw	r3, #9999	; 0x270f
 8009fd2:	6013      	str	r3, [r2, #0]
 8009fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fd8:	4333      	orrs	r3, r6
 8009fda:	f000 8592 	beq.w	800ab02 <_dtoa_r+0xbb2>
 8009fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fe0:	b963      	cbnz	r3, 8009ffc <_dtoa_r+0xac>
 8009fe2:	4b92      	ldr	r3, [pc, #584]	; (800a22c <_dtoa_r+0x2dc>)
 8009fe4:	e022      	b.n	800a02c <_dtoa_r+0xdc>
 8009fe6:	4b92      	ldr	r3, [pc, #584]	; (800a230 <_dtoa_r+0x2e0>)
 8009fe8:	9301      	str	r3, [sp, #4]
 8009fea:	3308      	adds	r3, #8
 8009fec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009fee:	6013      	str	r3, [r2, #0]
 8009ff0:	9801      	ldr	r0, [sp, #4]
 8009ff2:	b013      	add	sp, #76	; 0x4c
 8009ff4:	ecbd 8b04 	vpop	{d8-d9}
 8009ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ffc:	4b8b      	ldr	r3, [pc, #556]	; (800a22c <_dtoa_r+0x2dc>)
 8009ffe:	9301      	str	r3, [sp, #4]
 800a000:	3303      	adds	r3, #3
 800a002:	e7f3      	b.n	8009fec <_dtoa_r+0x9c>
 800a004:	2200      	movs	r2, #0
 800a006:	2300      	movs	r3, #0
 800a008:	4650      	mov	r0, sl
 800a00a:	4659      	mov	r1, fp
 800a00c:	f7f6 fdcc 	bl	8000ba8 <__aeabi_dcmpeq>
 800a010:	ec4b ab19 	vmov	d9, sl, fp
 800a014:	4680      	mov	r8, r0
 800a016:	b158      	cbz	r0, 800a030 <_dtoa_r+0xe0>
 800a018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a01a:	2301      	movs	r3, #1
 800a01c:	6013      	str	r3, [r2, #0]
 800a01e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a020:	2b00      	cmp	r3, #0
 800a022:	f000 856b 	beq.w	800aafc <_dtoa_r+0xbac>
 800a026:	4883      	ldr	r0, [pc, #524]	; (800a234 <_dtoa_r+0x2e4>)
 800a028:	6018      	str	r0, [r3, #0]
 800a02a:	1e43      	subs	r3, r0, #1
 800a02c:	9301      	str	r3, [sp, #4]
 800a02e:	e7df      	b.n	8009ff0 <_dtoa_r+0xa0>
 800a030:	ec4b ab10 	vmov	d0, sl, fp
 800a034:	aa10      	add	r2, sp, #64	; 0x40
 800a036:	a911      	add	r1, sp, #68	; 0x44
 800a038:	4620      	mov	r0, r4
 800a03a:	f001 f8b9 	bl	800b1b0 <__d2b>
 800a03e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a042:	ee08 0a10 	vmov	s16, r0
 800a046:	2d00      	cmp	r5, #0
 800a048:	f000 8084 	beq.w	800a154 <_dtoa_r+0x204>
 800a04c:	ee19 3a90 	vmov	r3, s19
 800a050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a054:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a058:	4656      	mov	r6, sl
 800a05a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a05e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a062:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a066:	4b74      	ldr	r3, [pc, #464]	; (800a238 <_dtoa_r+0x2e8>)
 800a068:	2200      	movs	r2, #0
 800a06a:	4630      	mov	r0, r6
 800a06c:	4639      	mov	r1, r7
 800a06e:	f7f6 f97b 	bl	8000368 <__aeabi_dsub>
 800a072:	a365      	add	r3, pc, #404	; (adr r3, 800a208 <_dtoa_r+0x2b8>)
 800a074:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a078:	f7f6 fb2e 	bl	80006d8 <__aeabi_dmul>
 800a07c:	a364      	add	r3, pc, #400	; (adr r3, 800a210 <_dtoa_r+0x2c0>)
 800a07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a082:	f7f6 f973 	bl	800036c <__adddf3>
 800a086:	4606      	mov	r6, r0
 800a088:	4628      	mov	r0, r5
 800a08a:	460f      	mov	r7, r1
 800a08c:	f7f6 faba 	bl	8000604 <__aeabi_i2d>
 800a090:	a361      	add	r3, pc, #388	; (adr r3, 800a218 <_dtoa_r+0x2c8>)
 800a092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a096:	f7f6 fb1f 	bl	80006d8 <__aeabi_dmul>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	4630      	mov	r0, r6
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	f7f6 f963 	bl	800036c <__adddf3>
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	460f      	mov	r7, r1
 800a0aa:	f7f6 fdc5 	bl	8000c38 <__aeabi_d2iz>
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	9000      	str	r0, [sp, #0]
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	4630      	mov	r0, r6
 800a0b6:	4639      	mov	r1, r7
 800a0b8:	f7f6 fd80 	bl	8000bbc <__aeabi_dcmplt>
 800a0bc:	b150      	cbz	r0, 800a0d4 <_dtoa_r+0x184>
 800a0be:	9800      	ldr	r0, [sp, #0]
 800a0c0:	f7f6 faa0 	bl	8000604 <__aeabi_i2d>
 800a0c4:	4632      	mov	r2, r6
 800a0c6:	463b      	mov	r3, r7
 800a0c8:	f7f6 fd6e 	bl	8000ba8 <__aeabi_dcmpeq>
 800a0cc:	b910      	cbnz	r0, 800a0d4 <_dtoa_r+0x184>
 800a0ce:	9b00      	ldr	r3, [sp, #0]
 800a0d0:	3b01      	subs	r3, #1
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	9b00      	ldr	r3, [sp, #0]
 800a0d6:	2b16      	cmp	r3, #22
 800a0d8:	d85a      	bhi.n	800a190 <_dtoa_r+0x240>
 800a0da:	9a00      	ldr	r2, [sp, #0]
 800a0dc:	4b57      	ldr	r3, [pc, #348]	; (800a23c <_dtoa_r+0x2ec>)
 800a0de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e6:	ec51 0b19 	vmov	r0, r1, d9
 800a0ea:	f7f6 fd67 	bl	8000bbc <__aeabi_dcmplt>
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d050      	beq.n	800a194 <_dtoa_r+0x244>
 800a0f2:	9b00      	ldr	r3, [sp, #0]
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	9300      	str	r3, [sp, #0]
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0fe:	1b5d      	subs	r5, r3, r5
 800a100:	1e6b      	subs	r3, r5, #1
 800a102:	9305      	str	r3, [sp, #20]
 800a104:	bf45      	ittet	mi
 800a106:	f1c5 0301 	rsbmi	r3, r5, #1
 800a10a:	9304      	strmi	r3, [sp, #16]
 800a10c:	2300      	movpl	r3, #0
 800a10e:	2300      	movmi	r3, #0
 800a110:	bf4c      	ite	mi
 800a112:	9305      	strmi	r3, [sp, #20]
 800a114:	9304      	strpl	r3, [sp, #16]
 800a116:	9b00      	ldr	r3, [sp, #0]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	db3d      	blt.n	800a198 <_dtoa_r+0x248>
 800a11c:	9b05      	ldr	r3, [sp, #20]
 800a11e:	9a00      	ldr	r2, [sp, #0]
 800a120:	920a      	str	r2, [sp, #40]	; 0x28
 800a122:	4413      	add	r3, r2
 800a124:	9305      	str	r3, [sp, #20]
 800a126:	2300      	movs	r3, #0
 800a128:	9307      	str	r3, [sp, #28]
 800a12a:	9b06      	ldr	r3, [sp, #24]
 800a12c:	2b09      	cmp	r3, #9
 800a12e:	f200 8089 	bhi.w	800a244 <_dtoa_r+0x2f4>
 800a132:	2b05      	cmp	r3, #5
 800a134:	bfc4      	itt	gt
 800a136:	3b04      	subgt	r3, #4
 800a138:	9306      	strgt	r3, [sp, #24]
 800a13a:	9b06      	ldr	r3, [sp, #24]
 800a13c:	f1a3 0302 	sub.w	r3, r3, #2
 800a140:	bfcc      	ite	gt
 800a142:	2500      	movgt	r5, #0
 800a144:	2501      	movle	r5, #1
 800a146:	2b03      	cmp	r3, #3
 800a148:	f200 8087 	bhi.w	800a25a <_dtoa_r+0x30a>
 800a14c:	e8df f003 	tbb	[pc, r3]
 800a150:	59383a2d 	.word	0x59383a2d
 800a154:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a158:	441d      	add	r5, r3
 800a15a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a15e:	2b20      	cmp	r3, #32
 800a160:	bfc1      	itttt	gt
 800a162:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a166:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a16a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a16e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a172:	bfda      	itte	le
 800a174:	f1c3 0320 	rsble	r3, r3, #32
 800a178:	fa06 f003 	lslle.w	r0, r6, r3
 800a17c:	4318      	orrgt	r0, r3
 800a17e:	f7f6 fa31 	bl	80005e4 <__aeabi_ui2d>
 800a182:	2301      	movs	r3, #1
 800a184:	4606      	mov	r6, r0
 800a186:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a18a:	3d01      	subs	r5, #1
 800a18c:	930e      	str	r3, [sp, #56]	; 0x38
 800a18e:	e76a      	b.n	800a066 <_dtoa_r+0x116>
 800a190:	2301      	movs	r3, #1
 800a192:	e7b2      	b.n	800a0fa <_dtoa_r+0x1aa>
 800a194:	900b      	str	r0, [sp, #44]	; 0x2c
 800a196:	e7b1      	b.n	800a0fc <_dtoa_r+0x1ac>
 800a198:	9b04      	ldr	r3, [sp, #16]
 800a19a:	9a00      	ldr	r2, [sp, #0]
 800a19c:	1a9b      	subs	r3, r3, r2
 800a19e:	9304      	str	r3, [sp, #16]
 800a1a0:	4253      	negs	r3, r2
 800a1a2:	9307      	str	r3, [sp, #28]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	930a      	str	r3, [sp, #40]	; 0x28
 800a1a8:	e7bf      	b.n	800a12a <_dtoa_r+0x1da>
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	9308      	str	r3, [sp, #32]
 800a1ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	dc55      	bgt.n	800a260 <_dtoa_r+0x310>
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a1ba:	461a      	mov	r2, r3
 800a1bc:	9209      	str	r2, [sp, #36]	; 0x24
 800a1be:	e00c      	b.n	800a1da <_dtoa_r+0x28a>
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	e7f3      	b.n	800a1ac <_dtoa_r+0x25c>
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1c8:	9308      	str	r3, [sp, #32]
 800a1ca:	9b00      	ldr	r3, [sp, #0]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	9302      	str	r3, [sp, #8]
 800a1d0:	3301      	adds	r3, #1
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	9303      	str	r3, [sp, #12]
 800a1d6:	bfb8      	it	lt
 800a1d8:	2301      	movlt	r3, #1
 800a1da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a1dc:	2200      	movs	r2, #0
 800a1de:	6042      	str	r2, [r0, #4]
 800a1e0:	2204      	movs	r2, #4
 800a1e2:	f102 0614 	add.w	r6, r2, #20
 800a1e6:	429e      	cmp	r6, r3
 800a1e8:	6841      	ldr	r1, [r0, #4]
 800a1ea:	d93d      	bls.n	800a268 <_dtoa_r+0x318>
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	f000 fcb7 	bl	800ab60 <_Balloc>
 800a1f2:	9001      	str	r0, [sp, #4]
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	d13b      	bne.n	800a270 <_dtoa_r+0x320>
 800a1f8:	4b11      	ldr	r3, [pc, #68]	; (800a240 <_dtoa_r+0x2f0>)
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a200:	e6c0      	b.n	8009f84 <_dtoa_r+0x34>
 800a202:	2301      	movs	r3, #1
 800a204:	e7df      	b.n	800a1c6 <_dtoa_r+0x276>
 800a206:	bf00      	nop
 800a208:	636f4361 	.word	0x636f4361
 800a20c:	3fd287a7 	.word	0x3fd287a7
 800a210:	8b60c8b3 	.word	0x8b60c8b3
 800a214:	3fc68a28 	.word	0x3fc68a28
 800a218:	509f79fb 	.word	0x509f79fb
 800a21c:	3fd34413 	.word	0x3fd34413
 800a220:	080244e9 	.word	0x080244e9
 800a224:	08024500 	.word	0x08024500
 800a228:	7ff00000 	.word	0x7ff00000
 800a22c:	080244e5 	.word	0x080244e5
 800a230:	080244dc 	.word	0x080244dc
 800a234:	080244b9 	.word	0x080244b9
 800a238:	3ff80000 	.word	0x3ff80000
 800a23c:	080245f0 	.word	0x080245f0
 800a240:	0802455b 	.word	0x0802455b
 800a244:	2501      	movs	r5, #1
 800a246:	2300      	movs	r3, #0
 800a248:	9306      	str	r3, [sp, #24]
 800a24a:	9508      	str	r5, [sp, #32]
 800a24c:	f04f 33ff 	mov.w	r3, #4294967295
 800a250:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a254:	2200      	movs	r2, #0
 800a256:	2312      	movs	r3, #18
 800a258:	e7b0      	b.n	800a1bc <_dtoa_r+0x26c>
 800a25a:	2301      	movs	r3, #1
 800a25c:	9308      	str	r3, [sp, #32]
 800a25e:	e7f5      	b.n	800a24c <_dtoa_r+0x2fc>
 800a260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a262:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a266:	e7b8      	b.n	800a1da <_dtoa_r+0x28a>
 800a268:	3101      	adds	r1, #1
 800a26a:	6041      	str	r1, [r0, #4]
 800a26c:	0052      	lsls	r2, r2, #1
 800a26e:	e7b8      	b.n	800a1e2 <_dtoa_r+0x292>
 800a270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a272:	9a01      	ldr	r2, [sp, #4]
 800a274:	601a      	str	r2, [r3, #0]
 800a276:	9b03      	ldr	r3, [sp, #12]
 800a278:	2b0e      	cmp	r3, #14
 800a27a:	f200 809d 	bhi.w	800a3b8 <_dtoa_r+0x468>
 800a27e:	2d00      	cmp	r5, #0
 800a280:	f000 809a 	beq.w	800a3b8 <_dtoa_r+0x468>
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	2b00      	cmp	r3, #0
 800a288:	dd32      	ble.n	800a2f0 <_dtoa_r+0x3a0>
 800a28a:	4ab7      	ldr	r2, [pc, #732]	; (800a568 <_dtoa_r+0x618>)
 800a28c:	f003 030f 	and.w	r3, r3, #15
 800a290:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a294:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a298:	9b00      	ldr	r3, [sp, #0]
 800a29a:	05d8      	lsls	r0, r3, #23
 800a29c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a2a0:	d516      	bpl.n	800a2d0 <_dtoa_r+0x380>
 800a2a2:	4bb2      	ldr	r3, [pc, #712]	; (800a56c <_dtoa_r+0x61c>)
 800a2a4:	ec51 0b19 	vmov	r0, r1, d9
 800a2a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a2ac:	f7f6 fb3e 	bl	800092c <__aeabi_ddiv>
 800a2b0:	f007 070f 	and.w	r7, r7, #15
 800a2b4:	4682      	mov	sl, r0
 800a2b6:	468b      	mov	fp, r1
 800a2b8:	2503      	movs	r5, #3
 800a2ba:	4eac      	ldr	r6, [pc, #688]	; (800a56c <_dtoa_r+0x61c>)
 800a2bc:	b957      	cbnz	r7, 800a2d4 <_dtoa_r+0x384>
 800a2be:	4642      	mov	r2, r8
 800a2c0:	464b      	mov	r3, r9
 800a2c2:	4650      	mov	r0, sl
 800a2c4:	4659      	mov	r1, fp
 800a2c6:	f7f6 fb31 	bl	800092c <__aeabi_ddiv>
 800a2ca:	4682      	mov	sl, r0
 800a2cc:	468b      	mov	fp, r1
 800a2ce:	e028      	b.n	800a322 <_dtoa_r+0x3d2>
 800a2d0:	2502      	movs	r5, #2
 800a2d2:	e7f2      	b.n	800a2ba <_dtoa_r+0x36a>
 800a2d4:	07f9      	lsls	r1, r7, #31
 800a2d6:	d508      	bpl.n	800a2ea <_dtoa_r+0x39a>
 800a2d8:	4640      	mov	r0, r8
 800a2da:	4649      	mov	r1, r9
 800a2dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a2e0:	f7f6 f9fa 	bl	80006d8 <__aeabi_dmul>
 800a2e4:	3501      	adds	r5, #1
 800a2e6:	4680      	mov	r8, r0
 800a2e8:	4689      	mov	r9, r1
 800a2ea:	107f      	asrs	r7, r7, #1
 800a2ec:	3608      	adds	r6, #8
 800a2ee:	e7e5      	b.n	800a2bc <_dtoa_r+0x36c>
 800a2f0:	f000 809b 	beq.w	800a42a <_dtoa_r+0x4da>
 800a2f4:	9b00      	ldr	r3, [sp, #0]
 800a2f6:	4f9d      	ldr	r7, [pc, #628]	; (800a56c <_dtoa_r+0x61c>)
 800a2f8:	425e      	negs	r6, r3
 800a2fa:	4b9b      	ldr	r3, [pc, #620]	; (800a568 <_dtoa_r+0x618>)
 800a2fc:	f006 020f 	and.w	r2, r6, #15
 800a300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a308:	ec51 0b19 	vmov	r0, r1, d9
 800a30c:	f7f6 f9e4 	bl	80006d8 <__aeabi_dmul>
 800a310:	1136      	asrs	r6, r6, #4
 800a312:	4682      	mov	sl, r0
 800a314:	468b      	mov	fp, r1
 800a316:	2300      	movs	r3, #0
 800a318:	2502      	movs	r5, #2
 800a31a:	2e00      	cmp	r6, #0
 800a31c:	d17a      	bne.n	800a414 <_dtoa_r+0x4c4>
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1d3      	bne.n	800a2ca <_dtoa_r+0x37a>
 800a322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a324:	2b00      	cmp	r3, #0
 800a326:	f000 8082 	beq.w	800a42e <_dtoa_r+0x4de>
 800a32a:	4b91      	ldr	r3, [pc, #580]	; (800a570 <_dtoa_r+0x620>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	4650      	mov	r0, sl
 800a330:	4659      	mov	r1, fp
 800a332:	f7f6 fc43 	bl	8000bbc <__aeabi_dcmplt>
 800a336:	2800      	cmp	r0, #0
 800a338:	d079      	beq.n	800a42e <_dtoa_r+0x4de>
 800a33a:	9b03      	ldr	r3, [sp, #12]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d076      	beq.n	800a42e <_dtoa_r+0x4de>
 800a340:	9b02      	ldr	r3, [sp, #8]
 800a342:	2b00      	cmp	r3, #0
 800a344:	dd36      	ble.n	800a3b4 <_dtoa_r+0x464>
 800a346:	9b00      	ldr	r3, [sp, #0]
 800a348:	4650      	mov	r0, sl
 800a34a:	4659      	mov	r1, fp
 800a34c:	1e5f      	subs	r7, r3, #1
 800a34e:	2200      	movs	r2, #0
 800a350:	4b88      	ldr	r3, [pc, #544]	; (800a574 <_dtoa_r+0x624>)
 800a352:	f7f6 f9c1 	bl	80006d8 <__aeabi_dmul>
 800a356:	9e02      	ldr	r6, [sp, #8]
 800a358:	4682      	mov	sl, r0
 800a35a:	468b      	mov	fp, r1
 800a35c:	3501      	adds	r5, #1
 800a35e:	4628      	mov	r0, r5
 800a360:	f7f6 f950 	bl	8000604 <__aeabi_i2d>
 800a364:	4652      	mov	r2, sl
 800a366:	465b      	mov	r3, fp
 800a368:	f7f6 f9b6 	bl	80006d8 <__aeabi_dmul>
 800a36c:	4b82      	ldr	r3, [pc, #520]	; (800a578 <_dtoa_r+0x628>)
 800a36e:	2200      	movs	r2, #0
 800a370:	f7f5 fffc 	bl	800036c <__adddf3>
 800a374:	46d0      	mov	r8, sl
 800a376:	46d9      	mov	r9, fp
 800a378:	4682      	mov	sl, r0
 800a37a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a37e:	2e00      	cmp	r6, #0
 800a380:	d158      	bne.n	800a434 <_dtoa_r+0x4e4>
 800a382:	4b7e      	ldr	r3, [pc, #504]	; (800a57c <_dtoa_r+0x62c>)
 800a384:	2200      	movs	r2, #0
 800a386:	4640      	mov	r0, r8
 800a388:	4649      	mov	r1, r9
 800a38a:	f7f5 ffed 	bl	8000368 <__aeabi_dsub>
 800a38e:	4652      	mov	r2, sl
 800a390:	465b      	mov	r3, fp
 800a392:	4680      	mov	r8, r0
 800a394:	4689      	mov	r9, r1
 800a396:	f7f6 fc2f 	bl	8000bf8 <__aeabi_dcmpgt>
 800a39a:	2800      	cmp	r0, #0
 800a39c:	f040 8295 	bne.w	800a8ca <_dtoa_r+0x97a>
 800a3a0:	4652      	mov	r2, sl
 800a3a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a3a6:	4640      	mov	r0, r8
 800a3a8:	4649      	mov	r1, r9
 800a3aa:	f7f6 fc07 	bl	8000bbc <__aeabi_dcmplt>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	f040 8289 	bne.w	800a8c6 <_dtoa_r+0x976>
 800a3b4:	ec5b ab19 	vmov	sl, fp, d9
 800a3b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	f2c0 8148 	blt.w	800a650 <_dtoa_r+0x700>
 800a3c0:	9a00      	ldr	r2, [sp, #0]
 800a3c2:	2a0e      	cmp	r2, #14
 800a3c4:	f300 8144 	bgt.w	800a650 <_dtoa_r+0x700>
 800a3c8:	4b67      	ldr	r3, [pc, #412]	; (800a568 <_dtoa_r+0x618>)
 800a3ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a3d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	f280 80d5 	bge.w	800a584 <_dtoa_r+0x634>
 800a3da:	9b03      	ldr	r3, [sp, #12]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	f300 80d1 	bgt.w	800a584 <_dtoa_r+0x634>
 800a3e2:	f040 826f 	bne.w	800a8c4 <_dtoa_r+0x974>
 800a3e6:	4b65      	ldr	r3, [pc, #404]	; (800a57c <_dtoa_r+0x62c>)
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	4640      	mov	r0, r8
 800a3ec:	4649      	mov	r1, r9
 800a3ee:	f7f6 f973 	bl	80006d8 <__aeabi_dmul>
 800a3f2:	4652      	mov	r2, sl
 800a3f4:	465b      	mov	r3, fp
 800a3f6:	f7f6 fbf5 	bl	8000be4 <__aeabi_dcmpge>
 800a3fa:	9e03      	ldr	r6, [sp, #12]
 800a3fc:	4637      	mov	r7, r6
 800a3fe:	2800      	cmp	r0, #0
 800a400:	f040 8245 	bne.w	800a88e <_dtoa_r+0x93e>
 800a404:	9d01      	ldr	r5, [sp, #4]
 800a406:	2331      	movs	r3, #49	; 0x31
 800a408:	f805 3b01 	strb.w	r3, [r5], #1
 800a40c:	9b00      	ldr	r3, [sp, #0]
 800a40e:	3301      	adds	r3, #1
 800a410:	9300      	str	r3, [sp, #0]
 800a412:	e240      	b.n	800a896 <_dtoa_r+0x946>
 800a414:	07f2      	lsls	r2, r6, #31
 800a416:	d505      	bpl.n	800a424 <_dtoa_r+0x4d4>
 800a418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a41c:	f7f6 f95c 	bl	80006d8 <__aeabi_dmul>
 800a420:	3501      	adds	r5, #1
 800a422:	2301      	movs	r3, #1
 800a424:	1076      	asrs	r6, r6, #1
 800a426:	3708      	adds	r7, #8
 800a428:	e777      	b.n	800a31a <_dtoa_r+0x3ca>
 800a42a:	2502      	movs	r5, #2
 800a42c:	e779      	b.n	800a322 <_dtoa_r+0x3d2>
 800a42e:	9f00      	ldr	r7, [sp, #0]
 800a430:	9e03      	ldr	r6, [sp, #12]
 800a432:	e794      	b.n	800a35e <_dtoa_r+0x40e>
 800a434:	9901      	ldr	r1, [sp, #4]
 800a436:	4b4c      	ldr	r3, [pc, #304]	; (800a568 <_dtoa_r+0x618>)
 800a438:	4431      	add	r1, r6
 800a43a:	910d      	str	r1, [sp, #52]	; 0x34
 800a43c:	9908      	ldr	r1, [sp, #32]
 800a43e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a442:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a446:	2900      	cmp	r1, #0
 800a448:	d043      	beq.n	800a4d2 <_dtoa_r+0x582>
 800a44a:	494d      	ldr	r1, [pc, #308]	; (800a580 <_dtoa_r+0x630>)
 800a44c:	2000      	movs	r0, #0
 800a44e:	f7f6 fa6d 	bl	800092c <__aeabi_ddiv>
 800a452:	4652      	mov	r2, sl
 800a454:	465b      	mov	r3, fp
 800a456:	f7f5 ff87 	bl	8000368 <__aeabi_dsub>
 800a45a:	9d01      	ldr	r5, [sp, #4]
 800a45c:	4682      	mov	sl, r0
 800a45e:	468b      	mov	fp, r1
 800a460:	4649      	mov	r1, r9
 800a462:	4640      	mov	r0, r8
 800a464:	f7f6 fbe8 	bl	8000c38 <__aeabi_d2iz>
 800a468:	4606      	mov	r6, r0
 800a46a:	f7f6 f8cb 	bl	8000604 <__aeabi_i2d>
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	4640      	mov	r0, r8
 800a474:	4649      	mov	r1, r9
 800a476:	f7f5 ff77 	bl	8000368 <__aeabi_dsub>
 800a47a:	3630      	adds	r6, #48	; 0x30
 800a47c:	f805 6b01 	strb.w	r6, [r5], #1
 800a480:	4652      	mov	r2, sl
 800a482:	465b      	mov	r3, fp
 800a484:	4680      	mov	r8, r0
 800a486:	4689      	mov	r9, r1
 800a488:	f7f6 fb98 	bl	8000bbc <__aeabi_dcmplt>
 800a48c:	2800      	cmp	r0, #0
 800a48e:	d163      	bne.n	800a558 <_dtoa_r+0x608>
 800a490:	4642      	mov	r2, r8
 800a492:	464b      	mov	r3, r9
 800a494:	4936      	ldr	r1, [pc, #216]	; (800a570 <_dtoa_r+0x620>)
 800a496:	2000      	movs	r0, #0
 800a498:	f7f5 ff66 	bl	8000368 <__aeabi_dsub>
 800a49c:	4652      	mov	r2, sl
 800a49e:	465b      	mov	r3, fp
 800a4a0:	f7f6 fb8c 	bl	8000bbc <__aeabi_dcmplt>
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	f040 80b5 	bne.w	800a614 <_dtoa_r+0x6c4>
 800a4aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4ac:	429d      	cmp	r5, r3
 800a4ae:	d081      	beq.n	800a3b4 <_dtoa_r+0x464>
 800a4b0:	4b30      	ldr	r3, [pc, #192]	; (800a574 <_dtoa_r+0x624>)
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	4650      	mov	r0, sl
 800a4b6:	4659      	mov	r1, fp
 800a4b8:	f7f6 f90e 	bl	80006d8 <__aeabi_dmul>
 800a4bc:	4b2d      	ldr	r3, [pc, #180]	; (800a574 <_dtoa_r+0x624>)
 800a4be:	4682      	mov	sl, r0
 800a4c0:	468b      	mov	fp, r1
 800a4c2:	4640      	mov	r0, r8
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f7f6 f906 	bl	80006d8 <__aeabi_dmul>
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	4689      	mov	r9, r1
 800a4d0:	e7c6      	b.n	800a460 <_dtoa_r+0x510>
 800a4d2:	4650      	mov	r0, sl
 800a4d4:	4659      	mov	r1, fp
 800a4d6:	f7f6 f8ff 	bl	80006d8 <__aeabi_dmul>
 800a4da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4dc:	9d01      	ldr	r5, [sp, #4]
 800a4de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4e0:	4682      	mov	sl, r0
 800a4e2:	468b      	mov	fp, r1
 800a4e4:	4649      	mov	r1, r9
 800a4e6:	4640      	mov	r0, r8
 800a4e8:	f7f6 fba6 	bl	8000c38 <__aeabi_d2iz>
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	f7f6 f889 	bl	8000604 <__aeabi_i2d>
 800a4f2:	3630      	adds	r6, #48	; 0x30
 800a4f4:	4602      	mov	r2, r0
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	4640      	mov	r0, r8
 800a4fa:	4649      	mov	r1, r9
 800a4fc:	f7f5 ff34 	bl	8000368 <__aeabi_dsub>
 800a500:	f805 6b01 	strb.w	r6, [r5], #1
 800a504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a506:	429d      	cmp	r5, r3
 800a508:	4680      	mov	r8, r0
 800a50a:	4689      	mov	r9, r1
 800a50c:	f04f 0200 	mov.w	r2, #0
 800a510:	d124      	bne.n	800a55c <_dtoa_r+0x60c>
 800a512:	4b1b      	ldr	r3, [pc, #108]	; (800a580 <_dtoa_r+0x630>)
 800a514:	4650      	mov	r0, sl
 800a516:	4659      	mov	r1, fp
 800a518:	f7f5 ff28 	bl	800036c <__adddf3>
 800a51c:	4602      	mov	r2, r0
 800a51e:	460b      	mov	r3, r1
 800a520:	4640      	mov	r0, r8
 800a522:	4649      	mov	r1, r9
 800a524:	f7f6 fb68 	bl	8000bf8 <__aeabi_dcmpgt>
 800a528:	2800      	cmp	r0, #0
 800a52a:	d173      	bne.n	800a614 <_dtoa_r+0x6c4>
 800a52c:	4652      	mov	r2, sl
 800a52e:	465b      	mov	r3, fp
 800a530:	4913      	ldr	r1, [pc, #76]	; (800a580 <_dtoa_r+0x630>)
 800a532:	2000      	movs	r0, #0
 800a534:	f7f5 ff18 	bl	8000368 <__aeabi_dsub>
 800a538:	4602      	mov	r2, r0
 800a53a:	460b      	mov	r3, r1
 800a53c:	4640      	mov	r0, r8
 800a53e:	4649      	mov	r1, r9
 800a540:	f7f6 fb3c 	bl	8000bbc <__aeabi_dcmplt>
 800a544:	2800      	cmp	r0, #0
 800a546:	f43f af35 	beq.w	800a3b4 <_dtoa_r+0x464>
 800a54a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a54c:	1e6b      	subs	r3, r5, #1
 800a54e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a550:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a554:	2b30      	cmp	r3, #48	; 0x30
 800a556:	d0f8      	beq.n	800a54a <_dtoa_r+0x5fa>
 800a558:	9700      	str	r7, [sp, #0]
 800a55a:	e049      	b.n	800a5f0 <_dtoa_r+0x6a0>
 800a55c:	4b05      	ldr	r3, [pc, #20]	; (800a574 <_dtoa_r+0x624>)
 800a55e:	f7f6 f8bb 	bl	80006d8 <__aeabi_dmul>
 800a562:	4680      	mov	r8, r0
 800a564:	4689      	mov	r9, r1
 800a566:	e7bd      	b.n	800a4e4 <_dtoa_r+0x594>
 800a568:	080245f0 	.word	0x080245f0
 800a56c:	080245c8 	.word	0x080245c8
 800a570:	3ff00000 	.word	0x3ff00000
 800a574:	40240000 	.word	0x40240000
 800a578:	401c0000 	.word	0x401c0000
 800a57c:	40140000 	.word	0x40140000
 800a580:	3fe00000 	.word	0x3fe00000
 800a584:	9d01      	ldr	r5, [sp, #4]
 800a586:	4656      	mov	r6, sl
 800a588:	465f      	mov	r7, fp
 800a58a:	4642      	mov	r2, r8
 800a58c:	464b      	mov	r3, r9
 800a58e:	4630      	mov	r0, r6
 800a590:	4639      	mov	r1, r7
 800a592:	f7f6 f9cb 	bl	800092c <__aeabi_ddiv>
 800a596:	f7f6 fb4f 	bl	8000c38 <__aeabi_d2iz>
 800a59a:	4682      	mov	sl, r0
 800a59c:	f7f6 f832 	bl	8000604 <__aeabi_i2d>
 800a5a0:	4642      	mov	r2, r8
 800a5a2:	464b      	mov	r3, r9
 800a5a4:	f7f6 f898 	bl	80006d8 <__aeabi_dmul>
 800a5a8:	4602      	mov	r2, r0
 800a5aa:	460b      	mov	r3, r1
 800a5ac:	4630      	mov	r0, r6
 800a5ae:	4639      	mov	r1, r7
 800a5b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a5b4:	f7f5 fed8 	bl	8000368 <__aeabi_dsub>
 800a5b8:	f805 6b01 	strb.w	r6, [r5], #1
 800a5bc:	9e01      	ldr	r6, [sp, #4]
 800a5be:	9f03      	ldr	r7, [sp, #12]
 800a5c0:	1bae      	subs	r6, r5, r6
 800a5c2:	42b7      	cmp	r7, r6
 800a5c4:	4602      	mov	r2, r0
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	d135      	bne.n	800a636 <_dtoa_r+0x6e6>
 800a5ca:	f7f5 fecf 	bl	800036c <__adddf3>
 800a5ce:	4642      	mov	r2, r8
 800a5d0:	464b      	mov	r3, r9
 800a5d2:	4606      	mov	r6, r0
 800a5d4:	460f      	mov	r7, r1
 800a5d6:	f7f6 fb0f 	bl	8000bf8 <__aeabi_dcmpgt>
 800a5da:	b9d0      	cbnz	r0, 800a612 <_dtoa_r+0x6c2>
 800a5dc:	4642      	mov	r2, r8
 800a5de:	464b      	mov	r3, r9
 800a5e0:	4630      	mov	r0, r6
 800a5e2:	4639      	mov	r1, r7
 800a5e4:	f7f6 fae0 	bl	8000ba8 <__aeabi_dcmpeq>
 800a5e8:	b110      	cbz	r0, 800a5f0 <_dtoa_r+0x6a0>
 800a5ea:	f01a 0f01 	tst.w	sl, #1
 800a5ee:	d110      	bne.n	800a612 <_dtoa_r+0x6c2>
 800a5f0:	4620      	mov	r0, r4
 800a5f2:	ee18 1a10 	vmov	r1, s16
 800a5f6:	f000 faf3 	bl	800abe0 <_Bfree>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	9800      	ldr	r0, [sp, #0]
 800a5fe:	702b      	strb	r3, [r5, #0]
 800a600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a602:	3001      	adds	r0, #1
 800a604:	6018      	str	r0, [r3, #0]
 800a606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f43f acf1 	beq.w	8009ff0 <_dtoa_r+0xa0>
 800a60e:	601d      	str	r5, [r3, #0]
 800a610:	e4ee      	b.n	8009ff0 <_dtoa_r+0xa0>
 800a612:	9f00      	ldr	r7, [sp, #0]
 800a614:	462b      	mov	r3, r5
 800a616:	461d      	mov	r5, r3
 800a618:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a61c:	2a39      	cmp	r2, #57	; 0x39
 800a61e:	d106      	bne.n	800a62e <_dtoa_r+0x6de>
 800a620:	9a01      	ldr	r2, [sp, #4]
 800a622:	429a      	cmp	r2, r3
 800a624:	d1f7      	bne.n	800a616 <_dtoa_r+0x6c6>
 800a626:	9901      	ldr	r1, [sp, #4]
 800a628:	2230      	movs	r2, #48	; 0x30
 800a62a:	3701      	adds	r7, #1
 800a62c:	700a      	strb	r2, [r1, #0]
 800a62e:	781a      	ldrb	r2, [r3, #0]
 800a630:	3201      	adds	r2, #1
 800a632:	701a      	strb	r2, [r3, #0]
 800a634:	e790      	b.n	800a558 <_dtoa_r+0x608>
 800a636:	4ba6      	ldr	r3, [pc, #664]	; (800a8d0 <_dtoa_r+0x980>)
 800a638:	2200      	movs	r2, #0
 800a63a:	f7f6 f84d 	bl	80006d8 <__aeabi_dmul>
 800a63e:	2200      	movs	r2, #0
 800a640:	2300      	movs	r3, #0
 800a642:	4606      	mov	r6, r0
 800a644:	460f      	mov	r7, r1
 800a646:	f7f6 faaf 	bl	8000ba8 <__aeabi_dcmpeq>
 800a64a:	2800      	cmp	r0, #0
 800a64c:	d09d      	beq.n	800a58a <_dtoa_r+0x63a>
 800a64e:	e7cf      	b.n	800a5f0 <_dtoa_r+0x6a0>
 800a650:	9a08      	ldr	r2, [sp, #32]
 800a652:	2a00      	cmp	r2, #0
 800a654:	f000 80d7 	beq.w	800a806 <_dtoa_r+0x8b6>
 800a658:	9a06      	ldr	r2, [sp, #24]
 800a65a:	2a01      	cmp	r2, #1
 800a65c:	f300 80ba 	bgt.w	800a7d4 <_dtoa_r+0x884>
 800a660:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a662:	2a00      	cmp	r2, #0
 800a664:	f000 80b2 	beq.w	800a7cc <_dtoa_r+0x87c>
 800a668:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a66c:	9e07      	ldr	r6, [sp, #28]
 800a66e:	9d04      	ldr	r5, [sp, #16]
 800a670:	9a04      	ldr	r2, [sp, #16]
 800a672:	441a      	add	r2, r3
 800a674:	9204      	str	r2, [sp, #16]
 800a676:	9a05      	ldr	r2, [sp, #20]
 800a678:	2101      	movs	r1, #1
 800a67a:	441a      	add	r2, r3
 800a67c:	4620      	mov	r0, r4
 800a67e:	9205      	str	r2, [sp, #20]
 800a680:	f000 fb66 	bl	800ad50 <__i2b>
 800a684:	4607      	mov	r7, r0
 800a686:	2d00      	cmp	r5, #0
 800a688:	dd0c      	ble.n	800a6a4 <_dtoa_r+0x754>
 800a68a:	9b05      	ldr	r3, [sp, #20]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	dd09      	ble.n	800a6a4 <_dtoa_r+0x754>
 800a690:	42ab      	cmp	r3, r5
 800a692:	9a04      	ldr	r2, [sp, #16]
 800a694:	bfa8      	it	ge
 800a696:	462b      	movge	r3, r5
 800a698:	1ad2      	subs	r2, r2, r3
 800a69a:	9204      	str	r2, [sp, #16]
 800a69c:	9a05      	ldr	r2, [sp, #20]
 800a69e:	1aed      	subs	r5, r5, r3
 800a6a0:	1ad3      	subs	r3, r2, r3
 800a6a2:	9305      	str	r3, [sp, #20]
 800a6a4:	9b07      	ldr	r3, [sp, #28]
 800a6a6:	b31b      	cbz	r3, 800a6f0 <_dtoa_r+0x7a0>
 800a6a8:	9b08      	ldr	r3, [sp, #32]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f000 80af 	beq.w	800a80e <_dtoa_r+0x8be>
 800a6b0:	2e00      	cmp	r6, #0
 800a6b2:	dd13      	ble.n	800a6dc <_dtoa_r+0x78c>
 800a6b4:	4639      	mov	r1, r7
 800a6b6:	4632      	mov	r2, r6
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f000 fc09 	bl	800aed0 <__pow5mult>
 800a6be:	ee18 2a10 	vmov	r2, s16
 800a6c2:	4601      	mov	r1, r0
 800a6c4:	4607      	mov	r7, r0
 800a6c6:	4620      	mov	r0, r4
 800a6c8:	f000 fb58 	bl	800ad7c <__multiply>
 800a6cc:	ee18 1a10 	vmov	r1, s16
 800a6d0:	4680      	mov	r8, r0
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f000 fa84 	bl	800abe0 <_Bfree>
 800a6d8:	ee08 8a10 	vmov	s16, r8
 800a6dc:	9b07      	ldr	r3, [sp, #28]
 800a6de:	1b9a      	subs	r2, r3, r6
 800a6e0:	d006      	beq.n	800a6f0 <_dtoa_r+0x7a0>
 800a6e2:	ee18 1a10 	vmov	r1, s16
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	f000 fbf2 	bl	800aed0 <__pow5mult>
 800a6ec:	ee08 0a10 	vmov	s16, r0
 800a6f0:	2101      	movs	r1, #1
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	f000 fb2c 	bl	800ad50 <__i2b>
 800a6f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	4606      	mov	r6, r0
 800a6fe:	f340 8088 	ble.w	800a812 <_dtoa_r+0x8c2>
 800a702:	461a      	mov	r2, r3
 800a704:	4601      	mov	r1, r0
 800a706:	4620      	mov	r0, r4
 800a708:	f000 fbe2 	bl	800aed0 <__pow5mult>
 800a70c:	9b06      	ldr	r3, [sp, #24]
 800a70e:	2b01      	cmp	r3, #1
 800a710:	4606      	mov	r6, r0
 800a712:	f340 8081 	ble.w	800a818 <_dtoa_r+0x8c8>
 800a716:	f04f 0800 	mov.w	r8, #0
 800a71a:	6933      	ldr	r3, [r6, #16]
 800a71c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a720:	6918      	ldr	r0, [r3, #16]
 800a722:	f000 fac5 	bl	800acb0 <__hi0bits>
 800a726:	f1c0 0020 	rsb	r0, r0, #32
 800a72a:	9b05      	ldr	r3, [sp, #20]
 800a72c:	4418      	add	r0, r3
 800a72e:	f010 001f 	ands.w	r0, r0, #31
 800a732:	f000 8092 	beq.w	800a85a <_dtoa_r+0x90a>
 800a736:	f1c0 0320 	rsb	r3, r0, #32
 800a73a:	2b04      	cmp	r3, #4
 800a73c:	f340 808a 	ble.w	800a854 <_dtoa_r+0x904>
 800a740:	f1c0 001c 	rsb	r0, r0, #28
 800a744:	9b04      	ldr	r3, [sp, #16]
 800a746:	4403      	add	r3, r0
 800a748:	9304      	str	r3, [sp, #16]
 800a74a:	9b05      	ldr	r3, [sp, #20]
 800a74c:	4403      	add	r3, r0
 800a74e:	4405      	add	r5, r0
 800a750:	9305      	str	r3, [sp, #20]
 800a752:	9b04      	ldr	r3, [sp, #16]
 800a754:	2b00      	cmp	r3, #0
 800a756:	dd07      	ble.n	800a768 <_dtoa_r+0x818>
 800a758:	ee18 1a10 	vmov	r1, s16
 800a75c:	461a      	mov	r2, r3
 800a75e:	4620      	mov	r0, r4
 800a760:	f000 fc10 	bl	800af84 <__lshift>
 800a764:	ee08 0a10 	vmov	s16, r0
 800a768:	9b05      	ldr	r3, [sp, #20]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	dd05      	ble.n	800a77a <_dtoa_r+0x82a>
 800a76e:	4631      	mov	r1, r6
 800a770:	461a      	mov	r2, r3
 800a772:	4620      	mov	r0, r4
 800a774:	f000 fc06 	bl	800af84 <__lshift>
 800a778:	4606      	mov	r6, r0
 800a77a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d06e      	beq.n	800a85e <_dtoa_r+0x90e>
 800a780:	ee18 0a10 	vmov	r0, s16
 800a784:	4631      	mov	r1, r6
 800a786:	f000 fc6d 	bl	800b064 <__mcmp>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	da67      	bge.n	800a85e <_dtoa_r+0x90e>
 800a78e:	9b00      	ldr	r3, [sp, #0]
 800a790:	3b01      	subs	r3, #1
 800a792:	ee18 1a10 	vmov	r1, s16
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	220a      	movs	r2, #10
 800a79a:	2300      	movs	r3, #0
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 fa41 	bl	800ac24 <__multadd>
 800a7a2:	9b08      	ldr	r3, [sp, #32]
 800a7a4:	ee08 0a10 	vmov	s16, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	f000 81b1 	beq.w	800ab10 <_dtoa_r+0xbc0>
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	4639      	mov	r1, r7
 800a7b2:	220a      	movs	r2, #10
 800a7b4:	4620      	mov	r0, r4
 800a7b6:	f000 fa35 	bl	800ac24 <__multadd>
 800a7ba:	9b02      	ldr	r3, [sp, #8]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	4607      	mov	r7, r0
 800a7c0:	f300 808e 	bgt.w	800a8e0 <_dtoa_r+0x990>
 800a7c4:	9b06      	ldr	r3, [sp, #24]
 800a7c6:	2b02      	cmp	r3, #2
 800a7c8:	dc51      	bgt.n	800a86e <_dtoa_r+0x91e>
 800a7ca:	e089      	b.n	800a8e0 <_dtoa_r+0x990>
 800a7cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a7d2:	e74b      	b.n	800a66c <_dtoa_r+0x71c>
 800a7d4:	9b03      	ldr	r3, [sp, #12]
 800a7d6:	1e5e      	subs	r6, r3, #1
 800a7d8:	9b07      	ldr	r3, [sp, #28]
 800a7da:	42b3      	cmp	r3, r6
 800a7dc:	bfbf      	itttt	lt
 800a7de:	9b07      	ldrlt	r3, [sp, #28]
 800a7e0:	9607      	strlt	r6, [sp, #28]
 800a7e2:	1af2      	sublt	r2, r6, r3
 800a7e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a7e6:	bfb6      	itet	lt
 800a7e8:	189b      	addlt	r3, r3, r2
 800a7ea:	1b9e      	subge	r6, r3, r6
 800a7ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a7ee:	9b03      	ldr	r3, [sp, #12]
 800a7f0:	bfb8      	it	lt
 800a7f2:	2600      	movlt	r6, #0
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	bfb7      	itett	lt
 800a7f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a7fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a800:	1a9d      	sublt	r5, r3, r2
 800a802:	2300      	movlt	r3, #0
 800a804:	e734      	b.n	800a670 <_dtoa_r+0x720>
 800a806:	9e07      	ldr	r6, [sp, #28]
 800a808:	9d04      	ldr	r5, [sp, #16]
 800a80a:	9f08      	ldr	r7, [sp, #32]
 800a80c:	e73b      	b.n	800a686 <_dtoa_r+0x736>
 800a80e:	9a07      	ldr	r2, [sp, #28]
 800a810:	e767      	b.n	800a6e2 <_dtoa_r+0x792>
 800a812:	9b06      	ldr	r3, [sp, #24]
 800a814:	2b01      	cmp	r3, #1
 800a816:	dc18      	bgt.n	800a84a <_dtoa_r+0x8fa>
 800a818:	f1ba 0f00 	cmp.w	sl, #0
 800a81c:	d115      	bne.n	800a84a <_dtoa_r+0x8fa>
 800a81e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a822:	b993      	cbnz	r3, 800a84a <_dtoa_r+0x8fa>
 800a824:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a828:	0d1b      	lsrs	r3, r3, #20
 800a82a:	051b      	lsls	r3, r3, #20
 800a82c:	b183      	cbz	r3, 800a850 <_dtoa_r+0x900>
 800a82e:	9b04      	ldr	r3, [sp, #16]
 800a830:	3301      	adds	r3, #1
 800a832:	9304      	str	r3, [sp, #16]
 800a834:	9b05      	ldr	r3, [sp, #20]
 800a836:	3301      	adds	r3, #1
 800a838:	9305      	str	r3, [sp, #20]
 800a83a:	f04f 0801 	mov.w	r8, #1
 800a83e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a840:	2b00      	cmp	r3, #0
 800a842:	f47f af6a 	bne.w	800a71a <_dtoa_r+0x7ca>
 800a846:	2001      	movs	r0, #1
 800a848:	e76f      	b.n	800a72a <_dtoa_r+0x7da>
 800a84a:	f04f 0800 	mov.w	r8, #0
 800a84e:	e7f6      	b.n	800a83e <_dtoa_r+0x8ee>
 800a850:	4698      	mov	r8, r3
 800a852:	e7f4      	b.n	800a83e <_dtoa_r+0x8ee>
 800a854:	f43f af7d 	beq.w	800a752 <_dtoa_r+0x802>
 800a858:	4618      	mov	r0, r3
 800a85a:	301c      	adds	r0, #28
 800a85c:	e772      	b.n	800a744 <_dtoa_r+0x7f4>
 800a85e:	9b03      	ldr	r3, [sp, #12]
 800a860:	2b00      	cmp	r3, #0
 800a862:	dc37      	bgt.n	800a8d4 <_dtoa_r+0x984>
 800a864:	9b06      	ldr	r3, [sp, #24]
 800a866:	2b02      	cmp	r3, #2
 800a868:	dd34      	ble.n	800a8d4 <_dtoa_r+0x984>
 800a86a:	9b03      	ldr	r3, [sp, #12]
 800a86c:	9302      	str	r3, [sp, #8]
 800a86e:	9b02      	ldr	r3, [sp, #8]
 800a870:	b96b      	cbnz	r3, 800a88e <_dtoa_r+0x93e>
 800a872:	4631      	mov	r1, r6
 800a874:	2205      	movs	r2, #5
 800a876:	4620      	mov	r0, r4
 800a878:	f000 f9d4 	bl	800ac24 <__multadd>
 800a87c:	4601      	mov	r1, r0
 800a87e:	4606      	mov	r6, r0
 800a880:	ee18 0a10 	vmov	r0, s16
 800a884:	f000 fbee 	bl	800b064 <__mcmp>
 800a888:	2800      	cmp	r0, #0
 800a88a:	f73f adbb 	bgt.w	800a404 <_dtoa_r+0x4b4>
 800a88e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a890:	9d01      	ldr	r5, [sp, #4]
 800a892:	43db      	mvns	r3, r3
 800a894:	9300      	str	r3, [sp, #0]
 800a896:	f04f 0800 	mov.w	r8, #0
 800a89a:	4631      	mov	r1, r6
 800a89c:	4620      	mov	r0, r4
 800a89e:	f000 f99f 	bl	800abe0 <_Bfree>
 800a8a2:	2f00      	cmp	r7, #0
 800a8a4:	f43f aea4 	beq.w	800a5f0 <_dtoa_r+0x6a0>
 800a8a8:	f1b8 0f00 	cmp.w	r8, #0
 800a8ac:	d005      	beq.n	800a8ba <_dtoa_r+0x96a>
 800a8ae:	45b8      	cmp	r8, r7
 800a8b0:	d003      	beq.n	800a8ba <_dtoa_r+0x96a>
 800a8b2:	4641      	mov	r1, r8
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	f000 f993 	bl	800abe0 <_Bfree>
 800a8ba:	4639      	mov	r1, r7
 800a8bc:	4620      	mov	r0, r4
 800a8be:	f000 f98f 	bl	800abe0 <_Bfree>
 800a8c2:	e695      	b.n	800a5f0 <_dtoa_r+0x6a0>
 800a8c4:	2600      	movs	r6, #0
 800a8c6:	4637      	mov	r7, r6
 800a8c8:	e7e1      	b.n	800a88e <_dtoa_r+0x93e>
 800a8ca:	9700      	str	r7, [sp, #0]
 800a8cc:	4637      	mov	r7, r6
 800a8ce:	e599      	b.n	800a404 <_dtoa_r+0x4b4>
 800a8d0:	40240000 	.word	0x40240000
 800a8d4:	9b08      	ldr	r3, [sp, #32]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	f000 80ca 	beq.w	800aa70 <_dtoa_r+0xb20>
 800a8dc:	9b03      	ldr	r3, [sp, #12]
 800a8de:	9302      	str	r3, [sp, #8]
 800a8e0:	2d00      	cmp	r5, #0
 800a8e2:	dd05      	ble.n	800a8f0 <_dtoa_r+0x9a0>
 800a8e4:	4639      	mov	r1, r7
 800a8e6:	462a      	mov	r2, r5
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	f000 fb4b 	bl	800af84 <__lshift>
 800a8ee:	4607      	mov	r7, r0
 800a8f0:	f1b8 0f00 	cmp.w	r8, #0
 800a8f4:	d05b      	beq.n	800a9ae <_dtoa_r+0xa5e>
 800a8f6:	6879      	ldr	r1, [r7, #4]
 800a8f8:	4620      	mov	r0, r4
 800a8fa:	f000 f931 	bl	800ab60 <_Balloc>
 800a8fe:	4605      	mov	r5, r0
 800a900:	b928      	cbnz	r0, 800a90e <_dtoa_r+0x9be>
 800a902:	4b87      	ldr	r3, [pc, #540]	; (800ab20 <_dtoa_r+0xbd0>)
 800a904:	4602      	mov	r2, r0
 800a906:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a90a:	f7ff bb3b 	b.w	8009f84 <_dtoa_r+0x34>
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	3202      	adds	r2, #2
 800a912:	0092      	lsls	r2, r2, #2
 800a914:	f107 010c 	add.w	r1, r7, #12
 800a918:	300c      	adds	r0, #12
 800a91a:	f000 f913 	bl	800ab44 <memcpy>
 800a91e:	2201      	movs	r2, #1
 800a920:	4629      	mov	r1, r5
 800a922:	4620      	mov	r0, r4
 800a924:	f000 fb2e 	bl	800af84 <__lshift>
 800a928:	9b01      	ldr	r3, [sp, #4]
 800a92a:	f103 0901 	add.w	r9, r3, #1
 800a92e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a932:	4413      	add	r3, r2
 800a934:	9305      	str	r3, [sp, #20]
 800a936:	f00a 0301 	and.w	r3, sl, #1
 800a93a:	46b8      	mov	r8, r7
 800a93c:	9304      	str	r3, [sp, #16]
 800a93e:	4607      	mov	r7, r0
 800a940:	4631      	mov	r1, r6
 800a942:	ee18 0a10 	vmov	r0, s16
 800a946:	f7ff fa75 	bl	8009e34 <quorem>
 800a94a:	4641      	mov	r1, r8
 800a94c:	9002      	str	r0, [sp, #8]
 800a94e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a952:	ee18 0a10 	vmov	r0, s16
 800a956:	f000 fb85 	bl	800b064 <__mcmp>
 800a95a:	463a      	mov	r2, r7
 800a95c:	9003      	str	r0, [sp, #12]
 800a95e:	4631      	mov	r1, r6
 800a960:	4620      	mov	r0, r4
 800a962:	f000 fb9b 	bl	800b09c <__mdiff>
 800a966:	68c2      	ldr	r2, [r0, #12]
 800a968:	f109 3bff 	add.w	fp, r9, #4294967295
 800a96c:	4605      	mov	r5, r0
 800a96e:	bb02      	cbnz	r2, 800a9b2 <_dtoa_r+0xa62>
 800a970:	4601      	mov	r1, r0
 800a972:	ee18 0a10 	vmov	r0, s16
 800a976:	f000 fb75 	bl	800b064 <__mcmp>
 800a97a:	4602      	mov	r2, r0
 800a97c:	4629      	mov	r1, r5
 800a97e:	4620      	mov	r0, r4
 800a980:	9207      	str	r2, [sp, #28]
 800a982:	f000 f92d 	bl	800abe0 <_Bfree>
 800a986:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a98a:	ea43 0102 	orr.w	r1, r3, r2
 800a98e:	9b04      	ldr	r3, [sp, #16]
 800a990:	430b      	orrs	r3, r1
 800a992:	464d      	mov	r5, r9
 800a994:	d10f      	bne.n	800a9b6 <_dtoa_r+0xa66>
 800a996:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a99a:	d02a      	beq.n	800a9f2 <_dtoa_r+0xaa2>
 800a99c:	9b03      	ldr	r3, [sp, #12]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	dd02      	ble.n	800a9a8 <_dtoa_r+0xa58>
 800a9a2:	9b02      	ldr	r3, [sp, #8]
 800a9a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a9a8:	f88b a000 	strb.w	sl, [fp]
 800a9ac:	e775      	b.n	800a89a <_dtoa_r+0x94a>
 800a9ae:	4638      	mov	r0, r7
 800a9b0:	e7ba      	b.n	800a928 <_dtoa_r+0x9d8>
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	e7e2      	b.n	800a97c <_dtoa_r+0xa2c>
 800a9b6:	9b03      	ldr	r3, [sp, #12]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	db04      	blt.n	800a9c6 <_dtoa_r+0xa76>
 800a9bc:	9906      	ldr	r1, [sp, #24]
 800a9be:	430b      	orrs	r3, r1
 800a9c0:	9904      	ldr	r1, [sp, #16]
 800a9c2:	430b      	orrs	r3, r1
 800a9c4:	d122      	bne.n	800aa0c <_dtoa_r+0xabc>
 800a9c6:	2a00      	cmp	r2, #0
 800a9c8:	ddee      	ble.n	800a9a8 <_dtoa_r+0xa58>
 800a9ca:	ee18 1a10 	vmov	r1, s16
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	f000 fad7 	bl	800af84 <__lshift>
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	ee08 0a10 	vmov	s16, r0
 800a9dc:	f000 fb42 	bl	800b064 <__mcmp>
 800a9e0:	2800      	cmp	r0, #0
 800a9e2:	dc03      	bgt.n	800a9ec <_dtoa_r+0xa9c>
 800a9e4:	d1e0      	bne.n	800a9a8 <_dtoa_r+0xa58>
 800a9e6:	f01a 0f01 	tst.w	sl, #1
 800a9ea:	d0dd      	beq.n	800a9a8 <_dtoa_r+0xa58>
 800a9ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a9f0:	d1d7      	bne.n	800a9a2 <_dtoa_r+0xa52>
 800a9f2:	2339      	movs	r3, #57	; 0x39
 800a9f4:	f88b 3000 	strb.w	r3, [fp]
 800a9f8:	462b      	mov	r3, r5
 800a9fa:	461d      	mov	r5, r3
 800a9fc:	3b01      	subs	r3, #1
 800a9fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aa02:	2a39      	cmp	r2, #57	; 0x39
 800aa04:	d071      	beq.n	800aaea <_dtoa_r+0xb9a>
 800aa06:	3201      	adds	r2, #1
 800aa08:	701a      	strb	r2, [r3, #0]
 800aa0a:	e746      	b.n	800a89a <_dtoa_r+0x94a>
 800aa0c:	2a00      	cmp	r2, #0
 800aa0e:	dd07      	ble.n	800aa20 <_dtoa_r+0xad0>
 800aa10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aa14:	d0ed      	beq.n	800a9f2 <_dtoa_r+0xaa2>
 800aa16:	f10a 0301 	add.w	r3, sl, #1
 800aa1a:	f88b 3000 	strb.w	r3, [fp]
 800aa1e:	e73c      	b.n	800a89a <_dtoa_r+0x94a>
 800aa20:	9b05      	ldr	r3, [sp, #20]
 800aa22:	f809 ac01 	strb.w	sl, [r9, #-1]
 800aa26:	4599      	cmp	r9, r3
 800aa28:	d047      	beq.n	800aaba <_dtoa_r+0xb6a>
 800aa2a:	ee18 1a10 	vmov	r1, s16
 800aa2e:	2300      	movs	r3, #0
 800aa30:	220a      	movs	r2, #10
 800aa32:	4620      	mov	r0, r4
 800aa34:	f000 f8f6 	bl	800ac24 <__multadd>
 800aa38:	45b8      	cmp	r8, r7
 800aa3a:	ee08 0a10 	vmov	s16, r0
 800aa3e:	f04f 0300 	mov.w	r3, #0
 800aa42:	f04f 020a 	mov.w	r2, #10
 800aa46:	4641      	mov	r1, r8
 800aa48:	4620      	mov	r0, r4
 800aa4a:	d106      	bne.n	800aa5a <_dtoa_r+0xb0a>
 800aa4c:	f000 f8ea 	bl	800ac24 <__multadd>
 800aa50:	4680      	mov	r8, r0
 800aa52:	4607      	mov	r7, r0
 800aa54:	f109 0901 	add.w	r9, r9, #1
 800aa58:	e772      	b.n	800a940 <_dtoa_r+0x9f0>
 800aa5a:	f000 f8e3 	bl	800ac24 <__multadd>
 800aa5e:	4639      	mov	r1, r7
 800aa60:	4680      	mov	r8, r0
 800aa62:	2300      	movs	r3, #0
 800aa64:	220a      	movs	r2, #10
 800aa66:	4620      	mov	r0, r4
 800aa68:	f000 f8dc 	bl	800ac24 <__multadd>
 800aa6c:	4607      	mov	r7, r0
 800aa6e:	e7f1      	b.n	800aa54 <_dtoa_r+0xb04>
 800aa70:	9b03      	ldr	r3, [sp, #12]
 800aa72:	9302      	str	r3, [sp, #8]
 800aa74:	9d01      	ldr	r5, [sp, #4]
 800aa76:	ee18 0a10 	vmov	r0, s16
 800aa7a:	4631      	mov	r1, r6
 800aa7c:	f7ff f9da 	bl	8009e34 <quorem>
 800aa80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aa84:	9b01      	ldr	r3, [sp, #4]
 800aa86:	f805 ab01 	strb.w	sl, [r5], #1
 800aa8a:	1aea      	subs	r2, r5, r3
 800aa8c:	9b02      	ldr	r3, [sp, #8]
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	dd09      	ble.n	800aaa6 <_dtoa_r+0xb56>
 800aa92:	ee18 1a10 	vmov	r1, s16
 800aa96:	2300      	movs	r3, #0
 800aa98:	220a      	movs	r2, #10
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 f8c2 	bl	800ac24 <__multadd>
 800aaa0:	ee08 0a10 	vmov	s16, r0
 800aaa4:	e7e7      	b.n	800aa76 <_dtoa_r+0xb26>
 800aaa6:	9b02      	ldr	r3, [sp, #8]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	bfc8      	it	gt
 800aaac:	461d      	movgt	r5, r3
 800aaae:	9b01      	ldr	r3, [sp, #4]
 800aab0:	bfd8      	it	le
 800aab2:	2501      	movle	r5, #1
 800aab4:	441d      	add	r5, r3
 800aab6:	f04f 0800 	mov.w	r8, #0
 800aaba:	ee18 1a10 	vmov	r1, s16
 800aabe:	2201      	movs	r2, #1
 800aac0:	4620      	mov	r0, r4
 800aac2:	f000 fa5f 	bl	800af84 <__lshift>
 800aac6:	4631      	mov	r1, r6
 800aac8:	ee08 0a10 	vmov	s16, r0
 800aacc:	f000 faca 	bl	800b064 <__mcmp>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	dc91      	bgt.n	800a9f8 <_dtoa_r+0xaa8>
 800aad4:	d102      	bne.n	800aadc <_dtoa_r+0xb8c>
 800aad6:	f01a 0f01 	tst.w	sl, #1
 800aada:	d18d      	bne.n	800a9f8 <_dtoa_r+0xaa8>
 800aadc:	462b      	mov	r3, r5
 800aade:	461d      	mov	r5, r3
 800aae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aae4:	2a30      	cmp	r2, #48	; 0x30
 800aae6:	d0fa      	beq.n	800aade <_dtoa_r+0xb8e>
 800aae8:	e6d7      	b.n	800a89a <_dtoa_r+0x94a>
 800aaea:	9a01      	ldr	r2, [sp, #4]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d184      	bne.n	800a9fa <_dtoa_r+0xaaa>
 800aaf0:	9b00      	ldr	r3, [sp, #0]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	2331      	movs	r3, #49	; 0x31
 800aaf8:	7013      	strb	r3, [r2, #0]
 800aafa:	e6ce      	b.n	800a89a <_dtoa_r+0x94a>
 800aafc:	4b09      	ldr	r3, [pc, #36]	; (800ab24 <_dtoa_r+0xbd4>)
 800aafe:	f7ff ba95 	b.w	800a02c <_dtoa_r+0xdc>
 800ab02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	f47f aa6e 	bne.w	8009fe6 <_dtoa_r+0x96>
 800ab0a:	4b07      	ldr	r3, [pc, #28]	; (800ab28 <_dtoa_r+0xbd8>)
 800ab0c:	f7ff ba8e 	b.w	800a02c <_dtoa_r+0xdc>
 800ab10:	9b02      	ldr	r3, [sp, #8]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	dcae      	bgt.n	800aa74 <_dtoa_r+0xb24>
 800ab16:	9b06      	ldr	r3, [sp, #24]
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	f73f aea8 	bgt.w	800a86e <_dtoa_r+0x91e>
 800ab1e:	e7a9      	b.n	800aa74 <_dtoa_r+0xb24>
 800ab20:	0802455b 	.word	0x0802455b
 800ab24:	080244b8 	.word	0x080244b8
 800ab28:	080244dc 	.word	0x080244dc

0800ab2c <_localeconv_r>:
 800ab2c:	4800      	ldr	r0, [pc, #0]	; (800ab30 <_localeconv_r+0x4>)
 800ab2e:	4770      	bx	lr
 800ab30:	20000220 	.word	0x20000220

0800ab34 <malloc>:
 800ab34:	4b02      	ldr	r3, [pc, #8]	; (800ab40 <malloc+0xc>)
 800ab36:	4601      	mov	r1, r0
 800ab38:	6818      	ldr	r0, [r3, #0]
 800ab3a:	f000 bc17 	b.w	800b36c <_malloc_r>
 800ab3e:	bf00      	nop
 800ab40:	200000cc 	.word	0x200000cc

0800ab44 <memcpy>:
 800ab44:	440a      	add	r2, r1
 800ab46:	4291      	cmp	r1, r2
 800ab48:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab4c:	d100      	bne.n	800ab50 <memcpy+0xc>
 800ab4e:	4770      	bx	lr
 800ab50:	b510      	push	{r4, lr}
 800ab52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab5a:	4291      	cmp	r1, r2
 800ab5c:	d1f9      	bne.n	800ab52 <memcpy+0xe>
 800ab5e:	bd10      	pop	{r4, pc}

0800ab60 <_Balloc>:
 800ab60:	b570      	push	{r4, r5, r6, lr}
 800ab62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ab64:	4604      	mov	r4, r0
 800ab66:	460d      	mov	r5, r1
 800ab68:	b976      	cbnz	r6, 800ab88 <_Balloc+0x28>
 800ab6a:	2010      	movs	r0, #16
 800ab6c:	f7ff ffe2 	bl	800ab34 <malloc>
 800ab70:	4602      	mov	r2, r0
 800ab72:	6260      	str	r0, [r4, #36]	; 0x24
 800ab74:	b920      	cbnz	r0, 800ab80 <_Balloc+0x20>
 800ab76:	4b18      	ldr	r3, [pc, #96]	; (800abd8 <_Balloc+0x78>)
 800ab78:	4818      	ldr	r0, [pc, #96]	; (800abdc <_Balloc+0x7c>)
 800ab7a:	2166      	movs	r1, #102	; 0x66
 800ab7c:	f000 fdd6 	bl	800b72c <__assert_func>
 800ab80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab84:	6006      	str	r6, [r0, #0]
 800ab86:	60c6      	str	r6, [r0, #12]
 800ab88:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ab8a:	68f3      	ldr	r3, [r6, #12]
 800ab8c:	b183      	cbz	r3, 800abb0 <_Balloc+0x50>
 800ab8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ab96:	b9b8      	cbnz	r0, 800abc8 <_Balloc+0x68>
 800ab98:	2101      	movs	r1, #1
 800ab9a:	fa01 f605 	lsl.w	r6, r1, r5
 800ab9e:	1d72      	adds	r2, r6, #5
 800aba0:	0092      	lsls	r2, r2, #2
 800aba2:	4620      	mov	r0, r4
 800aba4:	f000 fb60 	bl	800b268 <_calloc_r>
 800aba8:	b160      	cbz	r0, 800abc4 <_Balloc+0x64>
 800abaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800abae:	e00e      	b.n	800abce <_Balloc+0x6e>
 800abb0:	2221      	movs	r2, #33	; 0x21
 800abb2:	2104      	movs	r1, #4
 800abb4:	4620      	mov	r0, r4
 800abb6:	f000 fb57 	bl	800b268 <_calloc_r>
 800abba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800abbc:	60f0      	str	r0, [r6, #12]
 800abbe:	68db      	ldr	r3, [r3, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1e4      	bne.n	800ab8e <_Balloc+0x2e>
 800abc4:	2000      	movs	r0, #0
 800abc6:	bd70      	pop	{r4, r5, r6, pc}
 800abc8:	6802      	ldr	r2, [r0, #0]
 800abca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800abce:	2300      	movs	r3, #0
 800abd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800abd4:	e7f7      	b.n	800abc6 <_Balloc+0x66>
 800abd6:	bf00      	nop
 800abd8:	080244e9 	.word	0x080244e9
 800abdc:	0802456c 	.word	0x0802456c

0800abe0 <_Bfree>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800abe4:	4605      	mov	r5, r0
 800abe6:	460c      	mov	r4, r1
 800abe8:	b976      	cbnz	r6, 800ac08 <_Bfree+0x28>
 800abea:	2010      	movs	r0, #16
 800abec:	f7ff ffa2 	bl	800ab34 <malloc>
 800abf0:	4602      	mov	r2, r0
 800abf2:	6268      	str	r0, [r5, #36]	; 0x24
 800abf4:	b920      	cbnz	r0, 800ac00 <_Bfree+0x20>
 800abf6:	4b09      	ldr	r3, [pc, #36]	; (800ac1c <_Bfree+0x3c>)
 800abf8:	4809      	ldr	r0, [pc, #36]	; (800ac20 <_Bfree+0x40>)
 800abfa:	218a      	movs	r1, #138	; 0x8a
 800abfc:	f000 fd96 	bl	800b72c <__assert_func>
 800ac00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac04:	6006      	str	r6, [r0, #0]
 800ac06:	60c6      	str	r6, [r0, #12]
 800ac08:	b13c      	cbz	r4, 800ac1a <_Bfree+0x3a>
 800ac0a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ac0c:	6862      	ldr	r2, [r4, #4]
 800ac0e:	68db      	ldr	r3, [r3, #12]
 800ac10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac14:	6021      	str	r1, [r4, #0]
 800ac16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ac1a:	bd70      	pop	{r4, r5, r6, pc}
 800ac1c:	080244e9 	.word	0x080244e9
 800ac20:	0802456c 	.word	0x0802456c

0800ac24 <__multadd>:
 800ac24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac28:	690d      	ldr	r5, [r1, #16]
 800ac2a:	4607      	mov	r7, r0
 800ac2c:	460c      	mov	r4, r1
 800ac2e:	461e      	mov	r6, r3
 800ac30:	f101 0c14 	add.w	ip, r1, #20
 800ac34:	2000      	movs	r0, #0
 800ac36:	f8dc 3000 	ldr.w	r3, [ip]
 800ac3a:	b299      	uxth	r1, r3
 800ac3c:	fb02 6101 	mla	r1, r2, r1, r6
 800ac40:	0c1e      	lsrs	r6, r3, #16
 800ac42:	0c0b      	lsrs	r3, r1, #16
 800ac44:	fb02 3306 	mla	r3, r2, r6, r3
 800ac48:	b289      	uxth	r1, r1
 800ac4a:	3001      	adds	r0, #1
 800ac4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ac50:	4285      	cmp	r5, r0
 800ac52:	f84c 1b04 	str.w	r1, [ip], #4
 800ac56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ac5a:	dcec      	bgt.n	800ac36 <__multadd+0x12>
 800ac5c:	b30e      	cbz	r6, 800aca2 <__multadd+0x7e>
 800ac5e:	68a3      	ldr	r3, [r4, #8]
 800ac60:	42ab      	cmp	r3, r5
 800ac62:	dc19      	bgt.n	800ac98 <__multadd+0x74>
 800ac64:	6861      	ldr	r1, [r4, #4]
 800ac66:	4638      	mov	r0, r7
 800ac68:	3101      	adds	r1, #1
 800ac6a:	f7ff ff79 	bl	800ab60 <_Balloc>
 800ac6e:	4680      	mov	r8, r0
 800ac70:	b928      	cbnz	r0, 800ac7e <__multadd+0x5a>
 800ac72:	4602      	mov	r2, r0
 800ac74:	4b0c      	ldr	r3, [pc, #48]	; (800aca8 <__multadd+0x84>)
 800ac76:	480d      	ldr	r0, [pc, #52]	; (800acac <__multadd+0x88>)
 800ac78:	21b5      	movs	r1, #181	; 0xb5
 800ac7a:	f000 fd57 	bl	800b72c <__assert_func>
 800ac7e:	6922      	ldr	r2, [r4, #16]
 800ac80:	3202      	adds	r2, #2
 800ac82:	f104 010c 	add.w	r1, r4, #12
 800ac86:	0092      	lsls	r2, r2, #2
 800ac88:	300c      	adds	r0, #12
 800ac8a:	f7ff ff5b 	bl	800ab44 <memcpy>
 800ac8e:	4621      	mov	r1, r4
 800ac90:	4638      	mov	r0, r7
 800ac92:	f7ff ffa5 	bl	800abe0 <_Bfree>
 800ac96:	4644      	mov	r4, r8
 800ac98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ac9c:	3501      	adds	r5, #1
 800ac9e:	615e      	str	r6, [r3, #20]
 800aca0:	6125      	str	r5, [r4, #16]
 800aca2:	4620      	mov	r0, r4
 800aca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aca8:	0802455b 	.word	0x0802455b
 800acac:	0802456c 	.word	0x0802456c

0800acb0 <__hi0bits>:
 800acb0:	0c03      	lsrs	r3, r0, #16
 800acb2:	041b      	lsls	r3, r3, #16
 800acb4:	b9d3      	cbnz	r3, 800acec <__hi0bits+0x3c>
 800acb6:	0400      	lsls	r0, r0, #16
 800acb8:	2310      	movs	r3, #16
 800acba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800acbe:	bf04      	itt	eq
 800acc0:	0200      	lsleq	r0, r0, #8
 800acc2:	3308      	addeq	r3, #8
 800acc4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800acc8:	bf04      	itt	eq
 800acca:	0100      	lsleq	r0, r0, #4
 800accc:	3304      	addeq	r3, #4
 800acce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800acd2:	bf04      	itt	eq
 800acd4:	0080      	lsleq	r0, r0, #2
 800acd6:	3302      	addeq	r3, #2
 800acd8:	2800      	cmp	r0, #0
 800acda:	db05      	blt.n	800ace8 <__hi0bits+0x38>
 800acdc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ace0:	f103 0301 	add.w	r3, r3, #1
 800ace4:	bf08      	it	eq
 800ace6:	2320      	moveq	r3, #32
 800ace8:	4618      	mov	r0, r3
 800acea:	4770      	bx	lr
 800acec:	2300      	movs	r3, #0
 800acee:	e7e4      	b.n	800acba <__hi0bits+0xa>

0800acf0 <__lo0bits>:
 800acf0:	6803      	ldr	r3, [r0, #0]
 800acf2:	f013 0207 	ands.w	r2, r3, #7
 800acf6:	4601      	mov	r1, r0
 800acf8:	d00b      	beq.n	800ad12 <__lo0bits+0x22>
 800acfa:	07da      	lsls	r2, r3, #31
 800acfc:	d423      	bmi.n	800ad46 <__lo0bits+0x56>
 800acfe:	0798      	lsls	r0, r3, #30
 800ad00:	bf49      	itett	mi
 800ad02:	085b      	lsrmi	r3, r3, #1
 800ad04:	089b      	lsrpl	r3, r3, #2
 800ad06:	2001      	movmi	r0, #1
 800ad08:	600b      	strmi	r3, [r1, #0]
 800ad0a:	bf5c      	itt	pl
 800ad0c:	600b      	strpl	r3, [r1, #0]
 800ad0e:	2002      	movpl	r0, #2
 800ad10:	4770      	bx	lr
 800ad12:	b298      	uxth	r0, r3
 800ad14:	b9a8      	cbnz	r0, 800ad42 <__lo0bits+0x52>
 800ad16:	0c1b      	lsrs	r3, r3, #16
 800ad18:	2010      	movs	r0, #16
 800ad1a:	b2da      	uxtb	r2, r3
 800ad1c:	b90a      	cbnz	r2, 800ad22 <__lo0bits+0x32>
 800ad1e:	3008      	adds	r0, #8
 800ad20:	0a1b      	lsrs	r3, r3, #8
 800ad22:	071a      	lsls	r2, r3, #28
 800ad24:	bf04      	itt	eq
 800ad26:	091b      	lsreq	r3, r3, #4
 800ad28:	3004      	addeq	r0, #4
 800ad2a:	079a      	lsls	r2, r3, #30
 800ad2c:	bf04      	itt	eq
 800ad2e:	089b      	lsreq	r3, r3, #2
 800ad30:	3002      	addeq	r0, #2
 800ad32:	07da      	lsls	r2, r3, #31
 800ad34:	d403      	bmi.n	800ad3e <__lo0bits+0x4e>
 800ad36:	085b      	lsrs	r3, r3, #1
 800ad38:	f100 0001 	add.w	r0, r0, #1
 800ad3c:	d005      	beq.n	800ad4a <__lo0bits+0x5a>
 800ad3e:	600b      	str	r3, [r1, #0]
 800ad40:	4770      	bx	lr
 800ad42:	4610      	mov	r0, r2
 800ad44:	e7e9      	b.n	800ad1a <__lo0bits+0x2a>
 800ad46:	2000      	movs	r0, #0
 800ad48:	4770      	bx	lr
 800ad4a:	2020      	movs	r0, #32
 800ad4c:	4770      	bx	lr
	...

0800ad50 <__i2b>:
 800ad50:	b510      	push	{r4, lr}
 800ad52:	460c      	mov	r4, r1
 800ad54:	2101      	movs	r1, #1
 800ad56:	f7ff ff03 	bl	800ab60 <_Balloc>
 800ad5a:	4602      	mov	r2, r0
 800ad5c:	b928      	cbnz	r0, 800ad6a <__i2b+0x1a>
 800ad5e:	4b05      	ldr	r3, [pc, #20]	; (800ad74 <__i2b+0x24>)
 800ad60:	4805      	ldr	r0, [pc, #20]	; (800ad78 <__i2b+0x28>)
 800ad62:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ad66:	f000 fce1 	bl	800b72c <__assert_func>
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	6144      	str	r4, [r0, #20]
 800ad6e:	6103      	str	r3, [r0, #16]
 800ad70:	bd10      	pop	{r4, pc}
 800ad72:	bf00      	nop
 800ad74:	0802455b 	.word	0x0802455b
 800ad78:	0802456c 	.word	0x0802456c

0800ad7c <__multiply>:
 800ad7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad80:	4691      	mov	r9, r2
 800ad82:	690a      	ldr	r2, [r1, #16]
 800ad84:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ad88:	429a      	cmp	r2, r3
 800ad8a:	bfb8      	it	lt
 800ad8c:	460b      	movlt	r3, r1
 800ad8e:	460c      	mov	r4, r1
 800ad90:	bfbc      	itt	lt
 800ad92:	464c      	movlt	r4, r9
 800ad94:	4699      	movlt	r9, r3
 800ad96:	6927      	ldr	r7, [r4, #16]
 800ad98:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ad9c:	68a3      	ldr	r3, [r4, #8]
 800ad9e:	6861      	ldr	r1, [r4, #4]
 800ada0:	eb07 060a 	add.w	r6, r7, sl
 800ada4:	42b3      	cmp	r3, r6
 800ada6:	b085      	sub	sp, #20
 800ada8:	bfb8      	it	lt
 800adaa:	3101      	addlt	r1, #1
 800adac:	f7ff fed8 	bl	800ab60 <_Balloc>
 800adb0:	b930      	cbnz	r0, 800adc0 <__multiply+0x44>
 800adb2:	4602      	mov	r2, r0
 800adb4:	4b44      	ldr	r3, [pc, #272]	; (800aec8 <__multiply+0x14c>)
 800adb6:	4845      	ldr	r0, [pc, #276]	; (800aecc <__multiply+0x150>)
 800adb8:	f240 115d 	movw	r1, #349	; 0x15d
 800adbc:	f000 fcb6 	bl	800b72c <__assert_func>
 800adc0:	f100 0514 	add.w	r5, r0, #20
 800adc4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800adc8:	462b      	mov	r3, r5
 800adca:	2200      	movs	r2, #0
 800adcc:	4543      	cmp	r3, r8
 800adce:	d321      	bcc.n	800ae14 <__multiply+0x98>
 800add0:	f104 0314 	add.w	r3, r4, #20
 800add4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800add8:	f109 0314 	add.w	r3, r9, #20
 800addc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ade0:	9202      	str	r2, [sp, #8]
 800ade2:	1b3a      	subs	r2, r7, r4
 800ade4:	3a15      	subs	r2, #21
 800ade6:	f022 0203 	bic.w	r2, r2, #3
 800adea:	3204      	adds	r2, #4
 800adec:	f104 0115 	add.w	r1, r4, #21
 800adf0:	428f      	cmp	r7, r1
 800adf2:	bf38      	it	cc
 800adf4:	2204      	movcc	r2, #4
 800adf6:	9201      	str	r2, [sp, #4]
 800adf8:	9a02      	ldr	r2, [sp, #8]
 800adfa:	9303      	str	r3, [sp, #12]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d80c      	bhi.n	800ae1a <__multiply+0x9e>
 800ae00:	2e00      	cmp	r6, #0
 800ae02:	dd03      	ble.n	800ae0c <__multiply+0x90>
 800ae04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d05a      	beq.n	800aec2 <__multiply+0x146>
 800ae0c:	6106      	str	r6, [r0, #16]
 800ae0e:	b005      	add	sp, #20
 800ae10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae14:	f843 2b04 	str.w	r2, [r3], #4
 800ae18:	e7d8      	b.n	800adcc <__multiply+0x50>
 800ae1a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ae1e:	f1ba 0f00 	cmp.w	sl, #0
 800ae22:	d024      	beq.n	800ae6e <__multiply+0xf2>
 800ae24:	f104 0e14 	add.w	lr, r4, #20
 800ae28:	46a9      	mov	r9, r5
 800ae2a:	f04f 0c00 	mov.w	ip, #0
 800ae2e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ae32:	f8d9 1000 	ldr.w	r1, [r9]
 800ae36:	fa1f fb82 	uxth.w	fp, r2
 800ae3a:	b289      	uxth	r1, r1
 800ae3c:	fb0a 110b 	mla	r1, sl, fp, r1
 800ae40:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ae44:	f8d9 2000 	ldr.w	r2, [r9]
 800ae48:	4461      	add	r1, ip
 800ae4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae4e:	fb0a c20b 	mla	r2, sl, fp, ip
 800ae52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ae56:	b289      	uxth	r1, r1
 800ae58:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ae5c:	4577      	cmp	r7, lr
 800ae5e:	f849 1b04 	str.w	r1, [r9], #4
 800ae62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ae66:	d8e2      	bhi.n	800ae2e <__multiply+0xb2>
 800ae68:	9a01      	ldr	r2, [sp, #4]
 800ae6a:	f845 c002 	str.w	ip, [r5, r2]
 800ae6e:	9a03      	ldr	r2, [sp, #12]
 800ae70:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ae74:	3304      	adds	r3, #4
 800ae76:	f1b9 0f00 	cmp.w	r9, #0
 800ae7a:	d020      	beq.n	800aebe <__multiply+0x142>
 800ae7c:	6829      	ldr	r1, [r5, #0]
 800ae7e:	f104 0c14 	add.w	ip, r4, #20
 800ae82:	46ae      	mov	lr, r5
 800ae84:	f04f 0a00 	mov.w	sl, #0
 800ae88:	f8bc b000 	ldrh.w	fp, [ip]
 800ae8c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ae90:	fb09 220b 	mla	r2, r9, fp, r2
 800ae94:	4492      	add	sl, r2
 800ae96:	b289      	uxth	r1, r1
 800ae98:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ae9c:	f84e 1b04 	str.w	r1, [lr], #4
 800aea0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aea4:	f8be 1000 	ldrh.w	r1, [lr]
 800aea8:	0c12      	lsrs	r2, r2, #16
 800aeaa:	fb09 1102 	mla	r1, r9, r2, r1
 800aeae:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aeb2:	4567      	cmp	r7, ip
 800aeb4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aeb8:	d8e6      	bhi.n	800ae88 <__multiply+0x10c>
 800aeba:	9a01      	ldr	r2, [sp, #4]
 800aebc:	50a9      	str	r1, [r5, r2]
 800aebe:	3504      	adds	r5, #4
 800aec0:	e79a      	b.n	800adf8 <__multiply+0x7c>
 800aec2:	3e01      	subs	r6, #1
 800aec4:	e79c      	b.n	800ae00 <__multiply+0x84>
 800aec6:	bf00      	nop
 800aec8:	0802455b 	.word	0x0802455b
 800aecc:	0802456c 	.word	0x0802456c

0800aed0 <__pow5mult>:
 800aed0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aed4:	4615      	mov	r5, r2
 800aed6:	f012 0203 	ands.w	r2, r2, #3
 800aeda:	4606      	mov	r6, r0
 800aedc:	460f      	mov	r7, r1
 800aede:	d007      	beq.n	800aef0 <__pow5mult+0x20>
 800aee0:	4c25      	ldr	r4, [pc, #148]	; (800af78 <__pow5mult+0xa8>)
 800aee2:	3a01      	subs	r2, #1
 800aee4:	2300      	movs	r3, #0
 800aee6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aeea:	f7ff fe9b 	bl	800ac24 <__multadd>
 800aeee:	4607      	mov	r7, r0
 800aef0:	10ad      	asrs	r5, r5, #2
 800aef2:	d03d      	beq.n	800af70 <__pow5mult+0xa0>
 800aef4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aef6:	b97c      	cbnz	r4, 800af18 <__pow5mult+0x48>
 800aef8:	2010      	movs	r0, #16
 800aefa:	f7ff fe1b 	bl	800ab34 <malloc>
 800aefe:	4602      	mov	r2, r0
 800af00:	6270      	str	r0, [r6, #36]	; 0x24
 800af02:	b928      	cbnz	r0, 800af10 <__pow5mult+0x40>
 800af04:	4b1d      	ldr	r3, [pc, #116]	; (800af7c <__pow5mult+0xac>)
 800af06:	481e      	ldr	r0, [pc, #120]	; (800af80 <__pow5mult+0xb0>)
 800af08:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800af0c:	f000 fc0e 	bl	800b72c <__assert_func>
 800af10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800af14:	6004      	str	r4, [r0, #0]
 800af16:	60c4      	str	r4, [r0, #12]
 800af18:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800af1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800af20:	b94c      	cbnz	r4, 800af36 <__pow5mult+0x66>
 800af22:	f240 2171 	movw	r1, #625	; 0x271
 800af26:	4630      	mov	r0, r6
 800af28:	f7ff ff12 	bl	800ad50 <__i2b>
 800af2c:	2300      	movs	r3, #0
 800af2e:	f8c8 0008 	str.w	r0, [r8, #8]
 800af32:	4604      	mov	r4, r0
 800af34:	6003      	str	r3, [r0, #0]
 800af36:	f04f 0900 	mov.w	r9, #0
 800af3a:	07eb      	lsls	r3, r5, #31
 800af3c:	d50a      	bpl.n	800af54 <__pow5mult+0x84>
 800af3e:	4639      	mov	r1, r7
 800af40:	4622      	mov	r2, r4
 800af42:	4630      	mov	r0, r6
 800af44:	f7ff ff1a 	bl	800ad7c <__multiply>
 800af48:	4639      	mov	r1, r7
 800af4a:	4680      	mov	r8, r0
 800af4c:	4630      	mov	r0, r6
 800af4e:	f7ff fe47 	bl	800abe0 <_Bfree>
 800af52:	4647      	mov	r7, r8
 800af54:	106d      	asrs	r5, r5, #1
 800af56:	d00b      	beq.n	800af70 <__pow5mult+0xa0>
 800af58:	6820      	ldr	r0, [r4, #0]
 800af5a:	b938      	cbnz	r0, 800af6c <__pow5mult+0x9c>
 800af5c:	4622      	mov	r2, r4
 800af5e:	4621      	mov	r1, r4
 800af60:	4630      	mov	r0, r6
 800af62:	f7ff ff0b 	bl	800ad7c <__multiply>
 800af66:	6020      	str	r0, [r4, #0]
 800af68:	f8c0 9000 	str.w	r9, [r0]
 800af6c:	4604      	mov	r4, r0
 800af6e:	e7e4      	b.n	800af3a <__pow5mult+0x6a>
 800af70:	4638      	mov	r0, r7
 800af72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af76:	bf00      	nop
 800af78:	080246b8 	.word	0x080246b8
 800af7c:	080244e9 	.word	0x080244e9
 800af80:	0802456c 	.word	0x0802456c

0800af84 <__lshift>:
 800af84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af88:	460c      	mov	r4, r1
 800af8a:	6849      	ldr	r1, [r1, #4]
 800af8c:	6923      	ldr	r3, [r4, #16]
 800af8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800af92:	68a3      	ldr	r3, [r4, #8]
 800af94:	4607      	mov	r7, r0
 800af96:	4691      	mov	r9, r2
 800af98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800af9c:	f108 0601 	add.w	r6, r8, #1
 800afa0:	42b3      	cmp	r3, r6
 800afa2:	db0b      	blt.n	800afbc <__lshift+0x38>
 800afa4:	4638      	mov	r0, r7
 800afa6:	f7ff fddb 	bl	800ab60 <_Balloc>
 800afaa:	4605      	mov	r5, r0
 800afac:	b948      	cbnz	r0, 800afc2 <__lshift+0x3e>
 800afae:	4602      	mov	r2, r0
 800afb0:	4b2a      	ldr	r3, [pc, #168]	; (800b05c <__lshift+0xd8>)
 800afb2:	482b      	ldr	r0, [pc, #172]	; (800b060 <__lshift+0xdc>)
 800afb4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800afb8:	f000 fbb8 	bl	800b72c <__assert_func>
 800afbc:	3101      	adds	r1, #1
 800afbe:	005b      	lsls	r3, r3, #1
 800afc0:	e7ee      	b.n	800afa0 <__lshift+0x1c>
 800afc2:	2300      	movs	r3, #0
 800afc4:	f100 0114 	add.w	r1, r0, #20
 800afc8:	f100 0210 	add.w	r2, r0, #16
 800afcc:	4618      	mov	r0, r3
 800afce:	4553      	cmp	r3, sl
 800afd0:	db37      	blt.n	800b042 <__lshift+0xbe>
 800afd2:	6920      	ldr	r0, [r4, #16]
 800afd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800afd8:	f104 0314 	add.w	r3, r4, #20
 800afdc:	f019 091f 	ands.w	r9, r9, #31
 800afe0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800afe4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800afe8:	d02f      	beq.n	800b04a <__lshift+0xc6>
 800afea:	f1c9 0e20 	rsb	lr, r9, #32
 800afee:	468a      	mov	sl, r1
 800aff0:	f04f 0c00 	mov.w	ip, #0
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	fa02 f209 	lsl.w	r2, r2, r9
 800affa:	ea42 020c 	orr.w	r2, r2, ip
 800affe:	f84a 2b04 	str.w	r2, [sl], #4
 800b002:	f853 2b04 	ldr.w	r2, [r3], #4
 800b006:	4298      	cmp	r0, r3
 800b008:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b00c:	d8f2      	bhi.n	800aff4 <__lshift+0x70>
 800b00e:	1b03      	subs	r3, r0, r4
 800b010:	3b15      	subs	r3, #21
 800b012:	f023 0303 	bic.w	r3, r3, #3
 800b016:	3304      	adds	r3, #4
 800b018:	f104 0215 	add.w	r2, r4, #21
 800b01c:	4290      	cmp	r0, r2
 800b01e:	bf38      	it	cc
 800b020:	2304      	movcc	r3, #4
 800b022:	f841 c003 	str.w	ip, [r1, r3]
 800b026:	f1bc 0f00 	cmp.w	ip, #0
 800b02a:	d001      	beq.n	800b030 <__lshift+0xac>
 800b02c:	f108 0602 	add.w	r6, r8, #2
 800b030:	3e01      	subs	r6, #1
 800b032:	4638      	mov	r0, r7
 800b034:	612e      	str	r6, [r5, #16]
 800b036:	4621      	mov	r1, r4
 800b038:	f7ff fdd2 	bl	800abe0 <_Bfree>
 800b03c:	4628      	mov	r0, r5
 800b03e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b042:	f842 0f04 	str.w	r0, [r2, #4]!
 800b046:	3301      	adds	r3, #1
 800b048:	e7c1      	b.n	800afce <__lshift+0x4a>
 800b04a:	3904      	subs	r1, #4
 800b04c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b050:	f841 2f04 	str.w	r2, [r1, #4]!
 800b054:	4298      	cmp	r0, r3
 800b056:	d8f9      	bhi.n	800b04c <__lshift+0xc8>
 800b058:	e7ea      	b.n	800b030 <__lshift+0xac>
 800b05a:	bf00      	nop
 800b05c:	0802455b 	.word	0x0802455b
 800b060:	0802456c 	.word	0x0802456c

0800b064 <__mcmp>:
 800b064:	b530      	push	{r4, r5, lr}
 800b066:	6902      	ldr	r2, [r0, #16]
 800b068:	690c      	ldr	r4, [r1, #16]
 800b06a:	1b12      	subs	r2, r2, r4
 800b06c:	d10e      	bne.n	800b08c <__mcmp+0x28>
 800b06e:	f100 0314 	add.w	r3, r0, #20
 800b072:	3114      	adds	r1, #20
 800b074:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b078:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b07c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b080:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b084:	42a5      	cmp	r5, r4
 800b086:	d003      	beq.n	800b090 <__mcmp+0x2c>
 800b088:	d305      	bcc.n	800b096 <__mcmp+0x32>
 800b08a:	2201      	movs	r2, #1
 800b08c:	4610      	mov	r0, r2
 800b08e:	bd30      	pop	{r4, r5, pc}
 800b090:	4283      	cmp	r3, r0
 800b092:	d3f3      	bcc.n	800b07c <__mcmp+0x18>
 800b094:	e7fa      	b.n	800b08c <__mcmp+0x28>
 800b096:	f04f 32ff 	mov.w	r2, #4294967295
 800b09a:	e7f7      	b.n	800b08c <__mcmp+0x28>

0800b09c <__mdiff>:
 800b09c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a0:	460c      	mov	r4, r1
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	4611      	mov	r1, r2
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	4690      	mov	r8, r2
 800b0aa:	f7ff ffdb 	bl	800b064 <__mcmp>
 800b0ae:	1e05      	subs	r5, r0, #0
 800b0b0:	d110      	bne.n	800b0d4 <__mdiff+0x38>
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	f7ff fd53 	bl	800ab60 <_Balloc>
 800b0ba:	b930      	cbnz	r0, 800b0ca <__mdiff+0x2e>
 800b0bc:	4b3a      	ldr	r3, [pc, #232]	; (800b1a8 <__mdiff+0x10c>)
 800b0be:	4602      	mov	r2, r0
 800b0c0:	f240 2132 	movw	r1, #562	; 0x232
 800b0c4:	4839      	ldr	r0, [pc, #228]	; (800b1ac <__mdiff+0x110>)
 800b0c6:	f000 fb31 	bl	800b72c <__assert_func>
 800b0ca:	2301      	movs	r3, #1
 800b0cc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b0d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0d4:	bfa4      	itt	ge
 800b0d6:	4643      	movge	r3, r8
 800b0d8:	46a0      	movge	r8, r4
 800b0da:	4630      	mov	r0, r6
 800b0dc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b0e0:	bfa6      	itte	ge
 800b0e2:	461c      	movge	r4, r3
 800b0e4:	2500      	movge	r5, #0
 800b0e6:	2501      	movlt	r5, #1
 800b0e8:	f7ff fd3a 	bl	800ab60 <_Balloc>
 800b0ec:	b920      	cbnz	r0, 800b0f8 <__mdiff+0x5c>
 800b0ee:	4b2e      	ldr	r3, [pc, #184]	; (800b1a8 <__mdiff+0x10c>)
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b0f6:	e7e5      	b.n	800b0c4 <__mdiff+0x28>
 800b0f8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b0fc:	6926      	ldr	r6, [r4, #16]
 800b0fe:	60c5      	str	r5, [r0, #12]
 800b100:	f104 0914 	add.w	r9, r4, #20
 800b104:	f108 0514 	add.w	r5, r8, #20
 800b108:	f100 0e14 	add.w	lr, r0, #20
 800b10c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b110:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b114:	f108 0210 	add.w	r2, r8, #16
 800b118:	46f2      	mov	sl, lr
 800b11a:	2100      	movs	r1, #0
 800b11c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b120:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b124:	fa1f f883 	uxth.w	r8, r3
 800b128:	fa11 f18b 	uxtah	r1, r1, fp
 800b12c:	0c1b      	lsrs	r3, r3, #16
 800b12e:	eba1 0808 	sub.w	r8, r1, r8
 800b132:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b136:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b13a:	fa1f f888 	uxth.w	r8, r8
 800b13e:	1419      	asrs	r1, r3, #16
 800b140:	454e      	cmp	r6, r9
 800b142:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b146:	f84a 3b04 	str.w	r3, [sl], #4
 800b14a:	d8e7      	bhi.n	800b11c <__mdiff+0x80>
 800b14c:	1b33      	subs	r3, r6, r4
 800b14e:	3b15      	subs	r3, #21
 800b150:	f023 0303 	bic.w	r3, r3, #3
 800b154:	3304      	adds	r3, #4
 800b156:	3415      	adds	r4, #21
 800b158:	42a6      	cmp	r6, r4
 800b15a:	bf38      	it	cc
 800b15c:	2304      	movcc	r3, #4
 800b15e:	441d      	add	r5, r3
 800b160:	4473      	add	r3, lr
 800b162:	469e      	mov	lr, r3
 800b164:	462e      	mov	r6, r5
 800b166:	4566      	cmp	r6, ip
 800b168:	d30e      	bcc.n	800b188 <__mdiff+0xec>
 800b16a:	f10c 0203 	add.w	r2, ip, #3
 800b16e:	1b52      	subs	r2, r2, r5
 800b170:	f022 0203 	bic.w	r2, r2, #3
 800b174:	3d03      	subs	r5, #3
 800b176:	45ac      	cmp	ip, r5
 800b178:	bf38      	it	cc
 800b17a:	2200      	movcc	r2, #0
 800b17c:	441a      	add	r2, r3
 800b17e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b182:	b17b      	cbz	r3, 800b1a4 <__mdiff+0x108>
 800b184:	6107      	str	r7, [r0, #16]
 800b186:	e7a3      	b.n	800b0d0 <__mdiff+0x34>
 800b188:	f856 8b04 	ldr.w	r8, [r6], #4
 800b18c:	fa11 f288 	uxtah	r2, r1, r8
 800b190:	1414      	asrs	r4, r2, #16
 800b192:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b196:	b292      	uxth	r2, r2
 800b198:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b19c:	f84e 2b04 	str.w	r2, [lr], #4
 800b1a0:	1421      	asrs	r1, r4, #16
 800b1a2:	e7e0      	b.n	800b166 <__mdiff+0xca>
 800b1a4:	3f01      	subs	r7, #1
 800b1a6:	e7ea      	b.n	800b17e <__mdiff+0xe2>
 800b1a8:	0802455b 	.word	0x0802455b
 800b1ac:	0802456c 	.word	0x0802456c

0800b1b0 <__d2b>:
 800b1b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b1b4:	4689      	mov	r9, r1
 800b1b6:	2101      	movs	r1, #1
 800b1b8:	ec57 6b10 	vmov	r6, r7, d0
 800b1bc:	4690      	mov	r8, r2
 800b1be:	f7ff fccf 	bl	800ab60 <_Balloc>
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	b930      	cbnz	r0, 800b1d4 <__d2b+0x24>
 800b1c6:	4602      	mov	r2, r0
 800b1c8:	4b25      	ldr	r3, [pc, #148]	; (800b260 <__d2b+0xb0>)
 800b1ca:	4826      	ldr	r0, [pc, #152]	; (800b264 <__d2b+0xb4>)
 800b1cc:	f240 310a 	movw	r1, #778	; 0x30a
 800b1d0:	f000 faac 	bl	800b72c <__assert_func>
 800b1d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b1d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1dc:	bb35      	cbnz	r5, 800b22c <__d2b+0x7c>
 800b1de:	2e00      	cmp	r6, #0
 800b1e0:	9301      	str	r3, [sp, #4]
 800b1e2:	d028      	beq.n	800b236 <__d2b+0x86>
 800b1e4:	4668      	mov	r0, sp
 800b1e6:	9600      	str	r6, [sp, #0]
 800b1e8:	f7ff fd82 	bl	800acf0 <__lo0bits>
 800b1ec:	9900      	ldr	r1, [sp, #0]
 800b1ee:	b300      	cbz	r0, 800b232 <__d2b+0x82>
 800b1f0:	9a01      	ldr	r2, [sp, #4]
 800b1f2:	f1c0 0320 	rsb	r3, r0, #32
 800b1f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1fa:	430b      	orrs	r3, r1
 800b1fc:	40c2      	lsrs	r2, r0
 800b1fe:	6163      	str	r3, [r4, #20]
 800b200:	9201      	str	r2, [sp, #4]
 800b202:	9b01      	ldr	r3, [sp, #4]
 800b204:	61a3      	str	r3, [r4, #24]
 800b206:	2b00      	cmp	r3, #0
 800b208:	bf14      	ite	ne
 800b20a:	2202      	movne	r2, #2
 800b20c:	2201      	moveq	r2, #1
 800b20e:	6122      	str	r2, [r4, #16]
 800b210:	b1d5      	cbz	r5, 800b248 <__d2b+0x98>
 800b212:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b216:	4405      	add	r5, r0
 800b218:	f8c9 5000 	str.w	r5, [r9]
 800b21c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b220:	f8c8 0000 	str.w	r0, [r8]
 800b224:	4620      	mov	r0, r4
 800b226:	b003      	add	sp, #12
 800b228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b22c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b230:	e7d5      	b.n	800b1de <__d2b+0x2e>
 800b232:	6161      	str	r1, [r4, #20]
 800b234:	e7e5      	b.n	800b202 <__d2b+0x52>
 800b236:	a801      	add	r0, sp, #4
 800b238:	f7ff fd5a 	bl	800acf0 <__lo0bits>
 800b23c:	9b01      	ldr	r3, [sp, #4]
 800b23e:	6163      	str	r3, [r4, #20]
 800b240:	2201      	movs	r2, #1
 800b242:	6122      	str	r2, [r4, #16]
 800b244:	3020      	adds	r0, #32
 800b246:	e7e3      	b.n	800b210 <__d2b+0x60>
 800b248:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b24c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b250:	f8c9 0000 	str.w	r0, [r9]
 800b254:	6918      	ldr	r0, [r3, #16]
 800b256:	f7ff fd2b 	bl	800acb0 <__hi0bits>
 800b25a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b25e:	e7df      	b.n	800b220 <__d2b+0x70>
 800b260:	0802455b 	.word	0x0802455b
 800b264:	0802456c 	.word	0x0802456c

0800b268 <_calloc_r>:
 800b268:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b26a:	fba1 2402 	umull	r2, r4, r1, r2
 800b26e:	b94c      	cbnz	r4, 800b284 <_calloc_r+0x1c>
 800b270:	4611      	mov	r1, r2
 800b272:	9201      	str	r2, [sp, #4]
 800b274:	f000 f87a 	bl	800b36c <_malloc_r>
 800b278:	9a01      	ldr	r2, [sp, #4]
 800b27a:	4605      	mov	r5, r0
 800b27c:	b930      	cbnz	r0, 800b28c <_calloc_r+0x24>
 800b27e:	4628      	mov	r0, r5
 800b280:	b003      	add	sp, #12
 800b282:	bd30      	pop	{r4, r5, pc}
 800b284:	220c      	movs	r2, #12
 800b286:	6002      	str	r2, [r0, #0]
 800b288:	2500      	movs	r5, #0
 800b28a:	e7f8      	b.n	800b27e <_calloc_r+0x16>
 800b28c:	4621      	mov	r1, r4
 800b28e:	f7fe f92b 	bl	80094e8 <memset>
 800b292:	e7f4      	b.n	800b27e <_calloc_r+0x16>

0800b294 <_free_r>:
 800b294:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b296:	2900      	cmp	r1, #0
 800b298:	d044      	beq.n	800b324 <_free_r+0x90>
 800b29a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b29e:	9001      	str	r0, [sp, #4]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	f1a1 0404 	sub.w	r4, r1, #4
 800b2a6:	bfb8      	it	lt
 800b2a8:	18e4      	addlt	r4, r4, r3
 800b2aa:	f000 fa9b 	bl	800b7e4 <__malloc_lock>
 800b2ae:	4a1e      	ldr	r2, [pc, #120]	; (800b328 <_free_r+0x94>)
 800b2b0:	9801      	ldr	r0, [sp, #4]
 800b2b2:	6813      	ldr	r3, [r2, #0]
 800b2b4:	b933      	cbnz	r3, 800b2c4 <_free_r+0x30>
 800b2b6:	6063      	str	r3, [r4, #4]
 800b2b8:	6014      	str	r4, [r2, #0]
 800b2ba:	b003      	add	sp, #12
 800b2bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b2c0:	f000 ba96 	b.w	800b7f0 <__malloc_unlock>
 800b2c4:	42a3      	cmp	r3, r4
 800b2c6:	d908      	bls.n	800b2da <_free_r+0x46>
 800b2c8:	6825      	ldr	r5, [r4, #0]
 800b2ca:	1961      	adds	r1, r4, r5
 800b2cc:	428b      	cmp	r3, r1
 800b2ce:	bf01      	itttt	eq
 800b2d0:	6819      	ldreq	r1, [r3, #0]
 800b2d2:	685b      	ldreq	r3, [r3, #4]
 800b2d4:	1949      	addeq	r1, r1, r5
 800b2d6:	6021      	streq	r1, [r4, #0]
 800b2d8:	e7ed      	b.n	800b2b6 <_free_r+0x22>
 800b2da:	461a      	mov	r2, r3
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	b10b      	cbz	r3, 800b2e4 <_free_r+0x50>
 800b2e0:	42a3      	cmp	r3, r4
 800b2e2:	d9fa      	bls.n	800b2da <_free_r+0x46>
 800b2e4:	6811      	ldr	r1, [r2, #0]
 800b2e6:	1855      	adds	r5, r2, r1
 800b2e8:	42a5      	cmp	r5, r4
 800b2ea:	d10b      	bne.n	800b304 <_free_r+0x70>
 800b2ec:	6824      	ldr	r4, [r4, #0]
 800b2ee:	4421      	add	r1, r4
 800b2f0:	1854      	adds	r4, r2, r1
 800b2f2:	42a3      	cmp	r3, r4
 800b2f4:	6011      	str	r1, [r2, #0]
 800b2f6:	d1e0      	bne.n	800b2ba <_free_r+0x26>
 800b2f8:	681c      	ldr	r4, [r3, #0]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	6053      	str	r3, [r2, #4]
 800b2fe:	4421      	add	r1, r4
 800b300:	6011      	str	r1, [r2, #0]
 800b302:	e7da      	b.n	800b2ba <_free_r+0x26>
 800b304:	d902      	bls.n	800b30c <_free_r+0x78>
 800b306:	230c      	movs	r3, #12
 800b308:	6003      	str	r3, [r0, #0]
 800b30a:	e7d6      	b.n	800b2ba <_free_r+0x26>
 800b30c:	6825      	ldr	r5, [r4, #0]
 800b30e:	1961      	adds	r1, r4, r5
 800b310:	428b      	cmp	r3, r1
 800b312:	bf04      	itt	eq
 800b314:	6819      	ldreq	r1, [r3, #0]
 800b316:	685b      	ldreq	r3, [r3, #4]
 800b318:	6063      	str	r3, [r4, #4]
 800b31a:	bf04      	itt	eq
 800b31c:	1949      	addeq	r1, r1, r5
 800b31e:	6021      	streq	r1, [r4, #0]
 800b320:	6054      	str	r4, [r2, #4]
 800b322:	e7ca      	b.n	800b2ba <_free_r+0x26>
 800b324:	b003      	add	sp, #12
 800b326:	bd30      	pop	{r4, r5, pc}
 800b328:	20000aa8 	.word	0x20000aa8

0800b32c <sbrk_aligned>:
 800b32c:	b570      	push	{r4, r5, r6, lr}
 800b32e:	4e0e      	ldr	r6, [pc, #56]	; (800b368 <sbrk_aligned+0x3c>)
 800b330:	460c      	mov	r4, r1
 800b332:	6831      	ldr	r1, [r6, #0]
 800b334:	4605      	mov	r5, r0
 800b336:	b911      	cbnz	r1, 800b33e <sbrk_aligned+0x12>
 800b338:	f000 f9e8 	bl	800b70c <_sbrk_r>
 800b33c:	6030      	str	r0, [r6, #0]
 800b33e:	4621      	mov	r1, r4
 800b340:	4628      	mov	r0, r5
 800b342:	f000 f9e3 	bl	800b70c <_sbrk_r>
 800b346:	1c43      	adds	r3, r0, #1
 800b348:	d00a      	beq.n	800b360 <sbrk_aligned+0x34>
 800b34a:	1cc4      	adds	r4, r0, #3
 800b34c:	f024 0403 	bic.w	r4, r4, #3
 800b350:	42a0      	cmp	r0, r4
 800b352:	d007      	beq.n	800b364 <sbrk_aligned+0x38>
 800b354:	1a21      	subs	r1, r4, r0
 800b356:	4628      	mov	r0, r5
 800b358:	f000 f9d8 	bl	800b70c <_sbrk_r>
 800b35c:	3001      	adds	r0, #1
 800b35e:	d101      	bne.n	800b364 <sbrk_aligned+0x38>
 800b360:	f04f 34ff 	mov.w	r4, #4294967295
 800b364:	4620      	mov	r0, r4
 800b366:	bd70      	pop	{r4, r5, r6, pc}
 800b368:	20000aac 	.word	0x20000aac

0800b36c <_malloc_r>:
 800b36c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b370:	1ccd      	adds	r5, r1, #3
 800b372:	f025 0503 	bic.w	r5, r5, #3
 800b376:	3508      	adds	r5, #8
 800b378:	2d0c      	cmp	r5, #12
 800b37a:	bf38      	it	cc
 800b37c:	250c      	movcc	r5, #12
 800b37e:	2d00      	cmp	r5, #0
 800b380:	4607      	mov	r7, r0
 800b382:	db01      	blt.n	800b388 <_malloc_r+0x1c>
 800b384:	42a9      	cmp	r1, r5
 800b386:	d905      	bls.n	800b394 <_malloc_r+0x28>
 800b388:	230c      	movs	r3, #12
 800b38a:	603b      	str	r3, [r7, #0]
 800b38c:	2600      	movs	r6, #0
 800b38e:	4630      	mov	r0, r6
 800b390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b394:	4e2e      	ldr	r6, [pc, #184]	; (800b450 <_malloc_r+0xe4>)
 800b396:	f000 fa25 	bl	800b7e4 <__malloc_lock>
 800b39a:	6833      	ldr	r3, [r6, #0]
 800b39c:	461c      	mov	r4, r3
 800b39e:	bb34      	cbnz	r4, 800b3ee <_malloc_r+0x82>
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	4638      	mov	r0, r7
 800b3a4:	f7ff ffc2 	bl	800b32c <sbrk_aligned>
 800b3a8:	1c43      	adds	r3, r0, #1
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	d14d      	bne.n	800b44a <_malloc_r+0xde>
 800b3ae:	6834      	ldr	r4, [r6, #0]
 800b3b0:	4626      	mov	r6, r4
 800b3b2:	2e00      	cmp	r6, #0
 800b3b4:	d140      	bne.n	800b438 <_malloc_r+0xcc>
 800b3b6:	6823      	ldr	r3, [r4, #0]
 800b3b8:	4631      	mov	r1, r6
 800b3ba:	4638      	mov	r0, r7
 800b3bc:	eb04 0803 	add.w	r8, r4, r3
 800b3c0:	f000 f9a4 	bl	800b70c <_sbrk_r>
 800b3c4:	4580      	cmp	r8, r0
 800b3c6:	d13a      	bne.n	800b43e <_malloc_r+0xd2>
 800b3c8:	6821      	ldr	r1, [r4, #0]
 800b3ca:	3503      	adds	r5, #3
 800b3cc:	1a6d      	subs	r5, r5, r1
 800b3ce:	f025 0503 	bic.w	r5, r5, #3
 800b3d2:	3508      	adds	r5, #8
 800b3d4:	2d0c      	cmp	r5, #12
 800b3d6:	bf38      	it	cc
 800b3d8:	250c      	movcc	r5, #12
 800b3da:	4629      	mov	r1, r5
 800b3dc:	4638      	mov	r0, r7
 800b3de:	f7ff ffa5 	bl	800b32c <sbrk_aligned>
 800b3e2:	3001      	adds	r0, #1
 800b3e4:	d02b      	beq.n	800b43e <_malloc_r+0xd2>
 800b3e6:	6823      	ldr	r3, [r4, #0]
 800b3e8:	442b      	add	r3, r5
 800b3ea:	6023      	str	r3, [r4, #0]
 800b3ec:	e00e      	b.n	800b40c <_malloc_r+0xa0>
 800b3ee:	6822      	ldr	r2, [r4, #0]
 800b3f0:	1b52      	subs	r2, r2, r5
 800b3f2:	d41e      	bmi.n	800b432 <_malloc_r+0xc6>
 800b3f4:	2a0b      	cmp	r2, #11
 800b3f6:	d916      	bls.n	800b426 <_malloc_r+0xba>
 800b3f8:	1961      	adds	r1, r4, r5
 800b3fa:	42a3      	cmp	r3, r4
 800b3fc:	6025      	str	r5, [r4, #0]
 800b3fe:	bf18      	it	ne
 800b400:	6059      	strne	r1, [r3, #4]
 800b402:	6863      	ldr	r3, [r4, #4]
 800b404:	bf08      	it	eq
 800b406:	6031      	streq	r1, [r6, #0]
 800b408:	5162      	str	r2, [r4, r5]
 800b40a:	604b      	str	r3, [r1, #4]
 800b40c:	4638      	mov	r0, r7
 800b40e:	f104 060b 	add.w	r6, r4, #11
 800b412:	f000 f9ed 	bl	800b7f0 <__malloc_unlock>
 800b416:	f026 0607 	bic.w	r6, r6, #7
 800b41a:	1d23      	adds	r3, r4, #4
 800b41c:	1af2      	subs	r2, r6, r3
 800b41e:	d0b6      	beq.n	800b38e <_malloc_r+0x22>
 800b420:	1b9b      	subs	r3, r3, r6
 800b422:	50a3      	str	r3, [r4, r2]
 800b424:	e7b3      	b.n	800b38e <_malloc_r+0x22>
 800b426:	6862      	ldr	r2, [r4, #4]
 800b428:	42a3      	cmp	r3, r4
 800b42a:	bf0c      	ite	eq
 800b42c:	6032      	streq	r2, [r6, #0]
 800b42e:	605a      	strne	r2, [r3, #4]
 800b430:	e7ec      	b.n	800b40c <_malloc_r+0xa0>
 800b432:	4623      	mov	r3, r4
 800b434:	6864      	ldr	r4, [r4, #4]
 800b436:	e7b2      	b.n	800b39e <_malloc_r+0x32>
 800b438:	4634      	mov	r4, r6
 800b43a:	6876      	ldr	r6, [r6, #4]
 800b43c:	e7b9      	b.n	800b3b2 <_malloc_r+0x46>
 800b43e:	230c      	movs	r3, #12
 800b440:	603b      	str	r3, [r7, #0]
 800b442:	4638      	mov	r0, r7
 800b444:	f000 f9d4 	bl	800b7f0 <__malloc_unlock>
 800b448:	e7a1      	b.n	800b38e <_malloc_r+0x22>
 800b44a:	6025      	str	r5, [r4, #0]
 800b44c:	e7de      	b.n	800b40c <_malloc_r+0xa0>
 800b44e:	bf00      	nop
 800b450:	20000aa8 	.word	0x20000aa8

0800b454 <__ssputs_r>:
 800b454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b458:	688e      	ldr	r6, [r1, #8]
 800b45a:	429e      	cmp	r6, r3
 800b45c:	4682      	mov	sl, r0
 800b45e:	460c      	mov	r4, r1
 800b460:	4690      	mov	r8, r2
 800b462:	461f      	mov	r7, r3
 800b464:	d838      	bhi.n	800b4d8 <__ssputs_r+0x84>
 800b466:	898a      	ldrh	r2, [r1, #12]
 800b468:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b46c:	d032      	beq.n	800b4d4 <__ssputs_r+0x80>
 800b46e:	6825      	ldr	r5, [r4, #0]
 800b470:	6909      	ldr	r1, [r1, #16]
 800b472:	eba5 0901 	sub.w	r9, r5, r1
 800b476:	6965      	ldr	r5, [r4, #20]
 800b478:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b47c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b480:	3301      	adds	r3, #1
 800b482:	444b      	add	r3, r9
 800b484:	106d      	asrs	r5, r5, #1
 800b486:	429d      	cmp	r5, r3
 800b488:	bf38      	it	cc
 800b48a:	461d      	movcc	r5, r3
 800b48c:	0553      	lsls	r3, r2, #21
 800b48e:	d531      	bpl.n	800b4f4 <__ssputs_r+0xa0>
 800b490:	4629      	mov	r1, r5
 800b492:	f7ff ff6b 	bl	800b36c <_malloc_r>
 800b496:	4606      	mov	r6, r0
 800b498:	b950      	cbnz	r0, 800b4b0 <__ssputs_r+0x5c>
 800b49a:	230c      	movs	r3, #12
 800b49c:	f8ca 3000 	str.w	r3, [sl]
 800b4a0:	89a3      	ldrh	r3, [r4, #12]
 800b4a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4a6:	81a3      	strh	r3, [r4, #12]
 800b4a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4b0:	6921      	ldr	r1, [r4, #16]
 800b4b2:	464a      	mov	r2, r9
 800b4b4:	f7ff fb46 	bl	800ab44 <memcpy>
 800b4b8:	89a3      	ldrh	r3, [r4, #12]
 800b4ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b4be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4c2:	81a3      	strh	r3, [r4, #12]
 800b4c4:	6126      	str	r6, [r4, #16]
 800b4c6:	6165      	str	r5, [r4, #20]
 800b4c8:	444e      	add	r6, r9
 800b4ca:	eba5 0509 	sub.w	r5, r5, r9
 800b4ce:	6026      	str	r6, [r4, #0]
 800b4d0:	60a5      	str	r5, [r4, #8]
 800b4d2:	463e      	mov	r6, r7
 800b4d4:	42be      	cmp	r6, r7
 800b4d6:	d900      	bls.n	800b4da <__ssputs_r+0x86>
 800b4d8:	463e      	mov	r6, r7
 800b4da:	6820      	ldr	r0, [r4, #0]
 800b4dc:	4632      	mov	r2, r6
 800b4de:	4641      	mov	r1, r8
 800b4e0:	f000 f966 	bl	800b7b0 <memmove>
 800b4e4:	68a3      	ldr	r3, [r4, #8]
 800b4e6:	1b9b      	subs	r3, r3, r6
 800b4e8:	60a3      	str	r3, [r4, #8]
 800b4ea:	6823      	ldr	r3, [r4, #0]
 800b4ec:	4433      	add	r3, r6
 800b4ee:	6023      	str	r3, [r4, #0]
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	e7db      	b.n	800b4ac <__ssputs_r+0x58>
 800b4f4:	462a      	mov	r2, r5
 800b4f6:	f000 f981 	bl	800b7fc <_realloc_r>
 800b4fa:	4606      	mov	r6, r0
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	d1e1      	bne.n	800b4c4 <__ssputs_r+0x70>
 800b500:	6921      	ldr	r1, [r4, #16]
 800b502:	4650      	mov	r0, sl
 800b504:	f7ff fec6 	bl	800b294 <_free_r>
 800b508:	e7c7      	b.n	800b49a <__ssputs_r+0x46>
	...

0800b50c <_svfiprintf_r>:
 800b50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b510:	4698      	mov	r8, r3
 800b512:	898b      	ldrh	r3, [r1, #12]
 800b514:	061b      	lsls	r3, r3, #24
 800b516:	b09d      	sub	sp, #116	; 0x74
 800b518:	4607      	mov	r7, r0
 800b51a:	460d      	mov	r5, r1
 800b51c:	4614      	mov	r4, r2
 800b51e:	d50e      	bpl.n	800b53e <_svfiprintf_r+0x32>
 800b520:	690b      	ldr	r3, [r1, #16]
 800b522:	b963      	cbnz	r3, 800b53e <_svfiprintf_r+0x32>
 800b524:	2140      	movs	r1, #64	; 0x40
 800b526:	f7ff ff21 	bl	800b36c <_malloc_r>
 800b52a:	6028      	str	r0, [r5, #0]
 800b52c:	6128      	str	r0, [r5, #16]
 800b52e:	b920      	cbnz	r0, 800b53a <_svfiprintf_r+0x2e>
 800b530:	230c      	movs	r3, #12
 800b532:	603b      	str	r3, [r7, #0]
 800b534:	f04f 30ff 	mov.w	r0, #4294967295
 800b538:	e0d1      	b.n	800b6de <_svfiprintf_r+0x1d2>
 800b53a:	2340      	movs	r3, #64	; 0x40
 800b53c:	616b      	str	r3, [r5, #20]
 800b53e:	2300      	movs	r3, #0
 800b540:	9309      	str	r3, [sp, #36]	; 0x24
 800b542:	2320      	movs	r3, #32
 800b544:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b548:	f8cd 800c 	str.w	r8, [sp, #12]
 800b54c:	2330      	movs	r3, #48	; 0x30
 800b54e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b6f8 <_svfiprintf_r+0x1ec>
 800b552:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b556:	f04f 0901 	mov.w	r9, #1
 800b55a:	4623      	mov	r3, r4
 800b55c:	469a      	mov	sl, r3
 800b55e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b562:	b10a      	cbz	r2, 800b568 <_svfiprintf_r+0x5c>
 800b564:	2a25      	cmp	r2, #37	; 0x25
 800b566:	d1f9      	bne.n	800b55c <_svfiprintf_r+0x50>
 800b568:	ebba 0b04 	subs.w	fp, sl, r4
 800b56c:	d00b      	beq.n	800b586 <_svfiprintf_r+0x7a>
 800b56e:	465b      	mov	r3, fp
 800b570:	4622      	mov	r2, r4
 800b572:	4629      	mov	r1, r5
 800b574:	4638      	mov	r0, r7
 800b576:	f7ff ff6d 	bl	800b454 <__ssputs_r>
 800b57a:	3001      	adds	r0, #1
 800b57c:	f000 80aa 	beq.w	800b6d4 <_svfiprintf_r+0x1c8>
 800b580:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b582:	445a      	add	r2, fp
 800b584:	9209      	str	r2, [sp, #36]	; 0x24
 800b586:	f89a 3000 	ldrb.w	r3, [sl]
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	f000 80a2 	beq.w	800b6d4 <_svfiprintf_r+0x1c8>
 800b590:	2300      	movs	r3, #0
 800b592:	f04f 32ff 	mov.w	r2, #4294967295
 800b596:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b59a:	f10a 0a01 	add.w	sl, sl, #1
 800b59e:	9304      	str	r3, [sp, #16]
 800b5a0:	9307      	str	r3, [sp, #28]
 800b5a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5a6:	931a      	str	r3, [sp, #104]	; 0x68
 800b5a8:	4654      	mov	r4, sl
 800b5aa:	2205      	movs	r2, #5
 800b5ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5b0:	4851      	ldr	r0, [pc, #324]	; (800b6f8 <_svfiprintf_r+0x1ec>)
 800b5b2:	f7f4 fe85 	bl	80002c0 <memchr>
 800b5b6:	9a04      	ldr	r2, [sp, #16]
 800b5b8:	b9d8      	cbnz	r0, 800b5f2 <_svfiprintf_r+0xe6>
 800b5ba:	06d0      	lsls	r0, r2, #27
 800b5bc:	bf44      	itt	mi
 800b5be:	2320      	movmi	r3, #32
 800b5c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5c4:	0711      	lsls	r1, r2, #28
 800b5c6:	bf44      	itt	mi
 800b5c8:	232b      	movmi	r3, #43	; 0x2b
 800b5ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b5d2:	2b2a      	cmp	r3, #42	; 0x2a
 800b5d4:	d015      	beq.n	800b602 <_svfiprintf_r+0xf6>
 800b5d6:	9a07      	ldr	r2, [sp, #28]
 800b5d8:	4654      	mov	r4, sl
 800b5da:	2000      	movs	r0, #0
 800b5dc:	f04f 0c0a 	mov.w	ip, #10
 800b5e0:	4621      	mov	r1, r4
 800b5e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5e6:	3b30      	subs	r3, #48	; 0x30
 800b5e8:	2b09      	cmp	r3, #9
 800b5ea:	d94e      	bls.n	800b68a <_svfiprintf_r+0x17e>
 800b5ec:	b1b0      	cbz	r0, 800b61c <_svfiprintf_r+0x110>
 800b5ee:	9207      	str	r2, [sp, #28]
 800b5f0:	e014      	b.n	800b61c <_svfiprintf_r+0x110>
 800b5f2:	eba0 0308 	sub.w	r3, r0, r8
 800b5f6:	fa09 f303 	lsl.w	r3, r9, r3
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	9304      	str	r3, [sp, #16]
 800b5fe:	46a2      	mov	sl, r4
 800b600:	e7d2      	b.n	800b5a8 <_svfiprintf_r+0x9c>
 800b602:	9b03      	ldr	r3, [sp, #12]
 800b604:	1d19      	adds	r1, r3, #4
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	9103      	str	r1, [sp, #12]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	bfbb      	ittet	lt
 800b60e:	425b      	neglt	r3, r3
 800b610:	f042 0202 	orrlt.w	r2, r2, #2
 800b614:	9307      	strge	r3, [sp, #28]
 800b616:	9307      	strlt	r3, [sp, #28]
 800b618:	bfb8      	it	lt
 800b61a:	9204      	strlt	r2, [sp, #16]
 800b61c:	7823      	ldrb	r3, [r4, #0]
 800b61e:	2b2e      	cmp	r3, #46	; 0x2e
 800b620:	d10c      	bne.n	800b63c <_svfiprintf_r+0x130>
 800b622:	7863      	ldrb	r3, [r4, #1]
 800b624:	2b2a      	cmp	r3, #42	; 0x2a
 800b626:	d135      	bne.n	800b694 <_svfiprintf_r+0x188>
 800b628:	9b03      	ldr	r3, [sp, #12]
 800b62a:	1d1a      	adds	r2, r3, #4
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	9203      	str	r2, [sp, #12]
 800b630:	2b00      	cmp	r3, #0
 800b632:	bfb8      	it	lt
 800b634:	f04f 33ff 	movlt.w	r3, #4294967295
 800b638:	3402      	adds	r4, #2
 800b63a:	9305      	str	r3, [sp, #20]
 800b63c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b708 <_svfiprintf_r+0x1fc>
 800b640:	7821      	ldrb	r1, [r4, #0]
 800b642:	2203      	movs	r2, #3
 800b644:	4650      	mov	r0, sl
 800b646:	f7f4 fe3b 	bl	80002c0 <memchr>
 800b64a:	b140      	cbz	r0, 800b65e <_svfiprintf_r+0x152>
 800b64c:	2340      	movs	r3, #64	; 0x40
 800b64e:	eba0 000a 	sub.w	r0, r0, sl
 800b652:	fa03 f000 	lsl.w	r0, r3, r0
 800b656:	9b04      	ldr	r3, [sp, #16]
 800b658:	4303      	orrs	r3, r0
 800b65a:	3401      	adds	r4, #1
 800b65c:	9304      	str	r3, [sp, #16]
 800b65e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b662:	4826      	ldr	r0, [pc, #152]	; (800b6fc <_svfiprintf_r+0x1f0>)
 800b664:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b668:	2206      	movs	r2, #6
 800b66a:	f7f4 fe29 	bl	80002c0 <memchr>
 800b66e:	2800      	cmp	r0, #0
 800b670:	d038      	beq.n	800b6e4 <_svfiprintf_r+0x1d8>
 800b672:	4b23      	ldr	r3, [pc, #140]	; (800b700 <_svfiprintf_r+0x1f4>)
 800b674:	bb1b      	cbnz	r3, 800b6be <_svfiprintf_r+0x1b2>
 800b676:	9b03      	ldr	r3, [sp, #12]
 800b678:	3307      	adds	r3, #7
 800b67a:	f023 0307 	bic.w	r3, r3, #7
 800b67e:	3308      	adds	r3, #8
 800b680:	9303      	str	r3, [sp, #12]
 800b682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b684:	4433      	add	r3, r6
 800b686:	9309      	str	r3, [sp, #36]	; 0x24
 800b688:	e767      	b.n	800b55a <_svfiprintf_r+0x4e>
 800b68a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b68e:	460c      	mov	r4, r1
 800b690:	2001      	movs	r0, #1
 800b692:	e7a5      	b.n	800b5e0 <_svfiprintf_r+0xd4>
 800b694:	2300      	movs	r3, #0
 800b696:	3401      	adds	r4, #1
 800b698:	9305      	str	r3, [sp, #20]
 800b69a:	4619      	mov	r1, r3
 800b69c:	f04f 0c0a 	mov.w	ip, #10
 800b6a0:	4620      	mov	r0, r4
 800b6a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6a6:	3a30      	subs	r2, #48	; 0x30
 800b6a8:	2a09      	cmp	r2, #9
 800b6aa:	d903      	bls.n	800b6b4 <_svfiprintf_r+0x1a8>
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d0c5      	beq.n	800b63c <_svfiprintf_r+0x130>
 800b6b0:	9105      	str	r1, [sp, #20]
 800b6b2:	e7c3      	b.n	800b63c <_svfiprintf_r+0x130>
 800b6b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6b8:	4604      	mov	r4, r0
 800b6ba:	2301      	movs	r3, #1
 800b6bc:	e7f0      	b.n	800b6a0 <_svfiprintf_r+0x194>
 800b6be:	ab03      	add	r3, sp, #12
 800b6c0:	9300      	str	r3, [sp, #0]
 800b6c2:	462a      	mov	r2, r5
 800b6c4:	4b0f      	ldr	r3, [pc, #60]	; (800b704 <_svfiprintf_r+0x1f8>)
 800b6c6:	a904      	add	r1, sp, #16
 800b6c8:	4638      	mov	r0, r7
 800b6ca:	f7fd ffb5 	bl	8009638 <_printf_float>
 800b6ce:	1c42      	adds	r2, r0, #1
 800b6d0:	4606      	mov	r6, r0
 800b6d2:	d1d6      	bne.n	800b682 <_svfiprintf_r+0x176>
 800b6d4:	89ab      	ldrh	r3, [r5, #12]
 800b6d6:	065b      	lsls	r3, r3, #25
 800b6d8:	f53f af2c 	bmi.w	800b534 <_svfiprintf_r+0x28>
 800b6dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6de:	b01d      	add	sp, #116	; 0x74
 800b6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e4:	ab03      	add	r3, sp, #12
 800b6e6:	9300      	str	r3, [sp, #0]
 800b6e8:	462a      	mov	r2, r5
 800b6ea:	4b06      	ldr	r3, [pc, #24]	; (800b704 <_svfiprintf_r+0x1f8>)
 800b6ec:	a904      	add	r1, sp, #16
 800b6ee:	4638      	mov	r0, r7
 800b6f0:	f7fe fa46 	bl	8009b80 <_printf_i>
 800b6f4:	e7eb      	b.n	800b6ce <_svfiprintf_r+0x1c2>
 800b6f6:	bf00      	nop
 800b6f8:	080246c4 	.word	0x080246c4
 800b6fc:	080246ce 	.word	0x080246ce
 800b700:	08009639 	.word	0x08009639
 800b704:	0800b455 	.word	0x0800b455
 800b708:	080246ca 	.word	0x080246ca

0800b70c <_sbrk_r>:
 800b70c:	b538      	push	{r3, r4, r5, lr}
 800b70e:	4d06      	ldr	r5, [pc, #24]	; (800b728 <_sbrk_r+0x1c>)
 800b710:	2300      	movs	r3, #0
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	602b      	str	r3, [r5, #0]
 800b718:	f000 fe6a 	bl	800c3f0 <_sbrk>
 800b71c:	1c43      	adds	r3, r0, #1
 800b71e:	d102      	bne.n	800b726 <_sbrk_r+0x1a>
 800b720:	682b      	ldr	r3, [r5, #0]
 800b722:	b103      	cbz	r3, 800b726 <_sbrk_r+0x1a>
 800b724:	6023      	str	r3, [r4, #0]
 800b726:	bd38      	pop	{r3, r4, r5, pc}
 800b728:	20000ab0 	.word	0x20000ab0

0800b72c <__assert_func>:
 800b72c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b72e:	4614      	mov	r4, r2
 800b730:	461a      	mov	r2, r3
 800b732:	4b09      	ldr	r3, [pc, #36]	; (800b758 <__assert_func+0x2c>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	4605      	mov	r5, r0
 800b738:	68d8      	ldr	r0, [r3, #12]
 800b73a:	b14c      	cbz	r4, 800b750 <__assert_func+0x24>
 800b73c:	4b07      	ldr	r3, [pc, #28]	; (800b75c <__assert_func+0x30>)
 800b73e:	9100      	str	r1, [sp, #0]
 800b740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b744:	4906      	ldr	r1, [pc, #24]	; (800b760 <__assert_func+0x34>)
 800b746:	462b      	mov	r3, r5
 800b748:	f000 f80e 	bl	800b768 <fiprintf>
 800b74c:	f000 faac 	bl	800bca8 <abort>
 800b750:	4b04      	ldr	r3, [pc, #16]	; (800b764 <__assert_func+0x38>)
 800b752:	461c      	mov	r4, r3
 800b754:	e7f3      	b.n	800b73e <__assert_func+0x12>
 800b756:	bf00      	nop
 800b758:	200000cc 	.word	0x200000cc
 800b75c:	080246d5 	.word	0x080246d5
 800b760:	080246e2 	.word	0x080246e2
 800b764:	08024710 	.word	0x08024710

0800b768 <fiprintf>:
 800b768:	b40e      	push	{r1, r2, r3}
 800b76a:	b503      	push	{r0, r1, lr}
 800b76c:	4601      	mov	r1, r0
 800b76e:	ab03      	add	r3, sp, #12
 800b770:	4805      	ldr	r0, [pc, #20]	; (800b788 <fiprintf+0x20>)
 800b772:	f853 2b04 	ldr.w	r2, [r3], #4
 800b776:	6800      	ldr	r0, [r0, #0]
 800b778:	9301      	str	r3, [sp, #4]
 800b77a:	f000 f897 	bl	800b8ac <_vfiprintf_r>
 800b77e:	b002      	add	sp, #8
 800b780:	f85d eb04 	ldr.w	lr, [sp], #4
 800b784:	b003      	add	sp, #12
 800b786:	4770      	bx	lr
 800b788:	200000cc 	.word	0x200000cc

0800b78c <__ascii_mbtowc>:
 800b78c:	b082      	sub	sp, #8
 800b78e:	b901      	cbnz	r1, 800b792 <__ascii_mbtowc+0x6>
 800b790:	a901      	add	r1, sp, #4
 800b792:	b142      	cbz	r2, 800b7a6 <__ascii_mbtowc+0x1a>
 800b794:	b14b      	cbz	r3, 800b7aa <__ascii_mbtowc+0x1e>
 800b796:	7813      	ldrb	r3, [r2, #0]
 800b798:	600b      	str	r3, [r1, #0]
 800b79a:	7812      	ldrb	r2, [r2, #0]
 800b79c:	1e10      	subs	r0, r2, #0
 800b79e:	bf18      	it	ne
 800b7a0:	2001      	movne	r0, #1
 800b7a2:	b002      	add	sp, #8
 800b7a4:	4770      	bx	lr
 800b7a6:	4610      	mov	r0, r2
 800b7a8:	e7fb      	b.n	800b7a2 <__ascii_mbtowc+0x16>
 800b7aa:	f06f 0001 	mvn.w	r0, #1
 800b7ae:	e7f8      	b.n	800b7a2 <__ascii_mbtowc+0x16>

0800b7b0 <memmove>:
 800b7b0:	4288      	cmp	r0, r1
 800b7b2:	b510      	push	{r4, lr}
 800b7b4:	eb01 0402 	add.w	r4, r1, r2
 800b7b8:	d902      	bls.n	800b7c0 <memmove+0x10>
 800b7ba:	4284      	cmp	r4, r0
 800b7bc:	4623      	mov	r3, r4
 800b7be:	d807      	bhi.n	800b7d0 <memmove+0x20>
 800b7c0:	1e43      	subs	r3, r0, #1
 800b7c2:	42a1      	cmp	r1, r4
 800b7c4:	d008      	beq.n	800b7d8 <memmove+0x28>
 800b7c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b7ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b7ce:	e7f8      	b.n	800b7c2 <memmove+0x12>
 800b7d0:	4402      	add	r2, r0
 800b7d2:	4601      	mov	r1, r0
 800b7d4:	428a      	cmp	r2, r1
 800b7d6:	d100      	bne.n	800b7da <memmove+0x2a>
 800b7d8:	bd10      	pop	{r4, pc}
 800b7da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b7e2:	e7f7      	b.n	800b7d4 <memmove+0x24>

0800b7e4 <__malloc_lock>:
 800b7e4:	4801      	ldr	r0, [pc, #4]	; (800b7ec <__malloc_lock+0x8>)
 800b7e6:	f000 bc1f 	b.w	800c028 <__retarget_lock_acquire_recursive>
 800b7ea:	bf00      	nop
 800b7ec:	20000ab4 	.word	0x20000ab4

0800b7f0 <__malloc_unlock>:
 800b7f0:	4801      	ldr	r0, [pc, #4]	; (800b7f8 <__malloc_unlock+0x8>)
 800b7f2:	f000 bc1a 	b.w	800c02a <__retarget_lock_release_recursive>
 800b7f6:	bf00      	nop
 800b7f8:	20000ab4 	.word	0x20000ab4

0800b7fc <_realloc_r>:
 800b7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b800:	4680      	mov	r8, r0
 800b802:	4614      	mov	r4, r2
 800b804:	460e      	mov	r6, r1
 800b806:	b921      	cbnz	r1, 800b812 <_realloc_r+0x16>
 800b808:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b80c:	4611      	mov	r1, r2
 800b80e:	f7ff bdad 	b.w	800b36c <_malloc_r>
 800b812:	b92a      	cbnz	r2, 800b820 <_realloc_r+0x24>
 800b814:	f7ff fd3e 	bl	800b294 <_free_r>
 800b818:	4625      	mov	r5, r4
 800b81a:	4628      	mov	r0, r5
 800b81c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b820:	f000 fc6a 	bl	800c0f8 <_malloc_usable_size_r>
 800b824:	4284      	cmp	r4, r0
 800b826:	4607      	mov	r7, r0
 800b828:	d802      	bhi.n	800b830 <_realloc_r+0x34>
 800b82a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b82e:	d812      	bhi.n	800b856 <_realloc_r+0x5a>
 800b830:	4621      	mov	r1, r4
 800b832:	4640      	mov	r0, r8
 800b834:	f7ff fd9a 	bl	800b36c <_malloc_r>
 800b838:	4605      	mov	r5, r0
 800b83a:	2800      	cmp	r0, #0
 800b83c:	d0ed      	beq.n	800b81a <_realloc_r+0x1e>
 800b83e:	42bc      	cmp	r4, r7
 800b840:	4622      	mov	r2, r4
 800b842:	4631      	mov	r1, r6
 800b844:	bf28      	it	cs
 800b846:	463a      	movcs	r2, r7
 800b848:	f7ff f97c 	bl	800ab44 <memcpy>
 800b84c:	4631      	mov	r1, r6
 800b84e:	4640      	mov	r0, r8
 800b850:	f7ff fd20 	bl	800b294 <_free_r>
 800b854:	e7e1      	b.n	800b81a <_realloc_r+0x1e>
 800b856:	4635      	mov	r5, r6
 800b858:	e7df      	b.n	800b81a <_realloc_r+0x1e>

0800b85a <__sfputc_r>:
 800b85a:	6893      	ldr	r3, [r2, #8]
 800b85c:	3b01      	subs	r3, #1
 800b85e:	2b00      	cmp	r3, #0
 800b860:	b410      	push	{r4}
 800b862:	6093      	str	r3, [r2, #8]
 800b864:	da08      	bge.n	800b878 <__sfputc_r+0x1e>
 800b866:	6994      	ldr	r4, [r2, #24]
 800b868:	42a3      	cmp	r3, r4
 800b86a:	db01      	blt.n	800b870 <__sfputc_r+0x16>
 800b86c:	290a      	cmp	r1, #10
 800b86e:	d103      	bne.n	800b878 <__sfputc_r+0x1e>
 800b870:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b874:	f000 b94a 	b.w	800bb0c <__swbuf_r>
 800b878:	6813      	ldr	r3, [r2, #0]
 800b87a:	1c58      	adds	r0, r3, #1
 800b87c:	6010      	str	r0, [r2, #0]
 800b87e:	7019      	strb	r1, [r3, #0]
 800b880:	4608      	mov	r0, r1
 800b882:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b886:	4770      	bx	lr

0800b888 <__sfputs_r>:
 800b888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b88a:	4606      	mov	r6, r0
 800b88c:	460f      	mov	r7, r1
 800b88e:	4614      	mov	r4, r2
 800b890:	18d5      	adds	r5, r2, r3
 800b892:	42ac      	cmp	r4, r5
 800b894:	d101      	bne.n	800b89a <__sfputs_r+0x12>
 800b896:	2000      	movs	r0, #0
 800b898:	e007      	b.n	800b8aa <__sfputs_r+0x22>
 800b89a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b89e:	463a      	mov	r2, r7
 800b8a0:	4630      	mov	r0, r6
 800b8a2:	f7ff ffda 	bl	800b85a <__sfputc_r>
 800b8a6:	1c43      	adds	r3, r0, #1
 800b8a8:	d1f3      	bne.n	800b892 <__sfputs_r+0xa>
 800b8aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b8ac <_vfiprintf_r>:
 800b8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b0:	460d      	mov	r5, r1
 800b8b2:	b09d      	sub	sp, #116	; 0x74
 800b8b4:	4614      	mov	r4, r2
 800b8b6:	4698      	mov	r8, r3
 800b8b8:	4606      	mov	r6, r0
 800b8ba:	b118      	cbz	r0, 800b8c4 <_vfiprintf_r+0x18>
 800b8bc:	6983      	ldr	r3, [r0, #24]
 800b8be:	b90b      	cbnz	r3, 800b8c4 <_vfiprintf_r+0x18>
 800b8c0:	f000 fb14 	bl	800beec <__sinit>
 800b8c4:	4b89      	ldr	r3, [pc, #548]	; (800baec <_vfiprintf_r+0x240>)
 800b8c6:	429d      	cmp	r5, r3
 800b8c8:	d11b      	bne.n	800b902 <_vfiprintf_r+0x56>
 800b8ca:	6875      	ldr	r5, [r6, #4]
 800b8cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8ce:	07d9      	lsls	r1, r3, #31
 800b8d0:	d405      	bmi.n	800b8de <_vfiprintf_r+0x32>
 800b8d2:	89ab      	ldrh	r3, [r5, #12]
 800b8d4:	059a      	lsls	r2, r3, #22
 800b8d6:	d402      	bmi.n	800b8de <_vfiprintf_r+0x32>
 800b8d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8da:	f000 fba5 	bl	800c028 <__retarget_lock_acquire_recursive>
 800b8de:	89ab      	ldrh	r3, [r5, #12]
 800b8e0:	071b      	lsls	r3, r3, #28
 800b8e2:	d501      	bpl.n	800b8e8 <_vfiprintf_r+0x3c>
 800b8e4:	692b      	ldr	r3, [r5, #16]
 800b8e6:	b9eb      	cbnz	r3, 800b924 <_vfiprintf_r+0x78>
 800b8e8:	4629      	mov	r1, r5
 800b8ea:	4630      	mov	r0, r6
 800b8ec:	f000 f96e 	bl	800bbcc <__swsetup_r>
 800b8f0:	b1c0      	cbz	r0, 800b924 <_vfiprintf_r+0x78>
 800b8f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b8f4:	07dc      	lsls	r4, r3, #31
 800b8f6:	d50e      	bpl.n	800b916 <_vfiprintf_r+0x6a>
 800b8f8:	f04f 30ff 	mov.w	r0, #4294967295
 800b8fc:	b01d      	add	sp, #116	; 0x74
 800b8fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b902:	4b7b      	ldr	r3, [pc, #492]	; (800baf0 <_vfiprintf_r+0x244>)
 800b904:	429d      	cmp	r5, r3
 800b906:	d101      	bne.n	800b90c <_vfiprintf_r+0x60>
 800b908:	68b5      	ldr	r5, [r6, #8]
 800b90a:	e7df      	b.n	800b8cc <_vfiprintf_r+0x20>
 800b90c:	4b79      	ldr	r3, [pc, #484]	; (800baf4 <_vfiprintf_r+0x248>)
 800b90e:	429d      	cmp	r5, r3
 800b910:	bf08      	it	eq
 800b912:	68f5      	ldreq	r5, [r6, #12]
 800b914:	e7da      	b.n	800b8cc <_vfiprintf_r+0x20>
 800b916:	89ab      	ldrh	r3, [r5, #12]
 800b918:	0598      	lsls	r0, r3, #22
 800b91a:	d4ed      	bmi.n	800b8f8 <_vfiprintf_r+0x4c>
 800b91c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b91e:	f000 fb84 	bl	800c02a <__retarget_lock_release_recursive>
 800b922:	e7e9      	b.n	800b8f8 <_vfiprintf_r+0x4c>
 800b924:	2300      	movs	r3, #0
 800b926:	9309      	str	r3, [sp, #36]	; 0x24
 800b928:	2320      	movs	r3, #32
 800b92a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b92e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b932:	2330      	movs	r3, #48	; 0x30
 800b934:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800baf8 <_vfiprintf_r+0x24c>
 800b938:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b93c:	f04f 0901 	mov.w	r9, #1
 800b940:	4623      	mov	r3, r4
 800b942:	469a      	mov	sl, r3
 800b944:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b948:	b10a      	cbz	r2, 800b94e <_vfiprintf_r+0xa2>
 800b94a:	2a25      	cmp	r2, #37	; 0x25
 800b94c:	d1f9      	bne.n	800b942 <_vfiprintf_r+0x96>
 800b94e:	ebba 0b04 	subs.w	fp, sl, r4
 800b952:	d00b      	beq.n	800b96c <_vfiprintf_r+0xc0>
 800b954:	465b      	mov	r3, fp
 800b956:	4622      	mov	r2, r4
 800b958:	4629      	mov	r1, r5
 800b95a:	4630      	mov	r0, r6
 800b95c:	f7ff ff94 	bl	800b888 <__sfputs_r>
 800b960:	3001      	adds	r0, #1
 800b962:	f000 80aa 	beq.w	800baba <_vfiprintf_r+0x20e>
 800b966:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b968:	445a      	add	r2, fp
 800b96a:	9209      	str	r2, [sp, #36]	; 0x24
 800b96c:	f89a 3000 	ldrb.w	r3, [sl]
 800b970:	2b00      	cmp	r3, #0
 800b972:	f000 80a2 	beq.w	800baba <_vfiprintf_r+0x20e>
 800b976:	2300      	movs	r3, #0
 800b978:	f04f 32ff 	mov.w	r2, #4294967295
 800b97c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b980:	f10a 0a01 	add.w	sl, sl, #1
 800b984:	9304      	str	r3, [sp, #16]
 800b986:	9307      	str	r3, [sp, #28]
 800b988:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b98c:	931a      	str	r3, [sp, #104]	; 0x68
 800b98e:	4654      	mov	r4, sl
 800b990:	2205      	movs	r2, #5
 800b992:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b996:	4858      	ldr	r0, [pc, #352]	; (800baf8 <_vfiprintf_r+0x24c>)
 800b998:	f7f4 fc92 	bl	80002c0 <memchr>
 800b99c:	9a04      	ldr	r2, [sp, #16]
 800b99e:	b9d8      	cbnz	r0, 800b9d8 <_vfiprintf_r+0x12c>
 800b9a0:	06d1      	lsls	r1, r2, #27
 800b9a2:	bf44      	itt	mi
 800b9a4:	2320      	movmi	r3, #32
 800b9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9aa:	0713      	lsls	r3, r2, #28
 800b9ac:	bf44      	itt	mi
 800b9ae:	232b      	movmi	r3, #43	; 0x2b
 800b9b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b9b4:	f89a 3000 	ldrb.w	r3, [sl]
 800b9b8:	2b2a      	cmp	r3, #42	; 0x2a
 800b9ba:	d015      	beq.n	800b9e8 <_vfiprintf_r+0x13c>
 800b9bc:	9a07      	ldr	r2, [sp, #28]
 800b9be:	4654      	mov	r4, sl
 800b9c0:	2000      	movs	r0, #0
 800b9c2:	f04f 0c0a 	mov.w	ip, #10
 800b9c6:	4621      	mov	r1, r4
 800b9c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b9cc:	3b30      	subs	r3, #48	; 0x30
 800b9ce:	2b09      	cmp	r3, #9
 800b9d0:	d94e      	bls.n	800ba70 <_vfiprintf_r+0x1c4>
 800b9d2:	b1b0      	cbz	r0, 800ba02 <_vfiprintf_r+0x156>
 800b9d4:	9207      	str	r2, [sp, #28]
 800b9d6:	e014      	b.n	800ba02 <_vfiprintf_r+0x156>
 800b9d8:	eba0 0308 	sub.w	r3, r0, r8
 800b9dc:	fa09 f303 	lsl.w	r3, r9, r3
 800b9e0:	4313      	orrs	r3, r2
 800b9e2:	9304      	str	r3, [sp, #16]
 800b9e4:	46a2      	mov	sl, r4
 800b9e6:	e7d2      	b.n	800b98e <_vfiprintf_r+0xe2>
 800b9e8:	9b03      	ldr	r3, [sp, #12]
 800b9ea:	1d19      	adds	r1, r3, #4
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	9103      	str	r1, [sp, #12]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	bfbb      	ittet	lt
 800b9f4:	425b      	neglt	r3, r3
 800b9f6:	f042 0202 	orrlt.w	r2, r2, #2
 800b9fa:	9307      	strge	r3, [sp, #28]
 800b9fc:	9307      	strlt	r3, [sp, #28]
 800b9fe:	bfb8      	it	lt
 800ba00:	9204      	strlt	r2, [sp, #16]
 800ba02:	7823      	ldrb	r3, [r4, #0]
 800ba04:	2b2e      	cmp	r3, #46	; 0x2e
 800ba06:	d10c      	bne.n	800ba22 <_vfiprintf_r+0x176>
 800ba08:	7863      	ldrb	r3, [r4, #1]
 800ba0a:	2b2a      	cmp	r3, #42	; 0x2a
 800ba0c:	d135      	bne.n	800ba7a <_vfiprintf_r+0x1ce>
 800ba0e:	9b03      	ldr	r3, [sp, #12]
 800ba10:	1d1a      	adds	r2, r3, #4
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	9203      	str	r2, [sp, #12]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	bfb8      	it	lt
 800ba1a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ba1e:	3402      	adds	r4, #2
 800ba20:	9305      	str	r3, [sp, #20]
 800ba22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bb08 <_vfiprintf_r+0x25c>
 800ba26:	7821      	ldrb	r1, [r4, #0]
 800ba28:	2203      	movs	r2, #3
 800ba2a:	4650      	mov	r0, sl
 800ba2c:	f7f4 fc48 	bl	80002c0 <memchr>
 800ba30:	b140      	cbz	r0, 800ba44 <_vfiprintf_r+0x198>
 800ba32:	2340      	movs	r3, #64	; 0x40
 800ba34:	eba0 000a 	sub.w	r0, r0, sl
 800ba38:	fa03 f000 	lsl.w	r0, r3, r0
 800ba3c:	9b04      	ldr	r3, [sp, #16]
 800ba3e:	4303      	orrs	r3, r0
 800ba40:	3401      	adds	r4, #1
 800ba42:	9304      	str	r3, [sp, #16]
 800ba44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba48:	482c      	ldr	r0, [pc, #176]	; (800bafc <_vfiprintf_r+0x250>)
 800ba4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ba4e:	2206      	movs	r2, #6
 800ba50:	f7f4 fc36 	bl	80002c0 <memchr>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	d03f      	beq.n	800bad8 <_vfiprintf_r+0x22c>
 800ba58:	4b29      	ldr	r3, [pc, #164]	; (800bb00 <_vfiprintf_r+0x254>)
 800ba5a:	bb1b      	cbnz	r3, 800baa4 <_vfiprintf_r+0x1f8>
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	3307      	adds	r3, #7
 800ba60:	f023 0307 	bic.w	r3, r3, #7
 800ba64:	3308      	adds	r3, #8
 800ba66:	9303      	str	r3, [sp, #12]
 800ba68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba6a:	443b      	add	r3, r7
 800ba6c:	9309      	str	r3, [sp, #36]	; 0x24
 800ba6e:	e767      	b.n	800b940 <_vfiprintf_r+0x94>
 800ba70:	fb0c 3202 	mla	r2, ip, r2, r3
 800ba74:	460c      	mov	r4, r1
 800ba76:	2001      	movs	r0, #1
 800ba78:	e7a5      	b.n	800b9c6 <_vfiprintf_r+0x11a>
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	3401      	adds	r4, #1
 800ba7e:	9305      	str	r3, [sp, #20]
 800ba80:	4619      	mov	r1, r3
 800ba82:	f04f 0c0a 	mov.w	ip, #10
 800ba86:	4620      	mov	r0, r4
 800ba88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba8c:	3a30      	subs	r2, #48	; 0x30
 800ba8e:	2a09      	cmp	r2, #9
 800ba90:	d903      	bls.n	800ba9a <_vfiprintf_r+0x1ee>
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d0c5      	beq.n	800ba22 <_vfiprintf_r+0x176>
 800ba96:	9105      	str	r1, [sp, #20]
 800ba98:	e7c3      	b.n	800ba22 <_vfiprintf_r+0x176>
 800ba9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba9e:	4604      	mov	r4, r0
 800baa0:	2301      	movs	r3, #1
 800baa2:	e7f0      	b.n	800ba86 <_vfiprintf_r+0x1da>
 800baa4:	ab03      	add	r3, sp, #12
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	462a      	mov	r2, r5
 800baaa:	4b16      	ldr	r3, [pc, #88]	; (800bb04 <_vfiprintf_r+0x258>)
 800baac:	a904      	add	r1, sp, #16
 800baae:	4630      	mov	r0, r6
 800bab0:	f7fd fdc2 	bl	8009638 <_printf_float>
 800bab4:	4607      	mov	r7, r0
 800bab6:	1c78      	adds	r0, r7, #1
 800bab8:	d1d6      	bne.n	800ba68 <_vfiprintf_r+0x1bc>
 800baba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800babc:	07d9      	lsls	r1, r3, #31
 800babe:	d405      	bmi.n	800bacc <_vfiprintf_r+0x220>
 800bac0:	89ab      	ldrh	r3, [r5, #12]
 800bac2:	059a      	lsls	r2, r3, #22
 800bac4:	d402      	bmi.n	800bacc <_vfiprintf_r+0x220>
 800bac6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bac8:	f000 faaf 	bl	800c02a <__retarget_lock_release_recursive>
 800bacc:	89ab      	ldrh	r3, [r5, #12]
 800bace:	065b      	lsls	r3, r3, #25
 800bad0:	f53f af12 	bmi.w	800b8f8 <_vfiprintf_r+0x4c>
 800bad4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bad6:	e711      	b.n	800b8fc <_vfiprintf_r+0x50>
 800bad8:	ab03      	add	r3, sp, #12
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	462a      	mov	r2, r5
 800bade:	4b09      	ldr	r3, [pc, #36]	; (800bb04 <_vfiprintf_r+0x258>)
 800bae0:	a904      	add	r1, sp, #16
 800bae2:	4630      	mov	r0, r6
 800bae4:	f7fe f84c 	bl	8009b80 <_printf_i>
 800bae8:	e7e4      	b.n	800bab4 <_vfiprintf_r+0x208>
 800baea:	bf00      	nop
 800baec:	0802483c 	.word	0x0802483c
 800baf0:	0802485c 	.word	0x0802485c
 800baf4:	0802481c 	.word	0x0802481c
 800baf8:	080246c4 	.word	0x080246c4
 800bafc:	080246ce 	.word	0x080246ce
 800bb00:	08009639 	.word	0x08009639
 800bb04:	0800b889 	.word	0x0800b889
 800bb08:	080246ca 	.word	0x080246ca

0800bb0c <__swbuf_r>:
 800bb0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb0e:	460e      	mov	r6, r1
 800bb10:	4614      	mov	r4, r2
 800bb12:	4605      	mov	r5, r0
 800bb14:	b118      	cbz	r0, 800bb1e <__swbuf_r+0x12>
 800bb16:	6983      	ldr	r3, [r0, #24]
 800bb18:	b90b      	cbnz	r3, 800bb1e <__swbuf_r+0x12>
 800bb1a:	f000 f9e7 	bl	800beec <__sinit>
 800bb1e:	4b21      	ldr	r3, [pc, #132]	; (800bba4 <__swbuf_r+0x98>)
 800bb20:	429c      	cmp	r4, r3
 800bb22:	d12b      	bne.n	800bb7c <__swbuf_r+0x70>
 800bb24:	686c      	ldr	r4, [r5, #4]
 800bb26:	69a3      	ldr	r3, [r4, #24]
 800bb28:	60a3      	str	r3, [r4, #8]
 800bb2a:	89a3      	ldrh	r3, [r4, #12]
 800bb2c:	071a      	lsls	r2, r3, #28
 800bb2e:	d52f      	bpl.n	800bb90 <__swbuf_r+0x84>
 800bb30:	6923      	ldr	r3, [r4, #16]
 800bb32:	b36b      	cbz	r3, 800bb90 <__swbuf_r+0x84>
 800bb34:	6923      	ldr	r3, [r4, #16]
 800bb36:	6820      	ldr	r0, [r4, #0]
 800bb38:	1ac0      	subs	r0, r0, r3
 800bb3a:	6963      	ldr	r3, [r4, #20]
 800bb3c:	b2f6      	uxtb	r6, r6
 800bb3e:	4283      	cmp	r3, r0
 800bb40:	4637      	mov	r7, r6
 800bb42:	dc04      	bgt.n	800bb4e <__swbuf_r+0x42>
 800bb44:	4621      	mov	r1, r4
 800bb46:	4628      	mov	r0, r5
 800bb48:	f000 f93c 	bl	800bdc4 <_fflush_r>
 800bb4c:	bb30      	cbnz	r0, 800bb9c <__swbuf_r+0x90>
 800bb4e:	68a3      	ldr	r3, [r4, #8]
 800bb50:	3b01      	subs	r3, #1
 800bb52:	60a3      	str	r3, [r4, #8]
 800bb54:	6823      	ldr	r3, [r4, #0]
 800bb56:	1c5a      	adds	r2, r3, #1
 800bb58:	6022      	str	r2, [r4, #0]
 800bb5a:	701e      	strb	r6, [r3, #0]
 800bb5c:	6963      	ldr	r3, [r4, #20]
 800bb5e:	3001      	adds	r0, #1
 800bb60:	4283      	cmp	r3, r0
 800bb62:	d004      	beq.n	800bb6e <__swbuf_r+0x62>
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	07db      	lsls	r3, r3, #31
 800bb68:	d506      	bpl.n	800bb78 <__swbuf_r+0x6c>
 800bb6a:	2e0a      	cmp	r6, #10
 800bb6c:	d104      	bne.n	800bb78 <__swbuf_r+0x6c>
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4628      	mov	r0, r5
 800bb72:	f000 f927 	bl	800bdc4 <_fflush_r>
 800bb76:	b988      	cbnz	r0, 800bb9c <__swbuf_r+0x90>
 800bb78:	4638      	mov	r0, r7
 800bb7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb7c:	4b0a      	ldr	r3, [pc, #40]	; (800bba8 <__swbuf_r+0x9c>)
 800bb7e:	429c      	cmp	r4, r3
 800bb80:	d101      	bne.n	800bb86 <__swbuf_r+0x7a>
 800bb82:	68ac      	ldr	r4, [r5, #8]
 800bb84:	e7cf      	b.n	800bb26 <__swbuf_r+0x1a>
 800bb86:	4b09      	ldr	r3, [pc, #36]	; (800bbac <__swbuf_r+0xa0>)
 800bb88:	429c      	cmp	r4, r3
 800bb8a:	bf08      	it	eq
 800bb8c:	68ec      	ldreq	r4, [r5, #12]
 800bb8e:	e7ca      	b.n	800bb26 <__swbuf_r+0x1a>
 800bb90:	4621      	mov	r1, r4
 800bb92:	4628      	mov	r0, r5
 800bb94:	f000 f81a 	bl	800bbcc <__swsetup_r>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d0cb      	beq.n	800bb34 <__swbuf_r+0x28>
 800bb9c:	f04f 37ff 	mov.w	r7, #4294967295
 800bba0:	e7ea      	b.n	800bb78 <__swbuf_r+0x6c>
 800bba2:	bf00      	nop
 800bba4:	0802483c 	.word	0x0802483c
 800bba8:	0802485c 	.word	0x0802485c
 800bbac:	0802481c 	.word	0x0802481c

0800bbb0 <__ascii_wctomb>:
 800bbb0:	b149      	cbz	r1, 800bbc6 <__ascii_wctomb+0x16>
 800bbb2:	2aff      	cmp	r2, #255	; 0xff
 800bbb4:	bf85      	ittet	hi
 800bbb6:	238a      	movhi	r3, #138	; 0x8a
 800bbb8:	6003      	strhi	r3, [r0, #0]
 800bbba:	700a      	strbls	r2, [r1, #0]
 800bbbc:	f04f 30ff 	movhi.w	r0, #4294967295
 800bbc0:	bf98      	it	ls
 800bbc2:	2001      	movls	r0, #1
 800bbc4:	4770      	bx	lr
 800bbc6:	4608      	mov	r0, r1
 800bbc8:	4770      	bx	lr
	...

0800bbcc <__swsetup_r>:
 800bbcc:	4b32      	ldr	r3, [pc, #200]	; (800bc98 <__swsetup_r+0xcc>)
 800bbce:	b570      	push	{r4, r5, r6, lr}
 800bbd0:	681d      	ldr	r5, [r3, #0]
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	460c      	mov	r4, r1
 800bbd6:	b125      	cbz	r5, 800bbe2 <__swsetup_r+0x16>
 800bbd8:	69ab      	ldr	r3, [r5, #24]
 800bbda:	b913      	cbnz	r3, 800bbe2 <__swsetup_r+0x16>
 800bbdc:	4628      	mov	r0, r5
 800bbde:	f000 f985 	bl	800beec <__sinit>
 800bbe2:	4b2e      	ldr	r3, [pc, #184]	; (800bc9c <__swsetup_r+0xd0>)
 800bbe4:	429c      	cmp	r4, r3
 800bbe6:	d10f      	bne.n	800bc08 <__swsetup_r+0x3c>
 800bbe8:	686c      	ldr	r4, [r5, #4]
 800bbea:	89a3      	ldrh	r3, [r4, #12]
 800bbec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbf0:	0719      	lsls	r1, r3, #28
 800bbf2:	d42c      	bmi.n	800bc4e <__swsetup_r+0x82>
 800bbf4:	06dd      	lsls	r5, r3, #27
 800bbf6:	d411      	bmi.n	800bc1c <__swsetup_r+0x50>
 800bbf8:	2309      	movs	r3, #9
 800bbfa:	6033      	str	r3, [r6, #0]
 800bbfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bc00:	81a3      	strh	r3, [r4, #12]
 800bc02:	f04f 30ff 	mov.w	r0, #4294967295
 800bc06:	e03e      	b.n	800bc86 <__swsetup_r+0xba>
 800bc08:	4b25      	ldr	r3, [pc, #148]	; (800bca0 <__swsetup_r+0xd4>)
 800bc0a:	429c      	cmp	r4, r3
 800bc0c:	d101      	bne.n	800bc12 <__swsetup_r+0x46>
 800bc0e:	68ac      	ldr	r4, [r5, #8]
 800bc10:	e7eb      	b.n	800bbea <__swsetup_r+0x1e>
 800bc12:	4b24      	ldr	r3, [pc, #144]	; (800bca4 <__swsetup_r+0xd8>)
 800bc14:	429c      	cmp	r4, r3
 800bc16:	bf08      	it	eq
 800bc18:	68ec      	ldreq	r4, [r5, #12]
 800bc1a:	e7e6      	b.n	800bbea <__swsetup_r+0x1e>
 800bc1c:	0758      	lsls	r0, r3, #29
 800bc1e:	d512      	bpl.n	800bc46 <__swsetup_r+0x7a>
 800bc20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc22:	b141      	cbz	r1, 800bc36 <__swsetup_r+0x6a>
 800bc24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc28:	4299      	cmp	r1, r3
 800bc2a:	d002      	beq.n	800bc32 <__swsetup_r+0x66>
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	f7ff fb31 	bl	800b294 <_free_r>
 800bc32:	2300      	movs	r3, #0
 800bc34:	6363      	str	r3, [r4, #52]	; 0x34
 800bc36:	89a3      	ldrh	r3, [r4, #12]
 800bc38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bc3c:	81a3      	strh	r3, [r4, #12]
 800bc3e:	2300      	movs	r3, #0
 800bc40:	6063      	str	r3, [r4, #4]
 800bc42:	6923      	ldr	r3, [r4, #16]
 800bc44:	6023      	str	r3, [r4, #0]
 800bc46:	89a3      	ldrh	r3, [r4, #12]
 800bc48:	f043 0308 	orr.w	r3, r3, #8
 800bc4c:	81a3      	strh	r3, [r4, #12]
 800bc4e:	6923      	ldr	r3, [r4, #16]
 800bc50:	b94b      	cbnz	r3, 800bc66 <__swsetup_r+0x9a>
 800bc52:	89a3      	ldrh	r3, [r4, #12]
 800bc54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bc58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bc5c:	d003      	beq.n	800bc66 <__swsetup_r+0x9a>
 800bc5e:	4621      	mov	r1, r4
 800bc60:	4630      	mov	r0, r6
 800bc62:	f000 fa09 	bl	800c078 <__smakebuf_r>
 800bc66:	89a0      	ldrh	r0, [r4, #12]
 800bc68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bc6c:	f010 0301 	ands.w	r3, r0, #1
 800bc70:	d00a      	beq.n	800bc88 <__swsetup_r+0xbc>
 800bc72:	2300      	movs	r3, #0
 800bc74:	60a3      	str	r3, [r4, #8]
 800bc76:	6963      	ldr	r3, [r4, #20]
 800bc78:	425b      	negs	r3, r3
 800bc7a:	61a3      	str	r3, [r4, #24]
 800bc7c:	6923      	ldr	r3, [r4, #16]
 800bc7e:	b943      	cbnz	r3, 800bc92 <__swsetup_r+0xc6>
 800bc80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bc84:	d1ba      	bne.n	800bbfc <__swsetup_r+0x30>
 800bc86:	bd70      	pop	{r4, r5, r6, pc}
 800bc88:	0781      	lsls	r1, r0, #30
 800bc8a:	bf58      	it	pl
 800bc8c:	6963      	ldrpl	r3, [r4, #20]
 800bc8e:	60a3      	str	r3, [r4, #8]
 800bc90:	e7f4      	b.n	800bc7c <__swsetup_r+0xb0>
 800bc92:	2000      	movs	r0, #0
 800bc94:	e7f7      	b.n	800bc86 <__swsetup_r+0xba>
 800bc96:	bf00      	nop
 800bc98:	200000cc 	.word	0x200000cc
 800bc9c:	0802483c 	.word	0x0802483c
 800bca0:	0802485c 	.word	0x0802485c
 800bca4:	0802481c 	.word	0x0802481c

0800bca8 <abort>:
 800bca8:	b508      	push	{r3, lr}
 800bcaa:	2006      	movs	r0, #6
 800bcac:	f000 fa54 	bl	800c158 <raise>
 800bcb0:	2001      	movs	r0, #1
 800bcb2:	f000 fbb3 	bl	800c41c <_exit>
	...

0800bcb8 <__sflush_r>:
 800bcb8:	898a      	ldrh	r2, [r1, #12]
 800bcba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcbe:	4605      	mov	r5, r0
 800bcc0:	0710      	lsls	r0, r2, #28
 800bcc2:	460c      	mov	r4, r1
 800bcc4:	d458      	bmi.n	800bd78 <__sflush_r+0xc0>
 800bcc6:	684b      	ldr	r3, [r1, #4]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	dc05      	bgt.n	800bcd8 <__sflush_r+0x20>
 800bccc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	dc02      	bgt.n	800bcd8 <__sflush_r+0x20>
 800bcd2:	2000      	movs	r0, #0
 800bcd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcd8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bcda:	2e00      	cmp	r6, #0
 800bcdc:	d0f9      	beq.n	800bcd2 <__sflush_r+0x1a>
 800bcde:	2300      	movs	r3, #0
 800bce0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bce4:	682f      	ldr	r7, [r5, #0]
 800bce6:	602b      	str	r3, [r5, #0]
 800bce8:	d032      	beq.n	800bd50 <__sflush_r+0x98>
 800bcea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bcec:	89a3      	ldrh	r3, [r4, #12]
 800bcee:	075a      	lsls	r2, r3, #29
 800bcf0:	d505      	bpl.n	800bcfe <__sflush_r+0x46>
 800bcf2:	6863      	ldr	r3, [r4, #4]
 800bcf4:	1ac0      	subs	r0, r0, r3
 800bcf6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bcf8:	b10b      	cbz	r3, 800bcfe <__sflush_r+0x46>
 800bcfa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bcfc:	1ac0      	subs	r0, r0, r3
 800bcfe:	2300      	movs	r3, #0
 800bd00:	4602      	mov	r2, r0
 800bd02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bd04:	6a21      	ldr	r1, [r4, #32]
 800bd06:	4628      	mov	r0, r5
 800bd08:	47b0      	blx	r6
 800bd0a:	1c43      	adds	r3, r0, #1
 800bd0c:	89a3      	ldrh	r3, [r4, #12]
 800bd0e:	d106      	bne.n	800bd1e <__sflush_r+0x66>
 800bd10:	6829      	ldr	r1, [r5, #0]
 800bd12:	291d      	cmp	r1, #29
 800bd14:	d82c      	bhi.n	800bd70 <__sflush_r+0xb8>
 800bd16:	4a2a      	ldr	r2, [pc, #168]	; (800bdc0 <__sflush_r+0x108>)
 800bd18:	40ca      	lsrs	r2, r1
 800bd1a:	07d6      	lsls	r6, r2, #31
 800bd1c:	d528      	bpl.n	800bd70 <__sflush_r+0xb8>
 800bd1e:	2200      	movs	r2, #0
 800bd20:	6062      	str	r2, [r4, #4]
 800bd22:	04d9      	lsls	r1, r3, #19
 800bd24:	6922      	ldr	r2, [r4, #16]
 800bd26:	6022      	str	r2, [r4, #0]
 800bd28:	d504      	bpl.n	800bd34 <__sflush_r+0x7c>
 800bd2a:	1c42      	adds	r2, r0, #1
 800bd2c:	d101      	bne.n	800bd32 <__sflush_r+0x7a>
 800bd2e:	682b      	ldr	r3, [r5, #0]
 800bd30:	b903      	cbnz	r3, 800bd34 <__sflush_r+0x7c>
 800bd32:	6560      	str	r0, [r4, #84]	; 0x54
 800bd34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd36:	602f      	str	r7, [r5, #0]
 800bd38:	2900      	cmp	r1, #0
 800bd3a:	d0ca      	beq.n	800bcd2 <__sflush_r+0x1a>
 800bd3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd40:	4299      	cmp	r1, r3
 800bd42:	d002      	beq.n	800bd4a <__sflush_r+0x92>
 800bd44:	4628      	mov	r0, r5
 800bd46:	f7ff faa5 	bl	800b294 <_free_r>
 800bd4a:	2000      	movs	r0, #0
 800bd4c:	6360      	str	r0, [r4, #52]	; 0x34
 800bd4e:	e7c1      	b.n	800bcd4 <__sflush_r+0x1c>
 800bd50:	6a21      	ldr	r1, [r4, #32]
 800bd52:	2301      	movs	r3, #1
 800bd54:	4628      	mov	r0, r5
 800bd56:	47b0      	blx	r6
 800bd58:	1c41      	adds	r1, r0, #1
 800bd5a:	d1c7      	bne.n	800bcec <__sflush_r+0x34>
 800bd5c:	682b      	ldr	r3, [r5, #0]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d0c4      	beq.n	800bcec <__sflush_r+0x34>
 800bd62:	2b1d      	cmp	r3, #29
 800bd64:	d001      	beq.n	800bd6a <__sflush_r+0xb2>
 800bd66:	2b16      	cmp	r3, #22
 800bd68:	d101      	bne.n	800bd6e <__sflush_r+0xb6>
 800bd6a:	602f      	str	r7, [r5, #0]
 800bd6c:	e7b1      	b.n	800bcd2 <__sflush_r+0x1a>
 800bd6e:	89a3      	ldrh	r3, [r4, #12]
 800bd70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd74:	81a3      	strh	r3, [r4, #12]
 800bd76:	e7ad      	b.n	800bcd4 <__sflush_r+0x1c>
 800bd78:	690f      	ldr	r7, [r1, #16]
 800bd7a:	2f00      	cmp	r7, #0
 800bd7c:	d0a9      	beq.n	800bcd2 <__sflush_r+0x1a>
 800bd7e:	0793      	lsls	r3, r2, #30
 800bd80:	680e      	ldr	r6, [r1, #0]
 800bd82:	bf08      	it	eq
 800bd84:	694b      	ldreq	r3, [r1, #20]
 800bd86:	600f      	str	r7, [r1, #0]
 800bd88:	bf18      	it	ne
 800bd8a:	2300      	movne	r3, #0
 800bd8c:	eba6 0807 	sub.w	r8, r6, r7
 800bd90:	608b      	str	r3, [r1, #8]
 800bd92:	f1b8 0f00 	cmp.w	r8, #0
 800bd96:	dd9c      	ble.n	800bcd2 <__sflush_r+0x1a>
 800bd98:	6a21      	ldr	r1, [r4, #32]
 800bd9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd9c:	4643      	mov	r3, r8
 800bd9e:	463a      	mov	r2, r7
 800bda0:	4628      	mov	r0, r5
 800bda2:	47b0      	blx	r6
 800bda4:	2800      	cmp	r0, #0
 800bda6:	dc06      	bgt.n	800bdb6 <__sflush_r+0xfe>
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdae:	81a3      	strh	r3, [r4, #12]
 800bdb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdb4:	e78e      	b.n	800bcd4 <__sflush_r+0x1c>
 800bdb6:	4407      	add	r7, r0
 800bdb8:	eba8 0800 	sub.w	r8, r8, r0
 800bdbc:	e7e9      	b.n	800bd92 <__sflush_r+0xda>
 800bdbe:	bf00      	nop
 800bdc0:	20400001 	.word	0x20400001

0800bdc4 <_fflush_r>:
 800bdc4:	b538      	push	{r3, r4, r5, lr}
 800bdc6:	690b      	ldr	r3, [r1, #16]
 800bdc8:	4605      	mov	r5, r0
 800bdca:	460c      	mov	r4, r1
 800bdcc:	b913      	cbnz	r3, 800bdd4 <_fflush_r+0x10>
 800bdce:	2500      	movs	r5, #0
 800bdd0:	4628      	mov	r0, r5
 800bdd2:	bd38      	pop	{r3, r4, r5, pc}
 800bdd4:	b118      	cbz	r0, 800bdde <_fflush_r+0x1a>
 800bdd6:	6983      	ldr	r3, [r0, #24]
 800bdd8:	b90b      	cbnz	r3, 800bdde <_fflush_r+0x1a>
 800bdda:	f000 f887 	bl	800beec <__sinit>
 800bdde:	4b14      	ldr	r3, [pc, #80]	; (800be30 <_fflush_r+0x6c>)
 800bde0:	429c      	cmp	r4, r3
 800bde2:	d11b      	bne.n	800be1c <_fflush_r+0x58>
 800bde4:	686c      	ldr	r4, [r5, #4]
 800bde6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d0ef      	beq.n	800bdce <_fflush_r+0xa>
 800bdee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bdf0:	07d0      	lsls	r0, r2, #31
 800bdf2:	d404      	bmi.n	800bdfe <_fflush_r+0x3a>
 800bdf4:	0599      	lsls	r1, r3, #22
 800bdf6:	d402      	bmi.n	800bdfe <_fflush_r+0x3a>
 800bdf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdfa:	f000 f915 	bl	800c028 <__retarget_lock_acquire_recursive>
 800bdfe:	4628      	mov	r0, r5
 800be00:	4621      	mov	r1, r4
 800be02:	f7ff ff59 	bl	800bcb8 <__sflush_r>
 800be06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be08:	07da      	lsls	r2, r3, #31
 800be0a:	4605      	mov	r5, r0
 800be0c:	d4e0      	bmi.n	800bdd0 <_fflush_r+0xc>
 800be0e:	89a3      	ldrh	r3, [r4, #12]
 800be10:	059b      	lsls	r3, r3, #22
 800be12:	d4dd      	bmi.n	800bdd0 <_fflush_r+0xc>
 800be14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be16:	f000 f908 	bl	800c02a <__retarget_lock_release_recursive>
 800be1a:	e7d9      	b.n	800bdd0 <_fflush_r+0xc>
 800be1c:	4b05      	ldr	r3, [pc, #20]	; (800be34 <_fflush_r+0x70>)
 800be1e:	429c      	cmp	r4, r3
 800be20:	d101      	bne.n	800be26 <_fflush_r+0x62>
 800be22:	68ac      	ldr	r4, [r5, #8]
 800be24:	e7df      	b.n	800bde6 <_fflush_r+0x22>
 800be26:	4b04      	ldr	r3, [pc, #16]	; (800be38 <_fflush_r+0x74>)
 800be28:	429c      	cmp	r4, r3
 800be2a:	bf08      	it	eq
 800be2c:	68ec      	ldreq	r4, [r5, #12]
 800be2e:	e7da      	b.n	800bde6 <_fflush_r+0x22>
 800be30:	0802483c 	.word	0x0802483c
 800be34:	0802485c 	.word	0x0802485c
 800be38:	0802481c 	.word	0x0802481c

0800be3c <std>:
 800be3c:	2300      	movs	r3, #0
 800be3e:	b510      	push	{r4, lr}
 800be40:	4604      	mov	r4, r0
 800be42:	e9c0 3300 	strd	r3, r3, [r0]
 800be46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be4a:	6083      	str	r3, [r0, #8]
 800be4c:	8181      	strh	r1, [r0, #12]
 800be4e:	6643      	str	r3, [r0, #100]	; 0x64
 800be50:	81c2      	strh	r2, [r0, #14]
 800be52:	6183      	str	r3, [r0, #24]
 800be54:	4619      	mov	r1, r3
 800be56:	2208      	movs	r2, #8
 800be58:	305c      	adds	r0, #92	; 0x5c
 800be5a:	f7fd fb45 	bl	80094e8 <memset>
 800be5e:	4b05      	ldr	r3, [pc, #20]	; (800be74 <std+0x38>)
 800be60:	6263      	str	r3, [r4, #36]	; 0x24
 800be62:	4b05      	ldr	r3, [pc, #20]	; (800be78 <std+0x3c>)
 800be64:	62a3      	str	r3, [r4, #40]	; 0x28
 800be66:	4b05      	ldr	r3, [pc, #20]	; (800be7c <std+0x40>)
 800be68:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be6a:	4b05      	ldr	r3, [pc, #20]	; (800be80 <std+0x44>)
 800be6c:	6224      	str	r4, [r4, #32]
 800be6e:	6323      	str	r3, [r4, #48]	; 0x30
 800be70:	bd10      	pop	{r4, pc}
 800be72:	bf00      	nop
 800be74:	0800c191 	.word	0x0800c191
 800be78:	0800c1b3 	.word	0x0800c1b3
 800be7c:	0800c1eb 	.word	0x0800c1eb
 800be80:	0800c20f 	.word	0x0800c20f

0800be84 <_cleanup_r>:
 800be84:	4901      	ldr	r1, [pc, #4]	; (800be8c <_cleanup_r+0x8>)
 800be86:	f000 b8af 	b.w	800bfe8 <_fwalk_reent>
 800be8a:	bf00      	nop
 800be8c:	0800bdc5 	.word	0x0800bdc5

0800be90 <__sfmoreglue>:
 800be90:	b570      	push	{r4, r5, r6, lr}
 800be92:	2268      	movs	r2, #104	; 0x68
 800be94:	1e4d      	subs	r5, r1, #1
 800be96:	4355      	muls	r5, r2
 800be98:	460e      	mov	r6, r1
 800be9a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800be9e:	f7ff fa65 	bl	800b36c <_malloc_r>
 800bea2:	4604      	mov	r4, r0
 800bea4:	b140      	cbz	r0, 800beb8 <__sfmoreglue+0x28>
 800bea6:	2100      	movs	r1, #0
 800bea8:	e9c0 1600 	strd	r1, r6, [r0]
 800beac:	300c      	adds	r0, #12
 800beae:	60a0      	str	r0, [r4, #8]
 800beb0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800beb4:	f7fd fb18 	bl	80094e8 <memset>
 800beb8:	4620      	mov	r0, r4
 800beba:	bd70      	pop	{r4, r5, r6, pc}

0800bebc <__sfp_lock_acquire>:
 800bebc:	4801      	ldr	r0, [pc, #4]	; (800bec4 <__sfp_lock_acquire+0x8>)
 800bebe:	f000 b8b3 	b.w	800c028 <__retarget_lock_acquire_recursive>
 800bec2:	bf00      	nop
 800bec4:	20000ab5 	.word	0x20000ab5

0800bec8 <__sfp_lock_release>:
 800bec8:	4801      	ldr	r0, [pc, #4]	; (800bed0 <__sfp_lock_release+0x8>)
 800beca:	f000 b8ae 	b.w	800c02a <__retarget_lock_release_recursive>
 800bece:	bf00      	nop
 800bed0:	20000ab5 	.word	0x20000ab5

0800bed4 <__sinit_lock_acquire>:
 800bed4:	4801      	ldr	r0, [pc, #4]	; (800bedc <__sinit_lock_acquire+0x8>)
 800bed6:	f000 b8a7 	b.w	800c028 <__retarget_lock_acquire_recursive>
 800beda:	bf00      	nop
 800bedc:	20000ab6 	.word	0x20000ab6

0800bee0 <__sinit_lock_release>:
 800bee0:	4801      	ldr	r0, [pc, #4]	; (800bee8 <__sinit_lock_release+0x8>)
 800bee2:	f000 b8a2 	b.w	800c02a <__retarget_lock_release_recursive>
 800bee6:	bf00      	nop
 800bee8:	20000ab6 	.word	0x20000ab6

0800beec <__sinit>:
 800beec:	b510      	push	{r4, lr}
 800beee:	4604      	mov	r4, r0
 800bef0:	f7ff fff0 	bl	800bed4 <__sinit_lock_acquire>
 800bef4:	69a3      	ldr	r3, [r4, #24]
 800bef6:	b11b      	cbz	r3, 800bf00 <__sinit+0x14>
 800bef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800befc:	f7ff bff0 	b.w	800bee0 <__sinit_lock_release>
 800bf00:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bf04:	6523      	str	r3, [r4, #80]	; 0x50
 800bf06:	4b13      	ldr	r3, [pc, #76]	; (800bf54 <__sinit+0x68>)
 800bf08:	4a13      	ldr	r2, [pc, #76]	; (800bf58 <__sinit+0x6c>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	62a2      	str	r2, [r4, #40]	; 0x28
 800bf0e:	42a3      	cmp	r3, r4
 800bf10:	bf04      	itt	eq
 800bf12:	2301      	moveq	r3, #1
 800bf14:	61a3      	streq	r3, [r4, #24]
 800bf16:	4620      	mov	r0, r4
 800bf18:	f000 f820 	bl	800bf5c <__sfp>
 800bf1c:	6060      	str	r0, [r4, #4]
 800bf1e:	4620      	mov	r0, r4
 800bf20:	f000 f81c 	bl	800bf5c <__sfp>
 800bf24:	60a0      	str	r0, [r4, #8]
 800bf26:	4620      	mov	r0, r4
 800bf28:	f000 f818 	bl	800bf5c <__sfp>
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	60e0      	str	r0, [r4, #12]
 800bf30:	2104      	movs	r1, #4
 800bf32:	6860      	ldr	r0, [r4, #4]
 800bf34:	f7ff ff82 	bl	800be3c <std>
 800bf38:	68a0      	ldr	r0, [r4, #8]
 800bf3a:	2201      	movs	r2, #1
 800bf3c:	2109      	movs	r1, #9
 800bf3e:	f7ff ff7d 	bl	800be3c <std>
 800bf42:	68e0      	ldr	r0, [r4, #12]
 800bf44:	2202      	movs	r2, #2
 800bf46:	2112      	movs	r1, #18
 800bf48:	f7ff ff78 	bl	800be3c <std>
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	61a3      	str	r3, [r4, #24]
 800bf50:	e7d2      	b.n	800bef8 <__sinit+0xc>
 800bf52:	bf00      	nop
 800bf54:	080244a4 	.word	0x080244a4
 800bf58:	0800be85 	.word	0x0800be85

0800bf5c <__sfp>:
 800bf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf5e:	4607      	mov	r7, r0
 800bf60:	f7ff ffac 	bl	800bebc <__sfp_lock_acquire>
 800bf64:	4b1e      	ldr	r3, [pc, #120]	; (800bfe0 <__sfp+0x84>)
 800bf66:	681e      	ldr	r6, [r3, #0]
 800bf68:	69b3      	ldr	r3, [r6, #24]
 800bf6a:	b913      	cbnz	r3, 800bf72 <__sfp+0x16>
 800bf6c:	4630      	mov	r0, r6
 800bf6e:	f7ff ffbd 	bl	800beec <__sinit>
 800bf72:	3648      	adds	r6, #72	; 0x48
 800bf74:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bf78:	3b01      	subs	r3, #1
 800bf7a:	d503      	bpl.n	800bf84 <__sfp+0x28>
 800bf7c:	6833      	ldr	r3, [r6, #0]
 800bf7e:	b30b      	cbz	r3, 800bfc4 <__sfp+0x68>
 800bf80:	6836      	ldr	r6, [r6, #0]
 800bf82:	e7f7      	b.n	800bf74 <__sfp+0x18>
 800bf84:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bf88:	b9d5      	cbnz	r5, 800bfc0 <__sfp+0x64>
 800bf8a:	4b16      	ldr	r3, [pc, #88]	; (800bfe4 <__sfp+0x88>)
 800bf8c:	60e3      	str	r3, [r4, #12]
 800bf8e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bf92:	6665      	str	r5, [r4, #100]	; 0x64
 800bf94:	f000 f847 	bl	800c026 <__retarget_lock_init_recursive>
 800bf98:	f7ff ff96 	bl	800bec8 <__sfp_lock_release>
 800bf9c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bfa0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bfa4:	6025      	str	r5, [r4, #0]
 800bfa6:	61a5      	str	r5, [r4, #24]
 800bfa8:	2208      	movs	r2, #8
 800bfaa:	4629      	mov	r1, r5
 800bfac:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bfb0:	f7fd fa9a 	bl	80094e8 <memset>
 800bfb4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bfb8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bfbc:	4620      	mov	r0, r4
 800bfbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfc0:	3468      	adds	r4, #104	; 0x68
 800bfc2:	e7d9      	b.n	800bf78 <__sfp+0x1c>
 800bfc4:	2104      	movs	r1, #4
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	f7ff ff62 	bl	800be90 <__sfmoreglue>
 800bfcc:	4604      	mov	r4, r0
 800bfce:	6030      	str	r0, [r6, #0]
 800bfd0:	2800      	cmp	r0, #0
 800bfd2:	d1d5      	bne.n	800bf80 <__sfp+0x24>
 800bfd4:	f7ff ff78 	bl	800bec8 <__sfp_lock_release>
 800bfd8:	230c      	movs	r3, #12
 800bfda:	603b      	str	r3, [r7, #0]
 800bfdc:	e7ee      	b.n	800bfbc <__sfp+0x60>
 800bfde:	bf00      	nop
 800bfe0:	080244a4 	.word	0x080244a4
 800bfe4:	ffff0001 	.word	0xffff0001

0800bfe8 <_fwalk_reent>:
 800bfe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bfec:	4606      	mov	r6, r0
 800bfee:	4688      	mov	r8, r1
 800bff0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bff4:	2700      	movs	r7, #0
 800bff6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bffa:	f1b9 0901 	subs.w	r9, r9, #1
 800bffe:	d505      	bpl.n	800c00c <_fwalk_reent+0x24>
 800c000:	6824      	ldr	r4, [r4, #0]
 800c002:	2c00      	cmp	r4, #0
 800c004:	d1f7      	bne.n	800bff6 <_fwalk_reent+0xe>
 800c006:	4638      	mov	r0, r7
 800c008:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c00c:	89ab      	ldrh	r3, [r5, #12]
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d907      	bls.n	800c022 <_fwalk_reent+0x3a>
 800c012:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c016:	3301      	adds	r3, #1
 800c018:	d003      	beq.n	800c022 <_fwalk_reent+0x3a>
 800c01a:	4629      	mov	r1, r5
 800c01c:	4630      	mov	r0, r6
 800c01e:	47c0      	blx	r8
 800c020:	4307      	orrs	r7, r0
 800c022:	3568      	adds	r5, #104	; 0x68
 800c024:	e7e9      	b.n	800bffa <_fwalk_reent+0x12>

0800c026 <__retarget_lock_init_recursive>:
 800c026:	4770      	bx	lr

0800c028 <__retarget_lock_acquire_recursive>:
 800c028:	4770      	bx	lr

0800c02a <__retarget_lock_release_recursive>:
 800c02a:	4770      	bx	lr

0800c02c <__swhatbuf_r>:
 800c02c:	b570      	push	{r4, r5, r6, lr}
 800c02e:	460e      	mov	r6, r1
 800c030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c034:	2900      	cmp	r1, #0
 800c036:	b096      	sub	sp, #88	; 0x58
 800c038:	4614      	mov	r4, r2
 800c03a:	461d      	mov	r5, r3
 800c03c:	da08      	bge.n	800c050 <__swhatbuf_r+0x24>
 800c03e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c042:	2200      	movs	r2, #0
 800c044:	602a      	str	r2, [r5, #0]
 800c046:	061a      	lsls	r2, r3, #24
 800c048:	d410      	bmi.n	800c06c <__swhatbuf_r+0x40>
 800c04a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c04e:	e00e      	b.n	800c06e <__swhatbuf_r+0x42>
 800c050:	466a      	mov	r2, sp
 800c052:	f000 f903 	bl	800c25c <_fstat_r>
 800c056:	2800      	cmp	r0, #0
 800c058:	dbf1      	blt.n	800c03e <__swhatbuf_r+0x12>
 800c05a:	9a01      	ldr	r2, [sp, #4]
 800c05c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c060:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c064:	425a      	negs	r2, r3
 800c066:	415a      	adcs	r2, r3
 800c068:	602a      	str	r2, [r5, #0]
 800c06a:	e7ee      	b.n	800c04a <__swhatbuf_r+0x1e>
 800c06c:	2340      	movs	r3, #64	; 0x40
 800c06e:	2000      	movs	r0, #0
 800c070:	6023      	str	r3, [r4, #0]
 800c072:	b016      	add	sp, #88	; 0x58
 800c074:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c078 <__smakebuf_r>:
 800c078:	898b      	ldrh	r3, [r1, #12]
 800c07a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c07c:	079d      	lsls	r5, r3, #30
 800c07e:	4606      	mov	r6, r0
 800c080:	460c      	mov	r4, r1
 800c082:	d507      	bpl.n	800c094 <__smakebuf_r+0x1c>
 800c084:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c088:	6023      	str	r3, [r4, #0]
 800c08a:	6123      	str	r3, [r4, #16]
 800c08c:	2301      	movs	r3, #1
 800c08e:	6163      	str	r3, [r4, #20]
 800c090:	b002      	add	sp, #8
 800c092:	bd70      	pop	{r4, r5, r6, pc}
 800c094:	ab01      	add	r3, sp, #4
 800c096:	466a      	mov	r2, sp
 800c098:	f7ff ffc8 	bl	800c02c <__swhatbuf_r>
 800c09c:	9900      	ldr	r1, [sp, #0]
 800c09e:	4605      	mov	r5, r0
 800c0a0:	4630      	mov	r0, r6
 800c0a2:	f7ff f963 	bl	800b36c <_malloc_r>
 800c0a6:	b948      	cbnz	r0, 800c0bc <__smakebuf_r+0x44>
 800c0a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c0ac:	059a      	lsls	r2, r3, #22
 800c0ae:	d4ef      	bmi.n	800c090 <__smakebuf_r+0x18>
 800c0b0:	f023 0303 	bic.w	r3, r3, #3
 800c0b4:	f043 0302 	orr.w	r3, r3, #2
 800c0b8:	81a3      	strh	r3, [r4, #12]
 800c0ba:	e7e3      	b.n	800c084 <__smakebuf_r+0xc>
 800c0bc:	4b0d      	ldr	r3, [pc, #52]	; (800c0f4 <__smakebuf_r+0x7c>)
 800c0be:	62b3      	str	r3, [r6, #40]	; 0x28
 800c0c0:	89a3      	ldrh	r3, [r4, #12]
 800c0c2:	6020      	str	r0, [r4, #0]
 800c0c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c0c8:	81a3      	strh	r3, [r4, #12]
 800c0ca:	9b00      	ldr	r3, [sp, #0]
 800c0cc:	6163      	str	r3, [r4, #20]
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	6120      	str	r0, [r4, #16]
 800c0d2:	b15b      	cbz	r3, 800c0ec <__smakebuf_r+0x74>
 800c0d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0d8:	4630      	mov	r0, r6
 800c0da:	f000 f8d1 	bl	800c280 <_isatty_r>
 800c0de:	b128      	cbz	r0, 800c0ec <__smakebuf_r+0x74>
 800c0e0:	89a3      	ldrh	r3, [r4, #12]
 800c0e2:	f023 0303 	bic.w	r3, r3, #3
 800c0e6:	f043 0301 	orr.w	r3, r3, #1
 800c0ea:	81a3      	strh	r3, [r4, #12]
 800c0ec:	89a0      	ldrh	r0, [r4, #12]
 800c0ee:	4305      	orrs	r5, r0
 800c0f0:	81a5      	strh	r5, [r4, #12]
 800c0f2:	e7cd      	b.n	800c090 <__smakebuf_r+0x18>
 800c0f4:	0800be85 	.word	0x0800be85

0800c0f8 <_malloc_usable_size_r>:
 800c0f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0fc:	1f18      	subs	r0, r3, #4
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	bfbc      	itt	lt
 800c102:	580b      	ldrlt	r3, [r1, r0]
 800c104:	18c0      	addlt	r0, r0, r3
 800c106:	4770      	bx	lr

0800c108 <_raise_r>:
 800c108:	291f      	cmp	r1, #31
 800c10a:	b538      	push	{r3, r4, r5, lr}
 800c10c:	4604      	mov	r4, r0
 800c10e:	460d      	mov	r5, r1
 800c110:	d904      	bls.n	800c11c <_raise_r+0x14>
 800c112:	2316      	movs	r3, #22
 800c114:	6003      	str	r3, [r0, #0]
 800c116:	f04f 30ff 	mov.w	r0, #4294967295
 800c11a:	bd38      	pop	{r3, r4, r5, pc}
 800c11c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c11e:	b112      	cbz	r2, 800c126 <_raise_r+0x1e>
 800c120:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c124:	b94b      	cbnz	r3, 800c13a <_raise_r+0x32>
 800c126:	4620      	mov	r0, r4
 800c128:	f000 f830 	bl	800c18c <_getpid_r>
 800c12c:	462a      	mov	r2, r5
 800c12e:	4601      	mov	r1, r0
 800c130:	4620      	mov	r0, r4
 800c132:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c136:	f000 b817 	b.w	800c168 <_kill_r>
 800c13a:	2b01      	cmp	r3, #1
 800c13c:	d00a      	beq.n	800c154 <_raise_r+0x4c>
 800c13e:	1c59      	adds	r1, r3, #1
 800c140:	d103      	bne.n	800c14a <_raise_r+0x42>
 800c142:	2316      	movs	r3, #22
 800c144:	6003      	str	r3, [r0, #0]
 800c146:	2001      	movs	r0, #1
 800c148:	e7e7      	b.n	800c11a <_raise_r+0x12>
 800c14a:	2400      	movs	r4, #0
 800c14c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c150:	4628      	mov	r0, r5
 800c152:	4798      	blx	r3
 800c154:	2000      	movs	r0, #0
 800c156:	e7e0      	b.n	800c11a <_raise_r+0x12>

0800c158 <raise>:
 800c158:	4b02      	ldr	r3, [pc, #8]	; (800c164 <raise+0xc>)
 800c15a:	4601      	mov	r1, r0
 800c15c:	6818      	ldr	r0, [r3, #0]
 800c15e:	f7ff bfd3 	b.w	800c108 <_raise_r>
 800c162:	bf00      	nop
 800c164:	200000cc 	.word	0x200000cc

0800c168 <_kill_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4d07      	ldr	r5, [pc, #28]	; (800c188 <_kill_r+0x20>)
 800c16c:	2300      	movs	r3, #0
 800c16e:	4604      	mov	r4, r0
 800c170:	4608      	mov	r0, r1
 800c172:	4611      	mov	r1, r2
 800c174:	602b      	str	r3, [r5, #0]
 800c176:	f000 f923 	bl	800c3c0 <_kill>
 800c17a:	1c43      	adds	r3, r0, #1
 800c17c:	d102      	bne.n	800c184 <_kill_r+0x1c>
 800c17e:	682b      	ldr	r3, [r5, #0]
 800c180:	b103      	cbz	r3, 800c184 <_kill_r+0x1c>
 800c182:	6023      	str	r3, [r4, #0]
 800c184:	bd38      	pop	{r3, r4, r5, pc}
 800c186:	bf00      	nop
 800c188:	20000ab0 	.word	0x20000ab0

0800c18c <_getpid_r>:
 800c18c:	f000 b908 	b.w	800c3a0 <_getpid>

0800c190 <__sread>:
 800c190:	b510      	push	{r4, lr}
 800c192:	460c      	mov	r4, r1
 800c194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c198:	f000 f894 	bl	800c2c4 <_read_r>
 800c19c:	2800      	cmp	r0, #0
 800c19e:	bfab      	itete	ge
 800c1a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c1a2:	89a3      	ldrhlt	r3, [r4, #12]
 800c1a4:	181b      	addge	r3, r3, r0
 800c1a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c1aa:	bfac      	ite	ge
 800c1ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800c1ae:	81a3      	strhlt	r3, [r4, #12]
 800c1b0:	bd10      	pop	{r4, pc}

0800c1b2 <__swrite>:
 800c1b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1b6:	461f      	mov	r7, r3
 800c1b8:	898b      	ldrh	r3, [r1, #12]
 800c1ba:	05db      	lsls	r3, r3, #23
 800c1bc:	4605      	mov	r5, r0
 800c1be:	460c      	mov	r4, r1
 800c1c0:	4616      	mov	r6, r2
 800c1c2:	d505      	bpl.n	800c1d0 <__swrite+0x1e>
 800c1c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1c8:	2302      	movs	r3, #2
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	f000 f868 	bl	800c2a0 <_lseek_r>
 800c1d0:	89a3      	ldrh	r3, [r4, #12]
 800c1d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c1da:	81a3      	strh	r3, [r4, #12]
 800c1dc:	4632      	mov	r2, r6
 800c1de:	463b      	mov	r3, r7
 800c1e0:	4628      	mov	r0, r5
 800c1e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1e6:	f000 b817 	b.w	800c218 <_write_r>

0800c1ea <__sseek>:
 800c1ea:	b510      	push	{r4, lr}
 800c1ec:	460c      	mov	r4, r1
 800c1ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1f2:	f000 f855 	bl	800c2a0 <_lseek_r>
 800c1f6:	1c43      	adds	r3, r0, #1
 800c1f8:	89a3      	ldrh	r3, [r4, #12]
 800c1fa:	bf15      	itete	ne
 800c1fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800c1fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c202:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c206:	81a3      	strheq	r3, [r4, #12]
 800c208:	bf18      	it	ne
 800c20a:	81a3      	strhne	r3, [r4, #12]
 800c20c:	bd10      	pop	{r4, pc}

0800c20e <__sclose>:
 800c20e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c212:	f000 b813 	b.w	800c23c <_close_r>
	...

0800c218 <_write_r>:
 800c218:	b538      	push	{r3, r4, r5, lr}
 800c21a:	4d07      	ldr	r5, [pc, #28]	; (800c238 <_write_r+0x20>)
 800c21c:	4604      	mov	r4, r0
 800c21e:	4608      	mov	r0, r1
 800c220:	4611      	mov	r1, r2
 800c222:	2200      	movs	r2, #0
 800c224:	602a      	str	r2, [r5, #0]
 800c226:	461a      	mov	r2, r3
 800c228:	f000 f8f0 	bl	800c40c <_write>
 800c22c:	1c43      	adds	r3, r0, #1
 800c22e:	d102      	bne.n	800c236 <_write_r+0x1e>
 800c230:	682b      	ldr	r3, [r5, #0]
 800c232:	b103      	cbz	r3, 800c236 <_write_r+0x1e>
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	bd38      	pop	{r3, r4, r5, pc}
 800c238:	20000ab0 	.word	0x20000ab0

0800c23c <_close_r>:
 800c23c:	b538      	push	{r3, r4, r5, lr}
 800c23e:	4d06      	ldr	r5, [pc, #24]	; (800c258 <_close_r+0x1c>)
 800c240:	2300      	movs	r3, #0
 800c242:	4604      	mov	r4, r0
 800c244:	4608      	mov	r0, r1
 800c246:	602b      	str	r3, [r5, #0]
 800c248:	f000 f89a 	bl	800c380 <_close>
 800c24c:	1c43      	adds	r3, r0, #1
 800c24e:	d102      	bne.n	800c256 <_close_r+0x1a>
 800c250:	682b      	ldr	r3, [r5, #0]
 800c252:	b103      	cbz	r3, 800c256 <_close_r+0x1a>
 800c254:	6023      	str	r3, [r4, #0]
 800c256:	bd38      	pop	{r3, r4, r5, pc}
 800c258:	20000ab0 	.word	0x20000ab0

0800c25c <_fstat_r>:
 800c25c:	b538      	push	{r3, r4, r5, lr}
 800c25e:	4d07      	ldr	r5, [pc, #28]	; (800c27c <_fstat_r+0x20>)
 800c260:	2300      	movs	r3, #0
 800c262:	4604      	mov	r4, r0
 800c264:	4608      	mov	r0, r1
 800c266:	4611      	mov	r1, r2
 800c268:	602b      	str	r3, [r5, #0]
 800c26a:	f000 f891 	bl	800c390 <_fstat>
 800c26e:	1c43      	adds	r3, r0, #1
 800c270:	d102      	bne.n	800c278 <_fstat_r+0x1c>
 800c272:	682b      	ldr	r3, [r5, #0]
 800c274:	b103      	cbz	r3, 800c278 <_fstat_r+0x1c>
 800c276:	6023      	str	r3, [r4, #0]
 800c278:	bd38      	pop	{r3, r4, r5, pc}
 800c27a:	bf00      	nop
 800c27c:	20000ab0 	.word	0x20000ab0

0800c280 <_isatty_r>:
 800c280:	b538      	push	{r3, r4, r5, lr}
 800c282:	4d06      	ldr	r5, [pc, #24]	; (800c29c <_isatty_r+0x1c>)
 800c284:	2300      	movs	r3, #0
 800c286:	4604      	mov	r4, r0
 800c288:	4608      	mov	r0, r1
 800c28a:	602b      	str	r3, [r5, #0]
 800c28c:	f000 f890 	bl	800c3b0 <_isatty>
 800c290:	1c43      	adds	r3, r0, #1
 800c292:	d102      	bne.n	800c29a <_isatty_r+0x1a>
 800c294:	682b      	ldr	r3, [r5, #0]
 800c296:	b103      	cbz	r3, 800c29a <_isatty_r+0x1a>
 800c298:	6023      	str	r3, [r4, #0]
 800c29a:	bd38      	pop	{r3, r4, r5, pc}
 800c29c:	20000ab0 	.word	0x20000ab0

0800c2a0 <_lseek_r>:
 800c2a0:	b538      	push	{r3, r4, r5, lr}
 800c2a2:	4d07      	ldr	r5, [pc, #28]	; (800c2c0 <_lseek_r+0x20>)
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	4608      	mov	r0, r1
 800c2a8:	4611      	mov	r1, r2
 800c2aa:	2200      	movs	r2, #0
 800c2ac:	602a      	str	r2, [r5, #0]
 800c2ae:	461a      	mov	r2, r3
 800c2b0:	f000 f88e 	bl	800c3d0 <_lseek>
 800c2b4:	1c43      	adds	r3, r0, #1
 800c2b6:	d102      	bne.n	800c2be <_lseek_r+0x1e>
 800c2b8:	682b      	ldr	r3, [r5, #0]
 800c2ba:	b103      	cbz	r3, 800c2be <_lseek_r+0x1e>
 800c2bc:	6023      	str	r3, [r4, #0]
 800c2be:	bd38      	pop	{r3, r4, r5, pc}
 800c2c0:	20000ab0 	.word	0x20000ab0

0800c2c4 <_read_r>:
 800c2c4:	b538      	push	{r3, r4, r5, lr}
 800c2c6:	4d07      	ldr	r5, [pc, #28]	; (800c2e4 <_read_r+0x20>)
 800c2c8:	4604      	mov	r4, r0
 800c2ca:	4608      	mov	r0, r1
 800c2cc:	4611      	mov	r1, r2
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	602a      	str	r2, [r5, #0]
 800c2d2:	461a      	mov	r2, r3
 800c2d4:	f000 f884 	bl	800c3e0 <_read>
 800c2d8:	1c43      	adds	r3, r0, #1
 800c2da:	d102      	bne.n	800c2e2 <_read_r+0x1e>
 800c2dc:	682b      	ldr	r3, [r5, #0]
 800c2de:	b103      	cbz	r3, 800c2e2 <_read_r+0x1e>
 800c2e0:	6023      	str	r3, [r4, #0]
 800c2e2:	bd38      	pop	{r3, r4, r5, pc}
 800c2e4:	20000ab0 	.word	0x20000ab0

0800c2e8 <roundf>:
 800c2e8:	ee10 0a10 	vmov	r0, s0
 800c2ec:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c2f0:	3a7f      	subs	r2, #127	; 0x7f
 800c2f2:	2a16      	cmp	r2, #22
 800c2f4:	dc15      	bgt.n	800c322 <roundf+0x3a>
 800c2f6:	2a00      	cmp	r2, #0
 800c2f8:	da08      	bge.n	800c30c <roundf+0x24>
 800c2fa:	3201      	adds	r2, #1
 800c2fc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c300:	d101      	bne.n	800c306 <roundf+0x1e>
 800c302:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c306:	ee00 3a10 	vmov	s0, r3
 800c30a:	4770      	bx	lr
 800c30c:	4907      	ldr	r1, [pc, #28]	; (800c32c <roundf+0x44>)
 800c30e:	4111      	asrs	r1, r2
 800c310:	4208      	tst	r0, r1
 800c312:	d0fa      	beq.n	800c30a <roundf+0x22>
 800c314:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c318:	4113      	asrs	r3, r2
 800c31a:	4403      	add	r3, r0
 800c31c:	ea23 0301 	bic.w	r3, r3, r1
 800c320:	e7f1      	b.n	800c306 <roundf+0x1e>
 800c322:	2a80      	cmp	r2, #128	; 0x80
 800c324:	d1f1      	bne.n	800c30a <roundf+0x22>
 800c326:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c32a:	4770      	bx	lr
 800c32c:	007fffff 	.word	0x007fffff

0800c330 <sqrtf>:
 800c330:	b508      	push	{r3, lr}
 800c332:	ed2d 8b02 	vpush	{d8}
 800c336:	eeb0 8a40 	vmov.f32	s16, s0
 800c33a:	f000 f817 	bl	800c36c <__ieee754_sqrtf>
 800c33e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c346:	d60c      	bvs.n	800c362 <sqrtf+0x32>
 800c348:	eddf 8a07 	vldr	s17, [pc, #28]	; 800c368 <sqrtf+0x38>
 800c34c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c354:	d505      	bpl.n	800c362 <sqrtf+0x32>
 800c356:	f000 f80d 	bl	800c374 <__errno>
 800c35a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c35e:	2321      	movs	r3, #33	; 0x21
 800c360:	6003      	str	r3, [r0, #0]
 800c362:	ecbd 8b02 	vpop	{d8}
 800c366:	bd08      	pop	{r3, pc}
 800c368:	00000000 	.word	0x00000000

0800c36c <__ieee754_sqrtf>:
 800c36c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c370:	4770      	bx	lr
	...

0800c374 <__errno>:
 800c374:	4b01      	ldr	r3, [pc, #4]	; (800c37c <__errno+0x8>)
 800c376:	6818      	ldr	r0, [r3, #0]
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	200000cc 	.word	0x200000cc

0800c380 <_close>:
 800c380:	4b02      	ldr	r3, [pc, #8]	; (800c38c <_close+0xc>)
 800c382:	2258      	movs	r2, #88	; 0x58
 800c384:	601a      	str	r2, [r3, #0]
 800c386:	f04f 30ff 	mov.w	r0, #4294967295
 800c38a:	4770      	bx	lr
 800c38c:	20000ab0 	.word	0x20000ab0

0800c390 <_fstat>:
 800c390:	4b02      	ldr	r3, [pc, #8]	; (800c39c <_fstat+0xc>)
 800c392:	2258      	movs	r2, #88	; 0x58
 800c394:	601a      	str	r2, [r3, #0]
 800c396:	f04f 30ff 	mov.w	r0, #4294967295
 800c39a:	4770      	bx	lr
 800c39c:	20000ab0 	.word	0x20000ab0

0800c3a0 <_getpid>:
 800c3a0:	4b02      	ldr	r3, [pc, #8]	; (800c3ac <_getpid+0xc>)
 800c3a2:	2258      	movs	r2, #88	; 0x58
 800c3a4:	601a      	str	r2, [r3, #0]
 800c3a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3aa:	4770      	bx	lr
 800c3ac:	20000ab0 	.word	0x20000ab0

0800c3b0 <_isatty>:
 800c3b0:	4b02      	ldr	r3, [pc, #8]	; (800c3bc <_isatty+0xc>)
 800c3b2:	2258      	movs	r2, #88	; 0x58
 800c3b4:	601a      	str	r2, [r3, #0]
 800c3b6:	2000      	movs	r0, #0
 800c3b8:	4770      	bx	lr
 800c3ba:	bf00      	nop
 800c3bc:	20000ab0 	.word	0x20000ab0

0800c3c0 <_kill>:
 800c3c0:	4b02      	ldr	r3, [pc, #8]	; (800c3cc <_kill+0xc>)
 800c3c2:	2258      	movs	r2, #88	; 0x58
 800c3c4:	601a      	str	r2, [r3, #0]
 800c3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ca:	4770      	bx	lr
 800c3cc:	20000ab0 	.word	0x20000ab0

0800c3d0 <_lseek>:
 800c3d0:	4b02      	ldr	r3, [pc, #8]	; (800c3dc <_lseek+0xc>)
 800c3d2:	2258      	movs	r2, #88	; 0x58
 800c3d4:	601a      	str	r2, [r3, #0]
 800c3d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3da:	4770      	bx	lr
 800c3dc:	20000ab0 	.word	0x20000ab0

0800c3e0 <_read>:
 800c3e0:	4b02      	ldr	r3, [pc, #8]	; (800c3ec <_read+0xc>)
 800c3e2:	2258      	movs	r2, #88	; 0x58
 800c3e4:	601a      	str	r2, [r3, #0]
 800c3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ea:	4770      	bx	lr
 800c3ec:	20000ab0 	.word	0x20000ab0

0800c3f0 <_sbrk>:
 800c3f0:	4a04      	ldr	r2, [pc, #16]	; (800c404 <_sbrk+0x14>)
 800c3f2:	6811      	ldr	r1, [r2, #0]
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	b909      	cbnz	r1, 800c3fc <_sbrk+0xc>
 800c3f8:	4903      	ldr	r1, [pc, #12]	; (800c408 <_sbrk+0x18>)
 800c3fa:	6011      	str	r1, [r2, #0]
 800c3fc:	6810      	ldr	r0, [r2, #0]
 800c3fe:	4403      	add	r3, r0
 800c400:	6013      	str	r3, [r2, #0]
 800c402:	4770      	bx	lr
 800c404:	20000ab8 	.word	0x20000ab8
 800c408:	20000ac0 	.word	0x20000ac0

0800c40c <_write>:
 800c40c:	4b02      	ldr	r3, [pc, #8]	; (800c418 <_write+0xc>)
 800c40e:	2258      	movs	r2, #88	; 0x58
 800c410:	601a      	str	r2, [r3, #0]
 800c412:	f04f 30ff 	mov.w	r0, #4294967295
 800c416:	4770      	bx	lr
 800c418:	20000ab0 	.word	0x20000ab0

0800c41c <_exit>:
 800c41c:	e7fe      	b.n	800c41c <_exit>
	...

0800c420 <_init>:
 800c420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c422:	bf00      	nop
 800c424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c426:	bc08      	pop	{r3}
 800c428:	469e      	mov	lr, r3
 800c42a:	4770      	bx	lr

0800c42c <_fini>:
 800c42c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c42e:	bf00      	nop
 800c430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c432:	bc08      	pop	{r3}
 800c434:	469e      	mov	lr, r3
 800c436:	4770      	bx	lr
