TimeQuest Timing Analyzer report for Therm_de0_nano
Thu May 15 14:52:39 2014
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 17. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Slow 1200mV 85C Model Metastability Report
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 47. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 48. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 49. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 51. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 53. Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 55. Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 56. Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Propagation Delay
 66. Minimum Propagation Delay
 67. Output Enable Times
 68. Minimum Output Enable Times
 69. Output Disable Times
 70. Minimum Output Disable Times
 71. Slow 1200mV 0C Model Metastability Report
 72. Fast 1200mV 0C Model Setup Summary
 73. Fast 1200mV 0C Model Hold Summary
 74. Fast 1200mV 0C Model Recovery Summary
 75. Fast 1200mV 0C Model Removal Summary
 76. Fast 1200mV 0C Model Minimum Pulse Width Summary
 77. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 79. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 80. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 81. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 82. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 83. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 85. Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 87. Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 88. Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Propagation Delay
 98. Minimum Propagation Delay
 99. Output Enable Times
100. Minimum Output Enable Times
101. Output Disable Times
102. Minimum Output Disable Times
103. Fast 1200mV 0C Model Metastability Report
104. Multicorner Timing Analysis Summary
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Progagation Delay
110. Minimum Progagation Delay
111. Board Trace Model Assignments
112. Input Transition Times
113. Signal Integrity Metrics (Slow 1200mv 0c Model)
114. Signal Integrity Metrics (Slow 1200mv 85c Model)
115. Signal Integrity Metrics (Fast 1200mv 0c Model)
116. Setup Transfers
117. Hold Transfers
118. Recovery Transfers
119. Removal Transfers
120. Report TCCS
121. Report RSKM
122. Unconstrained Paths
123. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; Therm_de0_nano                                    ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE22F17C6                                      ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  22.2%      ;
;     3-4 processors         ;  11.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; Therm_de0_nano.sdc ; OK     ; Thu May 15 14:52:32 2014 ;
+--------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; CLOCK_50                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_50 }                                        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; 3.125 ; 8.125  ; 50.00      ; 1         ; 2           ; 112.5 ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[3] } ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 67.500  ; 14.81 MHz ; 0.000 ; 33.750 ; 50.00      ; 27        ; 8           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|auto_generated|pll1|inclk[0] ; { PLL|altpll_component|auto_generated|pll1|clk[4] } ;
+-------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 46.42 MHz  ; 46.42 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 64.48 MHz  ; 64.48 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 128.58 MHz ; 128.58 MHz      ; CLOCK_50                                        ;      ;
; 493.58 MHz ; 493.58 MHz      ; PLL|altpll_component|auto_generated|pll1|clk[4] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -11.611 ; -121.023      ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 5.060   ; 0.000         ;
; CLOCK_50                                        ; 7.999   ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 65.474  ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.300 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.316 ; 0.000         ;
; CLOCK_50                                        ; 0.331 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.358 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.587  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 45.540 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.898 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.522 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; CLOCK_50                                        ; 9.595  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 33.496 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 49.695 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+---------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -11.611 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.462     ;
; -11.541 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.468     ;
; -11.485 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 21.327     ;
; -11.399 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 21.333     ;
; -11.318 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.169     ;
; -11.317 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.168     ;
; -11.316 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.167     ;
; -11.316 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.167     ;
; -11.314 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.165     ;
; -11.313 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.164     ;
; -11.248 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.175     ;
; -11.247 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.174     ;
; -11.246 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.173     ;
; -11.246 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.173     ;
; -11.244 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.171     ;
; -11.243 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.170     ;
; -11.233 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 21.084     ;
; -11.163 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 21.090     ;
; -11.078 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.208      ; 21.281     ;
; -11.008 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.284      ; 21.287     ;
; -9.345  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 19.278     ;
; -9.235  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 19.143     ;
; -9.052  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.985     ;
; -9.051  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.984     ;
; -9.050  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.983     ;
; -9.050  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.983     ;
; -9.048  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.981     ;
; -9.047  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.980     ;
; -8.967  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 18.900     ;
; -8.812  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 19.097     ;
; -6.832  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.765     ;
; -6.722  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 16.630     ;
; -6.539  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.472     ;
; -6.538  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.471     ;
; -6.537  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.470     ;
; -6.537  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.470     ;
; -6.535  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.468     ;
; -6.534  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.467     ;
; -6.454  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 16.387     ;
; -6.299  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 16.584     ;
; -4.115  ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 13.962     ;
; -4.029  ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 13.968     ;
; -3.285  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 13.218     ;
; -3.175  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 13.083     ;
; -2.992  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.925     ;
; -2.991  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.924     ;
; -2.990  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.923     ;
; -2.990  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.923     ;
; -2.988  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.921     ;
; -2.987  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.920     ;
; -2.907  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 12.840     ;
; -2.752  ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 13.037     ;
; -1.865  ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 11.778     ;
; -1.587  ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 11.434     ;
; -1.501  ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 11.440     ;
; -1.034  ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.149     ; 10.880     ;
; -0.948  ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.886     ;
; -0.591  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.524     ;
; -0.481  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 10.389     ;
; -0.298  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.231     ;
; -0.297  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.230     ;
; -0.296  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.229     ;
; -0.296  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.229     ;
; -0.294  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.227     ;
; -0.293  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.226     ;
; -0.219  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~37               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.140      ;
; -0.213  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 10.146     ;
; -0.193  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~38               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.114      ;
; -0.155  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 5.096      ;
; -0.087  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~36               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.008      ;
; -0.081  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~35               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 5.002      ;
; -0.080  ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 4.982      ;
; -0.060  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 5.001      ;
; -0.060  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~40               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 4.980      ;
; -0.060  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~39               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 4.981      ;
; -0.058  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.290      ; 10.343     ;
; -0.046  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.988      ;
; -0.029  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.970      ;
; -0.026  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 4.965      ;
; -0.022  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.963      ;
; -0.003  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.944      ;
; 0.018   ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.923      ;
; 0.046   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.895      ;
; 0.055   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 4.884      ;
; 0.057   ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_READ_PED_MATH      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 4.845      ;
; 0.078   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.863      ;
; 0.083   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 4.857      ;
; 0.084   ; ped_control:pedestal_control_math|state.request_read_s   ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 4.818      ;
; 0.109   ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 4.830      ;
; 0.113   ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.828      ;
; 0.132   ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.809      ;
; 0.133   ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.808      ;
; 0.141   ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.800      ;
; 0.142   ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.799      ;
; 0.174   ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~18               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 4.746      ;
; 0.177   ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 4.762      ;
; 0.185   ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 4.757      ;
; 0.198   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.743      ;
; 0.200   ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.741      ;
; 0.214   ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 4.727      ;
+---------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 5.060 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.323     ; 2.552      ;
; 5.091 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.312     ; 2.532      ;
; 5.101 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.320     ; 2.514      ;
; 5.230 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.321     ; 2.384      ;
; 5.280 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.320     ; 2.335      ;
; 5.328 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.321     ; 2.286      ;
; 5.340 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.320     ; 2.275      ;
; 5.392 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.306     ; 2.237      ;
; 5.403 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.320     ; 2.212      ;
; 5.491 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.323     ; 2.121      ;
; 5.491 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.323     ; 2.121      ;
; 5.505 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.320     ; 2.110      ;
; 5.537 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.323     ; 2.075      ;
; 5.538 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 2.087      ;
; 5.538 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 2.087      ;
; 5.549 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 2.070      ;
; 5.577 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.323     ; 2.035      ;
; 5.579 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer2~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 2.046      ;
; 5.603 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 2.022      ;
; 5.606 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.306     ; 2.023      ;
; 5.610 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 2.009      ;
; 5.629 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.306     ; 2.000      ;
; 5.642 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.314     ; 1.979      ;
; 5.647 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.975      ;
; 5.674 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.306     ; 1.955      ;
; 5.674 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.321     ; 1.940      ;
; 5.694 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.275      ;
; 5.707 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.312     ; 1.916      ;
; 5.719 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.991     ; 2.258      ;
; 5.721 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.904      ;
; 5.728 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.241      ;
; 5.729 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.893      ;
; 5.730 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.239      ;
; 5.732 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer2~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.893      ;
; 5.735 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.890      ;
; 5.763 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.312     ; 1.860      ;
; 5.785 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.184      ;
; 5.815 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.154      ;
; 5.828 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.141      ;
; 5.840 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.785      ;
; 5.840 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.782      ;
; 5.840 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.785      ;
; 5.858 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.111      ;
; 5.874 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.312     ; 1.749      ;
; 5.876 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.749      ;
; 5.888 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.312     ; 1.735      ;
; 5.911 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.714      ;
; 5.915 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer2~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.710      ;
; 5.918 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 2.065      ;
; 5.918 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.707      ;
; 5.919 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.050      ;
; 5.923 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.699      ;
; 5.936 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 2.033      ;
; 5.952 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 2.024      ;
; 5.957 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 2.019      ;
; 5.986 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.983      ;
; 5.993 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.995     ; 1.980      ;
; 6.004 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.965      ;
; 6.007 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.976      ;
; 6.009 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer2~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.310     ; 1.616      ;
; 6.039 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.321     ; 1.575      ;
; 6.042 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.995     ; 1.931      ;
; 6.051 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.932      ;
; 6.053 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.569      ;
; 6.070 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.313     ; 1.552      ;
; 6.087 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.882      ;
; 6.089 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.995     ; 1.884      ;
; 6.094 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.889      ;
; 6.098 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.871      ;
; 6.113 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.863      ;
; 6.167 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.809      ;
; 6.185 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 1.434      ;
; 6.192 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer2~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 1.427      ;
; 6.200 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.776      ;
; 6.211 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.768      ;
; 6.235 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.995     ; 1.738      ;
; 6.237 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.742      ;
; 6.239 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.740      ;
; 6.241 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.742      ;
; 6.250 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.733      ;
; 6.252 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.731      ;
; 6.255 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.995     ; 1.718      ;
; 6.262 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.714      ;
; 6.270 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.706      ;
; 6.289 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.680      ;
; 6.299 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer2~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 1.320      ;
; 6.304 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 1.315      ;
; 6.307 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.985     ; 1.676      ;
; 6.318 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.661      ;
; 6.356 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.991     ; 1.621      ;
; 6.362 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.999     ; 1.607      ;
; 6.363 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.991     ; 1.614      ;
; 6.370 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.606      ;
; 6.374 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.605      ;
; 6.442 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.992     ; 1.534      ;
; 6.459 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|bufer2~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.316     ; 1.160      ;
; 6.500 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.991     ; 1.477      ;
; 6.502 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.477      ;
; 6.503 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.991     ; 1.474      ;
; 6.511 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.989     ; 1.468      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                              ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 7.999  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.252      ; 7.168      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.023  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.243      ; 7.135      ;
; 8.218  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.240      ; 6.937      ;
; 8.218  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.240      ; 6.937      ;
; 8.218  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.240      ; 6.937      ;
; 8.218  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.240      ; 6.937      ;
; 8.218  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.240      ; 6.937      ;
; 8.704  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.255      ; 6.466      ;
; 8.724  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.247      ; 6.438      ;
; 8.724  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.247      ; 6.438      ;
; 8.724  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.247      ; 6.438      ;
; 8.724  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.247      ; 6.438      ;
; 8.724  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.247      ; 6.438      ;
; 8.751  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 5.255      ; 6.419      ;
; 12.045 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.508      ;
; 12.098 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.455      ;
; 12.161 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.392      ;
; 12.214 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.339      ;
; 12.223 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.705      ;
; 12.247 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.306      ;
; 12.263 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.665      ;
; 12.276 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.652      ;
; 12.277 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.276      ;
; 12.281 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.272      ;
; 12.300 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.253      ;
; 12.319 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.609      ;
; 12.330 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.223      ;
; 12.334 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.219      ;
; 12.339 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.589      ;
; 12.355 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.573      ;
; 12.356 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.197      ;
; 12.363 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.190      ;
; 12.379 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.549      ;
; 12.392 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.536      ;
; 12.393 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.160      ;
; 12.397 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.156      ;
; 12.397 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.156      ;
; 12.409 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.144      ;
; 12.411 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.517      ;
; 12.416 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.137      ;
; 12.431 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.497      ;
; 12.435 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.493      ;
; 12.446 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.107      ;
; 12.450 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.103      ;
; 12.450 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.103      ;
; 12.455 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.473      ;
; 12.468 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.061     ; 7.466      ;
; 12.471 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.457      ;
; 12.472 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.081      ;
; 12.479 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.074      ;
; 12.480 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.448      ;
; 12.487 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.441      ;
; 12.495 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.433      ;
; 12.506 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.422      ;
; 12.508 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[8]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.420      ;
; 12.509 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.044      ;
; 12.513 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.040      ;
; 12.513 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.040      ;
; 12.524 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.061     ; 7.410      ;
; 12.525 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.028      ;
; 12.527 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.401      ;
; 12.529 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.061     ; 7.405      ;
; 12.532 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 9.021      ;
; 12.547 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.381      ;
; 12.551 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[8]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.377      ;
; 12.559 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.369      ;
; 12.561 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.367      ;
; 12.562 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.366      ;
; 12.562 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 8.991      ;
; 12.566 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 8.987      ;
; 12.566 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 8.987      ;
; 12.570 ; beaten_pix:beaten_pixel|prev_value[6]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.358      ;
; 12.571 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[7]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.357      ;
; 12.584 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.061     ; 7.350      ;
; 12.586 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.342      ;
; 12.587 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.341      ;
; 12.588 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 8.965      ;
; 12.595 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.638      ; 8.958      ;
; 12.596 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.332      ;
; 12.599 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.329      ;
; 12.603 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.325      ;
; 12.611 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[7]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.317      ;
; 12.615 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.067     ; 7.313      ;
; 12.620 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub2[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.061     ; 7.314      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 65.474 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.959      ;
; 65.623 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.810      ;
; 65.669 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.764      ;
; 65.733 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.700      ;
; 65.762 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.671      ;
; 65.792 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.641      ;
; 65.797 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.636      ;
; 65.798 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.635      ;
; 65.813 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.620      ;
; 65.819 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.614      ;
; 65.857 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.576      ;
; 65.878 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.555      ;
; 65.901 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.532      ;
; 65.915 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.518      ;
; 65.928 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.505      ;
; 65.929 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.504      ;
; 65.935 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.498      ;
; 66.006 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.427      ;
; 66.039 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.394      ;
; 66.124 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.309      ;
; 66.310 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.123      ;
; 66.421 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.012      ;
; 66.422 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.011      ;
; 66.426 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 1.007      ;
; 66.438 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.995      ;
; 66.464 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.969      ;
; 66.504 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.929      ;
; 66.510 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.923      ;
; 66.716 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.717      ;
; 66.774 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.062     ; 0.659      ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.300 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 0.881      ;
; 0.316 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 0.898      ;
; 0.320 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 0.898      ;
; 0.334 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 0.912      ;
; 0.339 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 0.919      ;
; 0.341 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 0.919      ;
; 0.342 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 0.923      ;
; 0.343 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 0.924      ;
; 0.346 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 0.924      ;
; 0.348 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 0.929      ;
; 0.353 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 0.935      ;
; 0.358 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_all:RESET|RESET_MEM                       ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 0.939      ;
; 0.360 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 0.940      ;
; 0.372 ; SPIslave:SPI|state[1]                           ; SPIslave:SPI|state[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; SPIslave:SPI|state[0]                           ; SPIslave:SPI|state[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; simulate_bol:simulate|dalay_shift[7]            ; simulate_bol:simulate|dalay_shift[8]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; bol_640_control:bol_640_control|dalay_shift[8]  ; bol_640_control:bol_640_control|dalay_shift[9]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; simulate_bol:simulate|dalay_shift[6]            ; simulate_bol:simulate|dalay_shift[7]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; bol_640_control:bol_640_control|dalay_shift[12] ; bol_640_control:bol_640_control|dalay_shift[13]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; bol_640_control:bol_640_control|dalay_shift[11] ; bol_640_control:bol_640_control|dalay_shift[12]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; bol_640_control:bol_640_control|dalay_shift[4]  ; bol_640_control:bol_640_control|dalay_shift[5]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; bol_640_control:bol_640_control|dalay_shift[1]  ; bol_640_control:bol_640_control|dalay_shift[2]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; simulate_bol:simulate|dalay_shift[5]            ; simulate_bol:simulate|dalay_shift[6]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; simulate_bol:simulate|dalay_shift[4]            ; simulate_bol:simulate|dalay_shift[5]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; simulate_bol:simulate|dalay_shift[2]            ; simulate_bol:simulate|dalay_shift[3]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; bol_640_control:bol_640_control|dalay_shift[10] ; bol_640_control:bol_640_control|dalay_shift[11]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; bol_640_control:bol_640_control|dalay_shift[9]  ; bol_640_control:bol_640_control|dalay_shift[10]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; bol_640_control:bol_640_control|dalay_shift[7]  ; bol_640_control:bol_640_control|dalay_shift[8]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; bol_640_control:bol_640_control|dalay_shift[2]  ; bol_640_control:bol_640_control|dalay_shift[3]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; bol_640_control:bol_640_control|dalay_shift[0]  ; bol_640_control:bol_640_control|dalay_shift[1]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; simulate_bol:simulate|dalay_shift[0]            ; simulate_bol:simulate|dalay_shift[1]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; reset_all:RESET|cnt[19]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.597      ;
; 0.383 ; bol_640_control:bol_640_control|cnt_write[5]    ; bol_640_control:bol_640_control|cnt_write[5]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.604      ;
; 0.496 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.076      ;
; 0.507 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.088      ;
; 0.511 ; bol_640_control:bol_640_control|dalay_shift[5]  ; bol_640_control:bol_640_control|dalay_shift[6]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.729      ;
; 0.515 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 1.093      ;
; 0.516 ; simulate_bol:simulate|dalay_shift[1]            ; simulate_bol:simulate|dalay_shift[2]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; simulate_bol:simulate|dalay_shift[3]            ; simulate_bol:simulate|dalay_shift[4]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; bol_640_control:bol_640_control|dalay_shift[3]  ; bol_640_control:bol_640_control|dalay_shift[4]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.101      ;
; 0.522 ; SPIslave:SPI|byte_read                          ; SPIslave:SPI|state[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.742      ;
; 0.530 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.748      ;
; 0.534 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.115      ;
; 0.539 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.119      ;
; 0.548 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.130      ;
; 0.557 ; reset_all:RESET|cnt[13]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[16]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[12]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; reset_all:RESET|cnt[15]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[14]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[18]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; bol_640_control:bol_640_control|cnt_write[3]    ; bol_640_control:bol_640_control|cnt_write[3]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.783      ;
; 0.563 ; reset_all:RESET|cnt[17]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; bol_640_control:bol_640_control|cnt_write[1]    ; bol_640_control:bol_640_control|cnt_write[1]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.785      ;
; 0.565 ; reset_all:RESET|cnt[9]                          ; reset_all:RESET|cnt[9]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.784      ;
; 0.567 ; bol_640_control:bol_640_control|cnt_write[2]    ; bol_640_control:bol_640_control|cnt_write[2]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.788      ;
; 0.568 ; bol_640_control:bol_640_control|cnt_write[4]    ; bol_640_control:bol_640_control|cnt_write[4]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.789      ;
; 0.573 ; reset_all:RESET|cnt[2]                          ; reset_all:RESET|cnt[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.792      ;
; 0.576 ; reset_all:RESET|cnt[4]                          ; reset_all:RESET|cnt[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|cnt1[3]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.797      ;
; 0.577 ; reset_all:RESET|cnt[10]                         ; reset_all:RESET|cnt[10]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; reset_all:RESET|cnt[7]                          ; reset_all:RESET|cnt[7]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; reset_all:RESET|cnt[5]                          ; reset_all:RESET|cnt[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; reset_all:RESET|cnt[6]                          ; reset_all:RESET|cnt[6]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; reset_all:RESET|cnt[8]                          ; reset_all:RESET|cnt[8]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in1|cnt1[8]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.799      ;
; 0.579 ; reset_all:RESET|cnt[1]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|cnt1[7]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.800      ;
; 0.580 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 1.158      ;
; 0.580 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|cnt1[6]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.801      ;
; 0.581 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|cnt1[4]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.802      ;
; 0.582 ; reset_all:RESET|cnt[3]                          ; reset_all:RESET|cnt[3]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.801      ;
; 0.584 ; bol_640_control:bol_640_control|cnt_write[0]    ; bol_640_control:bol_640_control|cnt_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.805      ;
; 0.592 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|cnt1[0]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.814      ;
; 0.596 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in1|cnt1[1]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.817      ;
; 0.613 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.195      ;
; 0.647 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.229      ;
; 0.683 ; bol_640_control:bol_640_control|cnt_row[0]      ; bol_640_control:bol_640_control|row_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.902      ;
; 0.687 ; simulate_bol:simulate|shift[0]                  ; simulate_bol:simulate|shift[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.906      ;
; 0.688 ; simulate_bol:simulate|shift_datavalid[0]        ; simulate_bol:simulate|shift_datavalid[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.907      ;
; 0.691 ; bol_640_control:bol_640_control|cnt[11]         ; bol_640_control:bol_640_control|cnt[11]                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.909      ;
; 0.699 ; bol_640_control:bol_640_control|BL_INT          ; bol_640_control:bol_640_control|BL_INT                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 0.917      ;
; 0.710 ; reset_all:RESET|cnt[11]                         ; reset_all:RESET|cnt[11]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.929      ;
; 0.712 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|cnt1[5]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.933      ;
; 0.734 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|cnt1[2]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.955      ;
; 0.760 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.342      ;
; 0.773 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.354      ;
; 0.814 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.394      ;
; 0.814 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.391      ; 1.392      ;
; 0.819 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.399      ;
; 0.827 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.407      ;
; 0.829 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.393      ; 1.409      ;
; 0.832 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.053      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.316 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.892      ;
; 0.318 ; bufer_out_line:bufer_out_line|cnt1[4]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.897      ;
; 0.318 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.899      ;
; 0.321 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.902      ;
; 0.323 ; bufer_ped:BUFER_PED|cnt1[4]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.899      ;
; 0.324 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.900      ;
; 0.335 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.915      ;
; 0.338 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.914      ;
; 0.342 ; bufer_out_line:bufer_out_line|cnt1[1]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.919      ;
; 0.343 ; contrast:contrast|mult_contrast[0]               ; contrast:contrast|mult_contrast[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; bufer_out_line:bufer_out_line|cnt1[7]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.926      ;
; 0.348 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.929      ;
; 0.349 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.928      ;
; 0.350 ; bufer_out_line:bufer_out_line|cnt1[5]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.927      ;
; 0.356 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.932      ;
; 0.356 ; memory_control:memory_control|state.S_WRITE      ; memory_control:memory_control|state.S_WRITE                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.936      ;
; 0.357 ; memory_control:memory_control|RESET_CLK_OUT      ; memory_control:memory_control|RESET_CLK_OUT                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|state.S_READ_REQ   ; memory_control:memory_control|state.S_READ_REQ                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|state.S_READ       ; memory_control:memory_control|state.S_READ                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|state.S_WRITE_PED  ; memory_control:memory_control|state.S_WRITE_PED                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|RESET_CLK_MATH_PED ; memory_control:memory_control|RESET_CLK_MATH_PED                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|RESET_CLK_IN       ; memory_control:memory_control|RESET_CLK_IN                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; memory_control:memory_control|RESET_CLK_PED      ; memory_control:memory_control|RESET_CLK_PED                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[9]    ; ped_control:pedestal_control_math|row_addr[9]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[5]    ; ped_control:pedestal_control_math|row_addr[5]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[4]    ; ped_control:pedestal_control_math|row_addr[4]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[1]    ; ped_control:pedestal_control_math|row_addr[1]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[2]    ; ped_control:pedestal_control_math|row_addr[2]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[3]    ; ped_control:pedestal_control_math|row_addr[3]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[7]    ; ped_control:pedestal_control_math|row_addr[7]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[8]    ; ped_control:pedestal_control_math|row_addr[8]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|row_addr[6]    ; ped_control:pedestal_control_math|row_addr[6]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_act_row[0]                   ; sdram_sdram:sdram|r_act_row[0]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_bufer_en                     ; sdram_sdram:sdram|r_bufer_en                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_end_operation                ; sdram_sdram:sdram|r_end_operation                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_state[7]                     ; sdram_sdram:sdram|r_state[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_rf_pending                   ; sdram_sdram:sdram|r_rf_pending                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|state.write_s  ; ped_control:pedestal_control_math|state.write_s                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ped_control:pedestal_control_math|state.stop_s   ; ped_control:pedestal_control_math|state.stop_s                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_sdram:sdram|r_bank[1]                      ; sdram_sdram:sdram|r_bank[1]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_sdram:sdram|r_read                         ; sdram_sdram:sdram|r_read                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_sdram:sdram|r_write                        ; sdram_sdram:sdram|r_write                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; contrast:contrast|enable_shift[1]                ; contrast:contrast|enable_shift[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; contrast:contrast|enable_shift[0]                ; contrast:contrast|enable_shift[1]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; sdram_sdram:sdram|r_address[10]                  ; sdram_sdram:sdram|r_address[10]                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.360 ; bufer_in_one_line:buf_in2|cnt2[0]                ; bufer_in_one_line:buf_in2|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; bufer_in_one_line:buf_in1|cnt2[0]                ; bufer_in_one_line:buf_in1|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; sdram_sdram:sdram|r_init_counter[0]              ; sdram_sdram:sdram|r_init_counter[0]                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; contrast:contrast|enable_shift[3]                ; contrast:contrast|enable_shift[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.594      ;
; 0.378 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_contrast[7]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.381 ; contrast:contrast|mult_contrast[1]               ; contrast:contrast|mult_rezult_contrast[1]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; contrast:contrast|mult_contrast[4]               ; contrast:contrast|mult_rezult_contrast[4]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; contrast:contrast|mult_contrast[3]               ; contrast:contrast|mult_rezult_contrast[3]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; contrast:contrast|mult_contrast[6]               ; contrast:contrast|mult_rezult_contrast[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_rezult_contrast[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; ped_control:pedestal_control_math|cnt2[9]        ; ped_control:pedestal_control_math|cnt2[9]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.603      ;
; 0.397 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|cnt1[9]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.617      ;
; 0.422 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|cnt1[9]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.642      ;
; 0.504 ; contrast:contrast|enable_shift[2]                ; contrast:contrast|enable_shift[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.737      ;
; 0.504 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.087      ;
; 0.514 ; bufer_ped:BUFER_PED|cnt1[3]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 1.090      ;
; 0.516 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.099      ;
; 0.524 ; contrast:contrast|mult_contrast[5]               ; contrast:contrast|mult_rezult_contrast[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.524 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.107      ;
; 0.525 ; contrast:contrast|mult_contrast[2]               ; contrast:contrast|mult_rezult_contrast[2]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.537 ; bufer_ped:BUFER_PED|cnt1[1]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.120      ;
; 0.543 ; bufer_in_one_line:buf_in1|cnt2[6]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.087      ;
; 0.546 ; bufer_ped:BUFER_PED|cnt1[3]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.129      ;
; 0.547 ; bufer_in_one_line:buf_in1|cnt2[3]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.091      ;
; 0.548 ; bufer_ped:BUFER_PED|cnt1[4]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.131      ;
; 0.548 ; bufer_in_one_line:buf_in1|cnt2[5]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.092      ;
; 0.548 ; bufer_in_one_line:buf_in2|cnt2[3]                ; bufer_in_one_line:buf_in2|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; bufer_in_one_line:buf_in2|cnt2[6]                ; bufer_in_one_line:buf_in2|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; bufer_in_one_line:buf_in1|cnt2[6]                ; bufer_in_one_line:buf_in1|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; bufer_in_one_line:buf_in1|cnt2[8]                ; bufer_in_one_line:buf_in1|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; bufer_in_one_line:buf_in2|cnt2[2]                ; bufer_in_one_line:buf_in2|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; bufer_in_one_line:buf_in2|cnt2[5]                ; bufer_in_one_line:buf_in2|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; contrast:contrast|average[9]                     ; contrast:contrast|average[9]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; contrast:contrast|average[7]                     ; contrast:contrast|average[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.550 ; bufer_in_one_line:buf_in1|cnt2[2]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.094      ;
; 0.550 ; bufer_in_one_line:buf_in2|cnt2[4]                ; bufer_in_one_line:buf_in2|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; contrast:contrast|average[15]                    ; contrast:contrast|average[15]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; contrast:contrast|average[13]                    ; contrast:contrast|average[13]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; contrast:contrast|average[10]                    ; contrast:contrast|average[10]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; contrast:contrast|average[5]                     ; contrast:contrast|average[5]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; bufer_in_one_line:buf_in1|cnt2[7]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.095      ;
; 0.551 ; bufer_in_one_line:buf_in1|cnt2[2]                ; bufer_in_one_line:buf_in1|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; bufer_in_one_line:buf_in1|cnt2[4]                ; bufer_in_one_line:buf_in1|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; contrast:contrast|average[16]                    ; contrast:contrast|average[16]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; contrast:contrast|average[6]                     ; contrast:contrast|average[6]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; bufer_in_one_line:buf_in2|cnt2[8]                ; bufer_in_one_line:buf_in2|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; bufer_in_one_line:buf_in1|cnt2[7]                ; bufer_in_one_line:buf_in1|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; bufer_in_one_line:buf_in2|cnt2[7]                ; bufer_in_one_line:buf_in2|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; bufer_in_one_line:buf_in1|cnt2[3]                ; bufer_in_one_line:buf_in1|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; bufer_in_one_line:buf_in1|cnt2[5]                ; bufer_in_one_line:buf_in1|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.555 ; contrast:contrast|average[3]                     ; contrast:contrast|average[3]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; bufer_ped:BUFER_PED|cnt1[7]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 1.139      ;
; 0.557 ; ped_control:pedestal_control_math|cnt2[2]        ; ped_control:pedestal_control_math|cnt2[2]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.777      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.331 ; dev2:dev2|CLK                                                                                  ; dev2:dev2|CLK                          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.580      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|prev_value[0]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|prev_value[1]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|prev_value[2]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|prev_value[3]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|prev_value[4]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|prev_value[5]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[6]                                                          ; beaten_pix:beaten_pixel|prev_value[6]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|prev_value[7]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[8]                                                          ; beaten_pix:beaten_pixel|prev_value[8]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[9]                                                          ; beaten_pix:beaten_pixel|prev_value[9]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[10]                                                         ; beaten_pix:beaten_pixel|prev_value[10] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[11]                                                         ; beaten_pix:beaten_pixel|prev_value[11] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[12]                                                         ; beaten_pix:beaten_pixel|prev_value[12] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; beaten_pix:beaten_pixel|prev_value[13]                                                         ; beaten_pix:beaten_pixel|prev_value[13] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.450 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.589      ; 6.276      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.470 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.018      ;
; 0.513 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.589      ; 6.339      ;
; 0.526 ; beaten_pix:beaten_pixel|input1[2]                                                              ; beaten_pix:beaten_pixel|out_adc1[2]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.061      ; 0.744      ;
; 0.545 ; beaten_pix:beaten_pixel|input1[3]                                                              ; beaten_pix:beaten_pixel|out_adc1[3]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.061      ; 0.763      ;
; 0.545 ; beaten_pix:beaten_pixel|input1[13]                                                             ; beaten_pix:beaten_pixel|out_adc1[13]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.764      ;
; 0.571 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|state.second   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.320      ; 3.128      ;
; 0.627 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.581      ; 6.445      ;
; 0.627 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[1]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.581      ; 6.445      ;
; 0.627 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.581      ; 6.445      ;
; 0.627 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[3]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.581      ; 6.445      ;
; 0.627 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[4]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 5.581      ; 6.445      ;
; 0.632 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16] ; beaten_pix:beaten_pixel|input1[4]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.174      ; 3.043      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.318      ; 3.234      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.679 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.305      ; 3.221      ;
; 0.682 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.230      ;
; 0.682 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.230      ;
; 0.682 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.230      ;
; 0.682 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.230      ;
; 0.682 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.311      ; 3.230      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.687 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.309      ; 3.233      ;
; 0.697 ; beaten_pix:beaten_pixel|input1[5]                                                              ; beaten_pix:beaten_pixel|out_adc1[5]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.916      ;
; 0.700 ; beaten_pix:beaten_pixel|input1[9]                                                              ; beaten_pix:beaten_pixel|out_adc1[9]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.919      ;
; 0.706 ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14] ; beaten_pix:beaten_pixel|input2[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.174      ; 3.117      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[0]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[1]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[2]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.711 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.314      ; 3.262      ;
; 0.715 ; beaten_pix:beaten_pixel|input1[4]                                                              ; beaten_pix:beaten_pixel|out_adc1[4]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.061      ; 0.933      ;
; 0.730 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.308      ; 3.275      ;
; 0.734 ; beaten_pix:beaten_pixel|input1[10]                                                             ; beaten_pix:beaten_pixel|out_adc1[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.953      ;
; 0.744 ; beaten_pix:beaten_pixel|prev_value[13]                                                         ; beaten_pix:beaten_pixel|out_adc2[13]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.066      ; 0.967      ;
; 0.749 ; beaten_pix:beaten_pixel|input2[10]                                                             ; beaten_pix:beaten_pixel|out_adc2[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.063      ; 0.969      ;
; 0.753 ; beaten_pix:beaten_pixel|input2[7]                                                              ; beaten_pix:beaten_pixel|out_adc2[7]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.063      ; 0.973      ;
; 0.766 ; beaten_pix:beaten_pixel|prev_value[11]                                                         ; beaten_pix:beaten_pixel|out_adc2[11]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.066      ; 0.989      ;
; 0.776 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.167      ; 3.180      ;
; 0.777 ; beaten_pix:beaten_pixel|prev_value[10]                                                         ; beaten_pix:beaten_pixel|out_adc2[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.066      ; 1.000      ;
; 0.778 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|input1[1]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.174      ; 3.189      ;
; 0.781 ; beaten_pix:beaten_pixel|input2[5]                                                              ; beaten_pix:beaten_pixel|out_adc2[5]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.065      ; 1.003      ;
; 0.795 ; beaten_pix:beaten_pixel|input1[6]                                                              ; beaten_pix:beaten_pixel|out_adc1[6]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.050      ; 1.002      ;
; 0.804 ; beaten_pix:beaten_pixel|input2[4]                                                              ; beaten_pix:beaten_pixel|out_adc2[4]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.065      ; 1.026      ;
; 0.810 ; beaten_pix:beaten_pixel|input2[2]                                                              ; beaten_pix:beaten_pixel|out_adc2[2]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.061      ; 1.028      ;
; 0.844 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14] ; beaten_pix:beaten_pixel|input1[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.174      ; 3.255      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.358 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.387 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.606      ;
; 0.556 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.775      ;
; 0.562 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.781      ;
; 0.567 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.786      ;
; 0.571 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.790      ;
; 0.583 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.804      ;
; 0.610 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.829      ;
; 0.719 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.938      ;
; 0.784 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.003      ;
; 0.831 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.050      ;
; 0.851 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.070      ;
; 0.855 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.074      ;
; 0.915 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.134      ;
; 0.943 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.162      ;
; 0.961 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.180      ;
; 0.974 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.193      ;
; 0.978 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.197      ;
; 0.986 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.205      ;
; 0.988 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.207      ;
; 0.992 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.211      ;
; 1.027 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.246      ;
; 1.053 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.272      ;
; 1.084 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.303      ;
; 1.100 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.319      ;
; 1.109 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.328      ;
; 1.158 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.377      ;
; 1.210 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.429      ;
; 1.307 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 1.526      ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 1.587 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.252      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.373 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.472      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[3]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.384 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[9]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.147     ; 2.464      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[9]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[8]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.419 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 2.419      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 2.690 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[9]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 2.144      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[0]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.455 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 4.401      ;
; 5.469 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[5]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 4.383      ;
; 5.469 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[4]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 4.383      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[9]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[1]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[2]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[3]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[7]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[8]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.471 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[6]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 4.386      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[19]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[17]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[18]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[16]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[15]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[14]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[13]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[12]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[11]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.784 ; reset_all:RESET|RESET ; contrast:contrast|average[10]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 4.055      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[9]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[8]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[7]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[6]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[5]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[4]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[3]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[2]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.785 ; reset_all:RESET|RESET ; contrast:contrast|average[1]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.158     ; 4.052      ;
; 5.809 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.203      ; 4.389      ;
; 5.864 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_read_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 3.987      ;
; 5.864 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_write_s ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.144     ; 3.987      ;
; 6.027 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.start_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.816      ;
; 6.027 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.write_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.816      ;
; 6.027 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.read_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.816      ;
; 6.027 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.0000000000      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.816      ;
; 6.027 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.stop_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 3.816      ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                    ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 45.540 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.067     ; 4.378      ;
; 46.636 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.968      ;
; 46.754 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 2.852      ;
; 46.754 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 2.852      ;
; 46.754 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 2.852      ;
; 46.754 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 2.852      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 46.879 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.726      ;
; 47.280 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.325      ;
; 47.280 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.325      ;
; 47.280 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.380     ; 2.325      ;
; 47.310 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.294      ;
; 47.310 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.294      ;
; 47.310 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.294      ;
; 47.310 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.294      ;
; 47.310 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.294      ;
; 47.336 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.268      ;
; 47.336 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.268      ;
; 47.336 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.381     ; 2.268      ;
; 47.442 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 2.164      ;
; 47.734 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.379     ; 1.872      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.301 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.823     ; 3.861      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 92.747 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.827     ; 3.411      ;
; 97.317 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 2.606      ;
; 97.367 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.060     ; 2.558      ;
; 97.367 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.060     ; 2.558      ;
; 97.367 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.060     ; 2.558      ;
; 97.367 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.060     ; 2.558      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 97.560 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.061     ; 2.364      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
; 98.660 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.062     ; 1.263      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.117      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 1.879  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.099      ;
; 2.046  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.267      ;
; 2.046  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.267      ;
; 2.046  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.267      ;
; 2.046  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.267      ;
; 2.132  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 2.351      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.556  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.522     ; 3.191      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 6.989  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.518     ; 3.628      ;
; 51.560 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 1.700      ;
; 51.855 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 1.995      ;
; 51.948 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.086      ;
; 51.948 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.086      ;
; 51.948 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.086      ;
; 51.978 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.116      ;
; 51.978 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.116      ;
; 51.978 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.116      ;
; 51.978 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.116      ;
; 51.978 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.116      ;
; 52.007 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.146      ;
; 52.007 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.146      ;
; 52.007 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.146      ;
; 52.228 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 2.368      ;
; 52.228 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 2.368      ;
; 52.228 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 2.368      ;
; 52.228 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.047     ; 2.368      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.381 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.048     ; 2.520      ;
; 52.634 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.049     ; 2.772      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
; 53.751 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.091      ; 4.029      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.522 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.530      ; 2.229      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[1]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[2]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[3]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[4]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[5]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[6]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[7]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[8]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.573 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[9]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.795      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.666 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.006      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[1]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[2]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[3]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.841 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.057      ;
; 1.855 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.185      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[1]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[7]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[9]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[8]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[6]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[3]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[5]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[4]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.879 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[2]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.100      ;
; 1.995 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.322      ;
; 1.995 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.322      ;
; 2.038 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.368      ;
; 2.053 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_rf_pending                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.378      ;
; 2.053 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 2.378      ;
; 2.079 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.402      ;
; 2.079 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.402      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[14]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[13]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[12]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[15]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[11]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 2.506      ;
; 2.188 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.526      ;
; 2.215 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.542      ;
; 2.239 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[0]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.565      ;
; 2.239 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.565      ;
; 2.239 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_dq_masks[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.565      ;
; 2.240 ; reset_all:RESET|RESET                            ; contrast:contrast|min[13]                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.570      ;
; 2.242 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_end_operation                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.569      ;
; 2.242 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 2.569      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.255 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.578      ;
; 2.258 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_act_row[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.584      ;
; 2.258 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_bufer_en                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.584      ;
; 2.292 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_read                                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.618      ;
; 2.292 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_write                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.618      ;
; 2.292 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.618      ;
; 2.292 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.618      ;
; 2.337 ; reset_all:RESET|RESET                            ; contrast:contrast|state.idle_s~_emulated                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 2.667      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.340 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.669      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer1~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer2~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[0]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[1]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[2]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[3]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[4]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
; 2.365 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[5]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.608      ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[0]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[12]                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[13]                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[1]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[2]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[3]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[4]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[5]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[6]                                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[12]                                    ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[1]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[2]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[3]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[4]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[5]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[6]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[7]                       ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[0]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[1]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[2]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[3]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[4]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[5]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[6]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[7]                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[1]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[2]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[3]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[6]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[7]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[8]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[9]            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|state.request_read_s   ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|state.request_write_s  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|DRAM_INOUT                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_act_row[0]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_address[0]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_address[10]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_address[1]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_bufer_en                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[0]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[1]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[2]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[3]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[4]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[5]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[6]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[7]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[8]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_cnt_pix[9]                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_dq_masks[0]                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[0]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[10]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[11]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[12]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[13]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[14]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[15]                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[1]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[2]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[3]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[4]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[5]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[6]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[7]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[8]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[9]                      ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_read                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[0]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[1]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[2]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[3]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[4]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[5]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[6]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[7]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[8]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_counter[9]                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_rf_pending                           ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_state[8]                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_write                                ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[10]                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[11]                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[7]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[8]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[9]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[0]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[10]                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[11]                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[13]                                    ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[1]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[2]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[3]                                     ;
; 4.748 ; 4.964        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[4]                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[0]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[11]     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[12]     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[6]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[8]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[0]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[10]     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[13]     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[6]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[7]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[9]      ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[10]   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[11]   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[12]   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[13]   ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[1]    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[7]    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[8]    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[9]    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[0]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[10] ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[11] ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[12] ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[13] ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[1]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[2]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[3]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[5]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[6]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[7]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[8]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[9]  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.first    ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.idle     ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.second   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[10]     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[13]     ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[5]      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[7]      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[9]      ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[0]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[10]   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[11]   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[12]   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[13]   ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[1]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[2]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[3]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[4]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[5]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[6]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[7]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[8]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[9]    ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.third    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[1]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[2]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[3]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[4]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[11]     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[12]     ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[1]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[2]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[3]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[4]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[5]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[8]      ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[0]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[2]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[3]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[4]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[5]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[6]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[4]  ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[0]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[10]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[11]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[12]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[13]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[1]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[2]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[3]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[4]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[5]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[6]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[7]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[8]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[9]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[0]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[10]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[11]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[12]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[13]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[1]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[2]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[3]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[4]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[5]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[6]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[7]    ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.496 ; 33.712       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.602 ; 33.786       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.732 ; 33.732       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.732 ; 33.732       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.736 ; 33.736       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.764 ; 33.764       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 33.767 ; 33.767       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.767 ; 33.767       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.695 ; 49.989       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.696 ; 49.990       ; 0.294          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.697 ; 49.991       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.698 ; 49.992       ; 0.294          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.745 ; 5.397 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.944 ; 4.454 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.978 ; 4.493 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.142 ; 4.688 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.197 ; 4.735 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.399 ; 4.945 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.304 ; 4.848 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.339 ; 4.896 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.207 ; 4.750 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.652 ; 5.299 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.745 ; 5.397 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.667 ; 5.288 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.658 ; 5.306 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.467 ; 5.029 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.685 ; 5.298 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; 4.219 ; 4.729 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -3.249 ; -3.737 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.249 ; -3.737 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.282 ; -3.776 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.435 ; -3.960 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.491 ; -4.006 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.697 ; -4.230 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.606 ; -4.136 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.640 ; -4.183 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.509 ; -4.042 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.936 ; -4.568 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -4.025 ; -4.663 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.951 ; -4.558 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.942 ; -4.575 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.760 ; -4.310 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.968 ; -4.568 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; -3.508 ; -3.997 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 7.168 ; 7.213 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.831 ; 5.959 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.487 ; 4.518 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.425 ; 4.459 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.302 ; 4.360 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.763 ; 4.778 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.383 ; 4.380 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.930 ; 4.952 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.445 ; 4.430 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.662 ; 4.702 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.884 ; 4.964 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.831 ; 5.959 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.091 ; 5.086 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.138 ; 5.142 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 5.317 ; 5.338 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.341 ; 5.377 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.341 ; 5.377 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.167 ; 5.293 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.822 ; 4.822 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.322 ; 6.347 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.712 ; 4.702 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.643 ; 4.647 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.719 ; 5.694 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.429 ; 5.560 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.005 ; 5.039 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.264 ; 5.274 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.371 ; 5.510 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.201 ; 5.247 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.442 ; 5.549 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.965 ; 6.088 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.052 ; 6.161 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.322 ; 6.347 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.964 ; 5.979 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.748 ; 5.854 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.306 ; 5.182 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.083 ; 4.949 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.234 ; 5.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.234 ; 5.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.658 ; 4.646 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.755 ; 4.805 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.876 ; 4.853 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 5.671 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.572 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 3.772 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 3.772 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 6.147 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 8.477 ; 8.516 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 8.372 ; 8.450 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 2.446 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 3.856 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 3.856 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 6.239 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 2.372 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 2.580 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 2.557 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 6.923 ; 6.962 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.771 ; 3.824 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.952 ; 3.979 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.890 ; 3.919 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.771 ; 3.824 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.214 ; 4.225 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.849 ; 3.843 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.375 ; 4.392 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.909 ; 3.891 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.117 ; 4.152 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.328 ; 4.402 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.242 ; 5.362 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.532 ; 4.525 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.577 ; 4.578 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.744 ; 4.761 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.602 ; 4.719 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.769 ; 4.800 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.602 ; 4.719 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.273 ; 4.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.102 ; 4.103 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.168 ; 4.155 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.102 ; 4.103 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.132 ; 5.104 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.851 ; 4.974 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.449 ; 4.479 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.698 ; 4.704 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.800 ; 4.931 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.634 ; 4.675 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.866 ; 4.965 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.368 ; 5.483 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.451 ; 5.552 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.711 ; 5.731 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.368 ; 5.378 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.160 ; 5.258 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.732 ; 4.617 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.522 ; 4.396 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.113 ; 4.098 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.667 ; 4.699 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.113 ; 4.098 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.210 ; 4.255 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.325 ; 4.301 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 5.220 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.122 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 3.240 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 3.240 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 5.553 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 7.782 ; 7.819 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 7.682 ; 7.756 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 1.997 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 3.320 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 3.320 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 5.640 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 1.923 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 2.131 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 2.109 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 4.446 ;    ;    ; 4.422 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 4.316 ;    ;    ; 4.292 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.885 ; 4.752 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.439 ; 5.317 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.439 ; 5.317 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.930 ; 4.797 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.157 ; 5.037 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.952 ; 4.830 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.197 ; 5.075 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.197 ; 5.075 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.087 ; 4.954 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.885 ; 4.752 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.171 ; 5.038 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.205 ; 5.072 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.205 ; 5.072 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.965 ; 4.832 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.205 ; 5.072 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.307 ; 4.174 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.867 ; 4.745 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.867 ; 4.745 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.350 ; 4.217 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.591 ; 4.471 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.399 ; 4.277 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.635 ; 4.513 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.635 ; 4.513 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.501 ; 4.368 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.307 ; 4.174 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.582 ; 4.449 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.614 ; 4.481 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.614 ; 4.481 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.383 ; 4.250 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.614 ; 4.481 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.930     ; 5.063     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.535     ; 5.657     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.535     ; 5.657     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.982     ; 5.115     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.279     ; 5.399     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.044     ; 5.166     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.281     ; 5.403     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.281     ; 5.403     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.172     ; 5.305     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.930     ; 5.063     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.252     ; 5.385     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.286     ; 5.419     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.286     ; 5.419     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.014     ; 5.147     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.286     ; 5.419     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.345     ; 4.478     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.954     ; 5.076     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.954     ; 5.076     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.395     ; 4.528     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.704     ; 4.824     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.483     ; 4.605     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.710     ; 4.832     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.710     ; 4.832     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.577     ; 4.710     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.345     ; 4.478     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.654     ; 4.787     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.686     ; 4.819     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.686     ; 4.819     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.425     ; 4.558     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.686     ; 4.819     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+-----------+-----------------+-------------------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                      ; Note                                           ;
+-----------+-----------------+-------------------------------------------------+------------------------------------------------+
; 51.82 MHz ; 51.82 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 70.67 MHz ; 70.67 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 143.2 MHz ; 143.2 MHz       ; CLOCK_50                                        ;                                                ;
; 553.1 MHz ; 500.0 MHz       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+-------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -9.361 ; -93.979       ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 5.568  ; 0.000         ;
; CLOCK_50                                        ; 8.070  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 65.692 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.286 ; 0.000         ;
; CLOCK_50                                        ; 0.292 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.299 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.312 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.966  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 46.029 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.810 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 1.390 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; CLOCK_50                                        ; 9.593  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 33.494 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 49.715 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -9.361 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 19.227     ;
; -9.296 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 19.230     ;
; -9.243 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.137     ; 19.101     ;
; -9.164 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 19.104     ;
; -9.099 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.965     ;
; -9.096 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.962     ;
; -9.096 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.962     ;
; -9.094 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.960     ;
; -9.093 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.959     ;
; -9.092 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.958     ;
; -9.034 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.968     ;
; -9.031 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.965     ;
; -9.031 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.965     ;
; -9.029 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.963     ;
; -9.028 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.962     ;
; -9.027 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.961     ;
; -9.008 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 18.874     ;
; -8.943 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 18.877     ;
; -8.877 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.188      ; 19.060     ;
; -8.812 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.256      ; 19.063     ;
; -7.315 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 17.255     ;
; -7.211 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 17.129     ;
; -7.053 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.993     ;
; -7.050 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.990     ;
; -7.050 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.990     ;
; -7.048 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.988     ;
; -7.047 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.987     ;
; -7.046 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.986     ;
; -6.962 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 16.902     ;
; -6.831 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 17.088     ;
; -5.079 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 15.019     ;
; -4.975 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 14.893     ;
; -4.817 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.757     ;
; -4.814 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.754     ;
; -4.814 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.754     ;
; -4.812 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.752     ;
; -4.811 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.751     ;
; -4.810 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.750     ;
; -4.726 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 14.666     ;
; -4.595 ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 14.852     ;
; -2.574 ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 12.437     ;
; -2.495 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 12.440     ;
; -1.909 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.849     ;
; -1.805 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 11.723     ;
; -1.647 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.587     ;
; -1.644 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.584     ;
; -1.644 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.584     ;
; -1.642 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.582     ;
; -1.641 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.581     ;
; -1.640 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.580     ;
; -1.556 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 11.496     ;
; -1.425 ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.262      ; 11.682     ;
; -0.542 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 10.465     ;
; -0.346 ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.132     ; 10.209     ;
; -0.267 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 10.212     ;
; 0.167  ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.133     ; 9.695      ;
; 0.246  ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 9.698      ;
; 0.274  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~38               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.645      ;
; 0.332  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.626      ;
; 0.349  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~37               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.570      ;
; 0.364  ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 4.539      ;
; 0.370  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~36               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.549      ;
; 0.419  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 4.538      ;
; 0.419  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~40               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.500      ;
; 0.444  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.514      ;
; 0.455  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 4.504      ;
; 0.459  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~35               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.460      ;
; 0.465  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.493      ;
; 0.475  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 4.481      ;
; 0.475  ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_READ_PED_MATH      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 4.428      ;
; 0.484  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 9.456      ;
; 0.488  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.470      ;
; 0.491  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.467      ;
; 0.492  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~39               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.427      ;
; 0.516  ; ped_control:pedestal_control_math|state.request_read_s   ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 4.387      ;
; 0.550  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 4.406      ;
; 0.556  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.402      ;
; 0.566  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.392      ;
; 0.588  ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 9.330      ;
; 0.595  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 4.361      ;
; 0.597  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 4.360      ;
; 0.601  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.357      ;
; 0.611  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.347      ;
; 0.627  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.331      ;
; 0.627  ; ped_control:pedestal_control_math|state.request_read_s   ; memory_control:memory_control|state.S_READ_PED_MATH      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 4.276      ;
; 0.641  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~18               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.278      ;
; 0.644  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 4.313      ;
; 0.669  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.040     ; 4.286      ;
; 0.674  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.284      ;
; 0.674  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 4.285      ;
; 0.685  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 4.272      ;
; 0.695  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.263      ;
; 0.699  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.259      ;
; 0.702  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.256      ;
; 0.709  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 4.247      ;
; 0.713  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.245      ;
; 0.720  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~34               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 4.199      ;
; 0.722  ; memory_control:memory_control|state.S_WRITE_REQ          ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 4.235      ;
; 0.723  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.235      ;
; 0.725  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.037     ; 4.233      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 5.568 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.039     ; 2.328      ;
; 5.630 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.035     ; 2.270      ;
; 5.643 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.030     ; 2.262      ;
; 5.729 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 2.169      ;
; 5.788 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 2.110      ;
; 5.849 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 2.049      ;
; 5.862 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.035     ; 2.038      ;
; 5.894 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.024     ; 2.017      ;
; 5.904 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.035     ; 1.996      ;
; 5.998 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.039     ; 1.898      ;
; 5.998 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.039     ; 1.898      ;
; 6.018 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 1.880      ;
; 6.042 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.039     ; 1.854      ;
; 6.062 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.844      ;
; 6.062 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.844      ;
; 6.063 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.838      ;
; 6.065 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.038     ; 1.832      ;
; 6.094 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer2~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.028     ; 1.813      ;
; 6.097 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.024     ; 1.814      ;
; 6.101 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.805      ;
; 6.108 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.033     ; 1.794      ;
; 6.115 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.786      ;
; 6.117 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.033     ; 1.785      ;
; 6.128 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.024     ; 1.783      ;
; 6.153 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.024     ; 1.758      ;
; 6.167 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 2.052      ;
; 6.173 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 1.725      ;
; 6.198 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 2.020      ;
; 6.200 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.031     ; 1.704      ;
; 6.203 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.736     ; 2.021      ;
; 6.203 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.030     ; 1.702      ;
; 6.212 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.694      ;
; 6.226 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.993      ;
; 6.226 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer2~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.680      ;
; 6.229 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.677      ;
; 6.237 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.030     ; 1.668      ;
; 6.250 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.969      ;
; 6.272 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.946      ;
; 6.274 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.944      ;
; 6.288 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.931      ;
; 6.294 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.612      ;
; 6.310 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.596      ;
; 6.322 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.031     ; 1.582      ;
; 6.342 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.030     ; 1.563      ;
; 6.348 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.028     ; 1.559      ;
; 6.351 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.030     ; 1.554      ;
; 6.373 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.031     ; 1.531      ;
; 6.374 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.532      ;
; 6.382 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer2~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.524      ;
; 6.385 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.521      ;
; 6.389 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.830      ;
; 6.399 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.819      ;
; 6.401 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.737     ; 1.822      ;
; 6.401 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.829      ;
; 6.414 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.808      ;
; 6.445 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.774      ;
; 6.447 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.740     ; 1.773      ;
; 6.448 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.770      ;
; 6.478 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.752      ;
; 6.479 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.751      ;
; 6.483 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer2~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.029     ; 1.423      ;
; 6.497 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.031     ; 1.407      ;
; 6.502 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.740     ; 1.718      ;
; 6.503 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.037     ; 1.395      ;
; 6.513 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.031     ; 1.391      ;
; 6.534 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.740     ; 1.686      ;
; 6.536 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.686      ;
; 6.545 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.674      ;
; 6.550 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.680      ;
; 6.557 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.741     ; 1.662      ;
; 6.604 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.618      ;
; 6.622 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.279      ;
; 6.631 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.591      ;
; 6.635 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer2~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.266      ;
; 6.650 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.740     ; 1.570      ;
; 6.655 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.571      ;
; 6.668 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.740     ; 1.552      ;
; 6.668 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.558      ;
; 6.668 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.562      ;
; 6.670 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.552      ;
; 6.670 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.560      ;
; 6.670 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.560      ;
; 6.672 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.738     ; 1.550      ;
; 6.679 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.547      ;
; 6.706 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.512      ;
; 6.728 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.498      ;
; 6.729 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.730     ; 1.501      ;
; 6.729 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer2~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.172      ;
; 6.737 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.164      ;
; 6.771 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.736     ; 1.453      ;
; 6.775 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.737     ; 1.448      ;
; 6.778 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.736     ; 1.446      ;
; 6.783 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.742     ; 1.435      ;
; 6.794 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.432      ;
; 6.856 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.737     ; 1.367      ;
; 6.866 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|bufer2~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -2.034     ; 1.035      ;
; 6.897 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.736     ; 1.327      ;
; 6.903 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.736     ; 1.321      ;
; 6.904 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.322      ;
; 6.924 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.734     ; 1.302      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                              ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.070  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.637      ; 6.482      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.105  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.630      ; 6.440      ;
; 8.276  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.626      ; 6.265      ;
; 8.276  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.626      ; 6.265      ;
; 8.276  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.626      ; 6.265      ;
; 8.276  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.626      ; 6.265      ;
; 8.276  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.626      ; 6.265      ;
; 8.713  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.639      ; 5.841      ;
; 8.738  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.634      ; 5.811      ;
; 8.738  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.634      ; 5.811      ;
; 8.738  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.634      ; 5.811      ;
; 8.738  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.634      ; 5.811      ;
; 8.738  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.634      ; 5.811      ;
; 8.758  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 4.639      ; 5.796      ;
; 12.858 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.497      ;
; 12.889 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.466      ;
; 12.958 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.397      ;
; 12.989 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.366      ;
; 13.017 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.921      ;
; 13.031 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.324      ;
; 13.048 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.890      ;
; 13.058 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.297      ;
; 13.062 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.876      ;
; 13.062 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.293      ;
; 13.089 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.266      ;
; 13.093 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.845      ;
; 13.099 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.256      ;
; 13.105 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.250      ;
; 13.117 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.821      ;
; 13.131 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.224      ;
; 13.134 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.221      ;
; 13.136 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.219      ;
; 13.148 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.790      ;
; 13.148 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.207      ;
; 13.158 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.197      ;
; 13.162 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.776      ;
; 13.162 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.193      ;
; 13.165 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.773      ;
; 13.179 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.176      ;
; 13.189 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.166      ;
; 13.193 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.745      ;
; 13.199 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.156      ;
; 13.200 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.738      ;
; 13.205 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.150      ;
; 13.217 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.721      ;
; 13.222 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.716      ;
; 13.231 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.124      ;
; 13.234 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.121      ;
; 13.236 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.119      ;
; 13.248 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[8]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.690      ;
; 13.248 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.107      ;
; 13.249 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.054     ; 6.692      ;
; 13.257 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.681      ;
; 13.258 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.097      ;
; 13.262 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.676      ;
; 13.262 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.093      ;
; 13.265 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.673      ;
; 13.279 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.076      ;
; 13.284 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.054     ; 6.657      ;
; 13.286 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.058     ; 6.651      ;
; 13.289 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.066      ;
; 13.293 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[8]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.645      ;
; 13.299 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.056      ;
; 13.300 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.638      ;
; 13.301 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.637      ;
; 13.305 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.050      ;
; 13.315 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.055     ; 6.625      ;
; 13.317 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[7]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.621      ;
; 13.322 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.616      ;
; 13.331 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.024      ;
; 13.333 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.058     ; 6.604      ;
; 13.334 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.021      ;
; 13.336 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.602      ;
; 13.336 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.019      ;
; 13.338 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.600      ;
; 13.348 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[6]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.590      ;
; 13.348 ; beaten_pix:beaten_pixel|prev_value[6]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.590      ;
; 13.348 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 8.007      ;
; 13.349 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.054     ; 6.592      ;
; 13.357 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.581      ;
; 13.358 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 7.997      ;
; 13.362 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[7]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.057     ; 6.576      ;
; 13.362 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub2[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.055     ; 6.578      ;
; 13.362 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 1.440      ; 7.993      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                 ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 65.692 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.748      ;
; 65.847 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.593      ;
; 65.872 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.568      ;
; 65.924 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.516      ;
; 65.960 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.480      ;
; 65.978 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.462      ;
; 65.987 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.453      ;
; 66.005 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.435      ;
; 66.006 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.434      ;
; 66.024 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.416      ;
; 66.040 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.400      ;
; 66.060 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.380      ;
; 66.072 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.368      ;
; 66.093 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.347      ;
; 66.104 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.336      ;
; 66.106 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.334      ;
; 66.108 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.332      ;
; 66.170 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.270      ;
; 66.198 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.242      ;
; 66.278 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 1.162      ;
; 66.448 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.992      ;
; 66.541 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.899      ;
; 66.541 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.899      ;
; 66.544 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.896      ;
; 66.558 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.882      ;
; 66.572 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.868      ;
; 66.616 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.824      ;
; 66.621 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.819      ;
; 66.794 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.646      ;
; 66.857 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.055     ; 0.583      ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.286 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 0.808      ;
; 0.301 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 0.824      ;
; 0.307 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 0.825      ;
; 0.312 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_all:RESET|RESET_MEM                       ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.318 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 0.836      ;
; 0.329 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 0.851      ;
; 0.329 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 0.851      ;
; 0.329 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 0.847      ;
; 0.332 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 0.850      ;
; 0.333 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 0.855      ;
; 0.335 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 0.855      ;
; 0.336 ; reset_all:RESET|cnt[19]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.535      ;
; 0.338 ; SPIslave:SPI|state[1]                           ; SPIslave:SPI|state[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; simulate_bol:simulate|dalay_shift[7]            ; simulate_bol:simulate|dalay_shift[8]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; SPIslave:SPI|state[0]                           ; SPIslave:SPI|state[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; simulate_bol:simulate|dalay_shift[6]            ; simulate_bol:simulate|dalay_shift[7]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; simulate_bol:simulate|dalay_shift[5]            ; simulate_bol:simulate|dalay_shift[6]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; simulate_bol:simulate|dalay_shift[4]            ; simulate_bol:simulate|dalay_shift[5]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; simulate_bol:simulate|dalay_shift[2]            ; simulate_bol:simulate|dalay_shift[3]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; bol_640_control:bol_640_control|dalay_shift[11] ; bol_640_control:bol_640_control|dalay_shift[12]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; bol_640_control:bol_640_control|dalay_shift[8]  ; bol_640_control:bol_640_control|dalay_shift[9]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; bol_640_control:bol_640_control|dalay_shift[1]  ; bol_640_control:bol_640_control|dalay_shift[2]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 0.862      ;
; 0.340 ; simulate_bol:simulate|dalay_shift[0]            ; simulate_bol:simulate|dalay_shift[1]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; bol_640_control:bol_640_control|dalay_shift[12] ; bol_640_control:bol_640_control|dalay_shift[13]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; bol_640_control:bol_640_control|dalay_shift[10] ; bol_640_control:bol_640_control|dalay_shift[11]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; bol_640_control:bol_640_control|dalay_shift[4]  ; bol_640_control:bol_640_control|dalay_shift[5]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; bol_640_control:bol_640_control|dalay_shift[0]  ; bol_640_control:bol_640_control|dalay_shift[1]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; bol_640_control:bol_640_control|dalay_shift[9]  ; bol_640_control:bol_640_control|dalay_shift[10]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; bol_640_control:bol_640_control|dalay_shift[7]  ; bol_640_control:bol_640_control|dalay_shift[8]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; bol_640_control:bol_640_control|dalay_shift[2]  ; bol_640_control:bol_640_control|dalay_shift[3]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 0.864      ;
; 0.343 ; bol_640_control:bol_640_control|cnt_write[5]    ; bol_640_control:bol_640_control|cnt_write[5]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.543      ;
; 0.355 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 0.875      ;
; 0.464 ; simulate_bol:simulate|dalay_shift[1]            ; simulate_bol:simulate|dalay_shift[2]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; simulate_bol:simulate|dalay_shift[3]            ; simulate_bol:simulate|dalay_shift[4]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; bol_640_control:bol_640_control|dalay_shift[3]  ; bol_640_control:bol_640_control|dalay_shift[4]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.666      ;
; 0.472 ; SPIslave:SPI|byte_read                          ; SPIslave:SPI|state[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.672      ;
; 0.474 ; bol_640_control:bol_640_control|dalay_shift[5]  ; bol_640_control:bol_640_control|dalay_shift[6]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.673      ;
; 0.476 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 0.996      ;
; 0.481 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.003      ;
; 0.485 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.683      ;
; 0.487 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 1.005      ;
; 0.491 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 1.014      ;
; 0.500 ; reset_all:RESET|cnt[13]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[12]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[16]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[14]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; reset_all:RESET|cnt[15]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[18]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.026      ;
; 0.505 ; bol_640_control:bol_640_control|cnt_write[1]    ; bol_640_control:bol_640_control|cnt_write[1]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.705      ;
; 0.506 ; reset_all:RESET|cnt[17]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; bol_640_control:bol_640_control|cnt_write[3]    ; bol_640_control:bol_640_control|cnt_write[3]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.706      ;
; 0.507 ; reset_all:RESET|cnt[9]                          ; reset_all:RESET|cnt[9]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; bol_640_control:bol_640_control|cnt_write[2]    ; bol_640_control:bol_640_control|cnt_write[2]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.709      ;
; 0.510 ; bol_640_control:bol_640_control|cnt_write[4]    ; bol_640_control:bol_640_control|cnt_write[4]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.710      ;
; 0.515 ; reset_all:RESET|cnt[4]                          ; reset_all:RESET|cnt[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; reset_all:RESET|cnt[2]                          ; reset_all:RESET|cnt[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; reset_all:RESET|cnt[10]                         ; reset_all:RESET|cnt[10]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; reset_all:RESET|cnt[7]                          ; reset_all:RESET|cnt[7]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; reset_all:RESET|cnt[5]                          ; reset_all:RESET|cnt[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.038      ;
; 0.518 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|cnt1[3]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; reset_all:RESET|cnt[6]                          ; reset_all:RESET|cnt[6]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; reset_all:RESET|cnt[8]                          ; reset_all:RESET|cnt[8]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 1.042      ;
; 0.519 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in1|cnt1[8]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|cnt1[7]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; reset_all:RESET|cnt[1]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; reset_all:RESET|cnt[3]                          ; reset_all:RESET|cnt[3]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|cnt1[4]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.722      ;
; 0.523 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|cnt1[6]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.723      ;
; 0.524 ; bol_640_control:bol_640_control|cnt_write[0]    ; bol_640_control:bol_640_control|cnt_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.724      ;
; 0.532 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|cnt1[0]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.732      ;
; 0.534 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.733      ;
; 0.536 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in1|cnt1[1]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.736      ;
; 0.557 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.349      ; 1.075      ;
; 0.586 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 1.109      ;
; 0.613 ; simulate_bol:simulate|shift_datavalid[0]        ; simulate_bol:simulate|shift_datavalid[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.813      ;
; 0.613 ; simulate_bol:simulate|shift[0]                  ; simulate_bol:simulate|shift[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.813      ;
; 0.613 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 1.136      ;
; 0.617 ; bol_640_control:bol_640_control|cnt[11]         ; bol_640_control:bol_640_control|cnt[11]                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.817      ;
; 0.624 ; bol_640_control:bol_640_control|cnt_row[0]      ; bol_640_control:bol_640_control|row_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.824      ;
; 0.634 ; bol_640_control:bol_640_control|BL_INT          ; bol_640_control:bol_640_control|BL_INT                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.834      ;
; 0.645 ; reset_all:RESET|cnt[11]                         ; reset_all:RESET|cnt[11]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.844      ;
; 0.648 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|cnt1[5]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.848      ;
; 0.668 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|cnt1[2]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.868      ;
; 0.714 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.354      ; 1.237      ;
; 0.725 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.353      ; 1.247      ;
; 0.746 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_all:RESET|cnt[9]                          ; reset_all:RESET|cnt[10]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.955      ;
; 0.749 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; reset_all:RESET|cnt[13]                         ; reset_all:RESET|cnt[14]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; bol_640_control:bol_640_control|cnt_write[1]    ; bol_640_control:bol_640_control|cnt_write[2]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.950      ;
; 0.750 ; bol_640_control:bol_640_control|cnt_write[3]    ; bol_640_control:bol_640_control|cnt_write[4]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.950      ;
; 0.752 ; reset_all:RESET|cnt[15]                         ; reset_all:RESET|cnt[16]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.951      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.292 ; dev2:dev2|CLK                                                                                  ; dev2:dev2|CLK                          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.083      ; 0.519      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|prev_value[0]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|prev_value[1]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|prev_value[2]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|prev_value[3]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|prev_value[4]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|prev_value[5]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[6]                                                          ; beaten_pix:beaten_pixel|prev_value[6]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|prev_value[7]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[8]                                                          ; beaten_pix:beaten_pixel|prev_value[8]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[9]                                                          ; beaten_pix:beaten_pixel|prev_value[9]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[10]                                                         ; beaten_pix:beaten_pixel|prev_value[10] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[11]                                                         ; beaten_pix:beaten_pixel|prev_value[11] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[12]                                                         ; beaten_pix:beaten_pixel|prev_value[12] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; beaten_pix:beaten_pixel|prev_value[13]                                                         ; beaten_pix:beaten_pixel|prev_value[13] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.435 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.934      ; 5.593      ;
; 0.456 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.934      ; 5.614      ;
; 0.485 ; beaten_pix:beaten_pixel|input1[2]                                                              ; beaten_pix:beaten_pixel|out_adc1[2]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.054      ; 0.683      ;
; 0.499 ; beaten_pix:beaten_pixel|input1[13]                                                             ; beaten_pix:beaten_pixel|out_adc1[13]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; beaten_pix:beaten_pixel|input1[3]                                                              ; beaten_pix:beaten_pixel|out_adc1[3]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.054      ; 0.698      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.513 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.761      ;
; 0.586 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.929      ; 5.739      ;
; 0.586 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[1]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.929      ; 5.739      ;
; 0.586 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.929      ; 5.739      ;
; 0.586 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[3]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.929      ; 5.739      ;
; 0.586 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[4]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 4.929      ; 5.739      ;
; 0.621 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|state.second   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.030      ; 2.875      ;
; 0.634 ; beaten_pix:beaten_pixel|input1[5]                                                              ; beaten_pix:beaten_pixel|out_adc1[5]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.056      ; 0.834      ;
; 0.637 ; beaten_pix:beaten_pixel|input1[9]                                                              ; beaten_pix:beaten_pixel|out_adc1[9]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.056      ; 0.837      ;
; 0.654 ; beaten_pix:beaten_pixel|input1[4]                                                              ; beaten_pix:beaten_pixel|out_adc1[4]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.054      ; 0.852      ;
; 0.656 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16] ; beaten_pix:beaten_pixel|input1[4]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.915      ; 2.795      ;
; 0.668 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.916      ;
; 0.668 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.916      ;
; 0.668 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.916      ;
; 0.668 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.916      ;
; 0.668 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.916      ;
; 0.670 ; beaten_pix:beaten_pixel|input1[10]                                                             ; beaten_pix:beaten_pixel|out_adc1[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.056      ; 0.870      ;
; 0.678 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.021      ; 2.923      ;
; 0.680 ; beaten_pix:beaten_pixel|prev_value[13]                                                         ; beaten_pix:beaten_pixel|out_adc2[13]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.059      ; 0.883      ;
; 0.687 ; beaten_pix:beaten_pixel|input2[10]                                                             ; beaten_pix:beaten_pixel|out_adc2[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.886      ;
; 0.692 ; beaten_pix:beaten_pixel|input2[7]                                                              ; beaten_pix:beaten_pixel|out_adc2[7]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.055      ; 0.891      ;
; 0.707 ; beaten_pix:beaten_pixel|prev_value[11]                                                         ; beaten_pix:beaten_pixel|out_adc2[11]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.059      ; 0.910      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.710 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.018      ; 2.952      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.713 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.028      ; 2.965      ;
; 0.717 ; beaten_pix:beaten_pixel|prev_value[10]                                                         ; beaten_pix:beaten_pixel|out_adc2[10]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.059      ; 0.920      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.722 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.022      ; 2.968      ;
; 0.727 ; beaten_pix:beaten_pixel|input2[5]                                                              ; beaten_pix:beaten_pixel|out_adc2[5]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.058      ; 0.929      ;
; 0.731 ; beaten_pix:beaten_pixel|input1[6]                                                              ; beaten_pix:beaten_pixel|out_adc1[6]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.045      ; 0.920      ;
; 0.736 ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14] ; beaten_pix:beaten_pixel|input2[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.915      ; 2.875      ;
; 0.741 ; beaten_pix:beaten_pixel|input2[4]                                                              ; beaten_pix:beaten_pixel|out_adc2[4]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.058      ; 0.943      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[0]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[1]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[2]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.745 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 2.024      ; 2.993      ;
; 0.749 ; beaten_pix:beaten_pixel|input2[2]                                                              ; beaten_pix:beaten_pixel|out_adc2[2]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.054      ; 0.947      ;
; 0.775 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.908      ; 2.907      ;
; 0.791 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|input1[1]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.915      ; 2.930      ;
; 0.833 ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20] ; beaten_pix:beaten_pixel|prev_value[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.914      ; 2.971      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.299 ; contrast:contrast|mult_contrast[0]               ; contrast:contrast|mult_contrast[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.303 ; bufer_out_line:bufer_out_line|cnt1[4]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.822      ;
; 0.306 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.827      ;
; 0.308 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.825      ;
; 0.308 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.829      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[9]    ; ped_control:pedestal_control_math|row_addr[9]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[1]    ; ped_control:pedestal_control_math|row_addr[1]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[2]    ; ped_control:pedestal_control_math|row_addr[2]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[3]    ; ped_control:pedestal_control_math|row_addr[3]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[7]    ; ped_control:pedestal_control_math|row_addr[7]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[8]    ; ped_control:pedestal_control_math|row_addr[8]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ped_control:pedestal_control_math|row_addr[6]    ; ped_control:pedestal_control_math|row_addr[6]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_act_row[0]                   ; sdram_sdram:sdram|r_act_row[0]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_bufer_en                     ; sdram_sdram:sdram|r_bufer_en                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_end_operation                ; sdram_sdram:sdram|r_end_operation                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_read                         ; sdram_sdram:sdram|r_read                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_write                        ; sdram_sdram:sdram|r_write                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_rf_pending                   ; sdram_sdram:sdram|r_rf_pending                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_address[10]                  ; sdram_sdram:sdram|r_address[10]                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_sdram:sdram|r_bank[1]                      ; sdram_sdram:sdram|r_bank[1]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ped_control:pedestal_control_math|row_addr[5]    ; ped_control:pedestal_control_math|row_addr[5]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ped_control:pedestal_control_math|row_addr[4]    ; ped_control:pedestal_control_math|row_addr[4]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|RESET_CLK_PED      ; memory_control:memory_control|RESET_CLK_PED                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|state.S_WRITE      ; memory_control:memory_control|state.S_WRITE                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|RESET_CLK_OUT      ; memory_control:memory_control|RESET_CLK_OUT                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|state.S_READ_REQ   ; memory_control:memory_control|state.S_READ_REQ                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|state.S_READ       ; memory_control:memory_control|state.S_READ                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|state.S_WRITE_PED  ; memory_control:memory_control|state.S_WRITE_PED                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|RESET_CLK_MATH_PED ; memory_control:memory_control|RESET_CLK_MATH_PED                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; memory_control:memory_control|RESET_CLK_IN       ; memory_control:memory_control|RESET_CLK_IN                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_sdram:sdram|r_state[7]                     ; sdram_sdram:sdram|r_state[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ped_control:pedestal_control_math|state.write_s  ; ped_control:pedestal_control_math|state.write_s                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ped_control:pedestal_control_math|state.stop_s   ; ped_control:pedestal_control_math|state.stop_s                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; bufer_ped:BUFER_PED|cnt1[4]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.831      ;
; 0.316 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.833      ;
; 0.319 ; sdram_sdram:sdram|r_init_counter[0]              ; sdram_sdram:sdram|r_init_counter[0]                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; bufer_in_one_line:buf_in2|cnt2[0]                ; bufer_in_one_line:buf_in2|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; bufer_in_one_line:buf_in1|cnt2[0]                ; bufer_in_one_line:buf_in1|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.842      ;
; 0.327 ; contrast:contrast|enable_shift[1]                ; contrast:contrast|enable_shift[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; contrast:contrast|enable_shift[0]                ; contrast:contrast|enable_shift[1]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.538      ;
; 0.328 ; contrast:contrast|enable_shift[3]                ; contrast:contrast|enable_shift[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.539      ;
; 0.329 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.846      ;
; 0.332 ; bufer_out_line:bufer_out_line|cnt1[7]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.853      ;
; 0.334 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.853      ;
; 0.335 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.856      ;
; 0.336 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_contrast[7]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.536      ;
; 0.340 ; bufer_out_line:bufer_out_line|cnt1[1]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.856      ;
; 0.341 ; ped_control:pedestal_control_math|cnt2[9]        ; ped_control:pedestal_control_math|cnt2[9]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 0.861      ;
; 0.344 ; contrast:contrast|mult_contrast[6]               ; contrast:contrast|mult_rezult_contrast[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; contrast:contrast|mult_contrast[1]               ; contrast:contrast|mult_rezult_contrast[1]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; contrast:contrast|mult_contrast[4]               ; contrast:contrast|mult_rezult_contrast[4]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 0.862      ;
; 0.345 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 0.866      ;
; 0.346 ; contrast:contrast|mult_contrast[3]               ; contrast:contrast|mult_rezult_contrast[3]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_rezult_contrast[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.350 ; bufer_out_line:bufer_out_line|cnt1[5]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.866      ;
; 0.355 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|cnt1[9]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.374 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|cnt1[9]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.574      ;
; 0.455 ; contrast:contrast|enable_shift[2]                ; contrast:contrast|enable_shift[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.666      ;
; 0.470 ; contrast:contrast|mult_contrast[5]               ; contrast:contrast|mult_rezult_contrast[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.670      ;
; 0.472 ; contrast:contrast|mult_contrast[2]               ; contrast:contrast|mult_rezult_contrast[2]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.672      ;
; 0.484 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.007      ;
; 0.491 ; bufer_ped:BUFER_PED|cnt1[3]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.008      ;
; 0.493 ; contrast:contrast|average[9]                     ; contrast:contrast|average[9]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; bufer_in_one_line:buf_in1|cnt2[6]                ; bufer_in_one_line:buf_in1|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; bufer_in_one_line:buf_in1|cnt2[8]                ; bufer_in_one_line:buf_in1|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; contrast:contrast|average[7]                     ; contrast:contrast|average[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; bufer_in_one_line:buf_in2|cnt2[3]                ; bufer_in_one_line:buf_in2|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; bufer_in_one_line:buf_in2|cnt2[6]                ; bufer_in_one_line:buf_in2|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; contrast:contrast|average[10]                    ; contrast:contrast|average[10]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495 ; contrast:contrast|average[5]                     ; contrast:contrast|average[5]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; bufer_in_one_line:buf_in2|cnt2[2]                ; bufer_in_one_line:buf_in2|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; bufer_in_one_line:buf_in2|cnt2[5]                ; bufer_in_one_line:buf_in2|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.018      ;
; 0.496 ; contrast:contrast|average[15]                    ; contrast:contrast|average[15]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; contrast:contrast|average[13]                    ; contrast:contrast|average[13]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; contrast:contrast|average[6]                     ; contrast:contrast|average[6]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; bufer_in_one_line:buf_in2|cnt2[4]                ; bufer_in_one_line:buf_in2|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; bufer_in_one_line:buf_in1|cnt2[2]                ; bufer_in_one_line:buf_in1|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; bufer_in_one_line:buf_in1|cnt2[4]                ; bufer_in_one_line:buf_in1|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; contrast:contrast|average[16]                    ; contrast:contrast|average[16]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.497 ; bufer_in_one_line:buf_in2|cnt2[8]                ; bufer_in_one_line:buf_in2|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; bufer_in_one_line:buf_in1|cnt2[3]                ; bufer_in_one_line:buf_in1|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; bufer_in_one_line:buf_in1|cnt2[5]                ; bufer_in_one_line:buf_in1|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; bufer_in_one_line:buf_in1|cnt2[7]                ; bufer_in_one_line:buf_in1|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; sdram_sdram:sdram|r_rf_counter[7]                ; sdram_sdram:sdram|r_rf_counter[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; contrast:contrast|average[3]                     ; contrast:contrast|average[3]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; bufer_in_one_line:buf_in2|cnt2[7]                ; bufer_in_one_line:buf_in2|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; contrast:contrast|mult_contrast[4]               ; contrast:contrast|mult_contrast[4]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.500 ; sdram_sdram:sdram|r_rf_counter[9]                ; sdram_sdram:sdram|r_rf_counter[9]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; contrast:contrast|mult_contrast[3]               ; contrast:contrast|mult_contrast[3]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; sdram_sdram:sdram|r_rf_counter[0]                ; sdram_sdram:sdram|r_rf_counter[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram_sdram:sdram|r_rf_counter[5]                ; sdram_sdram:sdram|r_rf_counter[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; ped_control:pedestal_control_math|cnt2[2]        ; ped_control:pedestal_control_math|cnt2[2]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; contrast:contrast|mult_contrast[2]               ; contrast:contrast|mult_contrast[2]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.025      ;
; 0.503 ; contrast:contrast|mult_contrast[6]               ; contrast:contrast|mult_contrast[6]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.703      ;
; 0.503 ; ped_control:pedestal_control_math|cnt2[3]        ; ped_control:pedestal_control_math|cnt2[3]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                 ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.312 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.345 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.544      ;
; 0.499 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.698      ;
; 0.504 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.703      ;
; 0.510 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.709      ;
; 0.525 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.724      ;
; 0.527 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.726      ;
; 0.545 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.744      ;
; 0.647 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.846      ;
; 0.704 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.903      ;
; 0.743 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.942      ;
; 0.759 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.959      ;
; 0.826 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.025      ;
; 0.839 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.038      ;
; 0.849 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.048      ;
; 0.876 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.075      ;
; 0.880 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.079      ;
; 0.880 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.079      ;
; 0.887 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.086      ;
; 0.905 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.104      ;
; 0.923 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.122      ;
; 0.928 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.127      ;
; 0.969 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.168      ;
; 0.983 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.182      ;
; 0.998 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.197      ;
; 1.045 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.244      ;
; 1.072 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.271      ;
; 1.178 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 1.377      ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 1.966 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 2.879      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.630 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.144     ; 2.221      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[3]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.656 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[9]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 2.198      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[9]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[8]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.690 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 2.156      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 2.923 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[9]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 1.918      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[0]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.962 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.124     ; 3.909      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[9]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[5]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 3.892      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[4]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 3.892      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[1]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[2]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[3]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[7]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[8]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 5.975 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[6]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 3.897      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[19]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[17]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[18]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[16]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[15]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[14]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[13]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[12]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[11]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.218 ; reset_all:RESET|RESET ; contrast:contrast|average[10]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 3.636      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[9]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[8]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[7]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[6]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[5]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[4]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[3]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[2]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.220 ; reset_all:RESET|RESET ; contrast:contrast|average[1]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 3.633      ;
; 6.274 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.182      ; 3.903      ;
; 6.330 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_read_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 3.536      ;
; 6.330 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_write_s ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.129     ; 3.536      ;
; 6.473 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.start_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 3.386      ;
; 6.473 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.write_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 3.386      ;
; 6.473 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.read_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 3.386      ;
; 6.473 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.0000000000      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 3.386      ;
; 6.473 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.stop_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.136     ; 3.386      ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.029 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.068     ; 3.888      ;
; 46.955 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.641      ;
; 47.030 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.387     ; 2.568      ;
; 47.030 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.387     ; 2.568      ;
; 47.030 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.387     ; 2.568      ;
; 47.030 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.387     ; 2.568      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.170 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.427      ;
; 47.500 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.097      ;
; 47.500 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.097      ;
; 47.500 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.097      ;
; 47.526 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.070      ;
; 47.526 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.070      ;
; 47.526 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.070      ;
; 47.526 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.070      ;
; 47.526 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 2.070      ;
; 47.553 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.044      ;
; 47.553 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.044      ;
; 47.553 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.388     ; 2.044      ;
; 47.675 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.387     ; 1.923      ;
; 47.914 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.389     ; 1.682      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.057 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.466     ; 3.462      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 93.476 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -3.468     ; 3.041      ;
; 97.604 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.057     ; 2.324      ;
; 97.647 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 2.283      ;
; 97.647 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 2.283      ;
; 97.647 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 2.283      ;
; 97.647 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 2.283      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 97.819 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.056     ; 2.110      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
; 98.806 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.055     ; 1.124      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 0.810  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.009      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.703  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.903      ;
; 1.843  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.044      ;
; 1.843  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.044      ;
; 1.843  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.044      ;
; 1.843  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 2.044      ;
; 1.932  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 2.131      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 5.965  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.193     ; 2.916      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 6.346  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -3.191     ; 3.299      ;
; 51.450 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.538      ;
; 51.712 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.084     ; 1.802      ;
; 51.819 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.908      ;
; 51.819 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.908      ;
; 51.819 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.908      ;
; 51.841 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.929      ;
; 51.841 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.929      ;
; 51.841 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.929      ;
; 51.841 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.929      ;
; 51.841 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 1.929      ;
; 51.861 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.950      ;
; 51.861 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.950      ;
; 51.861 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 1.950      ;
; 52.051 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.084     ; 2.141      ;
; 52.051 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.084     ; 2.141      ;
; 52.051 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.084     ; 2.141      ;
; 52.051 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.084     ; 2.141      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.197 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.085     ; 2.286      ;
; 52.426 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.086     ; 2.514      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
; 53.383 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.072      ; 3.629      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.390 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 2.029      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[1]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[2]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[3]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[4]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[5]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[6]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[7]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[8]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.433 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[9]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.635      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.509 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.145      ; 1.818      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[1]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[2]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[3]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.678 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.872      ;
; 1.683 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 1.984      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[1]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[7]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[9]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[8]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[6]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[3]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[5]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[4]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.714 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[2]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.915      ;
; 1.832 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.129      ;
; 1.832 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.129      ;
; 1.876 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 2.176      ;
; 1.882 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_rf_pending                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.177      ;
; 1.882 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 2.177      ;
; 1.905 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.199      ;
; 1.905 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.199      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[14]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[13]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[12]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[15]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.001 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[11]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.300      ;
; 2.006 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.144      ; 2.314      ;
; 2.034 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 2.332      ;
; 2.043 ; reset_all:RESET|RESET                            ; contrast:contrast|min[13]                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 2.343      ;
; 2.062 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[0]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.358      ;
; 2.062 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.358      ;
; 2.062 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_dq_masks[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.358      ;
; 2.066 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_end_operation                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.363      ;
; 2.066 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.363      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.068 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 2.362      ;
; 2.072 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_act_row[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.368      ;
; 2.072 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_bufer_en                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.132      ; 2.368      ;
; 2.099 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_read                                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.396      ;
; 2.099 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_write                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.396      ;
; 2.099 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.396      ;
; 2.099 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 2.396      ;
; 2.136 ; reset_all:RESET|RESET                            ; contrast:contrast|state.idle_s~_emulated                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 2.436      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.148 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 2.447      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer1~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer2~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[0]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[1]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[2]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[3]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[4]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
; 2.160 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[5]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 2.378      ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[10]                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[11]                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[7]                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[8]                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[9]                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[1]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[2]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[3]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[4]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[5]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[6]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[7]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[8]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|average[9]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[0]                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[1]                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[2]                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[3]                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[4]                        ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[1]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[2]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[3]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[4]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[5]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[6]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_contrast[7]                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[0]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[1]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[2]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[3]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[4]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[5]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[6]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|mult_rezult_contrast[7]                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[1]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[2]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[3]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[6]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[7]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[8]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|row_addr[9]            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_sdram:sdram|r_init_counter[0]                      ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[0]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[12]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[13]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[1]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[2]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[3]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[4]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[5]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|a[6]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[0]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[10]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[11]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[12]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[13]                                    ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[1]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[2]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[3]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[4]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[5]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[6]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[7]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[8]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; bidirec:bidirec|b[9]                                     ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|enable_shift[5]                        ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[0]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[10]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[11]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[12]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[13]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[1]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[2]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[3]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[4]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[5]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[6]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[7]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[8]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|max[9]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[0]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[10]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[11]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[12]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[13]                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[1]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[2]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[3]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[4]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[5]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[6]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[7]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[8]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|min[9]                                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contrast:contrast|state.idle_s~_emulated                 ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[0]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[11]     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[12]     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[6]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[8]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[0]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[10]     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[13]     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[6]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[7]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[9]      ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[10]   ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[11]   ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[12]   ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[13]   ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[1]    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[7]    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[8]    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[9]    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[0]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[10] ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[11] ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[12] ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[13] ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[1]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[2]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[3]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[5]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[6]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[7]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[8]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[9]  ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.first    ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.idle     ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.second   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[2]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[3]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[4]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[7]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[8]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[0]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[10]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[11]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[12]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[13]   ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[1]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[2]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[3]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[4]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[5]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[6]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[7]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[8]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[9]    ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.third    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[10]     ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[13]     ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[1]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[2]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[3]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[4]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[5]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[7]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[9]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[11]     ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[12]     ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[1]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[2]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[3]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[4]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[5]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[8]      ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[0]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[10]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[11]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[12]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[13]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[1]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[5]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[6]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[9]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[0]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[2]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[3]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[4]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[5]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[6]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[4]  ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[0]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[10]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[11]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[12]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[13]   ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[1]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[2]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[3]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[4]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[5]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[6]    ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[7]    ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.494 ; 33.710       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.606 ; 33.790       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.731 ; 33.731       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.731 ; 33.731       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.734 ; 33.734       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.766 ; 33.766       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 33.768 ; 33.768       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.768 ; 33.768       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.715 ; 49.986       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.716 ; 49.987       ; 0.271          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[15]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[18]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[19]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[24]                         ;
; 49.726 ; 49.997       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[25]                         ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12]                         ;
; 49.727 ; 49.998       ; 0.271          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13]                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.152 ; 4.689 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.415 ; 3.853 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.445 ; 3.888 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.595 ; 4.047 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.649 ; 4.088 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.831 ; 4.301 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.738 ; 4.195 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.780 ; 4.244 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.656 ; 4.115 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.069 ; 4.601 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.152 ; 4.689 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.082 ; 4.602 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.075 ; 4.604 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.892 ; 4.366 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.095 ; 4.600 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; 3.680 ; 4.072 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -2.800 ; -3.223 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.800 ; -3.223 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.828 ; -3.256 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.969 ; -3.408 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.024 ; -3.448 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.210 ; -3.668 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.121 ; -3.567 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.161 ; -3.613 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.039 ; -3.489 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.436 ; -3.956 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.515 ; -4.040 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.448 ; -3.957 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.442 ; -3.959 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.266 ; -3.730 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.461 ; -3.954 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; -3.051 ; -3.427 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 6.491 ; 6.445 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.336 ; 5.295 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.086 ; 4.041 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.067 ; 4.021 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.946 ; 3.945 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.370 ; 4.325 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.017 ; 3.955 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.525 ; 4.460 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.083 ; 4.013 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.284 ; 4.236 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.488 ; 4.457 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.336 ; 5.295 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.656 ; 4.554 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.696 ; 4.595 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.894 ; 4.814 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.902 ; 4.867 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.902 ; 4.867 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.754 ; 4.762 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.402 ; 4.300 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.832 ; 5.724 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.301 ; 4.194 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.238 ; 4.165 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.257 ; 5.182 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.980 ; 5.034 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.572 ; 4.510 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.824 ; 4.699 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.909 ; 4.899 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.790 ; 4.745 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.001 ; 4.982 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.489 ; 5.454 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.573 ; 5.544 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.832 ; 5.724 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.488 ; 5.428 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.290 ; 5.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.817 ; 4.771 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.542 ; 4.527 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.806 ; 4.786 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.806 ; 4.786 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.271 ; 4.209 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.327 ; 4.299 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.450 ; 4.341 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 5.459 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.350 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 3.510 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 3.510 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 5.606 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 7.704 ; 7.692 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 7.599 ; 7.623 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 2.239 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 3.538 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 3.538 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 5.585 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 2.155 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 2.337 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 2.302 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 6.256 ; 6.210 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.461 ; 3.457 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.597 ; 3.550 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.578 ; 3.530 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.461 ; 3.457 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.869 ; 3.822 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.529 ; 3.467 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.017 ; 3.952 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.593 ; 3.522 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.786 ; 3.736 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.979 ; 3.947 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.798 ; 4.754 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.144 ; 4.043 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.183 ; 4.082 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.370 ; 4.290 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.238 ; 4.241 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.379 ; 4.342 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.238 ; 4.241 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.901 ; 3.799 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.743 ; 3.669 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.804 ; 3.697 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.743 ; 3.669 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.720 ; 4.645 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.452 ; 4.502 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.064 ; 4.001 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.306 ; 4.182 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.387 ; 4.374 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.272 ; 4.225 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.474 ; 4.453 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.942 ; 4.906 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.024 ; 4.992 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.272 ; 5.165 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.942 ; 4.882 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.752 ; 4.729 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.294 ; 4.254 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.032 ; 4.021 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.774 ; 3.711 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.287 ; 4.265 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.774 ; 3.711 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.829 ; 3.798 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.947 ; 3.838 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 5.047 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.939 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 3.023 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 3.023 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 5.061 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 7.068 ; 7.057 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 6.968 ; 6.990 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 1.829 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 3.049 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 3.049 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 5.041 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 1.745 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 1.927 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 1.894 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 4.013 ;    ;    ; 3.954 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 3.885 ;    ;    ; 3.827 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.481 ; 4.356 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.971 ; 4.829 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.971 ; 4.829 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.512 ; 4.387 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.722 ; 4.611 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.512 ; 4.370 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.743 ; 4.601 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.743 ; 4.601 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.660 ; 4.535 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.481 ; 4.356 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.737 ; 4.612 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.771 ; 4.646 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.771 ; 4.646 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.548 ; 4.423 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.771 ; 4.646 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.957 ; 3.832 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.460 ; 4.318 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.460 ; 4.318 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.987 ; 3.862 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.217 ; 4.106 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.019 ; 3.877 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.240 ; 4.098 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.240 ; 4.098 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.129 ; 4.004 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.957 ; 3.832 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.202 ; 4.077 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.236 ; 4.111 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.236 ; 4.111 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.021 ; 3.896 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.236 ; 4.111 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.438     ; 4.563     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.920     ; 5.062     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.920     ; 5.062     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.500     ; 4.625     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.754     ; 4.865     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.482     ; 4.624     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.694     ; 4.836     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.694     ; 4.836     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.663     ; 4.788     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.438     ; 4.563     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.724     ; 4.849     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.777     ; 4.902     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.777     ; 4.902     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.530     ; 4.655     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.777     ; 4.902     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.911     ; 4.036     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.404     ; 4.546     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.404     ; 4.546     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.971     ; 4.096     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.243     ; 4.354     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.985     ; 4.127     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.187     ; 4.329     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.187     ; 4.329     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.127     ; 4.252     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.911     ; 4.036     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.185     ; 4.310     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.236     ; 4.361     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.236     ; 4.361     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.999     ; 4.124     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.236     ; 4.361     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; -2.026 ; -18.843       ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 7.038  ; 0.000         ;
; CLOCK_50                                        ; 8.853  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 66.388 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.152 ; 0.000         ;
; CLOCK_50                                        ; 0.164 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.167 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.186 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 3.004  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 47.313 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.489 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.809 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; 4.761  ; 0.000         ;
; CLOCK_50                                        ; 9.272  ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; 33.533 ; 0.000         ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; 49.621 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.026 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.926     ;
; -1.976 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.922     ;
; -1.967 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 11.862     ;
; -1.907 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 11.858     ;
; -1.883 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.783     ;
; -1.882 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.782     ;
; -1.881 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.781     ;
; -1.880 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.780     ;
; -1.878 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.778     ;
; -1.877 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.777     ;
; -1.833 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.779     ;
; -1.832 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.778     ;
; -1.831 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.777     ;
; -1.830 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.776     ;
; -1.828 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.774     ;
; -1.828 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 11.728     ;
; -1.827 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.773     ;
; -1.778 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 11.724     ;
; -1.741 ; reset_all:RESET|RESET                                    ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.104      ; 11.832     ;
; -1.691 ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.150      ; 11.828     ;
; -0.785 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.735     ;
; -0.736 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 10.671     ;
; -0.642 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.592     ;
; -0.641 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.591     ;
; -0.640 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.590     ;
; -0.639 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.589     ;
; -0.637 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.587     ;
; -0.636 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.586     ;
; -0.587 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 10.537     ;
; -0.500 ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 10.641     ;
; 0.641  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_read_s   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.309      ;
; 0.690  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 9.245      ;
; 0.784  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.166      ;
; 0.785  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.165      ;
; 0.786  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.164      ;
; 0.787  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.163      ;
; 0.789  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.161      ;
; 0.790  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.160      ;
; 0.839  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|state.request_write_s  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 9.111      ;
; 0.926  ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.154      ; 9.215      ;
; 1.992  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.945      ;
; 1.994  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~37               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.969      ;
; 1.999  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~38               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.964      ;
; 2.018  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.918      ;
; 2.018  ; reset_all:RESET|RESET                                    ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.883      ;
; 2.020  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.916      ;
; 2.040  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.896      ;
; 2.048  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.888      ;
; 2.052  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.881      ;
; 2.058  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~36               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.905      ;
; 2.061  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.875      ;
; 2.072  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.863      ;
; 2.078  ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 7.879      ;
; 2.080  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~40               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 2.882      ;
; 2.081  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.855      ;
; 2.082  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~35               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.881      ;
; 2.088  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~39               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.024     ; 2.875      ;
; 2.092  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.844      ;
; 2.093  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.840      ;
; 2.095  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.841      ;
; 2.112  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.824      ;
; 2.124  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.809      ;
; 2.129  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.806      ;
; 2.137  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.799      ;
; 2.147  ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.805      ;
; 2.149  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.786      ;
; 2.157  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.779      ;
; 2.158  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.778      ;
; 2.159  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.778      ;
; 2.161  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.771      ;
; 2.165  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.771      ;
; 2.169  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.764      ;
; 2.173  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.763      ;
; 2.180  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.756      ;
; 2.182  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.752      ;
; 2.196  ; memory_control:memory_control|state.S_READ_PED_MATH      ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.741      ;
; 2.199  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.737      ;
; 2.208  ; ped_control:pedestal_control_math|state.read_s           ; ped_control:pedestal_control_math|bufer~18               ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.025     ; 2.754      ;
; 2.214  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.722      ;
; 2.215  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.721      ;
; 2.218  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.718      ;
; 2.218  ; ped_control:pedestal_control_math|state.request_write_s  ; memory_control:memory_control|state.S_READ_PED_MATH      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.734      ;
; 2.221  ; memory_control:memory_control|state.S_READ_REQ           ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.715      ;
; 2.229  ; ped_control:pedestal_control_math|state.request_read_s   ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 2.723      ;
; 2.230  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.706      ;
; 2.238  ; memory_control:memory_control|state.S_WRITE_REQ          ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.696      ;
; 2.245  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.691      ;
; 2.249  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.688      ;
; 2.252  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.684      ;
; 2.262  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.672      ;
; 2.267  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.668      ;
; 2.271  ; memory_control:memory_control|state.S_WRITE              ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.645      ;
; 2.272  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.663      ;
; 2.274  ; memory_control:memory_control|state.S_WRITE_PED_MATH     ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 2.663      ;
; 2.275  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.661      ;
; 2.278  ; memory_control:memory_control|state.S_READ               ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.656      ;
; 2.282  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.653      ;
; 2.287  ; memory_control:memory_control|state.S_READ_PED           ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.649      ;
; 2.289  ; memory_control:memory_control|state.S_READ_PED_REQ       ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 2.646      ;
; 2.290  ; memory_control:memory_control|state.S_WRITE_PED          ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.051     ; 2.646      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                         ; Launch Clock ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+
; 7.038 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.361     ; 1.528      ;
; 7.101 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.356     ; 1.470      ;
; 7.103 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 1.470      ;
; 7.171 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|bufer1~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 1.397      ;
; 7.192 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 1.376      ;
; 7.262 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.357     ; 1.308      ;
; 7.269 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 1.299      ;
; 7.269 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.357     ; 1.301      ;
; 7.281 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer1~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.348     ; 1.298      ;
; 7.352 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 1.216      ;
; 7.354 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.361     ; 1.212      ;
; 7.354 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.361     ; 1.212      ;
; 7.364 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|bufer2~8                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.358     ; 1.205      ;
; 7.368 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.360     ; 1.199      ;
; 7.375 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.361     ; 1.191      ;
; 7.403 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer1~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.172      ;
; 7.403 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|bufer2~10                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.172      ;
; 7.406 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer2~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.358     ; 1.163      ;
; 7.409 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.356     ; 1.162      ;
; 7.411 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.358      ;
; 7.414 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.348     ; 1.165      ;
; 7.419 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.356     ; 1.152      ;
; 7.426 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.348     ; 1.153      ;
; 7.429 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer2~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.146      ;
; 7.431 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.144      ;
; 7.436 ; beaten_pix:beaten_pixel|out_adc2[9]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 1.330      ;
; 7.438 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 1.334      ;
; 7.455 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer1~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.348     ; 1.124      ;
; 7.460 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.309      ;
; 7.467 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|bufer2~14                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.108      ;
; 7.469 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.300      ;
; 7.484 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 1.282      ;
; 7.485 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 1.083      ;
; 7.492 ; beaten_pix:beaten_pixel|out_adc2[12] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 1.274      ;
; 7.502 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 1.071      ;
; 7.507 ; beaten_pix:beaten_pixel|out_adc2[7]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.262      ;
; 7.515 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer1~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.353     ; 1.059      ;
; 7.517 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer2~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.058      ;
; 7.519 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.056      ;
; 7.530 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|bufer1~9                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 1.043      ;
; 7.541 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|bufer2~13                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.034      ;
; 7.560 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 1.212      ;
; 7.565 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 1.010      ;
; 7.571 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.198      ;
; 7.577 ; beaten_pix:beaten_pixel|out_adc2[13] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 1.189      ;
; 7.577 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.201      ;
; 7.578 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|bufer1~6                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 0.995      ;
; 7.580 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.189      ;
; 7.585 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.184      ;
; 7.587 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 0.986      ;
; 7.587 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer2~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 0.988      ;
; 7.596 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer1~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 0.977      ;
; 7.608 ; beaten_pix:beaten_pixel|out_adc1[7]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.181     ; 1.160      ;
; 7.608 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|bufer1~2                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 0.967      ;
; 7.610 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer2~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 0.965      ;
; 7.612 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|bufer1~11                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 0.963      ;
; 7.621 ; beaten_pix:beaten_pixel|out_adc2[8]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 1.145      ;
; 7.626 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|bufer1~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.354     ; 0.947      ;
; 7.630 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.148      ;
; 7.632 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.146      ;
; 7.648 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.181     ; 1.120      ;
; 7.657 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|bufer2~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.352     ; 0.918      ;
; 7.667 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.102      ;
; 7.671 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.181     ; 1.097      ;
; 7.680 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.089      ;
; 7.681 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.097      ;
; 7.686 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.083      ;
; 7.692 ; beaten_pix:beaten_pixel|out_adc2[11] ; bufer_in_one_line:buf_in2|bufer1~12                                                                             ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.359     ; 0.876      ;
; 7.692 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|bufer1~7                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.353     ; 0.882      ;
; 7.703 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|bufer1~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.353     ; 0.871      ;
; 7.712 ; beaten_pix:beaten_pixel|out_adc2[6]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.057      ;
; 7.724 ; beaten_pix:beaten_pixel|out_adc2[4]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.045      ;
; 7.746 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.181     ; 1.022      ;
; 7.752 ; beaten_pix:beaten_pixel|out_adc2[2]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 1.017      ;
; 7.752 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.026      ;
; 7.754 ; beaten_pix:beaten_pixel|out_adc1[1]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.024      ;
; 7.756 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.181     ; 1.012      ;
; 7.757 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 1.021      ;
; 7.758 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 1.016      ;
; 7.761 ; beaten_pix:beaten_pixel|out_adc1[9]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 1.013      ;
; 7.772 ; beaten_pix:beaten_pixel|out_adc1[5]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 1.002      ;
; 7.774 ; beaten_pix:beaten_pixel|out_adc2[1]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 0.992      ;
; 7.775 ; beaten_pix:beaten_pixel|out_adc2[3]  ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.180     ; 0.994      ;
; 7.775 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|bufer2~4                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.358     ; 0.794      ;
; 7.788 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|bufer2~1                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.357     ; 0.782      ;
; 7.791 ; beaten_pix:beaten_pixel|out_adc1[10] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 0.987      ;
; 7.805 ; beaten_pix:beaten_pixel|out_adc1[12] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 0.969      ;
; 7.832 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|bufer2~3                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.358     ; 0.737      ;
; 7.840 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|bufer2~5                                                                              ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.358     ; 0.729      ;
; 7.845 ; beaten_pix:beaten_pixel|out_adc1[8]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.927      ;
; 7.847 ; beaten_pix:beaten_pixel|out_adc1[4]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.925      ;
; 7.849 ; beaten_pix:beaten_pixel|out_adc2[10] ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.183     ; 0.917      ;
; 7.857 ; beaten_pix:beaten_pixel|out_adc2[0]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.915      ;
; 7.857 ; beaten_pix:beaten_pixel|out_adc1[11] ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 0.917      ;
; 7.894 ; beaten_pix:beaten_pixel|out_adc2[5]  ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.878      ;
; 7.915 ; beaten_pix:beaten_pixel|out_adc1[2]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.857      ;
; 7.920 ; beaten_pix:beaten_pixel|out_adc1[0]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 0.854      ;
; 7.921 ; beaten_pix:beaten_pixel|out_adc1[3]  ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.177     ; 0.851      ;
; 7.934 ; beaten_pix:beaten_pixel|out_adc1[13] ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.171     ; 0.844      ;
; 7.935 ; beaten_pix:beaten_pixel|out_adc1[6]  ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -1.175     ; 0.839      ;
+-------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                              ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.130      ; 4.184      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.853  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.135      ; 4.189      ;
; 8.969  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.126      ; 4.064      ;
; 8.969  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.126      ; 4.064      ;
; 8.969  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.126      ; 4.064      ;
; 8.969  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.126      ; 4.064      ;
; 8.969  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.126      ; 4.064      ;
; 9.229  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.136      ; 3.814      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.133      ; 3.790      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.133      ; 3.790      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.133      ; 3.790      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.133      ; 3.790      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|input1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.133      ; 3.790      ;
; 9.250  ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 10.000       ; 3.136      ; 3.793      ;
; 15.102 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.775      ;
; 15.166 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.711      ;
; 15.169 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.708      ;
; 15.170 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.707      ;
; 15.229 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.648      ;
; 15.233 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.644      ;
; 15.234 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.643      ;
; 15.237 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.640      ;
; 15.238 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.639      ;
; 15.260 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.617      ;
; 15.286 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.591      ;
; 15.293 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.584      ;
; 15.297 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.580      ;
; 15.301 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.576      ;
; 15.302 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.575      ;
; 15.305 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.572      ;
; 15.306 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.571      ;
; 15.324 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.553      ;
; 15.328 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.549      ;
; 15.350 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.527      ;
; 15.354 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.523      ;
; 15.361 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.516      ;
; 15.365 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.512      ;
; 15.369 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.508      ;
; 15.370 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.507      ;
; 15.373 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.504      ;
; 15.374 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.503      ;
; 15.376 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.574      ;
; 15.387 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.563      ;
; 15.392 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.485      ;
; 15.396 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.481      ;
; 15.418 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.459      ;
; 15.422 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.455      ;
; 15.429 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.448      ;
; 15.433 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.444      ;
; 15.437 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.440      ;
; 15.438 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.439      ;
; 15.440 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.510      ;
; 15.441 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.436      ;
; 15.442 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.435      ;
; 15.444 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.506      ;
; 15.451 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.499      ;
; 15.455 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.495      ;
; 15.460 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.417      ;
; 15.464 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.413      ;
; 15.473 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.477      ;
; 15.486 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.391      ;
; 15.490 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.387      ;
; 15.495 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.455      ;
; 15.497 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.380      ;
; 15.501 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[23] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.376      ;
; 15.505 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.445      ;
; 15.505 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.372      ;
; 15.506 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|res_sub1[2]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.371      ;
; 15.508 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.442      ;
; 15.509 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|res_sub1[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.368      ;
; 15.512 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.438      ;
; 15.519 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[10] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.431      ;
; 15.523 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|res_sub1[9]  ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.427      ;
; 15.526 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub1[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.035     ; 4.426      ;
; 15.528 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.349      ;
; 15.532 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[22] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.345      ;
; 15.536 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.035     ; 4.416      ;
; 15.537 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.413      ;
; 15.541 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|res_sub1[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.409      ;
; 15.554 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.323      ;
; 15.558 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[21] ; beaten_pix:beaten_pixel|res_sub1[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 20.000       ; 0.970      ; 5.319      ;
; 15.559 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[12] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.391      ;
; 15.563 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|res_sub2[11] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.387      ;
; 15.564 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|res_sub2[13] ; CLOCK_50                                        ; CLOCK_50    ; 20.000       ; -0.037     ; 4.386      ;
+--------+------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                 ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 66.388 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 1.062      ;
; 66.447 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 1.003      ;
; 66.493 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.957      ;
; 66.522 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.928      ;
; 66.526 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.924      ;
; 66.537 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.913      ;
; 66.541 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.909      ;
; 66.549 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.901      ;
; 66.552 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.898      ;
; 66.556 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.894      ;
; 66.580 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.870      ;
; 66.590 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.860      ;
; 66.614 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.836      ;
; 66.624 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.826      ;
; 66.624 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.826      ;
; 66.629 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.821      ;
; 66.631 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.819      ;
; 66.668 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.782      ;
; 66.694 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.756      ;
; 66.731 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.719      ;
; 66.826 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.624      ;
; 66.896 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.554      ;
; 66.896 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.554      ;
; 66.897 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.553      ;
; 66.904 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.546      ;
; 66.916 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.534      ;
; 66.940 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.510      ;
; 66.945 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.505      ;
; 67.061 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.389      ;
; 67.091 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 67.500       ; -0.037     ; 0.359      ;
+--------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.152 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.477      ;
; 0.168 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.489      ;
; 0.170 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.495      ;
; 0.175 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.496      ;
; 0.176 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.504      ;
; 0.179 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.500      ;
; 0.184 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.509      ;
; 0.186 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[0]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; reset_all:RESET|RESET_MEM                       ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.513      ;
; 0.189 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.511      ;
; 0.192 ; simulate_bol:simulate|dalay_shift[6]            ; simulate_bol:simulate|dalay_shift[7]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; simulate_bol:simulate|dalay_shift[5]            ; simulate_bol:simulate|dalay_shift[6]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; SPIslave:SPI|state[1]                           ; SPIslave:SPI|state[2]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; simulate_bol:simulate|dalay_shift[7]            ; simulate_bol:simulate|dalay_shift[8]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; simulate_bol:simulate|dalay_shift[4]            ; simulate_bol:simulate|dalay_shift[5]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; simulate_bol:simulate|dalay_shift[2]            ; simulate_bol:simulate|dalay_shift[3]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; bol_640_control:bol_640_control|dalay_shift[11] ; bol_640_control:bol_640_control|dalay_shift[12]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; bol_640_control:bol_640_control|dalay_shift[8]  ; bol_640_control:bol_640_control|dalay_shift[9]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; bol_640_control:bol_640_control|dalay_shift[4]  ; bol_640_control:bol_640_control|dalay_shift[5]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; SPIslave:SPI|state[0]                           ; SPIslave:SPI|state[1]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; simulate_bol:simulate|dalay_shift[0]            ; simulate_bol:simulate|dalay_shift[1]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; bol_640_control:bol_640_control|dalay_shift[12] ; bol_640_control:bol_640_control|dalay_shift[13]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; bol_640_control:bol_640_control|dalay_shift[10] ; bol_640_control:bol_640_control|dalay_shift[11]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; bol_640_control:bol_640_control|dalay_shift[1]  ; bol_640_control:bol_640_control|dalay_shift[2]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; bol_640_control:bol_640_control|dalay_shift[0]  ; bol_640_control:bol_640_control|dalay_shift[1]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; bol_640_control:bol_640_control|dalay_shift[9]  ; bol_640_control:bol_640_control|dalay_shift[10]                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; bol_640_control:bol_640_control|dalay_shift[7]  ; bol_640_control:bol_640_control|dalay_shift[8]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; bol_640_control:bol_640_control|dalay_shift[2]  ; bol_640_control:bol_640_control|dalay_shift[3]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; reset_all:RESET|cnt[19]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; bol_640_control:bol_640_control|cnt_write[5]    ; bol_640_control:bol_640_control|cnt_write[5]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.322      ;
; 0.261 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.583      ;
; 0.262 ; bol_640_control:bol_640_control|dalay_shift[5]  ; bol_640_control:bol_640_control|dalay_shift[6]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; simulate_bol:simulate|dalay_shift[1]            ; simulate_bol:simulate|dalay_shift[2]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.591      ;
; 0.267 ; simulate_bol:simulate|dalay_shift[3]            ; simulate_bol:simulate|dalay_shift[4]                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; bol_640_control:bol_640_control|dalay_shift[3]  ; bol_640_control:bol_640_control|dalay_shift[4]                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.591      ;
; 0.271 ; SPIslave:SPI|byte_read                          ; SPIslave:SPI|state[0]                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.599      ;
; 0.275 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.600      ;
; 0.278 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|RESET_MEM                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.603      ;
; 0.289 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.614      ;
; 0.297 ; reset_all:RESET|cnt[13]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[16]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[18]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[14]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[12]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; reset_all:RESET|cnt[15]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_all:RESET|cnt[9]                          ; reset_all:RESET|cnt[9]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; reset_all:RESET|cnt[17]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; bol_640_control:bol_640_control|cnt_write[1]    ; bol_640_control:bol_640_control|cnt_write[1]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.422      ;
; 0.301 ; bol_640_control:bol_640_control|cnt_write[3]    ; bol_640_control:bol_640_control|cnt_write[3]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; bol_640_control:bol_640_control|cnt_write[2]    ; bol_640_control:bol_640_control|cnt_write[2]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.424      ;
; 0.304 ; bol_640_control:bol_640_control|cnt_write[4]    ; bol_640_control:bol_640_control|cnt_write[4]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; reset_all:RESET|cnt[2]                          ; reset_all:RESET|cnt[2]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; reset_all:RESET|cnt[4]                          ; reset_all:RESET|cnt[4]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; reset_all:RESET|cnt[6]                          ; reset_all:RESET|cnt[6]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; reset_all:RESET|cnt[10]                         ; reset_all:RESET|cnt[10]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; reset_all:RESET|cnt[7]                          ; reset_all:RESET|cnt[7]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; reset_all:RESET|cnt[8]                          ; reset_all:RESET|cnt[8]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; bufer_in_one_line:buf_in1|cnt1[3]               ; bufer_in_one_line:buf_in1|cnt1[3]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; reset_all:RESET|cnt[5]                          ; reset_all:RESET|cnt[5]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; reset_all:RESET|cnt[1]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; bufer_in_one_line:buf_in1|cnt1[8]               ; bufer_in_one_line:buf_in1|cnt1[8]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|cnt1[4]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|cnt1[6]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in1|cnt1[7]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; reset_all:RESET|cnt[3]                          ; reset_all:RESET|cnt[3]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; bol_640_control:bol_640_control|cnt_write[0]    ; bol_640_control:bol_640_control|cnt_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.433      ;
; 0.314 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.635      ;
; 0.316 ; reset_all:RESET|cnt[0]                          ; reset_all:RESET|cnt[1]                                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|cnt1[0]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.438      ;
; 0.320 ; bufer_in_one_line:buf_in1|cnt1[1]               ; bufer_in_one_line:buf_in1|cnt1[1]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.442      ;
; 0.335 ; bufer_in_one_line:buf_in1|cnt1[0]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.660      ;
; 0.348 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.673      ;
; 0.352 ; bol_640_control:bol_640_control|cnt_row[0]      ; bol_640_control:bol_640_control|row_write[0]                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.472      ;
; 0.362 ; bol_640_control:bol_640_control|cnt[11]         ; bol_640_control:bol_640_control|cnt[11]                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.482      ;
; 0.365 ; bol_640_control:bol_640_control|BL_INT          ; bol_640_control:bol_640_control|BL_INT                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.485      ;
; 0.371 ; reset_all:RESET|cnt[11]                         ; reset_all:RESET|cnt[11]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.492      ;
; 0.373 ; simulate_bol:simulate|shift[0]                  ; simulate_bol:simulate|shift[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; simulate_bol:simulate|shift_datavalid[0]        ; simulate_bol:simulate|shift_datavalid[0]                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.495      ;
; 0.377 ; bufer_in_one_line:buf_in1|cnt1[5]               ; bufer_in_one_line:buf_in1|cnt1[5]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.499      ;
; 0.388 ; bufer_in_one_line:buf_in1|cnt1[2]               ; bufer_in_one_line:buf_in1|cnt1[2]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.510      ;
; 0.418 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.743      ;
; 0.425 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.221      ; 0.750      ;
; 0.429 ; simulate_bol:simulate|shift[4]                  ; simulate_bol:simulate|datavalid_start                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.550      ;
; 0.434 ; bufer_in_one_line:buf_in1|cnt1[6]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.756      ;
; 0.437 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.759      ;
; 0.440 ; bufer_in_one_line:buf_in1|cnt1[7]               ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.762      ;
; 0.447 ; reset_all:RESET|cnt[18]                         ; reset_all:RESET|cnt[19]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_all:RESET|cnt[12]                         ; reset_all:RESET|cnt[13]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_all:RESET|cnt[14]                         ; reset_all:RESET|cnt[15]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; reset_all:RESET|cnt[16]                         ; reset_all:RESET|cnt[17]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; bufer_in_one_line:buf_in1|cnt1[4]               ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.217      ; 0.770      ;
+-------+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.706      ;
; 0.164 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|state.second   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.382      ; 1.710      ;
; 0.173 ; dev2:dev2|CLK                                                                                  ; dev2:dev2|CLK                          ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.057      ; 0.314      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[0]                                                          ; beaten_pix:beaten_pixel|prev_value[0]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[1]                                                          ; beaten_pix:beaten_pixel|prev_value[1]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[2]                                                          ; beaten_pix:beaten_pixel|prev_value[2]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[3]                                                          ; beaten_pix:beaten_pixel|prev_value[3]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[5]                                                          ; beaten_pix:beaten_pixel|prev_value[5]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[6]                                                          ; beaten_pix:beaten_pixel|prev_value[6]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[7]                                                          ; beaten_pix:beaten_pixel|prev_value[7]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[8]                                                          ; beaten_pix:beaten_pixel|prev_value[8]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[9]                                                          ; beaten_pix:beaten_pixel|prev_value[9]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[10]                                                         ; beaten_pix:beaten_pixel|prev_value[10] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[11]                                                         ; beaten_pix:beaten_pixel|prev_value[11] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[12]                                                         ; beaten_pix:beaten_pixel|prev_value[12] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; beaten_pix:beaten_pixel|prev_value[13]                                                         ; beaten_pix:beaten_pixel|prev_value[13] ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; beaten_pix:beaten_pixel|prev_value[4]                                                          ; beaten_pix:beaten_pixel|prev_value[4]  ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.234 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.774      ;
; 0.268 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[16] ; beaten_pix:beaten_pixel|input1[4]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.292      ; 1.724      ;
; 0.271 ; beaten_pix:beaten_pixel|input1[2]                                                              ; beaten_pix:beaten_pixel|out_adc1[2]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.278 ; beaten_pix:beaten_pixel|input1[13]                                                             ; beaten_pix:beaten_pixel|out_adc1[13]   ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.820      ;
; 0.278 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.820      ;
; 0.278 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.820      ;
; 0.278 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.820      ;
; 0.278 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.378      ; 1.820      ;
; 0.279 ; beaten_pix:beaten_pixel|input1[3]                                                              ; beaten_pix:beaten_pixel|out_adc1[3]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.399      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.282 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.381      ; 1.827      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.284 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|out_adc1[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.820      ;
; 0.309 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[4]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.375      ; 1.848      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[0]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[1]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[2]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[3]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[5]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[6]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[7]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[9]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[10] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[11] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[12] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.310 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|prev_value[13] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.851      ;
; 0.311 ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[14] ; beaten_pix:beaten_pixel|input2[2]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.293      ; 1.768      ;
; 0.320 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.idle     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 3.339      ; 3.823      ;
; 0.326 ; PLL|altpll_component|auto_generated|pll1|clk[3]                                                ; beaten_pix:beaten_pixel|state.first    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 3.339      ; 3.829      ;
; 0.342 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[17] ; beaten_pix:beaten_pixel|out_adc1[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.286      ; 1.792      ;
; 0.347 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|state.third    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.377      ; 1.888      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[13]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[12]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[11]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[10]   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[9]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[8]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[7]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[6]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[5]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[4]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[3]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[2]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[1]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.360 ; bol_640_control:bol_640_control|dalay_shift[13]                                                ; beaten_pix:beaten_pixel|res_sub2[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.376      ; 1.900      ;
; 0.367 ; beaten_pix:beaten_pixel|input1[5]                                                              ; beaten_pix:beaten_pixel|out_adc1[5]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.488      ;
; 0.367 ; beaten_pix:beaten_pixel|input1[9]                                                              ; beaten_pix:beaten_pixel|out_adc1[9]    ; CLOCK_50                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.488      ;
; 0.371 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[13] ; beaten_pix:beaten_pixel|input1[1]      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.292      ; 1.827      ;
; 0.374 ; mult_diff_chan1:mult_diff_chan2|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[20] ; beaten_pix:beaten_pixel|prev_value[8]  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.292      ; 1.830      ;
; 0.375 ; mult_diff_chan1:mult_diff_chan1|lpm_mult:lpm_mult_component|mult_gdp:auto_generated|result[12] ; beaten_pix:beaten_pixel|out_adc1[0]    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50    ; 0.000        ; 1.286      ; 1.825      ;
+-------+------------------------------------------------------------------------------------------------+----------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.167 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.168 ; bufer_out_line:bufer_out_line|cnt1[4]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.488      ;
; 0.168 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.490      ;
; 0.170 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.488      ;
; 0.175 ; bufer_ped:BUFER_PED|cnt1[4]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.493      ;
; 0.176 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.494      ;
; 0.179 ; contrast:contrast|mult_contrast[0]               ; contrast:contrast|mult_contrast[0]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; bufer_out_line:bufer_out_line|cnt1[7]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.181 ; bufer_out_line:bufer_out_line|cnt1[1]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.499      ;
; 0.182 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.184 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.502      ;
; 0.184 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.504      ;
; 0.184 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.505      ;
; 0.185 ; memory_control:memory_control|RESET_CLK_PED      ; memory_control:memory_control|RESET_CLK_PED                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; memory_control:memory_control|state.S_WRITE      ; memory_control:memory_control|state.S_WRITE                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; memory_control:memory_control|RESET_CLK_OUT      ; memory_control:memory_control|RESET_CLK_OUT                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; memory_control:memory_control|RESET_CLK_MATH_PED ; memory_control:memory_control|RESET_CLK_MATH_PED                                                                     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; memory_control:memory_control|RESET_CLK_IN       ; memory_control:memory_control|RESET_CLK_IN                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sdram_sdram:sdram|r_act_row[0]                   ; sdram_sdram:sdram|r_act_row[0]                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_sdram:sdram|r_bufer_en                     ; sdram_sdram:sdram|r_bufer_en                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_sdram:sdram|r_end_operation                ; sdram_sdram:sdram|r_end_operation                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; contrast:contrast|enable_shift[1]                ; contrast:contrast|enable_shift[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; contrast:contrast|enable_shift[0]                ; contrast:contrast|enable_shift[1]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[9]    ; ped_control:pedestal_control_math|row_addr[9]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[1]    ; ped_control:pedestal_control_math|row_addr[1]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[2]    ; ped_control:pedestal_control_math|row_addr[2]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[3]    ; ped_control:pedestal_control_math|row_addr[3]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[7]    ; ped_control:pedestal_control_math|row_addr[7]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[8]    ; ped_control:pedestal_control_math|row_addr[8]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ped_control:pedestal_control_math|row_addr[6]    ; ped_control:pedestal_control_math|row_addr[6]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memory_control:memory_control|state.S_READ_REQ   ; memory_control:memory_control|state.S_READ_REQ                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memory_control:memory_control|state.S_READ       ; memory_control:memory_control|state.S_READ                                                                           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; memory_control:memory_control|state.S_WRITE_PED  ; memory_control:memory_control|state.S_WRITE_PED                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_state[7]                     ; sdram_sdram:sdram|r_state[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_read                         ; sdram_sdram:sdram|r_read                                                                                             ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_write                        ; sdram_sdram:sdram|r_write                                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_rf_pending                   ; sdram_sdram:sdram|r_rf_pending                                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ped_control:pedestal_control_math|state.write_s  ; ped_control:pedestal_control_math|state.write_s                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ped_control:pedestal_control_math|state.stop_s   ; ped_control:pedestal_control_math|state.stop_s                                                                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_address[10]                  ; sdram_sdram:sdram|r_address[10]                                                                                      ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_sdram:sdram|r_bank[1]                      ; sdram_sdram:sdram|r_bank[1]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ped_control:pedestal_control_math|row_addr[5]    ; ped_control:pedestal_control_math|row_addr[5]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ped_control:pedestal_control_math|row_addr[4]    ; ped_control:pedestal_control_math|row_addr[4]                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; contrast:contrast|enable_shift[3]                ; contrast:contrast|enable_shift[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; bufer_out_line:bufer_out_line|cnt1[5]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.506      ;
; 0.189 ; bufer_out_line:bufer_out_line|cnt1[3]            ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.509      ;
; 0.190 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.508      ;
; 0.192 ; bufer_in_one_line:buf_in2|cnt2[0]                ; bufer_in_one_line:buf_in2|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; bufer_in_one_line:buf_in1|cnt2[0]                ; bufer_in_one_line:buf_in1|cnt2[0]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sdram_sdram:sdram|r_init_counter[0]              ; sdram_sdram:sdram|r_init_counter[0]                                                                                  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_contrast[7]                                                                                   ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; bufer_out_line:bufer_out_line|cnt1[2]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.517      ;
; 0.198 ; contrast:contrast|mult_contrast[3]               ; contrast:contrast|mult_rezult_contrast[3]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; contrast:contrast|mult_contrast[4]               ; contrast:contrast|mult_rezult_contrast[4]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; contrast:contrast|mult_contrast[6]               ; contrast:contrast|mult_rezult_contrast[6]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; contrast:contrast|mult_contrast[7]               ; contrast:contrast|mult_rezult_contrast[7]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; contrast:contrast|mult_contrast[1]               ; contrast:contrast|mult_rezult_contrast[1]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; ped_control:pedestal_control_math|cnt2[9]        ; ped_control:pedestal_control_math|cnt2[9]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.321      ;
; 0.208 ; bufer_out_line:bufer_out_line|cnt1[9]            ; bufer_out_line:bufer_out_line|cnt1[9]                                                                                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.223 ; bufer_ped:BUFER_PED|cnt1[9]                      ; bufer_ped:BUFER_PED|cnt1[9]                                                                                          ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.345      ;
; 0.260 ; contrast:contrast|enable_shift[2]                ; contrast:contrast|enable_shift[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.267 ; bufer_ped:BUFER_PED|cnt1[2]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.590      ;
; 0.271 ; contrast:contrast|mult_contrast[5]               ; contrast:contrast|mult_rezult_contrast[5]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; contrast:contrast|mult_contrast[2]               ; contrast:contrast|mult_rezult_contrast[2]                                                                            ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; bufer_ped:BUFER_PED|cnt1[8]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.597      ;
; 0.276 ; bufer_ped:BUFER_PED|cnt1[3]                      ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.594      ;
; 0.280 ; bufer_ped:BUFER_PED|cnt1[5]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.603      ;
; 0.281 ; bufer_in_one_line:buf_in1|cnt2[6]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.585      ;
; 0.282 ; bufer_in_one_line:buf_in1|cnt2[3]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.586      ;
; 0.284 ; bufer_in_one_line:buf_in1|cnt2[2]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.588      ;
; 0.284 ; bufer_in_one_line:buf_in1|cnt2[5]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.588      ;
; 0.286 ; bufer_in_one_line:buf_in1|cnt2[7]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.590      ;
; 0.291 ; bufer_in_one_line:buf_in2|cnt2[6]                ; bufer_in_one_line:buf_in2|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; bufer_in_one_line:buf_in1|cnt2[6]                ; bufer_in_one_line:buf_in1|cnt2[6]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; bufer_in_one_line:buf_in1|cnt2[8]                ; bufer_in_one_line:buf_in1|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; bufer_ped:BUFER_PED|cnt1[4]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.614      ;
; 0.292 ; bufer_in_one_line:buf_in1|cnt2[4]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.596      ;
; 0.292 ; bufer_in_one_line:buf_in2|cnt2[2]                ; bufer_in_one_line:buf_in2|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; bufer_in_one_line:buf_in2|cnt2[3]                ; bufer_in_one_line:buf_in2|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; bufer_in_one_line:buf_in2|cnt2[5]                ; bufer_in_one_line:buf_in2|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; bufer_in_one_line:buf_in1|cnt2[2]                ; bufer_in_one_line:buf_in1|cnt2[2]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; bufer_in_one_line:buf_in1|cnt2[4]                ; bufer_in_one_line:buf_in1|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; contrast:contrast|average[9]                     ; contrast:contrast|average[9]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; bufer_in_one_line:buf_in2|cnt2[4]                ; bufer_in_one_line:buf_in2|cnt2[4]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; bufer_in_one_line:buf_in2|cnt2[7]                ; bufer_in_one_line:buf_in2|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; bufer_in_one_line:buf_in2|cnt2[8]                ; bufer_in_one_line:buf_in2|cnt2[8]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.293 ; bufer_in_one_line:buf_in1|cnt2[3]                ; bufer_in_one_line:buf_in1|cnt2[3]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; contrast:contrast|average[15]                    ; contrast:contrast|average[15]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; contrast:contrast|average[10]                    ; contrast:contrast|average[10]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; contrast:contrast|average[7]                     ; contrast:contrast|average[7]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; bufer_in_one_line:buf_in1|cnt2[0]                ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.200      ; 0.598      ;
; 0.294 ; bufer_in_one_line:buf_in1|cnt2[5]                ; bufer_in_one_line:buf_in1|cnt2[5]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; bufer_in_one_line:buf_in1|cnt2[7]                ; bufer_in_one_line:buf_in1|cnt2[7]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; bufer_ped:BUFER_PED|cnt1[1]                      ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.617      ;
; 0.295 ; contrast:contrast|average[16]                    ; contrast:contrast|average[16]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; contrast:contrast|average[13]                    ; contrast:contrast|average[13]                                                                                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; contrast:contrast|average[6]                     ; contrast:contrast|average[6]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; contrast:contrast|average[5]                     ; contrast:contrast|average[5]                                                                                         ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; bufer_out_line:bufer_out_line|cnt1[8]            ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.617      ;
; 0.296 ; sdram_sdram:sdram|r_rf_counter[9]                ; sdram_sdram:sdram|r_rf_counter[9]                                                                                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                 ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; dev16:dev16|mean   ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.203 ; dev16:dev16|cnt[1] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.324      ;
; 0.296 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.417      ;
; 0.299 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.424      ;
; 0.312 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; dev16:dev16|cnt[0] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.433      ;
; 0.325 ; dev16:dev16|cnt[0] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.446      ;
; 0.377 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[5] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.498      ;
; 0.415 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.536      ;
; 0.445 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.566      ;
; 0.460 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; dev16:dev16|cnt[1] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.582      ;
; 0.487 ; dev16:dev16|cnt[4] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.608      ;
; 0.511 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.632      ;
; 0.517 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.638      ;
; 0.522 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; dev16:dev16|cnt[3] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[3] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.648      ;
; 0.542 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[2] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.663      ;
; 0.574 ; dev16:dev16|cnt[4] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.695      ;
; 0.580 ; dev16:dev16|cnt[2] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.701      ;
; 0.593 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[1] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.714      ;
; 0.596 ; dev16:dev16|cnt[3] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.717      ;
; 0.614 ; dev16:dev16|cnt[5] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.735      ;
; 0.656 ; dev16:dev16|cnt[5] ; dev16:dev16|cnt[0] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.777      ;
; 0.709 ; dev16:dev16|cnt[2] ; dev16:dev16|mean   ; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.830      ;
+-------+--------------------+--------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.004 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in1|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.909      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer1~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|bufer2~0                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[0]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[1]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[2]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[3]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[4]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[5]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[6]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[7]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.487 ; reset_all:RESET|RESET ; bufer_in_one_line:buf_in2|cnt2[8]                       ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[3]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.490 ; reset_all:RESET|RESET ; bufer_ped:BUFER_PED|cnt1[9]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 1.432      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[9]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[8]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.525 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|cnt2[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.390      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 3.695 ; reset_all:RESET|RESET ; bufer_out_line:bufer_out_line|cnt1[9]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.075     ; 1.217      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[0]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[1]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[2]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[3]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[4]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[5]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[6]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_rezult_contrast[7]               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.246 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.659      ;
; 7.254 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[5]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.649      ;
; 7.254 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[4]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.649      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[9]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[1]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[2]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[3]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[7]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[8]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.255 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|row_addr[6]           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.652      ;
; 7.435 ; reset_all:RESET|RESET ; contrast:contrast|mult_contrast[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.103      ; 2.655      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[9]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[8]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[7]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[6]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[5]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[4]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[3]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[2]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.477 ; reset_all:RESET|RESET ; contrast:contrast|average[1]                            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.097     ; 2.413      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[19]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[17]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[18]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[16]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[15]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[14]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[13]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[12]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[11]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.478 ; reset_all:RESET|RESET ; contrast:contrast|average[10]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.415      ;
; 7.543 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_read_s  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.357      ;
; 7.543 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.request_write_s ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 2.357      ;
; 7.645 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.start_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.252      ;
; 7.645 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.write_s         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.252      ;
; 7.645 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.read_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.252      ;
; 7.645 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.0000000000      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.252      ;
; 7.645 ; reset_all:RESET|RESET ; ped_control:pedestal_control_math|state.stop_s          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 2.252      ;
+-------+-----------------------+---------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 47.313 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.020     ; 2.644      ;
; 48.050 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.709      ;
; 48.153 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.607      ;
; 48.153 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.607      ;
; 48.153 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.607      ;
; 48.153 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.607      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.207 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.553      ;
; 48.424 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.336      ;
; 48.424 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.336      ;
; 48.424 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.336      ;
; 48.440 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.319      ;
; 48.440 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.319      ;
; 48.440 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.319      ;
; 48.440 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.319      ;
; 48.440 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.218     ; 1.319      ;
; 48.455 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.305      ;
; 48.455 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.305      ;
; 48.455 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.305      ;
; 48.520 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.217     ; 1.240      ;
; 48.713 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 50.000       ; -0.216     ; 1.048      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.454 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.214     ; 2.309      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 95.725 ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -2.216     ; 2.036      ;
; 98.428 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.037     ; 1.512      ;
; 98.481 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.460      ;
; 98.481 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.460      ;
; 98.481 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.460      ;
; 98.481 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.460      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 98.585 ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.036     ; 1.356      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
; 99.226 ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 100.000      ; -0.038     ; 0.713      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[13]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[12]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[11]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[10]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 0.489  ; simulate_bol:simulate|dalay_shift[9]     ; simulate_bol:simulate|cnt_pix[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.611      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.025  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.146      ;
; 1.119  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.240      ;
; 1.119  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.240      ;
; 1.119  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.240      ;
; 1.119  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.240      ;
; 1.162  ; simulate_bol:simulate|datavalid_start    ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 1.282      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[15]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[14]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[13]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[12]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[11]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[10]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[9]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[8]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[7]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[6]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[5]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[4]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[3]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[2]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.736  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[0]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.037     ; 1.783      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[22]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[25]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[28]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[18]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[19]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[20]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[21]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[23]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[24]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[26]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[27]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[29]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[30]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[31]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[17]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 3.971  ; bol_640_control:bol_640_control|BL_RESET ; average:average|counter[16]                         ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.034     ; 2.021      ;
; 50.837 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 0.928      ;
; 50.992 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|datavalid                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.083      ;
; 51.055 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|datavalid_start               ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.145      ;
; 51.055 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.145      ;
; 51.055 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.145      ;
; 51.067 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.157      ;
; 51.067 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.157      ;
; 51.067 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.157      ;
; 51.067 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.157      ;
; 51.067 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.157      ;
; 51.076 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.166      ;
; 51.076 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.166      ;
; 51.076 ; bol_640_control:bol_640_control|BL_INT   ; simulate_bol:simulate|shift[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.166      ;
; 51.192 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[8]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.283      ;
; 51.192 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[2]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.283      ;
; 51.192 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[5]~_emulated  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.283      ;
; 51.192 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[10]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.283      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[6]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[7]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[9]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[4]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[3]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.263 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[1]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.023     ; 1.354      ;
; 51.400 ; bol_640_control:bol_640_control|BL_RESET ; simulate_bol:simulate|shift_datavalid[0]            ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; -0.024     ; 1.490      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[0]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[1]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[2]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[3]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[4]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[5]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[6]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[7]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
; 52.158 ; reset_all:RESET|RESET                    ; bufer_in_one_line:buf_in1|cnt1[8]                   ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; -50.000      ; 0.076      ; 2.348      ;
+--------+------------------------------------------+-----------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                  ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.809 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[6]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.297      ; 1.210      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[1]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[2]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[3]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[4]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[5]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[6]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[7]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[8]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.866 ; memory_control:memory_control|RESET_CLK_PED      ; bufer_ped:BUFER_PED|cnt1[9]                              ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.991      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[3]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[1]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[4]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[2]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[5]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.882 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[7]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.084      ;
; 0.985 ; reset_all:RESET|RESET                            ; ped_control:pedestal_control_math|cnt_frame[0]~_emulated ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.181      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[1]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[2]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[3]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[4]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[5]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[6]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[7]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[8]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.013 ; memory_control:memory_control|RESET_CLK_OUT      ; bufer_out_line:bufer_out_line|cnt1[9]                    ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.131      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[1]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[7]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[9]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[8]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[6]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[3]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[5]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[4]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.042 ; memory_control:memory_control|RESET_CLK_MATH_PED ; ped_control:pedestal_control_math|cnt2[2]                ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.166      ;
; 1.120 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[7]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.314      ;
; 1.120 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[5]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.314      ;
; 1.155 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[8]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 1.352      ;
; 1.159 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_rf_pending                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.351      ;
; 1.159 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.351      ;
; 1.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[4]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.369      ;
; 1.178 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[2]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.369      ;
; 1.221 ; reset_all:RESET|RESET                            ; contrast:contrast|min[13]                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.417      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[3]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[1]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[7]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[5]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[2]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[4]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[14]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[13]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[12]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[15]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[6]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[9]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[10]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[8]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.241 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[11]                     ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.437      ;
; 1.242 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_init_counter[0]                      ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.444      ;
; 1.251 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[10]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.445      ;
; 1.258 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[0]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.451      ;
; 1.258 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[1]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.451      ;
; 1.258 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_dq_masks[1]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.451      ;
; 1.261 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_end_operation                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.455      ;
; 1.261 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_state[6]                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.455      ;
; 1.267 ; reset_all:RESET|RESET                            ; contrast:contrast|state.idle_s~_emulated                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.463      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.267 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_cnt_pix[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.458      ;
; 1.269 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_act_row[0]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.462      ;
; 1.269 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_bufer_en                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.462      ;
; 1.275 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_read                                 ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.468      ;
; 1.275 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_write                                ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.468      ;
; 1.275 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|DRAM_INOUT                             ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.468      ;
; 1.275 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[1]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.468      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[12]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[11]                          ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[9]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[8]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[7]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[6]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[5]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[4]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[3]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.317 ; reset_all:RESET|RESET_MEM                        ; sdram_sdram:sdram|r_address[2]                           ; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.513      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer1~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|bufer2~0                       ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[0]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[1]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[2]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[3]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[4]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
; 1.320 ; memory_control:memory_control|RESET_CLK_IN       ; bufer_in_one_line:buf_in2|cnt2[5]                        ; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.457      ;
+-------+--------------------------------------------------+----------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 4.761 ; 4.991        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0  ;
; 4.761 ; 4.991        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg       ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0  ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg       ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 4.762 ; 4.992        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~portb_address_reg0     ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0           ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg                 ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0           ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; 4.763 ; 4.993        ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg                 ;
; 4.771 ; 5.001        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0           ;
; 4.771 ; 5.001        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; 4.771 ; 5.001        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg                 ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[1]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[2]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[3]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[4]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[5]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[6]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[7]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[8]                                                                                ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|cnt1[9]                                                                                ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0           ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0            ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg                 ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0           ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0            ;
; 4.772 ; 5.002        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_ped:BUFER_PED|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg                 ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~31                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~34                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~35                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~36                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~37                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~38                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~39                                                                           ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[10]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[13]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[14]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[15]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[16]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[17]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[18]                                                                            ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|out[19]                                                                            ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|bufer1~0                                                                                   ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|bufer2~0                                                                                   ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[0]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[1]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[2]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[3]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[4]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[5]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[6]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[7]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|cnt2[8]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|out[10]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|out[11]                                                                                    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|out[5]                                                                                     ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|out[7]                                                                                     ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_in_one_line:buf_in1|out[9]                                                                                     ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer1_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_address_reg0 ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_datain_reg0  ;
; 4.773 ; 5.003        ; 0.230          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; bufer_out_line:bufer_out_line|altsyncram:bufer2_rtl_0|altsyncram_m5d1:auto_generated|ram_block1a9~porta_we_reg       ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~11                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~12                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~13                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~14                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~15                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~16                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~17                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~18                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~19                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~20                                                                           ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; ped_control:pedestal_control_math|bufer~23                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[0]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[10]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[11]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[12]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[13]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[5]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[6]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[7]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[8]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[9]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[0]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[10]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[13]     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[6]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[7]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[9]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[0]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[10]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[11]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[12]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[13]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[1]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[5]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[6]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[9]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[10]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[11]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[12]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[13]   ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[1]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[7]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[8]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[9]    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.first    ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.idle     ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.second   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[1]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[2]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[3]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input1[4]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[11]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[12]     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[1]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[2]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[3]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[4]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[5]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|input2[8]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[0]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[10] ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[11] ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[12] ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[13] ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[1]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[2]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[3]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[4]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[5]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[6]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[7]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[8]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|prev_value[9]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[0]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[10]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[11]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[12]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[13]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[1]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[2]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[3]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[4]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[5]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[6]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[7]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[8]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub1[9]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[0]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[10]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[11]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[12]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[13]   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[1]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[2]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[3]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[4]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[5]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[6]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[7]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[8]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|res_sub2[9]    ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|state.third    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[2]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[3]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[4]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[7]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc1[8]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[0]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[2]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[3]    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; beaten_pix:beaten_pixel|out_adc2[4]    ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[4]'                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.533 ; 33.749       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 33.566 ; 33.750       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
; 33.745 ; 33.745       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.745 ; 33.745       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.745 ; 33.745       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 33.754 ; 33.754       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0] ;
; 33.754 ; 33.754       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; PLL|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk   ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[0]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[1]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[2]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[3]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[4]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|cnt[5]|clk                                                      ;
; 33.754 ; 33.754       ; 0.000          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16|mean|clk                                                        ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[0]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[1]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[2]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[3]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[4]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|cnt[5]                                                    ;
; 65.500 ; 67.500       ; 2.000          ; Min Period       ; PLL|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; dev16:dev16|mean                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|BL_INT                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|BL_RESET                                                                         ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[0]                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[11]                                                                          ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[6]                                                                           ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[1]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[2]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[3]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[4]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[5]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[6]                                                                     ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[7]                                                                     ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[10]                                                                          ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[1]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[2]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[3]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[4]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[5]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[7]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[8]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt[9]                                                                           ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[0]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[1]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[2]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[3]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[4]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[5]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[6]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[7]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[8]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|cnt_row[9]                                                                       ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[0]                                                                     ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[8]                                                                     ;
; 49.622 ; 49.806       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; bol_640_control:bol_640_control|row_write[9]                                                                     ;
; 49.759 ; 49.989       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer1_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in1|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|altsyncram:bufer2_rtl_0|altsyncram_9ie1:auto_generated|ram_block1a0~porta_we_reg       ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[10]                                                                                ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[11]                                                                                ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[12]                                                                                ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[13]                                                                                ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[4]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[5]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[6]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[7]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[8]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|cnt_pix[9]                                                                                 ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[0]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[1]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[2]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[3]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[4]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[5]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[6]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[7]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[8]                                                                             ;
; 49.767 ; 49.983       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; simulate_bol:simulate|dalay_shift[9]                                                                             ;
; 49.770 ; 49.986       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~1                                                                               ;
; 49.770 ; 49.986       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~13                                                                              ;
; 49.770 ; 49.986       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~5                                                                               ;
; 49.770 ; 49.986       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~7                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[11]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[12]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[13]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[5]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[6]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[7]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[8]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[9]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in2[10]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in2[11]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in2[12]                                                                                      ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in2[6]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in2[8]                                                                                       ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[0]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[1]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[2]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[3]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[4]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bol_640_control:bol_640_control|cnt_write[5]                                                                     ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~14                                                                              ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~2                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~4                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer1~6                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~1                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~2                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~4                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~5                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~6                                                                               ;
; 49.771 ; 49.987       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; bufer_in_one_line:buf_in2|bufer2~7                                                                               ;
; 49.772 ; 49.988       ; 0.216          ; High Pulse Width ; PLL|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; average:average|adc_in1[0]                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.771 ; 3.625 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.285 ; 3.059 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.311 ; 3.095 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.408 ; 3.211 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.430 ; 3.230 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.547 ; 3.345 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.480 ; 3.268 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.497 ; 3.292 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.435 ; 3.220 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.704 ; 3.561 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.771 ; 3.625 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.726 ; 3.573 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.713 ; 3.570 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.590 ; 3.401 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.721 ; 3.573 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; 2.516 ; 3.165 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.878 ; -2.638 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.878 ; -2.638 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.903 ; -2.673 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.998 ; -2.784 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.017 ; -2.802 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.134 ; -2.924 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.070 ; -2.850 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.087 ; -2.873 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.028 ; -2.804 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.287 ; -3.132 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.351 ; -3.193 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.308 ; -3.143 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.295 ; -3.140 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.177 ; -2.978 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.303 ; -3.143 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; -2.104 ; -2.734 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 4.221 ; 4.321 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.393 ; 3.569 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.614 ; 2.686 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.584 ; 2.658 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.531 ; 2.620 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.782 ; 2.884 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.560 ; 2.625 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.882 ; 2.989 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.592 ; 2.664 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.716 ; 2.807 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.858 ; 2.983 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.393 ; 3.569 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.959 ; 3.051 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.978 ; 3.081 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.080 ; 3.229 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.122 ; 3.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.122 ; 3.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.004 ; 3.165 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.764 ; 2.839 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.677 ; 3.871 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.729 ; 2.810 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.690 ; 2.770 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.272 ; 3.445 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.173 ; 3.369 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.923 ; 3.026 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.037 ; 3.147 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.123 ; 3.273 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.013 ; 3.163 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.191 ; 3.351 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.503 ; 3.691 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.506 ; 3.714 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.677 ; 3.871 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.463 ; 3.648 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.379 ; 3.575 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.212 ; 3.033 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.028 ; 2.885 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.076 ; 3.214 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.076 ; 3.214 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.701 ; 2.795 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.771 ; 2.869 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.808 ; 2.887 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 4.637 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.608 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 2.212 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 2.212 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 3.450 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 4.803 ; 4.931 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 4.747 ; 4.880 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 1.461 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 2.392 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 2.392 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 3.726 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 1.439 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 1.461 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 1.509 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 4.077 ; 4.170 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.211 ; 2.294 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.294 ; 2.361 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.262 ; 2.330 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.211 ; 2.294 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.452 ; 2.548 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.239 ; 2.299 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.548 ; 2.649 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.270 ; 2.337 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.389 ; 2.473 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.526 ; 2.644 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.043 ; 3.209 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.626 ; 2.711 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.645 ; 2.740 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.739 ; 2.880 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.666 ; 2.818 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.779 ; 2.918 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.666 ; 2.818 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.439 ; 2.508 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.368 ; 2.442 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.406 ; 2.480 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.368 ; 2.442 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923 ; 3.087 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.828 ; 3.014 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.592 ; 2.688 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.701 ; 2.804 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.783 ; 2.925 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.674 ; 2.815 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.845 ; 2.996 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.145 ; 3.323 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.147 ; 3.345 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.311 ; 3.496 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.106 ; 3.282 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.025 ; 3.212 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.862 ; 2.693 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.689 ; 2.555 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.374 ; 2.462 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.734 ; 2.864 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.374 ; 2.462 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.445 ; 2.537 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.481 ; 2.554 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 4.363 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.334 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 1.894 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 1.894 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 3.097 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 4.390 ; 4.514 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 4.337 ; 4.465 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 1.190 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 2.068 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 2.068 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 3.364 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 1.168 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 1.191 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 1.239 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 2.702 ;    ;    ; 2.809 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 2.628 ;    ;    ; 2.731 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.836 ; 2.762 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.150 ; 3.057 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.150 ; 3.057 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.868 ; 2.794 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.002 ; 2.937 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.878 ; 2.785 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.029 ; 2.936 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.029 ; 2.936 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.981 ; 2.907 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.836 ; 2.762 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.002 ; 2.928 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.025 ; 2.951 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.025 ; 2.951 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.891 ; 2.817 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.025 ; 2.951 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.502 ; 2.428 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.813 ; 2.720 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.813 ; 2.720 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.532 ; 2.458 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.667 ; 2.602 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.552 ; 2.459 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.697 ; 2.604 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.697 ; 2.604 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.641 ; 2.567 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.502 ; 2.428 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.661 ; 2.587 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.683 ; 2.609 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.683 ; 2.609 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.554 ; 2.480 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.683 ; 2.609 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                             ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.943     ; 3.017     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.292     ; 3.385     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.292     ; 3.385     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.992     ; 3.066     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.183     ; 3.248     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.994     ; 3.087     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.151     ; 3.244     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.151     ; 3.244     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.130     ; 3.204     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.943     ; 3.017     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.156     ; 3.230     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.185     ; 3.259     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.185     ; 3.259     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.020     ; 3.094     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.185     ; 3.259     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                     ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.602     ; 2.676     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.946     ; 3.039     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.946     ; 3.039     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.648     ; 2.722     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.838     ; 2.903     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.659     ; 2.752     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.810     ; 2.903     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.810     ; 2.903     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.781     ; 2.855     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.602     ; 2.676     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.806     ; 2.880     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.833     ; 2.907     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.833     ; 2.907     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.675     ; 2.749     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.833     ; 2.907     ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -11.611  ; 0.152 ; 1.587    ; 0.489   ; 4.743               ;
;  CLOCK_50                                        ; 7.999    ; 0.164 ; N/A      ; N/A     ; 9.272               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -11.611  ; 0.167 ; 1.587    ; 0.809   ; 4.743               ;
;  PLL|altpll_component|auto_generated|pll1|clk[3] ; 5.060    ; 0.152 ; 45.540   ; 0.489   ; 49.621              ;
;  PLL|altpll_component|auto_generated|pll1|clk[4] ; 65.474   ; 0.186 ; N/A      ; N/A     ; 33.494              ;
; Design-wide TNS                                  ; -121.023 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                        ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[0] ; -121.023 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL|altpll_component|auto_generated|pll1|clk[4] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.745 ; 5.397 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.944 ; 4.454 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.978 ; 4.493 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.142 ; 4.688 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.197 ; 4.735 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.399 ; 4.945 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.304 ; 4.848 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.339 ; 4.896 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.207 ; 4.750 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.652 ; 5.299 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.745 ; 5.397 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.667 ; 5.288 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.658 ; 5.306 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.467 ; 5.029 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.685 ; 5.298 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; 4.219 ; 4.729 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.878 ; -2.638 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -1.878 ; -2.638 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.903 ; -2.673 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.998 ; -2.784 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.017 ; -2.802 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.134 ; -2.924 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.070 ; -2.850 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.087 ; -2.873 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.028 ; -2.804 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.287 ; -3.132 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.351 ; -3.193 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.308 ; -3.143 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.295 ; -3.140 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.177 ; -2.978 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.303 ; -3.143 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; BL_IN1       ; CLOCK_50   ; -2.104 ; -2.734 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 7.168 ; 7.213 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.831 ; 5.959 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.487 ; 4.518 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.425 ; 4.459 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.302 ; 4.360 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.763 ; 4.778 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.383 ; 4.380 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.930 ; 4.952 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.445 ; 4.430 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.662 ; 4.702 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.884 ; 4.964 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.831 ; 5.959 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.091 ; 5.086 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.138 ; 5.142 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 5.317 ; 5.338 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.341 ; 5.377 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.341 ; 5.377 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.167 ; 5.293 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.822 ; 4.822 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.322 ; 6.347 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.712 ; 4.702 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.643 ; 4.647 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.719 ; 5.694 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.429 ; 5.560 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.005 ; 5.039 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.264 ; 5.274 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.371 ; 5.510 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.201 ; 5.247 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.442 ; 5.549 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.965 ; 6.088 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.052 ; 6.161 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.322 ; 6.347 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.964 ; 5.979 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.748 ; 5.854 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.306 ; 5.182 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.083 ; 4.949 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.234 ; 5.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.234 ; 5.270 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.658 ; 4.646 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.755 ; 4.805 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.876 ; 4.853 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 5.671 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.572 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 3.772 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 3.772 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 6.147 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 8.477 ; 8.516 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 8.372 ; 8.450 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 2.446 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 3.856 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 3.856 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 6.239 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 2.372 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 2.580 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 2.557 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+
; VGA_CLK        ; CLOCK_50   ; 4.077 ; 4.170 ; Rise       ; CLOCK_50                                        ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.211 ; 2.294 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.294 ; 2.361 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.262 ; 2.330 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.211 ; 2.294 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.452 ; 2.548 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.239 ; 2.299 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.548 ; 2.649 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.270 ; 2.337 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.389 ; 2.473 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.526 ; 2.644 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.043 ; 3.209 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.626 ; 2.711 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.645 ; 2.740 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 2.739 ; 2.880 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.666 ; 2.818 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.779 ; 2.918 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.666 ; 2.818 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.439 ; 2.508 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.368 ; 2.442 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.406 ; 2.480 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.368 ; 2.442 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.923 ; 3.087 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.828 ; 3.014 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.592 ; 2.688 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.701 ; 2.804 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.783 ; 2.925 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.674 ; 2.815 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.845 ; 2.996 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.145 ; 3.323 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.147 ; 3.345 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.311 ; 3.496 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.106 ; 3.282 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.025 ; 3.212 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.862 ; 2.693 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.689 ; 2.555 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.374 ; 2.462 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.734 ; 2.864 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.374 ; 2.462 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.445 ; 2.537 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.481 ; 2.554 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; 4.363 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.334 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[1] ;
; ADC_CLOCK      ; CLOCK_50   ; 1.894 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ;       ; 1.894 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ; 3.097 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT2        ; CLOCK_50   ; 4.390 ; 4.514 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT3        ; CLOCK_50   ; 4.337 ; 4.465 ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ; 1.190 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK      ; CLOCK_50   ;       ; 2.068 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; ADC_CLOCK_n    ; CLOCK_50   ; 2.068 ;       ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; BL_OUT1        ; CLOCK_50   ;       ; 3.364 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK10          ; CLOCK_50   ;       ; 1.168 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[3] ;
; CLK300         ; CLOCK_50   ; 1.191 ;       ; Rise       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
; CLK300         ; CLOCK_50   ;       ; 1.239 ; Fall       ; PLL|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 4.446 ;    ;    ; 4.422 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; ADC_FCO    ; UART_RX     ; 2.628 ;    ;    ; 2.731 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BL_OUT1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK10         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BL_OUT2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BL_OUT3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BL_OUT4       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MISO      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLOCK     ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLOCK_n   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RX       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLK300        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INT_MK        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; BL_IN2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BL_IN3       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_DCO      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_DCO_n    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_FCO      ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_FCO_n    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_VIDEO1   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_VIDEO1_n ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_VIDEO2   ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ADC_VIDEO2_n ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_CLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_NSS      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_MOSI     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BL_IN1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BL_OUT1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; CLK10         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BL_OUT2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; BL_OUT3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; BL_OUT4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SPI_MISO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CLOCK     ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CLOCK_n   ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; UART_RX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; CLK300        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; INT_MK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; BLUE[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; RED[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BL_OUT1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; CLK10         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BL_OUT2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; BL_OUT3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; BL_OUT4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MISO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CLOCK     ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CLOCK_n   ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; UART_RX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; CLK300        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; INT_MK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; BLUE[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; RED[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BL_OUT1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLK10         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BL_OUT2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BL_OUT3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BL_OUT4       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MISO      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CLOCK     ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CLOCK_n   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; H_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; V_SYNC        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; UART_RX       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLK300        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; INT_MK        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BLUE[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BLUE[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BLUE[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BLUE[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; BLUE[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BLUE[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; RED[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                        ; CLOCK_50                                        ; 7118     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50                                        ; 6334     ; 30       ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 9794     ; 432      ; 1846     ; 7713     ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5823     ; 0        ; 170      ; 81       ;
; CLOCK_50                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 112      ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 11417    ; 5203     ; 395      ; 827      ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 34       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                        ; CLOCK_50                                        ; 7118     ; 0        ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50                                        ; 6334     ; 30       ; 0        ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 9794     ; 432      ; 1846     ; 7713     ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 5823     ; 0        ; 170      ; 81       ;
; CLOCK_50                                        ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 112      ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 11417    ; 5203     ; 395      ; 827      ;
; PLL|altpll_component|auto_generated|pll1|clk[4] ; PLL|altpll_component|auto_generated|pll1|clk[4] ; 34       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 49       ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 166      ; 0        ; 49       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 42       ; 0        ; 37       ; 11       ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|auto_generated|pll1|clk[0] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 49       ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[0] ; 166      ; 0        ; 49       ; 0        ;
; PLL|altpll_component|auto_generated|pll1|clk[3] ; PLL|altpll_component|auto_generated|pll1|clk[3] ; 42       ; 0        ; 37       ; 11       ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 11    ; 11   ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 227   ; 227  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu May 15 14:52:30 2014
Info: Command: quartus_sta Therm_de0_nano -c Therm_de0_nano
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "contrast|min_out[0]|combout" is a latch
    Warning: Node "contrast|min_out[1]|combout" is a latch
    Warning: Node "contrast|min_out[2]|combout" is a latch
    Warning: Node "contrast|min_out[3]|combout" is a latch
    Warning: Node "contrast|min_out[4]|combout" is a latch
    Warning: Node "contrast|min_out[5]|combout" is a latch
    Warning: Node "contrast|min_out[6]|combout" is a latch
    Warning: Node "contrast|min_out[7]|combout" is a latch
    Warning: Node "contrast|min_out[8]|combout" is a latch
    Warning: Node "contrast|min_out[9]|combout" is a latch
    Warning: Node "contrast|min_out[10]|combout" is a latch
    Warning: Node "contrast|min_out[11]|combout" is a latch
    Warning: Node "contrast|min_out[12]|combout" is a latch
    Warning: Node "contrast|min_out[13]|combout" is a latch
    Warning: Node "contrast|state.idle_s~latch|combout" is a latch
    Warning: Node "average|count_out[4]|combout" is a latch
    Warning: Node "average|count_out[7]|combout" is a latch
    Warning: Node "average|count_out[10]|combout" is a latch
    Warning: Node "average|count_out[0]|combout" is a latch
    Warning: Node "average|count_out[1]|combout" is a latch
    Warning: Node "average|count_out[2]|combout" is a latch
    Warning: Node "average|count_out[3]|combout" is a latch
    Warning: Node "average|count_out[5]|combout" is a latch
    Warning: Node "average|count_out[6]|combout" is a latch
    Warning: Node "average|count_out[8]|combout" is a latch
    Warning: Node "average|count_out[9]|combout" is a latch
    Warning: Node "average|count_out[11]|combout" is a latch
    Warning: Node "average|count_out[12]|combout" is a latch
    Warning: Node "average|count_out[13]|combout" is a latch
    Warning: Node "contrast|razn[13]|combout" is a latch
    Warning: Node "contrast|razn[12]|combout" is a latch
    Warning: Node "contrast|razn[11]|combout" is a latch
    Warning: Node "contrast|razn[10]|combout" is a latch
    Warning: Node "contrast|razn[9]|combout" is a latch
    Warning: Node "contrast|razn[8]|combout" is a latch
    Warning: Node "contrast|razn[7]|combout" is a latch
    Warning: Node "contrast|razn[6]|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[0]~latch|combout" is a latch
    Warning: Node "contrast|razn[5]|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[3]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[1]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[4]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[2]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[5]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[6]~latch|combout" is a latch
    Warning: Node "pedestal_control_math|cnt_frame[7]~latch|combout" is a latch
    Warning: Node "contrast|razn[4]|combout" is a latch
    Warning: Node "contrast|razn[3]|combout" is a latch
    Warning: Node "contrast|razn[2]|combout" is a latch
    Warning: Node "contrast|razn[1]|combout" is a latch
    Warning: Node "contrast|razn[0]|combout" is a latch
    Warning: Node "simulate|shift_datavalid[10]~latch|combout" is a latch
Info: Reading SDC File: 'Therm_de0_nano.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[0]} {PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 112.50 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[1]} {PLL|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[3]} {PLL|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 27 -multiply_by 8 -duty_cycle 50.00 -name {PLL|altpll_component|auto_generated|pll1|clk[4]} {PLL|altpll_component|auto_generated|pll1|clk[4]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|cnt_frame[7]~head_lut|combout"
    Warning: Node "pedestal_control_math|Add4~14|dataa"
    Warning: Node "pedestal_control_math|Add4~14|combout"
    Warning: Node "pedestal_control_math|cnt_frame~28|datac"
    Warning: Node "pedestal_control_math|cnt_frame~28|combout"
    Warning: Node "pedestal_control_math|cnt_frame[7]~head_lut|datac"
    Warning: Node "pedestal_control_math|cnt_frame~28|dataa"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~12|datab"
    Warning: Node "pedestal_control_math|Add4~12|combout"
    Warning: Node "pedestal_control_math|cnt_frame~29|datad"
    Warning: Node "pedestal_control_math|cnt_frame~29|combout"
    Warning: Node "pedestal_control_math|cnt_frame[6]~head_lut|datad"
    Warning: Node "pedestal_control_math|cnt_frame[6]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~29|datac"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~10|dataa"
    Warning: Node "pedestal_control_math|Add4~10|combout"
    Warning: Node "pedestal_control_math|cnt_frame~30|datac"
    Warning: Node "pedestal_control_math|cnt_frame~30|combout"
    Warning: Node "pedestal_control_math|cnt_frame[5]~head_lut|dataa"
    Warning: Node "pedestal_control_math|cnt_frame[5]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~30|dataa"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~8|datab"
    Warning: Node "pedestal_control_math|Add4~8|combout"
    Warning: Node "pedestal_control_math|cnt_frame~19|dataa"
    Warning: Node "pedestal_control_math|cnt_frame~19|combout"
    Warning: Node "pedestal_control_math|cnt_frame[4]~head_lut|datad"
    Warning: Node "pedestal_control_math|cnt_frame[4]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~19|datac"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~6|dataa"
    Warning: Node "pedestal_control_math|Add4~6|combout"
    Warning: Node "pedestal_control_math|cnt_frame~21|dataa"
    Warning: Node "pedestal_control_math|cnt_frame~21|combout"
    Warning: Node "pedestal_control_math|cnt_frame[3]~head_lut|dataa"
    Warning: Node "pedestal_control_math|cnt_frame[3]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~21|datac"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~4|dataa"
    Warning: Node "pedestal_control_math|Add4~4|combout"
    Warning: Node "pedestal_control_math|cnt_frame~22|dataa"
    Warning: Node "pedestal_control_math|cnt_frame~22|combout"
    Warning: Node "pedestal_control_math|cnt_frame[2]~head_lut|datab"
    Warning: Node "pedestal_control_math|cnt_frame[2]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~22|datab"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~2|datab"
    Warning: Node "pedestal_control_math|Add4~2|combout"
    Warning: Node "pedestal_control_math|cnt_frame~23|datad"
    Warning: Node "pedestal_control_math|cnt_frame~23|combout"
    Warning: Node "pedestal_control_math|cnt_frame[1]~head_lut|datac"
    Warning: Node "pedestal_control_math|cnt_frame[1]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~23|dataa"
Warning: Found combinational loop of 7 nodes
    Warning: Node "pedestal_control_math|Add4~0|dataa"
    Warning: Node "pedestal_control_math|Add4~0|combout"
    Warning: Node "pedestal_control_math|cnt_frame~24|datad"
    Warning: Node "pedestal_control_math|cnt_frame~24|combout"
    Warning: Node "pedestal_control_math|cnt_frame[0]~head_lut|dataa"
    Warning: Node "pedestal_control_math|cnt_frame[0]~head_lut|combout"
    Warning: Node "pedestal_control_math|cnt_frame~24|dataa"
Warning: Node: SPIslave:SPI|state[2] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPIslave:SPI|count[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev2:dev2|CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: control:control|mode_work[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev16:dev16|mean was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_FCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_DCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: bol_640_control:bol_640_control|dalay_shift[13] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: reset_all:RESET|RESET was determined to be a clock but was found without an associated clock assignment.
Warning: Node: top_cnt:top_counter|reset_bol was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -11.611
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -11.611      -121.023 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.060         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     7.999         0.000 CLOCK_50 
    Info:    65.474         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case hold slack is 0.300
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.300         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.316         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.331         0.000 CLOCK_50 
    Info:     0.358         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case recovery slack is 1.587
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.587         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:    45.540         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case removal slack is 0.898
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.898         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     1.522         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.747
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.747         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.595         0.000 CLOCK_50 
    Info:    33.496         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
    Info:    49.695         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: SPIslave:SPI|state[2] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPIslave:SPI|count[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev2:dev2|CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: control:control|mode_work[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev16:dev16|mean was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_FCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_DCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: bol_640_control:bol_640_control|dalay_shift[13] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: reset_all:RESET|RESET was determined to be a clock but was found without an associated clock assignment.
Warning: Node: top_cnt:top_counter|reset_bol was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -9.361
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -9.361       -93.979 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     5.568         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     8.070         0.000 CLOCK_50 
    Info:    65.692         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case hold slack is 0.286
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.286         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.292         0.000 CLOCK_50 
    Info:     0.299         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.312         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case recovery slack is 1.966
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.966         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:    46.029         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case removal slack is 0.810
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.810         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     1.390         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.743
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.743         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.593         0.000 CLOCK_50 
    Info:    33.494         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
    Info:    49.715         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: SPIslave:SPI|state[2] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPIslave:SPI|count[4] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: SPI_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev2:dev2|CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: control:control|mode_work[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: dev16:dev16|mean was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_FCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: ADC_DCO was determined to be a clock but was found without an associated clock assignment.
Warning: Node: bol_640_control:bol_640_control|dalay_shift[13] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: reset_all:RESET|RESET was determined to be a clock but was found without an associated clock assignment.
Warning: Node: top_cnt:top_counter|reset_bol was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[4]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {CLOCK_50}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {PLL|altpll_component|auto_generated|pll1|clk[3]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.026
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.026       -18.843 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     7.038         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     8.853         0.000 CLOCK_50 
    Info:    66.388         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case hold slack is 0.152
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.152         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.164         0.000 CLOCK_50 
    Info:     0.167         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.186         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
Info: Worst-case recovery slack is 3.004
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.004         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:    47.313         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case removal slack is 0.489
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.489         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.809         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 4.761
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.761         0.000 PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info:     9.272         0.000 CLOCK_50 
    Info:    33.533         0.000 PLL|altpll_component|auto_generated|pll1|clk[4] 
    Info:    49.621         0.000 PLL|altpll_component|auto_generated|pll1|clk[3] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 153 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Thu May 15 14:52:38 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


