{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706547013551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706547013554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 29 11:50:13 2024 " "Processing started: Mon Jan 29 11:50:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706547013554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1706547013554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1706547013554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1706547014195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1706547014195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadd.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdd " "Found entity 1: RCAdd" {  } { { "RCAdd.v" "" { Text "D:/ELEC374/Tutorial/RCAdd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706547023003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706547023003 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register.v " "Can't analyze file -- file Register.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1706547023009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etregister.v 1 1 " "Found 1 design units, including 1 entities, in source file etregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ETRegister " "Found entity 1: ETRegister" {  } { { "ETRegister.v" "" { Text "D:/ELEC374/Tutorial/ETRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706547023013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706547023013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bdbus.v 1 1 " "Found 1 design units, including 1 entities, in source file bdbus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BDBus " "Found entity 1: BDBus" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706547023016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706547023016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/ELEC374/Tutorial/Datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706547023018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706547023018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tutorial_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tutorial_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tutorial_tb " "Found entity 1: tutorial_tb" {  } { { "tutorial_tb.v" "" { Text "D:/ELEC374/Tutorial/tutorial_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706547023037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1706547023037 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1706547023106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ETRegister ETRegister:RA " "Elaborating entity \"ETRegister\" for hierarchy \"ETRegister:RA\"" {  } { { "Datapath.v" "RA" { Text "D:/ELEC374/Tutorial/Datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706547023108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdd RCAdd:add " "Elaborating entity \"RCAdd\" for hierarchy \"RCAdd:add\"" {  } { { "Datapath.v" "add" { Text "D:/ELEC374/Tutorial/Datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706547023110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BDBus BDBus:bus " "Elaborating entity \"BDBus\" for hierarchy \"BDBus:bus\"" {  } { { "Datapath.v" "bus" { Text "D:/ELEC374/Tutorial/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1706547023111 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q BDBus.v(14) " "Verilog HDL Always Construct warning at BDBus.v(14): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] BDBus.v(16) " "Inferred latch for \"q\[0\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] BDBus.v(16) " "Inferred latch for \"q\[1\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] BDBus.v(16) " "Inferred latch for \"q\[2\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] BDBus.v(16) " "Inferred latch for \"q\[3\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] BDBus.v(16) " "Inferred latch for \"q\[4\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] BDBus.v(16) " "Inferred latch for \"q\[5\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023112 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] BDBus.v(16) " "Inferred latch for \"q\[6\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023118 "|Datapath|BDBus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] BDBus.v(16) " "Inferred latch for \"q\[7\]\" at BDBus.v(16)" {  } { { "BDBus.v" "" { Text "D:/ELEC374/Tutorial/BDBus.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1706547023118 "|Datapath|BDBus:bus"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706547023826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 29 11:50:23 2024 " "Processing ended: Mon Jan 29 11:50:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706547023826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706547023826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706547023826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1706547023826 ""}
