Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (win64) Build 1915620 Thu Jun 22 17:54:58 MDT 2017
| Date         : Fri Apr 27 09:07:27 2018
| Host         : CO2041-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.481    -1251.104                   1677                13200        0.055        0.000                      0                13200        4.020        0.000                       0                  5714  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.481    -1251.104                   1677                12907        0.055        0.000                      0                12907        4.020        0.000                       0                  5714  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.622        0.000                      0                  293        0.775        0.000                      0                  293  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1677  Failing Endpoints,  Worst Slack       -5.481ns,  Total Violation    -1251.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.481ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.385ns  (logic 6.621ns (43.035%)  route 8.764ns (56.965%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.114    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.353 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.716    18.069    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[30]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.331    18.400 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[30]_i_1/O
                         net (fo=1, routed)           0.000    18.400    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[30]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.075    12.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[30]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                 -5.481    

Slack (VIOLATED) :        -5.447ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.308ns  (logic 6.670ns (43.572%)  route 8.638ns (56.428%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.114    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.427 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.590    18.017    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[31]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.306    18.323 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[31]_i_2/O
                         net (fo=1, routed)           0.000    18.323    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[31]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.032    12.876    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -18.323    
  -------------------------------------------------------------------
                         slack                                 -5.447    

Slack (VIOLATED) :        -5.348ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.252ns  (logic 6.484ns (42.513%)  route 8.768ns (57.487%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.222 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.720    17.942    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[24]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.325    18.267 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[24]_i_1/O
                         net (fo=1, routed)           0.000    18.267    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[24]
    SLICE_X57Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)        0.075    12.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[24]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                 -5.348    

Slack (VIOLATED) :        -5.317ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.221ns  (logic 6.598ns (43.349%)  route 8.623ns (56.651%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.114    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.336 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.575    17.911    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[28]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.325    18.236 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[28]_i_1/O
                         net (fo=1, routed)           0.000    18.236    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[28]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.075    12.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[28]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.236    
  -------------------------------------------------------------------
                         slack                                 -5.317    

Slack (VIOLATED) :        -5.312ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.170ns  (logic 6.574ns (43.336%)  route 8.596ns (56.664%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.334 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.548    17.882    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[25]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.303    18.185 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[25]_i_1/O
                         net (fo=1, routed)           0.000    18.185    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[25]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.029    12.873    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[25]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -18.185    
  -------------------------------------------------------------------
                         slack                                 -5.312    

Slack (VIOLATED) :        -5.287ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.191ns  (logic 6.504ns (42.816%)  route 8.687ns (57.184%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.239 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.639    17.878    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[26]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.328    18.206 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[26]_i_1/O
                         net (fo=1, routed)           0.000    18.206    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[26]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[26]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.075    12.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[26]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 -5.287    

Slack (VIOLATED) :        -5.284ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.144ns  (logic 6.688ns (44.164%)  route 8.456ns (55.836%))
  Logic Levels:           22  (CARRY4=9 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.114 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.114    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.448 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.408    17.856    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[29]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.303    18.159 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[29]_i_1/O
                         net (fo=1, routed)           0.000    18.159    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[29]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.031    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[29]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -18.159    
  -------------------------------------------------------------------
                         slack                                 -5.284    

Slack (VIOLATED) :        -5.211ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.069ns  (logic 6.333ns (42.026%)  route 8.736ns (57.974%))
  Logic Levels:           20  (CARRY4=7 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    17.090 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.689    17.778    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[23]
    SLICE_X57Y45         LUT3 (Prop_lut3_I0_O)        0.306    18.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_1/O
                         net (fo=1, routed)           0.000    18.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[23]
    SLICE_X57Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y45         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y45         FDRE (Setup_fdre_C_D)        0.029    12.873    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -18.084    
  -------------------------------------------------------------------
                         slack                                 -5.211    

Slack (VIOLATED) :        -5.190ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.972ns  (logic 6.123ns (40.896%)  route 8.849ns (59.104%))
  Logic Levels:           20  (CARRY4=9 LUT3=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.660     2.954    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X44Y33         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.419     3.373 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[2][8]/Q
                         net (fo=3, routed)           1.172     4.545    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[2]_1[8]
    SLICE_X50Y34         LUT6 (Prop_lut6_I3_O)        0.299     4.844 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_452/O
                         net (fo=1, routed)           0.000     4.844    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_452_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.209     5.053 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_275/O
                         net (fo=2, routed)           1.015     6.068    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_275_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I1_O)        0.297     6.365 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_124/O
                         net (fo=1, routed)           0.000     6.365    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][27]_i_124_n_0
    SLICE_X55Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     6.577 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][27]_i_54/O
                         net (fo=7, routed)           1.070     7.647    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[1]
    SLICE_X62Y30         LUT5 (Prop_lut5_I3_O)        0.299     7.946 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_13/O
                         net (fo=2, routed)           0.809     8.755    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_13_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.124     8.879 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_3/O
                         net (fo=2, routed)           0.299     9.178    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_3_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.302 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_7/O
                         net (fo=1, routed)           0.000     9.302    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][3]_i_7_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.703 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.703    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][3]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.942 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][7]_i_2/O[2]
                         net (fo=2, routed)           0.657    10.599    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[6]
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.302    10.901 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_33/O
                         net (fo=2, routed)           0.879    11.780    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_33_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.165 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.165    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_31_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.387 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31/O[0]
                         net (fo=2, routed)           0.567    12.954    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_31_n_7
    SLICE_X59Y38         LUT5 (Prop_lut5_I0_O)        0.299    13.253 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_22/O
                         net (fo=2, routed)           0.532    13.785    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_22_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.305 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.305    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_15_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.524 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_15/O[0]
                         net (fo=3, routed)           0.501    15.026    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[12]
    SLICE_X54Y41         LUT5 (Prop_lut5_I4_O)        0.295    15.321 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_5/O
                         net (fo=2, routed)           0.636    15.956    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[15]_i_5_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.463 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.463    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[15]_i_2_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.577 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.577    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[19]_i_2_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.911 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.712    17.623    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[21]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.303    17.926 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[21]_i_1/O
                         net (fo=1, routed)           0.000    17.926    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[21]
    SLICE_X59Y41         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.553    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y41         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X59Y41         FDRE (Setup_fdre_C_D)        0.029    12.736    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[21]
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 -5.190    

Slack (VIOLATED) :        -5.155ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.015ns  (logic 6.556ns (43.664%)  route 8.459ns (56.336%))
  Logic Levels:           21  (CARRY4=8 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.721     3.015    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y33         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.419     3.434 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[2]/Q
                         net (fo=847, routed)         1.620     5.054    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/index1[2]
    SLICE_X74Y36         MUXF7 (Prop_muxf7_S_O)       0.451     5.505 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455/O
                         net (fo=2, routed)           0.954     6.459    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_455_n_0
    SLICE_X66Y33         LUT6 (Prop_lut6_I3_O)        0.299     6.758 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187/O
                         net (fo=1, routed)           0.000     6.758    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][31]_i_187_n_0
    SLICE_X66Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     6.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][31]_i_76/O
                         net (fo=6, routed)           0.774     7.741    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT1[9]
    SLICE_X64Y33         LUT5 (Prop_lut5_I2_O)        0.323     8.064 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15/O
                         net (fo=2, routed)           0.667     8.731    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_15_n_0
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.326     9.057 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4/O
                         net (fo=2, routed)           0.667     9.725    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_4_n_0
    SLICE_X61Y33         LUT6 (Prop_lut6_I3_O)        0.124     9.849 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8/O
                         net (fo=1, routed)           0.000     9.849    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W[1][11]_i_8_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.247 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][11]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.581 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/W_reg[1][15]_i_2/O[1]
                         net (fo=2, routed)           0.461    11.042    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/schedule0[13]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.303    11.345 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34/O
                         net (fo=2, routed)           0.761    12.105    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_34_n_0
    SLICE_X60Y37         LUT4 (Prop_lut4_I0_O)        0.124    12.229 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38/O
                         net (fo=1, routed)           0.000    12.229    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_38_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.627 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    12.627    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_31_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.866 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31/O[2]
                         net (fo=2, routed)           0.460    13.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_31_n_5
    SLICE_X59Y40         LUT5 (Prop_lut5_I0_O)        0.302    13.628 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20/O
                         net (fo=2, routed)           0.620    14.248    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_20_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    14.372 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24/O
                         net (fo=1, routed)           0.000    14.372    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_24_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.748 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.748    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_15_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.967 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_15/O[0]
                         net (fo=3, routed)           0.327    15.294    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_1_in[20]
    SLICE_X59Y43         LUT5 (Prop_lut5_I4_O)        0.295    15.589 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5/O
                         net (fo=2, routed)           0.737    16.326    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_5_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124    16.450 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9/O
                         net (fo=1, routed)           0.000    16.450    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[23]_i_9_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.000 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.000    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[23]_i_2_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.313 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.411    17.724    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h0_out[27]
    SLICE_X57Y44         LUT3 (Prop_lut3_I0_O)        0.306    18.030 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a[27]_i_1/O
                         net (fo=1, routed)           0.000    18.030    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/p_0_in[27]
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.554    12.733    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]/C
                         clock pessimism              0.265    12.998    
                         clock uncertainty           -0.154    12.844    
    SLICE_X57Y44         FDRE (Setup_fdre_C_D)        0.031    12.875    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/a_reg[27]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                         -18.030    
  -------------------------------------------------------------------
                         slack                                 -5.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.243    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y101        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.188ns (39.947%)  route 0.283ns (60.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.583     0.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/Q
                         net (fo=8, routed)           0.283     1.342    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT7[20]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.047     1.389 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[26]_i_1/O
                         net (fo=1, routed)           0.000     1.389    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[26]_i_1_n_0
    SLICE_X58Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y51         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.131     1.315    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.578     0.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[17]/Q
                         net (fo=3, routed)           0.289     1.343    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[49]
    SLICE_X62Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.388 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[17]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[17]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X62Y48         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[17]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.120     1.310    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.190ns (41.052%)  route 0.273ns (58.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.578     0.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y52         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDCE (Prop_fdce_C_Q)         0.141     1.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[21]/Q
                         net (fo=3, routed)           0.273     1.327    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[53]
    SLICE_X61Y49         LUT3 (Prop_lut3_I1_O)        0.049     1.376 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[21]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.107     1.297    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.190ns (41.007%)  route 0.273ns (58.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.578     0.914    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.055 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h6_reg[16]/Q
                         net (fo=3, routed)           0.273     1.328    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[48]
    SLICE_X61Y47         LUT3 (Prop_lut3_I1_O)        0.049     1.377 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[16]_i_1/O
                         net (fo=1, routed)           0.000     1.377    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g[16]_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.854     1.220    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X61Y47         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[16]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y47         FDRE (Hold_fdre_C_D)         0.107     1.297    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/g_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.187ns (41.083%)  route 0.268ns (58.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.558     0.894    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X52Y43         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.141     1.035 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h1_reg[7]/Q
                         net (fo=3, routed)           0.268     1.303    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/hash_output[199]
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.046     1.349 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[7]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b[7]_i_1_n_0
    SLICE_X49Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.829     1.195    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X49Y44         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[7]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.107     1.267    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/b_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.272ns (59.956%)  route 0.182ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.584     0.920    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X58Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f_reg[31]/Q
                         net (fo=3, routed)           0.182     1.265    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/f[31]
    SLICE_X59Y52         LUT2 (Prop_lut2_I0_O)        0.045     1.310 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5[28]_i_2/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5[28]_i_2_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.373 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.373    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]_i_1_n_4
    SLICE_X59Y52         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y52         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X59Y52         FDPE (Hold_fdpe_C_D)         0.105     1.289    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.176    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.270ns (55.484%)  route 0.217ns (44.516%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.583     0.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X56Y46         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[28]/Q
                         net (fo=8, routed)           0.217     1.276    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT7[22]
    SLICE_X54Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.405 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.405    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[28]_i_1_n_6
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[29]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.134     1.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.270ns (55.352%)  route 0.218ns (44.648%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.583     0.919    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/e_reg[26]/Q
                         net (fo=8, routed)           0.218     1.277    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/ROTATE_RIGHT7[20]
    SLICE_X54Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.406 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.406    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[24]_i_1_n_4
    SLICE_X54Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.846     1.212    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y50         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[27]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.134     1.316    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h4_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y96    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y109   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y109   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 0.642ns (11.230%)  route 5.075ns (88.770%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.736     8.655    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.541    12.720    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X60Y26         FDCE (Recov_fdce_C_CLR)     -0.405    12.276    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.642ns (11.356%)  route 5.011ns (88.644%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.672     8.591    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X55Y37         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.549    12.729    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X55Y37         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.405    12.284    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__5
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 0.642ns (11.614%)  route 4.886ns (88.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.547     8.466    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X46Y26         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.479    12.658    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X46Y26         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X46Y26         FDCE (Recov_fdce_C_CLR)     -0.319    12.300    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.642ns (11.654%)  route 4.867ns (88.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.528     8.447    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X54Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.536    12.715    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3/C
                         clock pessimism              0.115    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.361    12.315    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.642ns (11.654%)  route 4.867ns (88.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.528     8.447    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X54Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.536    12.715    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4/C
                         clock pessimism              0.115    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.319    12.357    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.642ns (11.654%)  route 4.867ns (88.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.528     8.447    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X54Y25         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.536    12.715    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X54Y25         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5/C
                         clock pessimism              0.115    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X54Y25         FDCE (Recov_fdce_C_CLR)     -0.319    12.357    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.642ns (12.044%)  route 4.689ns (87.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.350     8.269    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y27         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.540    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y27         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.642ns (12.044%)  route 4.689ns (87.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.350     8.269    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y27         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.540    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y27         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[0]_rep__6
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.642ns (12.044%)  route 4.689ns (87.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.350     8.269    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y27         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.540    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y27         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.642ns (12.044%)  route 4.689ns (87.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.644     2.938    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          1.339     4.795    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.919 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         3.350     8.269    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y27         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        1.540    12.719    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y27         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__0/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X59Y27         FDCE (Recov_fdce_C_CLR)     -0.405    12.275    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.275    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  4.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.422%)  route 0.767ns (78.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.194     1.863    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.422%)  route 0.767ns (78.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.194     1.863    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y51         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y51         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.088    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[29]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.422%)  route 0.767ns (78.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.194     1.863    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[29]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[31]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.209ns (21.422%)  route 0.767ns (78.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.194     1.863    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X60Y51         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.849     1.215    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X60Y51         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[31]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X60Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     1.085    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.343%)  route 0.770ns (78.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.197     1.867    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y52         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y52         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[29]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.343%)  route 0.770ns (78.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.197     1.867    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y52         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y52         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[30]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.343%)  route 0.770ns (78.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.197     1.867    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y52         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y52         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.343%)  route 0.770ns (78.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.197     1.867    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X59Y52         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X59Y52         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X59Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h5_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.209ns (19.791%)  route 0.847ns (80.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.274     1.944    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X57Y52         FDCE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y52         FDCE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[26]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.087    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[24]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.209ns (19.791%)  route 0.847ns (80.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.552     0.888    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/reset_reg/Q
                         net (fo=67, routed)          0.573     1.625    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/reset
    SLICE_X58Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.670 f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/current_iteration[5]_i_3/O
                         net (fo=293, routed)         0.274     1.944    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/clear
    SLICE_X57Y52         FDPE                                         f  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5714, routed)        0.848     1.214    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/s00_axi_aclk
    SLICE_X57Y52         FDPE                                         r  design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[24]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.084    design_1_i/sha256_hasher_0/U0/sha256_hasher_v1_0_S00_AXI_inst/hasher0/h7_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.860    





