<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="8704pt" height="684pt"
 viewBox="0.00 0.00 8704.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 8700,-680 8700,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 8676,-8 8676,-8 8682,-8 8688,-14 8688,-20 8688,-20 8688,-656 8688,-656 8688,-662 8682,-668 8676,-668 8676,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="4348" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="4348" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram system.mem_ctrls2.dram system.mem_ctrls3.dram system.mem_ctrls4.dram system.mem_ctrls5.dram system.mem_ctrls6.dram system.mem_ctrls7.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 8668,-16 8668,-16 8674,-16 8680,-22 8680,-28 8680,-28 8680,-610 8680,-610 8680,-616 8674,-622 8668,-622 8668,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="4348" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="4348" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7750,-24C7750,-24 8660,-24 8660,-24 8666,-24 8672,-30 8672,-36 8672,-36 8672,-380 8672,-380 8672,-386 8666,-392 8660,-392 8660,-392 7750,-392 7750,-392 7744,-392 7738,-386 7738,-380 7738,-380 7738,-36 7738,-36 7738,-30 7744,-24 7750,-24"/>
<text text-anchor="middle" x="8205" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="8205" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M8298,-147C8298,-147 8652,-147 8652,-147 8658,-147 8664,-153 8664,-159 8664,-159 8664,-334 8664,-334 8664,-340 8658,-346 8652,-346 8652,-346 8298,-346 8298,-346 8292,-346 8286,-340 8286,-334 8286,-334 8286,-159 8286,-159 8286,-153 8292,-147 8298,-147"/>
<text text-anchor="middle" x="8475" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="8475" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8306,-155C8306,-155 8459,-155 8459,-155 8465,-155 8471,-161 8471,-167 8471,-167 8471,-288 8471,-288 8471,-294 8465,-300 8459,-300 8459,-300 8306,-300 8306,-300 8300,-300 8294,-294 8294,-288 8294,-288 8294,-167 8294,-167 8294,-161 8300,-155 8306,-155"/>
<text text-anchor="middle" x="8382.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="8382.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8314,-163C8314,-163 8451,-163 8451,-163 8457,-163 8463,-169 8463,-175 8463,-175 8463,-242 8463,-242 8463,-248 8457,-254 8451,-254 8451,-254 8314,-254 8314,-254 8308,-254 8302,-248 8302,-242 8302,-242 8302,-175 8302,-175 8302,-169 8308,-163 8314,-163"/>
<text text-anchor="middle" x="8382.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8382.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M8491,-155C8491,-155 8644,-155 8644,-155 8650,-155 8656,-161 8656,-167 8656,-167 8656,-288 8656,-288 8656,-294 8650,-300 8644,-300 8644,-300 8491,-300 8491,-300 8485,-300 8479,-294 8479,-288 8479,-288 8479,-167 8479,-167 8479,-161 8485,-155 8491,-155"/>
<text text-anchor="middle" x="8567.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="8567.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M8499,-163C8499,-163 8636,-163 8636,-163 8642,-163 8648,-169 8648,-175 8648,-175 8648,-242 8648,-242 8648,-248 8642,-254 8636,-254 8636,-254 8499,-254 8499,-254 8493,-254 8487,-248 8487,-242 8487,-242 8487,-175 8487,-175 8487,-169 8493,-163 8499,-163"/>
<text text-anchor="middle" x="8567.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="8567.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7960,-32C7960,-32 8130,-32 8130,-32 8136,-32 8142,-38 8142,-44 8142,-44 8142,-111 8142,-111 8142,-117 8136,-123 8130,-123 8130,-123 7960,-123 7960,-123 7954,-123 7948,-117 7948,-111 7948,-111 7948,-44 7948,-44 7948,-38 7954,-32 7960,-32"/>
<text text-anchor="middle" x="8045" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="8045" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7758,-32C7758,-32 7928,-32 7928,-32 7934,-32 7940,-38 7940,-44 7940,-44 7940,-111 7940,-111 7940,-117 7934,-123 7928,-123 7928,-123 7758,-123 7758,-123 7752,-123 7746,-117 7746,-111 7746,-111 7746,-44 7746,-44 7746,-38 7752,-32 7758,-32"/>
<text text-anchor="middle" x="7843" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7843" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8173,-32C8173,-32 8343,-32 8343,-32 8349,-32 8355,-38 8355,-44 8355,-44 8355,-111 8355,-111 8355,-117 8349,-123 8343,-123 8343,-123 8173,-123 8173,-123 8167,-123 8161,-117 8161,-111 8161,-111 8161,-44 8161,-44 8161,-38 8167,-32 8173,-32"/>
<text text-anchor="middle" x="8258" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="8258" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M8380,-32C8380,-32 8550,-32 8550,-32 8556,-32 8562,-38 8562,-44 8562,-44 8562,-111 8562,-111 8562,-117 8556,-123 8550,-123 8550,-123 8380,-123 8380,-123 8374,-123 8368,-117 8368,-111 8368,-111 8368,-44 8368,-44 8368,-38 8374,-32 8380,-32"/>
<text text-anchor="middle" x="8465" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="8465" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7976,-163C7976,-163 8266,-163 8266,-163 8272,-163 8278,-169 8278,-175 8278,-175 8278,-242 8278,-242 8278,-248 8272,-254 8266,-254 8266,-254 7976,-254 7976,-254 7970,-254 7964,-248 7964,-242 7964,-242 7964,-175 7964,-175 7964,-169 7970,-163 7976,-163"/>
<text text-anchor="middle" x="8121" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="8121" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5866,-24C5866,-24 6776,-24 6776,-24 6782,-24 6788,-30 6788,-36 6788,-36 6788,-380 6788,-380 6788,-386 6782,-392 6776,-392 6776,-392 5866,-392 5866,-392 5860,-392 5854,-386 5854,-380 5854,-380 5854,-36 5854,-36 5854,-30 5860,-24 5866,-24"/>
<text text-anchor="middle" x="6321" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="6321" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6414,-147C6414,-147 6768,-147 6768,-147 6774,-147 6780,-153 6780,-159 6780,-159 6780,-334 6780,-334 6780,-340 6774,-346 6768,-346 6768,-346 6414,-346 6414,-346 6408,-346 6402,-340 6402,-334 6402,-334 6402,-159 6402,-159 6402,-153 6408,-147 6414,-147"/>
<text text-anchor="middle" x="6591" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6591" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6422,-155C6422,-155 6575,-155 6575,-155 6581,-155 6587,-161 6587,-167 6587,-167 6587,-288 6587,-288 6587,-294 6581,-300 6575,-300 6575,-300 6422,-300 6422,-300 6416,-300 6410,-294 6410,-288 6410,-288 6410,-167 6410,-167 6410,-161 6416,-155 6422,-155"/>
<text text-anchor="middle" x="6498.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6498.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6430,-163C6430,-163 6567,-163 6567,-163 6573,-163 6579,-169 6579,-175 6579,-175 6579,-242 6579,-242 6579,-248 6573,-254 6567,-254 6567,-254 6430,-254 6430,-254 6424,-254 6418,-248 6418,-242 6418,-242 6418,-175 6418,-175 6418,-169 6424,-163 6430,-163"/>
<text text-anchor="middle" x="6498.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6498.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6607,-155C6607,-155 6760,-155 6760,-155 6766,-155 6772,-161 6772,-167 6772,-167 6772,-288 6772,-288 6772,-294 6766,-300 6760,-300 6760,-300 6607,-300 6607,-300 6601,-300 6595,-294 6595,-288 6595,-288 6595,-167 6595,-167 6595,-161 6601,-155 6607,-155"/>
<text text-anchor="middle" x="6683.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6683.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6615,-163C6615,-163 6752,-163 6752,-163 6758,-163 6764,-169 6764,-175 6764,-175 6764,-242 6764,-242 6764,-248 6758,-254 6752,-254 6752,-254 6615,-254 6615,-254 6609,-254 6603,-248 6603,-242 6603,-242 6603,-175 6603,-175 6603,-169 6609,-163 6615,-163"/>
<text text-anchor="middle" x="6683.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6683.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6076,-32C6076,-32 6246,-32 6246,-32 6252,-32 6258,-38 6258,-44 6258,-44 6258,-111 6258,-111 6258,-117 6252,-123 6246,-123 6246,-123 6076,-123 6076,-123 6070,-123 6064,-117 6064,-111 6064,-111 6064,-44 6064,-44 6064,-38 6070,-32 6076,-32"/>
<text text-anchor="middle" x="6161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5874,-32C5874,-32 6044,-32 6044,-32 6050,-32 6056,-38 6056,-44 6056,-44 6056,-111 6056,-111 6056,-117 6050,-123 6044,-123 6044,-123 5874,-123 5874,-123 5868,-123 5862,-117 5862,-111 5862,-111 5862,-44 5862,-44 5862,-38 5868,-32 5874,-32"/>
<text text-anchor="middle" x="5959" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5959" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6289,-32C6289,-32 6459,-32 6459,-32 6465,-32 6471,-38 6471,-44 6471,-44 6471,-111 6471,-111 6471,-117 6465,-123 6459,-123 6459,-123 6289,-123 6289,-123 6283,-123 6277,-117 6277,-111 6277,-111 6277,-44 6277,-44 6277,-38 6283,-32 6289,-32"/>
<text text-anchor="middle" x="6374" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6374" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6496,-32C6496,-32 6666,-32 6666,-32 6672,-32 6678,-38 6678,-44 6678,-44 6678,-111 6678,-111 6678,-117 6672,-123 6666,-123 6666,-123 6496,-123 6496,-123 6490,-123 6484,-117 6484,-111 6484,-111 6484,-44 6484,-44 6484,-38 6490,-32 6496,-32"/>
<text text-anchor="middle" x="6581" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6581" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6092,-163C6092,-163 6382,-163 6382,-163 6388,-163 6394,-169 6394,-175 6394,-175 6394,-242 6394,-242 6394,-248 6388,-254 6382,-254 6382,-254 6092,-254 6092,-254 6086,-254 6080,-248 6080,-242 6080,-242 6080,-175 6080,-175 6080,-169 6086,-163 6092,-163"/>
<text text-anchor="middle" x="6237" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6237" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6808,-24C6808,-24 7718,-24 7718,-24 7724,-24 7730,-30 7730,-36 7730,-36 7730,-380 7730,-380 7730,-386 7724,-392 7718,-392 7718,-392 6808,-392 6808,-392 6802,-392 6796,-386 6796,-380 6796,-380 6796,-36 6796,-36 6796,-30 6802,-24 6808,-24"/>
<text text-anchor="middle" x="7263" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="7263" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7356,-147C7356,-147 7710,-147 7710,-147 7716,-147 7722,-153 7722,-159 7722,-159 7722,-334 7722,-334 7722,-340 7716,-346 7710,-346 7710,-346 7356,-346 7356,-346 7350,-346 7344,-340 7344,-334 7344,-334 7344,-159 7344,-159 7344,-153 7350,-147 7356,-147"/>
<text text-anchor="middle" x="7533" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7533" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7364,-155C7364,-155 7517,-155 7517,-155 7523,-155 7529,-161 7529,-167 7529,-167 7529,-288 7529,-288 7529,-294 7523,-300 7517,-300 7517,-300 7364,-300 7364,-300 7358,-300 7352,-294 7352,-288 7352,-288 7352,-167 7352,-167 7352,-161 7358,-155 7364,-155"/>
<text text-anchor="middle" x="7440.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7440.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7372,-163C7372,-163 7509,-163 7509,-163 7515,-163 7521,-169 7521,-175 7521,-175 7521,-242 7521,-242 7521,-248 7515,-254 7509,-254 7509,-254 7372,-254 7372,-254 7366,-254 7360,-248 7360,-242 7360,-242 7360,-175 7360,-175 7360,-169 7366,-163 7372,-163"/>
<text text-anchor="middle" x="7440.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7440.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7549,-155C7549,-155 7702,-155 7702,-155 7708,-155 7714,-161 7714,-167 7714,-167 7714,-288 7714,-288 7714,-294 7708,-300 7702,-300 7702,-300 7549,-300 7549,-300 7543,-300 7537,-294 7537,-288 7537,-288 7537,-167 7537,-167 7537,-161 7543,-155 7549,-155"/>
<text text-anchor="middle" x="7625.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7625.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7557,-163C7557,-163 7694,-163 7694,-163 7700,-163 7706,-169 7706,-175 7706,-175 7706,-242 7706,-242 7706,-248 7700,-254 7694,-254 7694,-254 7557,-254 7557,-254 7551,-254 7545,-248 7545,-242 7545,-242 7545,-175 7545,-175 7545,-169 7551,-163 7557,-163"/>
<text text-anchor="middle" x="7625.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7625.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7018,-32C7018,-32 7188,-32 7188,-32 7194,-32 7200,-38 7200,-44 7200,-44 7200,-111 7200,-111 7200,-117 7194,-123 7188,-123 7188,-123 7018,-123 7018,-123 7012,-123 7006,-117 7006,-111 7006,-111 7006,-44 7006,-44 7006,-38 7012,-32 7018,-32"/>
<text text-anchor="middle" x="7103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6816,-32C6816,-32 6986,-32 6986,-32 6992,-32 6998,-38 6998,-44 6998,-44 6998,-111 6998,-111 6998,-117 6992,-123 6986,-123 6986,-123 6816,-123 6816,-123 6810,-123 6804,-117 6804,-111 6804,-111 6804,-44 6804,-44 6804,-38 6810,-32 6816,-32"/>
<text text-anchor="middle" x="6901" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6901" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7231,-32C7231,-32 7401,-32 7401,-32 7407,-32 7413,-38 7413,-44 7413,-44 7413,-111 7413,-111 7413,-117 7407,-123 7401,-123 7401,-123 7231,-123 7231,-123 7225,-123 7219,-117 7219,-111 7219,-111 7219,-44 7219,-44 7219,-38 7225,-32 7231,-32"/>
<text text-anchor="middle" x="7316" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7316" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7438,-32C7438,-32 7608,-32 7608,-32 7614,-32 7620,-38 7620,-44 7620,-44 7620,-111 7620,-111 7620,-117 7614,-123 7608,-123 7608,-123 7438,-123 7438,-123 7432,-123 7426,-117 7426,-111 7426,-111 7426,-44 7426,-44 7426,-38 7432,-32 7438,-32"/>
<text text-anchor="middle" x="7523" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7523" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7034,-163C7034,-163 7324,-163 7324,-163 7330,-163 7336,-169 7336,-175 7336,-175 7336,-242 7336,-242 7336,-248 7330,-254 7324,-254 7324,-254 7034,-254 7034,-254 7028,-254 7022,-248 7022,-242 7022,-242 7022,-175 7022,-175 7022,-169 7028,-163 7034,-163"/>
<text text-anchor="middle" x="7179" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7179" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M860,-24C860,-24 1770,-24 1770,-24 1776,-24 1782,-30 1782,-36 1782,-36 1782,-380 1782,-380 1782,-386 1776,-392 1770,-392 1770,-392 860,-392 860,-392 854,-392 848,-386 848,-380 848,-380 848,-36 848,-36 848,-30 854,-24 860,-24"/>
<text text-anchor="middle" x="1315" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1315" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1408,-147C1408,-147 1762,-147 1762,-147 1768,-147 1774,-153 1774,-159 1774,-159 1774,-334 1774,-334 1774,-340 1768,-346 1762,-346 1762,-346 1408,-346 1408,-346 1402,-346 1396,-340 1396,-334 1396,-334 1396,-159 1396,-159 1396,-153 1402,-147 1408,-147"/>
<text text-anchor="middle" x="1585" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1585" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1416,-155C1416,-155 1569,-155 1569,-155 1575,-155 1581,-161 1581,-167 1581,-167 1581,-288 1581,-288 1581,-294 1575,-300 1569,-300 1569,-300 1416,-300 1416,-300 1410,-300 1404,-294 1404,-288 1404,-288 1404,-167 1404,-167 1404,-161 1410,-155 1416,-155"/>
<text text-anchor="middle" x="1492.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1492.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1424,-163C1424,-163 1561,-163 1561,-163 1567,-163 1573,-169 1573,-175 1573,-175 1573,-242 1573,-242 1573,-248 1567,-254 1561,-254 1561,-254 1424,-254 1424,-254 1418,-254 1412,-248 1412,-242 1412,-242 1412,-175 1412,-175 1412,-169 1418,-163 1424,-163"/>
<text text-anchor="middle" x="1492.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1492.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1601,-155C1601,-155 1754,-155 1754,-155 1760,-155 1766,-161 1766,-167 1766,-167 1766,-288 1766,-288 1766,-294 1760,-300 1754,-300 1754,-300 1601,-300 1601,-300 1595,-300 1589,-294 1589,-288 1589,-288 1589,-167 1589,-167 1589,-161 1595,-155 1601,-155"/>
<text text-anchor="middle" x="1677.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1677.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1609,-163C1609,-163 1746,-163 1746,-163 1752,-163 1758,-169 1758,-175 1758,-175 1758,-242 1758,-242 1758,-248 1752,-254 1746,-254 1746,-254 1609,-254 1609,-254 1603,-254 1597,-248 1597,-242 1597,-242 1597,-175 1597,-175 1597,-169 1603,-163 1609,-163"/>
<text text-anchor="middle" x="1677.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1677.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1131,-32C1131,-32 1301,-32 1301,-32 1307,-32 1313,-38 1313,-44 1313,-44 1313,-111 1313,-111 1313,-117 1307,-123 1301,-123 1301,-123 1131,-123 1131,-123 1125,-123 1119,-117 1119,-111 1119,-111 1119,-44 1119,-44 1119,-38 1125,-32 1131,-32"/>
<text text-anchor="middle" x="1216" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1216" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M900,-32C900,-32 1070,-32 1070,-32 1076,-32 1082,-38 1082,-44 1082,-44 1082,-111 1082,-111 1082,-117 1076,-123 1070,-123 1070,-123 900,-123 900,-123 894,-123 888,-117 888,-111 888,-111 888,-44 888,-44 888,-38 894,-32 900,-32"/>
<text text-anchor="middle" x="985" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="985" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1390,-32C1390,-32 1560,-32 1560,-32 1566,-32 1572,-38 1572,-44 1572,-44 1572,-111 1572,-111 1572,-117 1566,-123 1560,-123 1560,-123 1390,-123 1390,-123 1384,-123 1378,-117 1378,-111 1378,-111 1378,-44 1378,-44 1378,-38 1384,-32 1390,-32"/>
<text text-anchor="middle" x="1475" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1475" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1592,-32C1592,-32 1762,-32 1762,-32 1768,-32 1774,-38 1774,-44 1774,-44 1774,-111 1774,-111 1774,-117 1768,-123 1762,-123 1762,-123 1592,-123 1592,-123 1586,-123 1580,-117 1580,-111 1580,-111 1580,-44 1580,-44 1580,-38 1586,-32 1592,-32"/>
<text text-anchor="middle" x="1677" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1677" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1086,-163C1086,-163 1376,-163 1376,-163 1382,-163 1388,-169 1388,-175 1388,-175 1388,-242 1388,-242 1388,-248 1382,-254 1376,-254 1376,-254 1086,-254 1086,-254 1080,-254 1074,-248 1074,-242 1074,-242 1074,-175 1074,-175 1074,-169 1080,-163 1086,-163"/>
<text text-anchor="middle" x="1231" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1231" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1802,-24C1802,-24 2712,-24 2712,-24 2718,-24 2724,-30 2724,-36 2724,-36 2724,-380 2724,-380 2724,-386 2718,-392 2712,-392 2712,-392 1802,-392 1802,-392 1796,-392 1790,-386 1790,-380 1790,-380 1790,-36 1790,-36 1790,-30 1796,-24 1802,-24"/>
<text text-anchor="middle" x="2257" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="2257" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2350,-147C2350,-147 2704,-147 2704,-147 2710,-147 2716,-153 2716,-159 2716,-159 2716,-334 2716,-334 2716,-340 2710,-346 2704,-346 2704,-346 2350,-346 2350,-346 2344,-346 2338,-340 2338,-334 2338,-334 2338,-159 2338,-159 2338,-153 2344,-147 2350,-147"/>
<text text-anchor="middle" x="2527" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2527" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2358,-155C2358,-155 2511,-155 2511,-155 2517,-155 2523,-161 2523,-167 2523,-167 2523,-288 2523,-288 2523,-294 2517,-300 2511,-300 2511,-300 2358,-300 2358,-300 2352,-300 2346,-294 2346,-288 2346,-288 2346,-167 2346,-167 2346,-161 2352,-155 2358,-155"/>
<text text-anchor="middle" x="2434.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2434.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2366,-163C2366,-163 2503,-163 2503,-163 2509,-163 2515,-169 2515,-175 2515,-175 2515,-242 2515,-242 2515,-248 2509,-254 2503,-254 2503,-254 2366,-254 2366,-254 2360,-254 2354,-248 2354,-242 2354,-242 2354,-175 2354,-175 2354,-169 2360,-163 2366,-163"/>
<text text-anchor="middle" x="2434.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2434.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2543,-155C2543,-155 2696,-155 2696,-155 2702,-155 2708,-161 2708,-167 2708,-167 2708,-288 2708,-288 2708,-294 2702,-300 2696,-300 2696,-300 2543,-300 2543,-300 2537,-300 2531,-294 2531,-288 2531,-288 2531,-167 2531,-167 2531,-161 2537,-155 2543,-155"/>
<text text-anchor="middle" x="2619.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2619.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2551,-163C2551,-163 2688,-163 2688,-163 2694,-163 2700,-169 2700,-175 2700,-175 2700,-242 2700,-242 2700,-248 2694,-254 2688,-254 2688,-254 2551,-254 2551,-254 2545,-254 2539,-248 2539,-242 2539,-242 2539,-175 2539,-175 2539,-169 2545,-163 2551,-163"/>
<text text-anchor="middle" x="2619.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2619.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2073,-32C2073,-32 2243,-32 2243,-32 2249,-32 2255,-38 2255,-44 2255,-44 2255,-111 2255,-111 2255,-117 2249,-123 2243,-123 2243,-123 2073,-123 2073,-123 2067,-123 2061,-117 2061,-111 2061,-111 2061,-44 2061,-44 2061,-38 2067,-32 2073,-32"/>
<text text-anchor="middle" x="2158" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2158" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1842,-32C1842,-32 2012,-32 2012,-32 2018,-32 2024,-38 2024,-44 2024,-44 2024,-111 2024,-111 2024,-117 2018,-123 2012,-123 2012,-123 1842,-123 1842,-123 1836,-123 1830,-117 1830,-111 1830,-111 1830,-44 1830,-44 1830,-38 1836,-32 1842,-32"/>
<text text-anchor="middle" x="1927" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1927" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2332,-32C2332,-32 2502,-32 2502,-32 2508,-32 2514,-38 2514,-44 2514,-44 2514,-111 2514,-111 2514,-117 2508,-123 2502,-123 2502,-123 2332,-123 2332,-123 2326,-123 2320,-117 2320,-111 2320,-111 2320,-44 2320,-44 2320,-38 2326,-32 2332,-32"/>
<text text-anchor="middle" x="2417" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2417" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2534,-32C2534,-32 2704,-32 2704,-32 2710,-32 2716,-38 2716,-44 2716,-44 2716,-111 2716,-111 2716,-117 2710,-123 2704,-123 2704,-123 2534,-123 2534,-123 2528,-123 2522,-117 2522,-111 2522,-111 2522,-44 2522,-44 2522,-38 2528,-32 2534,-32"/>
<text text-anchor="middle" x="2619" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2619" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2028,-163C2028,-163 2318,-163 2318,-163 2324,-163 2330,-169 2330,-175 2330,-175 2330,-242 2330,-242 2330,-248 2324,-254 2318,-254 2318,-254 2028,-254 2028,-254 2022,-254 2016,-248 2016,-242 2016,-242 2016,-175 2016,-175 2016,-169 2022,-163 2028,-163"/>
<text text-anchor="middle" x="2173" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2173" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2744,-24C2744,-24 3654,-24 3654,-24 3660,-24 3666,-30 3666,-36 3666,-36 3666,-380 3666,-380 3666,-386 3660,-392 3654,-392 3654,-392 2744,-392 2744,-392 2738,-392 2732,-386 2732,-380 2732,-380 2732,-36 2732,-36 2732,-30 2738,-24 2744,-24"/>
<text text-anchor="middle" x="3199" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="3199" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3292,-147C3292,-147 3646,-147 3646,-147 3652,-147 3658,-153 3658,-159 3658,-159 3658,-334 3658,-334 3658,-340 3652,-346 3646,-346 3646,-346 3292,-346 3292,-346 3286,-346 3280,-340 3280,-334 3280,-334 3280,-159 3280,-159 3280,-153 3286,-147 3292,-147"/>
<text text-anchor="middle" x="3469" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3469" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3300,-155C3300,-155 3453,-155 3453,-155 3459,-155 3465,-161 3465,-167 3465,-167 3465,-288 3465,-288 3465,-294 3459,-300 3453,-300 3453,-300 3300,-300 3300,-300 3294,-300 3288,-294 3288,-288 3288,-288 3288,-167 3288,-167 3288,-161 3294,-155 3300,-155"/>
<text text-anchor="middle" x="3376.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3376.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3308,-163C3308,-163 3445,-163 3445,-163 3451,-163 3457,-169 3457,-175 3457,-175 3457,-242 3457,-242 3457,-248 3451,-254 3445,-254 3445,-254 3308,-254 3308,-254 3302,-254 3296,-248 3296,-242 3296,-242 3296,-175 3296,-175 3296,-169 3302,-163 3308,-163"/>
<text text-anchor="middle" x="3376.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3376.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3485,-155C3485,-155 3638,-155 3638,-155 3644,-155 3650,-161 3650,-167 3650,-167 3650,-288 3650,-288 3650,-294 3644,-300 3638,-300 3638,-300 3485,-300 3485,-300 3479,-300 3473,-294 3473,-288 3473,-288 3473,-167 3473,-167 3473,-161 3479,-155 3485,-155"/>
<text text-anchor="middle" x="3561.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3561.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3493,-163C3493,-163 3630,-163 3630,-163 3636,-163 3642,-169 3642,-175 3642,-175 3642,-242 3642,-242 3642,-248 3636,-254 3630,-254 3630,-254 3493,-254 3493,-254 3487,-254 3481,-248 3481,-242 3481,-242 3481,-175 3481,-175 3481,-169 3487,-163 3493,-163"/>
<text text-anchor="middle" x="3561.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3561.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3015,-32C3015,-32 3185,-32 3185,-32 3191,-32 3197,-38 3197,-44 3197,-44 3197,-111 3197,-111 3197,-117 3191,-123 3185,-123 3185,-123 3015,-123 3015,-123 3009,-123 3003,-117 3003,-111 3003,-111 3003,-44 3003,-44 3003,-38 3009,-32 3015,-32"/>
<text text-anchor="middle" x="3100" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3100" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2784,-32C2784,-32 2954,-32 2954,-32 2960,-32 2966,-38 2966,-44 2966,-44 2966,-111 2966,-111 2966,-117 2960,-123 2954,-123 2954,-123 2784,-123 2784,-123 2778,-123 2772,-117 2772,-111 2772,-111 2772,-44 2772,-44 2772,-38 2778,-32 2784,-32"/>
<text text-anchor="middle" x="2869" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2869" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3274,-32C3274,-32 3444,-32 3444,-32 3450,-32 3456,-38 3456,-44 3456,-44 3456,-111 3456,-111 3456,-117 3450,-123 3444,-123 3444,-123 3274,-123 3274,-123 3268,-123 3262,-117 3262,-111 3262,-111 3262,-44 3262,-44 3262,-38 3268,-32 3274,-32"/>
<text text-anchor="middle" x="3359" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3359" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3476,-32C3476,-32 3646,-32 3646,-32 3652,-32 3658,-38 3658,-44 3658,-44 3658,-111 3658,-111 3658,-117 3652,-123 3646,-123 3646,-123 3476,-123 3476,-123 3470,-123 3464,-117 3464,-111 3464,-111 3464,-44 3464,-44 3464,-38 3470,-32 3476,-32"/>
<text text-anchor="middle" x="3561" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3561" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2970,-163C2970,-163 3260,-163 3260,-163 3266,-163 3272,-169 3272,-175 3272,-175 3272,-242 3272,-242 3272,-248 3266,-254 3260,-254 3260,-254 2970,-254 2970,-254 2964,-254 2958,-248 2958,-242 2958,-242 2958,-175 2958,-175 2958,-169 2964,-163 2970,-163"/>
<text text-anchor="middle" x="3115" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3115" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4924,-24C4924,-24 5834,-24 5834,-24 5840,-24 5846,-30 5846,-36 5846,-36 5846,-380 5846,-380 5846,-386 5840,-392 5834,-392 5834,-392 4924,-392 4924,-392 4918,-392 4912,-386 4912,-380 4912,-380 4912,-36 4912,-36 4912,-30 4918,-24 4924,-24"/>
<text text-anchor="middle" x="5379" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="5379" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5472,-147C5472,-147 5826,-147 5826,-147 5832,-147 5838,-153 5838,-159 5838,-159 5838,-334 5838,-334 5838,-340 5832,-346 5826,-346 5826,-346 5472,-346 5472,-346 5466,-346 5460,-340 5460,-334 5460,-334 5460,-159 5460,-159 5460,-153 5466,-147 5472,-147"/>
<text text-anchor="middle" x="5649" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5649" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5480,-155C5480,-155 5633,-155 5633,-155 5639,-155 5645,-161 5645,-167 5645,-167 5645,-288 5645,-288 5645,-294 5639,-300 5633,-300 5633,-300 5480,-300 5480,-300 5474,-300 5468,-294 5468,-288 5468,-288 5468,-167 5468,-167 5468,-161 5474,-155 5480,-155"/>
<text text-anchor="middle" x="5556.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5556.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5488,-163C5488,-163 5625,-163 5625,-163 5631,-163 5637,-169 5637,-175 5637,-175 5637,-242 5637,-242 5637,-248 5631,-254 5625,-254 5625,-254 5488,-254 5488,-254 5482,-254 5476,-248 5476,-242 5476,-242 5476,-175 5476,-175 5476,-169 5482,-163 5488,-163"/>
<text text-anchor="middle" x="5556.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5556.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5665,-155C5665,-155 5818,-155 5818,-155 5824,-155 5830,-161 5830,-167 5830,-167 5830,-288 5830,-288 5830,-294 5824,-300 5818,-300 5818,-300 5665,-300 5665,-300 5659,-300 5653,-294 5653,-288 5653,-288 5653,-167 5653,-167 5653,-161 5659,-155 5665,-155"/>
<text text-anchor="middle" x="5741.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5741.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5673,-163C5673,-163 5810,-163 5810,-163 5816,-163 5822,-169 5822,-175 5822,-175 5822,-242 5822,-242 5822,-248 5816,-254 5810,-254 5810,-254 5673,-254 5673,-254 5667,-254 5661,-248 5661,-242 5661,-242 5661,-175 5661,-175 5661,-169 5667,-163 5673,-163"/>
<text text-anchor="middle" x="5741.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5741.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5134,-32C5134,-32 5304,-32 5304,-32 5310,-32 5316,-38 5316,-44 5316,-44 5316,-111 5316,-111 5316,-117 5310,-123 5304,-123 5304,-123 5134,-123 5134,-123 5128,-123 5122,-117 5122,-111 5122,-111 5122,-44 5122,-44 5122,-38 5128,-32 5134,-32"/>
<text text-anchor="middle" x="5219" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5219" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4932,-32C4932,-32 5102,-32 5102,-32 5108,-32 5114,-38 5114,-44 5114,-44 5114,-111 5114,-111 5114,-117 5108,-123 5102,-123 5102,-123 4932,-123 4932,-123 4926,-123 4920,-117 4920,-111 4920,-111 4920,-44 4920,-44 4920,-38 4926,-32 4932,-32"/>
<text text-anchor="middle" x="5017" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5017" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5347,-32C5347,-32 5517,-32 5517,-32 5523,-32 5529,-38 5529,-44 5529,-44 5529,-111 5529,-111 5529,-117 5523,-123 5517,-123 5517,-123 5347,-123 5347,-123 5341,-123 5335,-117 5335,-111 5335,-111 5335,-44 5335,-44 5335,-38 5341,-32 5347,-32"/>
<text text-anchor="middle" x="5432" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5432" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5554,-32C5554,-32 5724,-32 5724,-32 5730,-32 5736,-38 5736,-44 5736,-44 5736,-111 5736,-111 5736,-117 5730,-123 5724,-123 5724,-123 5554,-123 5554,-123 5548,-123 5542,-117 5542,-111 5542,-111 5542,-44 5542,-44 5542,-38 5548,-32 5554,-32"/>
<text text-anchor="middle" x="5639" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5639" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5150,-163C5150,-163 5440,-163 5440,-163 5446,-163 5452,-169 5452,-175 5452,-175 5452,-242 5452,-242 5452,-248 5446,-254 5440,-254 5440,-254 5150,-254 5150,-254 5144,-254 5138,-248 5138,-242 5138,-242 5138,-175 5138,-175 5138,-169 5144,-163 5150,-163"/>
<text text-anchor="middle" x="5295" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5295" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3686,-24C3686,-24 4596,-24 4596,-24 4602,-24 4608,-30 4608,-36 4608,-36 4608,-380 4608,-380 4608,-386 4602,-392 4596,-392 4596,-392 3686,-392 3686,-392 3680,-392 3674,-386 3674,-380 3674,-380 3674,-36 3674,-36 3674,-30 3680,-24 3686,-24"/>
<text text-anchor="middle" x="4141" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="4141" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4234,-147C4234,-147 4588,-147 4588,-147 4594,-147 4600,-153 4600,-159 4600,-159 4600,-334 4600,-334 4600,-340 4594,-346 4588,-346 4588,-346 4234,-346 4234,-346 4228,-346 4222,-340 4222,-334 4222,-334 4222,-159 4222,-159 4222,-153 4228,-147 4234,-147"/>
<text text-anchor="middle" x="4411" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4411" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4242,-155C4242,-155 4395,-155 4395,-155 4401,-155 4407,-161 4407,-167 4407,-167 4407,-288 4407,-288 4407,-294 4401,-300 4395,-300 4395,-300 4242,-300 4242,-300 4236,-300 4230,-294 4230,-288 4230,-288 4230,-167 4230,-167 4230,-161 4236,-155 4242,-155"/>
<text text-anchor="middle" x="4318.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4318.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4250,-163C4250,-163 4387,-163 4387,-163 4393,-163 4399,-169 4399,-175 4399,-175 4399,-242 4399,-242 4399,-248 4393,-254 4387,-254 4387,-254 4250,-254 4250,-254 4244,-254 4238,-248 4238,-242 4238,-242 4238,-175 4238,-175 4238,-169 4244,-163 4250,-163"/>
<text text-anchor="middle" x="4318.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4318.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4427,-155C4427,-155 4580,-155 4580,-155 4586,-155 4592,-161 4592,-167 4592,-167 4592,-288 4592,-288 4592,-294 4586,-300 4580,-300 4580,-300 4427,-300 4427,-300 4421,-300 4415,-294 4415,-288 4415,-288 4415,-167 4415,-167 4415,-161 4421,-155 4427,-155"/>
<text text-anchor="middle" x="4503.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="4503.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4435,-163C4435,-163 4572,-163 4572,-163 4578,-163 4584,-169 4584,-175 4584,-175 4584,-242 4584,-242 4584,-248 4578,-254 4572,-254 4572,-254 4435,-254 4435,-254 4429,-254 4423,-248 4423,-242 4423,-242 4423,-175 4423,-175 4423,-169 4429,-163 4435,-163"/>
<text text-anchor="middle" x="4503.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4503.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3957,-32C3957,-32 4127,-32 4127,-32 4133,-32 4139,-38 4139,-44 4139,-44 4139,-111 4139,-111 4139,-117 4133,-123 4127,-123 4127,-123 3957,-123 3957,-123 3951,-123 3945,-117 3945,-111 3945,-111 3945,-44 3945,-44 3945,-38 3951,-32 3957,-32"/>
<text text-anchor="middle" x="4042" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4042" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3726,-32C3726,-32 3896,-32 3896,-32 3902,-32 3908,-38 3908,-44 3908,-44 3908,-111 3908,-111 3908,-117 3902,-123 3896,-123 3896,-123 3726,-123 3726,-123 3720,-123 3714,-117 3714,-111 3714,-111 3714,-44 3714,-44 3714,-38 3720,-32 3726,-32"/>
<text text-anchor="middle" x="3811" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3811" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4216,-32C4216,-32 4386,-32 4386,-32 4392,-32 4398,-38 4398,-44 4398,-44 4398,-111 4398,-111 4398,-117 4392,-123 4386,-123 4386,-123 4216,-123 4216,-123 4210,-123 4204,-117 4204,-111 4204,-111 4204,-44 4204,-44 4204,-38 4210,-32 4216,-32"/>
<text text-anchor="middle" x="4301" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4301" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4418,-32C4418,-32 4588,-32 4588,-32 4594,-32 4600,-38 4600,-44 4600,-44 4600,-111 4600,-111 4600,-117 4594,-123 4588,-123 4588,-123 4418,-123 4418,-123 4412,-123 4406,-117 4406,-111 4406,-111 4406,-44 4406,-44 4406,-38 4412,-32 4418,-32"/>
<text text-anchor="middle" x="4503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3912,-163C3912,-163 4202,-163 4202,-163 4208,-163 4214,-169 4214,-175 4214,-175 4214,-242 4214,-242 4214,-248 4208,-254 4202,-254 4202,-254 3912,-254 3912,-254 3906,-254 3900,-248 3900,-242 3900,-242 3900,-175 3900,-175 3900,-169 3906,-163 3912,-163"/>
<text text-anchor="middle" x="4057" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4057" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3032,-400C3032,-400 3284,-400 3284,-400 3290,-400 3296,-406 3296,-412 3296,-412 3296,-479 3296,-479 3296,-485 3290,-491 3284,-491 3284,-491 3032,-491 3032,-491 3026,-491 3020,-485 3020,-479 3020,-479 3020,-412 3020,-412 3020,-406 3026,-400 3032,-400"/>
<text text-anchor="middle" x="3158" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3158" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4628,-32C4628,-32 4798,-32 4798,-32 4804,-32 4810,-38 4810,-44 4810,-44 4810,-111 4810,-111 4810,-117 4804,-123 4798,-123 4798,-123 4628,-123 4628,-123 4622,-123 4616,-117 4616,-111 4616,-111 4616,-44 4616,-44 4616,-38 4622,-32 4628,-32"/>
<text text-anchor="middle" x="4713" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4713" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4640,-163C4640,-163 4892,-163 4892,-163 4898,-163 4904,-169 4904,-175 4904,-175 4904,-242 4904,-242 4904,-248 4898,-254 4892,-254 4892,-254 4640,-254 4640,-254 4634,-254 4628,-248 4628,-242 4628,-242 4628,-175 4628,-175 4628,-169 4634,-163 4640,-163"/>
<text text-anchor="middle" x="4766" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4766" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M36,-163C36,-163 107,-163 107,-163 113,-163 119,-169 119,-175 119,-175 119,-242 119,-242 119,-248 113,-254 107,-254 107,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="71.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="71.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust809" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust809"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M139,-163C139,-163 210,-163 210,-163 216,-163 222,-169 222,-175 222,-175 222,-242 222,-242 222,-248 216,-254 210,-254 210,-254 139,-254 139,-254 133,-254 127,-248 127,-242 127,-242 127,-175 127,-175 127,-169 133,-163 139,-163"/>
<text text-anchor="middle" x="174.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="174.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust813" class="cluster">
<title>cluster_system_mem_ctrls2</title>
<g id="a_clust813"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls2.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls2.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M242,-163C242,-163 313,-163 313,-163 319,-163 325,-169 325,-175 325,-175 325,-242 325,-242 325,-248 319,-254 313,-254 313,-254 242,-254 242,-254 236,-254 230,-248 230,-242 230,-242 230,-175 230,-175 230,-169 236,-163 242,-163"/>
<text text-anchor="middle" x="277.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls2 </text>
<text text-anchor="middle" x="277.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust817" class="cluster">
<title>cluster_system_mem_ctrls3</title>
<g id="a_clust817"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls3.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls3.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M345,-163C345,-163 416,-163 416,-163 422,-163 428,-169 428,-175 428,-175 428,-242 428,-242 428,-248 422,-254 416,-254 416,-254 345,-254 345,-254 339,-254 333,-248 333,-242 333,-242 333,-175 333,-175 333,-169 339,-163 345,-163"/>
<text text-anchor="middle" x="380.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls3 </text>
<text text-anchor="middle" x="380.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust821" class="cluster">
<title>cluster_system_mem_ctrls4</title>
<g id="a_clust821"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls4.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls4.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M448,-163C448,-163 519,-163 519,-163 525,-163 531,-169 531,-175 531,-175 531,-242 531,-242 531,-248 525,-254 519,-254 519,-254 448,-254 448,-254 442,-254 436,-248 436,-242 436,-242 436,-175 436,-175 436,-169 442,-163 448,-163"/>
<text text-anchor="middle" x="483.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls4 </text>
<text text-anchor="middle" x="483.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust825" class="cluster">
<title>cluster_system_mem_ctrls5</title>
<g id="a_clust825"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls5.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls5.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M551,-163C551,-163 622,-163 622,-163 628,-163 634,-169 634,-175 634,-175 634,-242 634,-242 634,-248 628,-254 622,-254 622,-254 551,-254 551,-254 545,-254 539,-248 539,-242 539,-242 539,-175 539,-175 539,-169 545,-163 551,-163"/>
<text text-anchor="middle" x="586.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls5 </text>
<text text-anchor="middle" x="586.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust829" class="cluster">
<title>cluster_system_mem_ctrls6</title>
<g id="a_clust829"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls6.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls6.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M654,-163C654,-163 725,-163 725,-163 731,-163 737,-169 737,-175 737,-175 737,-242 737,-242 737,-248 731,-254 725,-254 725,-254 654,-254 654,-254 648,-254 642,-248 642,-242 642,-242 642,-175 642,-175 642,-169 648,-163 654,-163"/>
<text text-anchor="middle" x="689.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls6 </text>
<text text-anchor="middle" x="689.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust833" class="cluster">
<title>cluster_system_mem_ctrls7</title>
<g id="a_clust833"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls7.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls7.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M757,-163C757,-163 828,-163 828,-163 834,-163 840,-169 840,-175 840,-175 840,-242 840,-242 840,-248 834,-254 828,-254 828,-254 757,-254 757,-254 751,-254 745,-248 745,-242 745,-242 745,-175 745,-175 745,-169 751,-163 757,-163"/>
<text text-anchor="middle" x="792.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls7 </text>
<text text-anchor="middle" x="792.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3194,-539.5C3194,-539.5 3266,-539.5 3266,-539.5 3272,-539.5 3278,-545.5 3278,-551.5 3278,-551.5 3278,-563.5 3278,-563.5 3278,-569.5 3272,-575.5 3266,-575.5 3266,-575.5 3194,-575.5 3194,-575.5 3188,-575.5 3182,-569.5 3182,-563.5 3182,-563.5 3182,-551.5 3182,-551.5 3182,-545.5 3188,-539.5 3194,-539.5"/>
<text text-anchor="middle" x="3230" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3184,-408.5C3184,-408.5 3276,-408.5 3276,-408.5 3282,-408.5 3288,-414.5 3288,-420.5 3288,-420.5 3288,-432.5 3288,-432.5 3288,-438.5 3282,-444.5 3276,-444.5 3276,-444.5 3184,-444.5 3184,-444.5 3178,-444.5 3172,-438.5 3172,-432.5 3172,-432.5 3172,-420.5 3172,-420.5 3172,-414.5 3178,-408.5 3184,-408.5"/>
<text text-anchor="middle" x="3230" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M3230,-539.285C3230,-517.3856 3230,-480.3861 3230,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="3233.5001,-454.5603 3230,-444.5603 3226.5001,-454.5603 3233.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7874,-171.5C7874,-171.5 7942,-171.5 7942,-171.5 7948,-171.5 7954,-177.5 7954,-183.5 7954,-183.5 7954,-195.5 7954,-195.5 7954,-201.5 7948,-207.5 7942,-207.5 7942,-207.5 7874,-207.5 7874,-207.5 7868,-207.5 7862,-201.5 7862,-195.5 7862,-195.5 7862,-183.5 7862,-183.5 7862,-177.5 7868,-171.5 7874,-171.5"/>
<text text-anchor="middle" x="7908" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8070,-40.5C8070,-40.5 8122,-40.5 8122,-40.5 8128,-40.5 8134,-46.5 8134,-52.5 8134,-52.5 8134,-64.5 8134,-64.5 8134,-70.5 8128,-76.5 8122,-76.5 8122,-76.5 8070,-76.5 8070,-76.5 8064,-76.5 8058,-70.5 8058,-64.5 8058,-64.5 8058,-52.5 8058,-52.5 8058,-46.5 8064,-40.5 8070,-40.5"/>
<text text-anchor="middle" x="8096" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7926.3708,-171.2426C7935.7563,-162.8042 7947.7606,-153.2836 7960,-147 7996.4461,-128.289 8015.2391,-146.2082 8049,-123 8062.8228,-113.4978 8074.0828,-98.5584 8082.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="8085.1647,-87.1631 8087.1475,-76.7554 8079.1072,-83.6549 8085.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7758,-171.5C7758,-171.5 7832,-171.5 7832,-171.5 7838,-171.5 7844,-177.5 7844,-183.5 7844,-183.5 7844,-195.5 7844,-195.5 7844,-201.5 7838,-207.5 7832,-207.5 7832,-207.5 7758,-207.5 7758,-207.5 7752,-207.5 7746,-201.5 7746,-195.5 7746,-195.5 7746,-183.5 7746,-183.5 7746,-177.5 7752,-171.5 7758,-171.5"/>
<text text-anchor="middle" x="7795" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7868,-40.5C7868,-40.5 7920,-40.5 7920,-40.5 7926,-40.5 7932,-46.5 7932,-52.5 7932,-52.5 7932,-64.5 7932,-64.5 7932,-70.5 7926,-76.5 7920,-76.5 7920,-76.5 7868,-76.5 7868,-76.5 7862,-76.5 7856,-70.5 7856,-64.5 7856,-64.5 7856,-52.5 7856,-52.5 7856,-46.5 7862,-40.5 7868,-40.5"/>
<text text-anchor="middle" x="7894" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7809.5148,-171.2823C7820.0386,-157.9906 7834.5488,-139.4922 7847,-123 7856.4051,-110.5426 7866.6343,-96.5585 7875.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7877.9809,-86.8496 7880.9943,-76.6923 7872.3044,-82.7534 7877.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8322,-171.5C8322,-171.5 8352,-171.5 8352,-171.5 8358,-171.5 8364,-177.5 8364,-183.5 8364,-183.5 8364,-195.5 8364,-195.5 8364,-201.5 8358,-207.5 8352,-207.5 8352,-207.5 8322,-207.5 8322,-207.5 8316,-207.5 8310,-201.5 8310,-195.5 8310,-195.5 8310,-183.5 8310,-183.5 8310,-177.5 8316,-171.5 8322,-171.5"/>
<text text-anchor="middle" x="8337" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8283,-40.5C8283,-40.5 8335,-40.5 8335,-40.5 8341,-40.5 8347,-46.5 8347,-52.5 8347,-52.5 8347,-64.5 8347,-64.5 8347,-70.5 8341,-76.5 8335,-76.5 8335,-76.5 8283,-76.5 8283,-76.5 8277,-76.5 8271,-70.5 8271,-64.5 8271,-64.5 8271,-52.5 8271,-52.5 8271,-46.5 8277,-40.5 8283,-40.5"/>
<text text-anchor="middle" x="8309" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8333.1067,-171.285C8328.405,-149.2878 8320.447,-112.0554 8314.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="8318.3732,-85.6078 8312.8602,-76.5603 8311.5278,-87.071 8318.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M8507,-171.5C8507,-171.5 8537,-171.5 8537,-171.5 8543,-171.5 8549,-177.5 8549,-183.5 8549,-183.5 8549,-195.5 8549,-195.5 8549,-201.5 8543,-207.5 8537,-207.5 8537,-207.5 8507,-207.5 8507,-207.5 8501,-207.5 8495,-201.5 8495,-195.5 8495,-195.5 8495,-183.5 8495,-183.5 8495,-177.5 8501,-171.5 8507,-171.5"/>
<text text-anchor="middle" x="8522" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M8490,-40.5C8490,-40.5 8542,-40.5 8542,-40.5 8548,-40.5 8554,-46.5 8554,-52.5 8554,-52.5 8554,-64.5 8554,-64.5 8554,-70.5 8548,-76.5 8542,-76.5 8542,-76.5 8490,-76.5 8490,-76.5 8484,-76.5 8478,-70.5 8478,-64.5 8478,-64.5 8478,-52.5 8478,-52.5 8478,-46.5 8484,-40.5 8490,-40.5"/>
<text text-anchor="middle" x="8516" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M8521.1657,-171.285C8520.1627,-149.3856 8518.4681,-112.3861 8517.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="8520.7812,-86.3896 8516.8272,-76.5603 8513.7885,-86.71 8520.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7968,-40.5C7968,-40.5 8028,-40.5 8028,-40.5 8034,-40.5 8040,-46.5 8040,-52.5 8040,-52.5 8040,-64.5 8040,-64.5 8040,-70.5 8034,-76.5 8028,-76.5 8028,-76.5 7968,-76.5 7968,-76.5 7962,-76.5 7956,-70.5 7956,-64.5 7956,-64.5 7956,-52.5 7956,-52.5 7956,-46.5 7962,-40.5 7968,-40.5"/>
<text text-anchor="middle" x="7998" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7766,-40.5C7766,-40.5 7826,-40.5 7826,-40.5 7832,-40.5 7838,-46.5 7838,-52.5 7838,-52.5 7838,-64.5 7838,-64.5 7838,-70.5 7832,-76.5 7826,-76.5 7826,-76.5 7766,-76.5 7766,-76.5 7760,-76.5 7754,-70.5 7754,-64.5 7754,-64.5 7754,-52.5 7754,-52.5 7754,-46.5 7760,-40.5 7766,-40.5"/>
<text text-anchor="middle" x="7796" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8181,-40.5C8181,-40.5 8241,-40.5 8241,-40.5 8247,-40.5 8253,-46.5 8253,-52.5 8253,-52.5 8253,-64.5 8253,-64.5 8253,-70.5 8247,-76.5 8241,-76.5 8241,-76.5 8181,-76.5 8181,-76.5 8175,-76.5 8169,-70.5 8169,-64.5 8169,-64.5 8169,-52.5 8169,-52.5 8169,-46.5 8175,-40.5 8181,-40.5"/>
<text text-anchor="middle" x="8211" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M8388,-40.5C8388,-40.5 8448,-40.5 8448,-40.5 8454,-40.5 8460,-46.5 8460,-52.5 8460,-52.5 8460,-64.5 8460,-64.5 8460,-70.5 8454,-76.5 8448,-76.5 8448,-76.5 8388,-76.5 8388,-76.5 8382,-76.5 8376,-70.5 8376,-64.5 8376,-64.5 8376,-52.5 8376,-52.5 8376,-46.5 8382,-40.5 8388,-40.5"/>
<text text-anchor="middle" x="8418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M8180.5,-171.5C8180.5,-171.5 8257.5,-171.5 8257.5,-171.5 8263.5,-171.5 8269.5,-177.5 8269.5,-183.5 8269.5,-183.5 8269.5,-195.5 8269.5,-195.5 8269.5,-201.5 8263.5,-207.5 8257.5,-207.5 8257.5,-207.5 8180.5,-207.5 8180.5,-207.5 8174.5,-207.5 8168.5,-201.5 8168.5,-195.5 8168.5,-195.5 8168.5,-183.5 8168.5,-183.5 8168.5,-177.5 8174.5,-171.5 8180.5,-171.5"/>
<text text-anchor="middle" x="8219" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M8056,-171.5C8056,-171.5 8138,-171.5 8138,-171.5 8144,-171.5 8150,-177.5 8150,-183.5 8150,-183.5 8150,-195.5 8150,-195.5 8150,-201.5 8144,-207.5 8138,-207.5 8138,-207.5 8056,-207.5 8056,-207.5 8050,-207.5 8044,-201.5 8044,-195.5 8044,-195.5 8044,-183.5 8044,-183.5 8044,-177.5 8050,-171.5 8056,-171.5"/>
<text text-anchor="middle" x="8097" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7984,-171.5C7984,-171.5 8014,-171.5 8014,-171.5 8020,-171.5 8026,-177.5 8026,-183.5 8026,-183.5 8026,-195.5 8026,-195.5 8026,-201.5 8020,-207.5 8014,-207.5 8014,-207.5 7984,-207.5 7984,-207.5 7978,-207.5 7972,-201.5 7972,-195.5 7972,-195.5 7972,-183.5 7972,-183.5 7972,-177.5 7978,-171.5 7984,-171.5"/>
<text text-anchor="middle" x="7999" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5990,-171.5C5990,-171.5 6058,-171.5 6058,-171.5 6064,-171.5 6070,-177.5 6070,-183.5 6070,-183.5 6070,-195.5 6070,-195.5 6070,-201.5 6064,-207.5 6058,-207.5 6058,-207.5 5990,-207.5 5990,-207.5 5984,-207.5 5978,-201.5 5978,-195.5 5978,-195.5 5978,-183.5 5978,-183.5 5978,-177.5 5984,-171.5 5990,-171.5"/>
<text text-anchor="middle" x="6024" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6186,-40.5C6186,-40.5 6238,-40.5 6238,-40.5 6244,-40.5 6250,-46.5 6250,-52.5 6250,-52.5 6250,-64.5 6250,-64.5 6250,-70.5 6244,-76.5 6238,-76.5 6238,-76.5 6186,-76.5 6186,-76.5 6180,-76.5 6174,-70.5 6174,-64.5 6174,-64.5 6174,-52.5 6174,-52.5 6174,-46.5 6180,-40.5 6186,-40.5"/>
<text text-anchor="middle" x="6212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6042.3708,-171.2426C6051.7563,-162.8042 6063.7606,-153.2836 6076,-147 6112.4461,-128.289 6131.2391,-146.2082 6165,-123 6178.8228,-113.4978 6190.0828,-98.5584 6198.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6201.1647,-87.1631 6203.1475,-76.7554 6195.1072,-83.6549 6201.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5874,-171.5C5874,-171.5 5948,-171.5 5948,-171.5 5954,-171.5 5960,-177.5 5960,-183.5 5960,-183.5 5960,-195.5 5960,-195.5 5960,-201.5 5954,-207.5 5948,-207.5 5948,-207.5 5874,-207.5 5874,-207.5 5868,-207.5 5862,-201.5 5862,-195.5 5862,-195.5 5862,-183.5 5862,-183.5 5862,-177.5 5868,-171.5 5874,-171.5"/>
<text text-anchor="middle" x="5911" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5984,-40.5C5984,-40.5 6036,-40.5 6036,-40.5 6042,-40.5 6048,-46.5 6048,-52.5 6048,-52.5 6048,-64.5 6048,-64.5 6048,-70.5 6042,-76.5 6036,-76.5 6036,-76.5 5984,-76.5 5984,-76.5 5978,-76.5 5972,-70.5 5972,-64.5 5972,-64.5 5972,-52.5 5972,-52.5 5972,-46.5 5978,-40.5 5984,-40.5"/>
<text text-anchor="middle" x="6010" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5925.5148,-171.2823C5936.0386,-157.9906 5950.5488,-139.4922 5963,-123 5972.4051,-110.5426 5982.6343,-96.5585 5991.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="5993.9809,-86.8496 5996.9943,-76.6923 5988.3044,-82.7534 5993.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6438,-171.5C6438,-171.5 6468,-171.5 6468,-171.5 6474,-171.5 6480,-177.5 6480,-183.5 6480,-183.5 6480,-195.5 6480,-195.5 6480,-201.5 6474,-207.5 6468,-207.5 6468,-207.5 6438,-207.5 6438,-207.5 6432,-207.5 6426,-201.5 6426,-195.5 6426,-195.5 6426,-183.5 6426,-183.5 6426,-177.5 6432,-171.5 6438,-171.5"/>
<text text-anchor="middle" x="6453" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6399,-40.5C6399,-40.5 6451,-40.5 6451,-40.5 6457,-40.5 6463,-46.5 6463,-52.5 6463,-52.5 6463,-64.5 6463,-64.5 6463,-70.5 6457,-76.5 6451,-76.5 6451,-76.5 6399,-76.5 6399,-76.5 6393,-76.5 6387,-70.5 6387,-64.5 6387,-64.5 6387,-52.5 6387,-52.5 6387,-46.5 6393,-40.5 6399,-40.5"/>
<text text-anchor="middle" x="6425" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6449.1067,-171.285C6444.405,-149.2878 6436.447,-112.0554 6430.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6434.3732,-85.6078 6428.8602,-76.5603 6427.5278,-87.071 6434.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6623,-171.5C6623,-171.5 6653,-171.5 6653,-171.5 6659,-171.5 6665,-177.5 6665,-183.5 6665,-183.5 6665,-195.5 6665,-195.5 6665,-201.5 6659,-207.5 6653,-207.5 6653,-207.5 6623,-207.5 6623,-207.5 6617,-207.5 6611,-201.5 6611,-195.5 6611,-195.5 6611,-183.5 6611,-183.5 6611,-177.5 6617,-171.5 6623,-171.5"/>
<text text-anchor="middle" x="6638" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6606,-40.5C6606,-40.5 6658,-40.5 6658,-40.5 6664,-40.5 6670,-46.5 6670,-52.5 6670,-52.5 6670,-64.5 6670,-64.5 6670,-70.5 6664,-76.5 6658,-76.5 6658,-76.5 6606,-76.5 6606,-76.5 6600,-76.5 6594,-70.5 6594,-64.5 6594,-64.5 6594,-52.5 6594,-52.5 6594,-46.5 6600,-40.5 6606,-40.5"/>
<text text-anchor="middle" x="6632" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6637.1657,-171.285C6636.1627,-149.3856 6634.4681,-112.3861 6633.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6636.7812,-86.3896 6632.8272,-76.5603 6629.7885,-86.71 6636.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6084,-40.5C6084,-40.5 6144,-40.5 6144,-40.5 6150,-40.5 6156,-46.5 6156,-52.5 6156,-52.5 6156,-64.5 6156,-64.5 6156,-70.5 6150,-76.5 6144,-76.5 6144,-76.5 6084,-76.5 6084,-76.5 6078,-76.5 6072,-70.5 6072,-64.5 6072,-64.5 6072,-52.5 6072,-52.5 6072,-46.5 6078,-40.5 6084,-40.5"/>
<text text-anchor="middle" x="6114" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5882,-40.5C5882,-40.5 5942,-40.5 5942,-40.5 5948,-40.5 5954,-46.5 5954,-52.5 5954,-52.5 5954,-64.5 5954,-64.5 5954,-70.5 5948,-76.5 5942,-76.5 5942,-76.5 5882,-76.5 5882,-76.5 5876,-76.5 5870,-70.5 5870,-64.5 5870,-64.5 5870,-52.5 5870,-52.5 5870,-46.5 5876,-40.5 5882,-40.5"/>
<text text-anchor="middle" x="5912" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6297,-40.5C6297,-40.5 6357,-40.5 6357,-40.5 6363,-40.5 6369,-46.5 6369,-52.5 6369,-52.5 6369,-64.5 6369,-64.5 6369,-70.5 6363,-76.5 6357,-76.5 6357,-76.5 6297,-76.5 6297,-76.5 6291,-76.5 6285,-70.5 6285,-64.5 6285,-64.5 6285,-52.5 6285,-52.5 6285,-46.5 6291,-40.5 6297,-40.5"/>
<text text-anchor="middle" x="6327" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6504,-40.5C6504,-40.5 6564,-40.5 6564,-40.5 6570,-40.5 6576,-46.5 6576,-52.5 6576,-52.5 6576,-64.5 6576,-64.5 6576,-70.5 6570,-76.5 6564,-76.5 6564,-76.5 6504,-76.5 6504,-76.5 6498,-76.5 6492,-70.5 6492,-64.5 6492,-64.5 6492,-52.5 6492,-52.5 6492,-46.5 6498,-40.5 6504,-40.5"/>
<text text-anchor="middle" x="6534" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6296.5,-171.5C6296.5,-171.5 6373.5,-171.5 6373.5,-171.5 6379.5,-171.5 6385.5,-177.5 6385.5,-183.5 6385.5,-183.5 6385.5,-195.5 6385.5,-195.5 6385.5,-201.5 6379.5,-207.5 6373.5,-207.5 6373.5,-207.5 6296.5,-207.5 6296.5,-207.5 6290.5,-207.5 6284.5,-201.5 6284.5,-195.5 6284.5,-195.5 6284.5,-183.5 6284.5,-183.5 6284.5,-177.5 6290.5,-171.5 6296.5,-171.5"/>
<text text-anchor="middle" x="6335" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6172,-171.5C6172,-171.5 6254,-171.5 6254,-171.5 6260,-171.5 6266,-177.5 6266,-183.5 6266,-183.5 6266,-195.5 6266,-195.5 6266,-201.5 6260,-207.5 6254,-207.5 6254,-207.5 6172,-207.5 6172,-207.5 6166,-207.5 6160,-201.5 6160,-195.5 6160,-195.5 6160,-183.5 6160,-183.5 6160,-177.5 6166,-171.5 6172,-171.5"/>
<text text-anchor="middle" x="6213" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6100,-171.5C6100,-171.5 6130,-171.5 6130,-171.5 6136,-171.5 6142,-177.5 6142,-183.5 6142,-183.5 6142,-195.5 6142,-195.5 6142,-201.5 6136,-207.5 6130,-207.5 6130,-207.5 6100,-207.5 6100,-207.5 6094,-207.5 6088,-201.5 6088,-195.5 6088,-195.5 6088,-183.5 6088,-183.5 6088,-177.5 6094,-171.5 6100,-171.5"/>
<text text-anchor="middle" x="6115" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6932,-171.5C6932,-171.5 7000,-171.5 7000,-171.5 7006,-171.5 7012,-177.5 7012,-183.5 7012,-183.5 7012,-195.5 7012,-195.5 7012,-201.5 7006,-207.5 7000,-207.5 7000,-207.5 6932,-207.5 6932,-207.5 6926,-207.5 6920,-201.5 6920,-195.5 6920,-195.5 6920,-183.5 6920,-183.5 6920,-177.5 6926,-171.5 6932,-171.5"/>
<text text-anchor="middle" x="6966" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7128,-40.5C7128,-40.5 7180,-40.5 7180,-40.5 7186,-40.5 7192,-46.5 7192,-52.5 7192,-52.5 7192,-64.5 7192,-64.5 7192,-70.5 7186,-76.5 7180,-76.5 7180,-76.5 7128,-76.5 7128,-76.5 7122,-76.5 7116,-70.5 7116,-64.5 7116,-64.5 7116,-52.5 7116,-52.5 7116,-46.5 7122,-40.5 7128,-40.5"/>
<text text-anchor="middle" x="7154" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6984.3708,-171.2426C6993.7563,-162.8042 7005.7606,-153.2836 7018,-147 7054.4461,-128.289 7073.2391,-146.2082 7107,-123 7120.8228,-113.4978 7132.0828,-98.5584 7140.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7143.1647,-87.1631 7145.1475,-76.7554 7137.1072,-83.6549 7143.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6816,-171.5C6816,-171.5 6890,-171.5 6890,-171.5 6896,-171.5 6902,-177.5 6902,-183.5 6902,-183.5 6902,-195.5 6902,-195.5 6902,-201.5 6896,-207.5 6890,-207.5 6890,-207.5 6816,-207.5 6816,-207.5 6810,-207.5 6804,-201.5 6804,-195.5 6804,-195.5 6804,-183.5 6804,-183.5 6804,-177.5 6810,-171.5 6816,-171.5"/>
<text text-anchor="middle" x="6853" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6926,-40.5C6926,-40.5 6978,-40.5 6978,-40.5 6984,-40.5 6990,-46.5 6990,-52.5 6990,-52.5 6990,-64.5 6990,-64.5 6990,-70.5 6984,-76.5 6978,-76.5 6978,-76.5 6926,-76.5 6926,-76.5 6920,-76.5 6914,-70.5 6914,-64.5 6914,-64.5 6914,-52.5 6914,-52.5 6914,-46.5 6920,-40.5 6926,-40.5"/>
<text text-anchor="middle" x="6952" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6867.5148,-171.2823C6878.0386,-157.9906 6892.5488,-139.4922 6905,-123 6914.4051,-110.5426 6924.6343,-96.5585 6933.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6935.9809,-86.8496 6938.9943,-76.6923 6930.3044,-82.7534 6935.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7380,-171.5C7380,-171.5 7410,-171.5 7410,-171.5 7416,-171.5 7422,-177.5 7422,-183.5 7422,-183.5 7422,-195.5 7422,-195.5 7422,-201.5 7416,-207.5 7410,-207.5 7410,-207.5 7380,-207.5 7380,-207.5 7374,-207.5 7368,-201.5 7368,-195.5 7368,-195.5 7368,-183.5 7368,-183.5 7368,-177.5 7374,-171.5 7380,-171.5"/>
<text text-anchor="middle" x="7395" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7341,-40.5C7341,-40.5 7393,-40.5 7393,-40.5 7399,-40.5 7405,-46.5 7405,-52.5 7405,-52.5 7405,-64.5 7405,-64.5 7405,-70.5 7399,-76.5 7393,-76.5 7393,-76.5 7341,-76.5 7341,-76.5 7335,-76.5 7329,-70.5 7329,-64.5 7329,-64.5 7329,-52.5 7329,-52.5 7329,-46.5 7335,-40.5 7341,-40.5"/>
<text text-anchor="middle" x="7367" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7391.1067,-171.285C7386.405,-149.2878 7378.447,-112.0554 7372.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7376.3732,-85.6078 7370.8602,-76.5603 7369.5278,-87.071 7376.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7565,-171.5C7565,-171.5 7595,-171.5 7595,-171.5 7601,-171.5 7607,-177.5 7607,-183.5 7607,-183.5 7607,-195.5 7607,-195.5 7607,-201.5 7601,-207.5 7595,-207.5 7595,-207.5 7565,-207.5 7565,-207.5 7559,-207.5 7553,-201.5 7553,-195.5 7553,-195.5 7553,-183.5 7553,-183.5 7553,-177.5 7559,-171.5 7565,-171.5"/>
<text text-anchor="middle" x="7580" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7548,-40.5C7548,-40.5 7600,-40.5 7600,-40.5 7606,-40.5 7612,-46.5 7612,-52.5 7612,-52.5 7612,-64.5 7612,-64.5 7612,-70.5 7606,-76.5 7600,-76.5 7600,-76.5 7548,-76.5 7548,-76.5 7542,-76.5 7536,-70.5 7536,-64.5 7536,-64.5 7536,-52.5 7536,-52.5 7536,-46.5 7542,-40.5 7548,-40.5"/>
<text text-anchor="middle" x="7574" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7579.1657,-171.285C7578.1627,-149.3856 7576.4681,-112.3861 7575.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7578.7812,-86.3896 7574.8272,-76.5603 7571.7885,-86.71 7578.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7026,-40.5C7026,-40.5 7086,-40.5 7086,-40.5 7092,-40.5 7098,-46.5 7098,-52.5 7098,-52.5 7098,-64.5 7098,-64.5 7098,-70.5 7092,-76.5 7086,-76.5 7086,-76.5 7026,-76.5 7026,-76.5 7020,-76.5 7014,-70.5 7014,-64.5 7014,-64.5 7014,-52.5 7014,-52.5 7014,-46.5 7020,-40.5 7026,-40.5"/>
<text text-anchor="middle" x="7056" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6824,-40.5C6824,-40.5 6884,-40.5 6884,-40.5 6890,-40.5 6896,-46.5 6896,-52.5 6896,-52.5 6896,-64.5 6896,-64.5 6896,-70.5 6890,-76.5 6884,-76.5 6884,-76.5 6824,-76.5 6824,-76.5 6818,-76.5 6812,-70.5 6812,-64.5 6812,-64.5 6812,-52.5 6812,-52.5 6812,-46.5 6818,-40.5 6824,-40.5"/>
<text text-anchor="middle" x="6854" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7239,-40.5C7239,-40.5 7299,-40.5 7299,-40.5 7305,-40.5 7311,-46.5 7311,-52.5 7311,-52.5 7311,-64.5 7311,-64.5 7311,-70.5 7305,-76.5 7299,-76.5 7299,-76.5 7239,-76.5 7239,-76.5 7233,-76.5 7227,-70.5 7227,-64.5 7227,-64.5 7227,-52.5 7227,-52.5 7227,-46.5 7233,-40.5 7239,-40.5"/>
<text text-anchor="middle" x="7269" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7446,-40.5C7446,-40.5 7506,-40.5 7506,-40.5 7512,-40.5 7518,-46.5 7518,-52.5 7518,-52.5 7518,-64.5 7518,-64.5 7518,-70.5 7512,-76.5 7506,-76.5 7506,-76.5 7446,-76.5 7446,-76.5 7440,-76.5 7434,-70.5 7434,-64.5 7434,-64.5 7434,-52.5 7434,-52.5 7434,-46.5 7440,-40.5 7446,-40.5"/>
<text text-anchor="middle" x="7476" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7238.5,-171.5C7238.5,-171.5 7315.5,-171.5 7315.5,-171.5 7321.5,-171.5 7327.5,-177.5 7327.5,-183.5 7327.5,-183.5 7327.5,-195.5 7327.5,-195.5 7327.5,-201.5 7321.5,-207.5 7315.5,-207.5 7315.5,-207.5 7238.5,-207.5 7238.5,-207.5 7232.5,-207.5 7226.5,-201.5 7226.5,-195.5 7226.5,-195.5 7226.5,-183.5 7226.5,-183.5 7226.5,-177.5 7232.5,-171.5 7238.5,-171.5"/>
<text text-anchor="middle" x="7277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7114,-171.5C7114,-171.5 7196,-171.5 7196,-171.5 7202,-171.5 7208,-177.5 7208,-183.5 7208,-183.5 7208,-195.5 7208,-195.5 7208,-201.5 7202,-207.5 7196,-207.5 7196,-207.5 7114,-207.5 7114,-207.5 7108,-207.5 7102,-201.5 7102,-195.5 7102,-195.5 7102,-183.5 7102,-183.5 7102,-177.5 7108,-171.5 7114,-171.5"/>
<text text-anchor="middle" x="7155" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7042,-171.5C7042,-171.5 7072,-171.5 7072,-171.5 7078,-171.5 7084,-177.5 7084,-183.5 7084,-183.5 7084,-195.5 7084,-195.5 7084,-201.5 7078,-207.5 7072,-207.5 7072,-207.5 7042,-207.5 7042,-207.5 7036,-207.5 7030,-201.5 7030,-195.5 7030,-195.5 7030,-183.5 7030,-183.5 7030,-177.5 7036,-171.5 7042,-171.5"/>
<text text-anchor="middle" x="7057" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M984,-171.5C984,-171.5 1052,-171.5 1052,-171.5 1058,-171.5 1064,-177.5 1064,-183.5 1064,-183.5 1064,-195.5 1064,-195.5 1064,-201.5 1058,-207.5 1052,-207.5 1052,-207.5 984,-207.5 984,-207.5 978,-207.5 972,-201.5 972,-195.5 972,-195.5 972,-183.5 972,-183.5 972,-177.5 978,-171.5 984,-171.5"/>
<text text-anchor="middle" x="1018" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1139,-40.5C1139,-40.5 1191,-40.5 1191,-40.5 1197,-40.5 1203,-46.5 1203,-52.5 1203,-52.5 1203,-64.5 1203,-64.5 1203,-70.5 1197,-76.5 1191,-76.5 1191,-76.5 1139,-76.5 1139,-76.5 1133,-76.5 1127,-70.5 1127,-64.5 1127,-64.5 1127,-52.5 1127,-52.5 1127,-46.5 1133,-40.5 1139,-40.5"/>
<text text-anchor="middle" x="1165" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1038.4397,-171.285C1064.111,-148.4079 1108.2732,-109.0525 1137.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1139.5968,-85.8264 1144.7339,-76.5603 1134.9396,-80.6004 1139.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M868,-171.5C868,-171.5 942,-171.5 942,-171.5 948,-171.5 954,-177.5 954,-183.5 954,-183.5 954,-195.5 954,-195.5 954,-201.5 948,-207.5 942,-207.5 942,-207.5 868,-207.5 868,-207.5 862,-207.5 856,-201.5 856,-195.5 856,-195.5 856,-183.5 856,-183.5 856,-177.5 862,-171.5 868,-171.5"/>
<text text-anchor="middle" x="905" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M908,-40.5C908,-40.5 960,-40.5 960,-40.5 966,-40.5 972,-46.5 972,-52.5 972,-52.5 972,-64.5 972,-64.5 972,-70.5 966,-76.5 960,-76.5 960,-76.5 908,-76.5 908,-76.5 902,-76.5 896,-70.5 896,-64.5 896,-64.5 896,-52.5 896,-52.5 896,-46.5 902,-40.5 908,-40.5"/>
<text text-anchor="middle" x="934" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M909.0323,-171.285C913.9019,-149.2878 922.1442,-112.0554 927.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="931.2577,-87.0804 930.0019,-76.5603 924.4232,-85.5674 931.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1432,-171.5C1432,-171.5 1462,-171.5 1462,-171.5 1468,-171.5 1474,-177.5 1474,-183.5 1474,-183.5 1474,-195.5 1474,-195.5 1474,-201.5 1468,-207.5 1462,-207.5 1462,-207.5 1432,-207.5 1432,-207.5 1426,-207.5 1420,-201.5 1420,-195.5 1420,-195.5 1420,-183.5 1420,-183.5 1420,-177.5 1426,-171.5 1432,-171.5"/>
<text text-anchor="middle" x="1447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1398,-40.5C1398,-40.5 1450,-40.5 1450,-40.5 1456,-40.5 1462,-46.5 1462,-52.5 1462,-52.5 1462,-64.5 1462,-64.5 1462,-70.5 1456,-76.5 1450,-76.5 1450,-76.5 1398,-76.5 1398,-76.5 1392,-76.5 1386,-70.5 1386,-64.5 1386,-64.5 1386,-52.5 1386,-52.5 1386,-46.5 1392,-40.5 1398,-40.5"/>
<text text-anchor="middle" x="1424" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1443.8019,-171.285C1439.9398,-149.2878 1433.4029,-112.0554 1428.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1432.3475,-85.8044 1427.1709,-76.5603 1425.453,-87.0149 1432.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1617,-171.5C1617,-171.5 1647,-171.5 1647,-171.5 1653,-171.5 1659,-177.5 1659,-183.5 1659,-183.5 1659,-195.5 1659,-195.5 1659,-201.5 1653,-207.5 1647,-207.5 1647,-207.5 1617,-207.5 1617,-207.5 1611,-207.5 1605,-201.5 1605,-195.5 1605,-195.5 1605,-183.5 1605,-183.5 1605,-177.5 1611,-171.5 1617,-171.5"/>
<text text-anchor="middle" x="1632" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1600,-40.5C1600,-40.5 1652,-40.5 1652,-40.5 1658,-40.5 1664,-46.5 1664,-52.5 1664,-52.5 1664,-64.5 1664,-64.5 1664,-70.5 1658,-76.5 1652,-76.5 1652,-76.5 1600,-76.5 1600,-76.5 1594,-76.5 1588,-70.5 1588,-64.5 1588,-64.5 1588,-52.5 1588,-52.5 1588,-46.5 1594,-40.5 1600,-40.5"/>
<text text-anchor="middle" x="1626" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1631.1657,-171.285C1630.1627,-149.3856 1628.4681,-112.3861 1627.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1630.7812,-86.3896 1626.8272,-76.5603 1623.7885,-86.71 1630.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1233,-40.5C1233,-40.5 1293,-40.5 1293,-40.5 1299,-40.5 1305,-46.5 1305,-52.5 1305,-52.5 1305,-64.5 1305,-64.5 1305,-70.5 1299,-76.5 1293,-76.5 1293,-76.5 1233,-76.5 1233,-76.5 1227,-76.5 1221,-70.5 1221,-64.5 1221,-64.5 1221,-52.5 1221,-52.5 1221,-46.5 1227,-40.5 1233,-40.5"/>
<text text-anchor="middle" x="1263" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1002,-40.5C1002,-40.5 1062,-40.5 1062,-40.5 1068,-40.5 1074,-46.5 1074,-52.5 1074,-52.5 1074,-64.5 1074,-64.5 1074,-70.5 1068,-76.5 1062,-76.5 1062,-76.5 1002,-76.5 1002,-76.5 996,-76.5 990,-70.5 990,-64.5 990,-64.5 990,-52.5 990,-52.5 990,-46.5 996,-40.5 1002,-40.5"/>
<text text-anchor="middle" x="1032" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1492,-40.5C1492,-40.5 1552,-40.5 1552,-40.5 1558,-40.5 1564,-46.5 1564,-52.5 1564,-52.5 1564,-64.5 1564,-64.5 1564,-70.5 1558,-76.5 1552,-76.5 1552,-76.5 1492,-76.5 1492,-76.5 1486,-76.5 1480,-70.5 1480,-64.5 1480,-64.5 1480,-52.5 1480,-52.5 1480,-46.5 1486,-40.5 1492,-40.5"/>
<text text-anchor="middle" x="1522" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1694,-40.5C1694,-40.5 1754,-40.5 1754,-40.5 1760,-40.5 1766,-46.5 1766,-52.5 1766,-52.5 1766,-64.5 1766,-64.5 1766,-70.5 1760,-76.5 1754,-76.5 1754,-76.5 1694,-76.5 1694,-76.5 1688,-76.5 1682,-70.5 1682,-64.5 1682,-64.5 1682,-52.5 1682,-52.5 1682,-46.5 1688,-40.5 1694,-40.5"/>
<text text-anchor="middle" x="1724" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1290.5,-171.5C1290.5,-171.5 1367.5,-171.5 1367.5,-171.5 1373.5,-171.5 1379.5,-177.5 1379.5,-183.5 1379.5,-183.5 1379.5,-195.5 1379.5,-195.5 1379.5,-201.5 1373.5,-207.5 1367.5,-207.5 1367.5,-207.5 1290.5,-207.5 1290.5,-207.5 1284.5,-207.5 1278.5,-201.5 1278.5,-195.5 1278.5,-195.5 1278.5,-183.5 1278.5,-183.5 1278.5,-177.5 1284.5,-171.5 1290.5,-171.5"/>
<text text-anchor="middle" x="1329" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1166,-171.5C1166,-171.5 1248,-171.5 1248,-171.5 1254,-171.5 1260,-177.5 1260,-183.5 1260,-183.5 1260,-195.5 1260,-195.5 1260,-201.5 1254,-207.5 1248,-207.5 1248,-207.5 1166,-207.5 1166,-207.5 1160,-207.5 1154,-201.5 1154,-195.5 1154,-195.5 1154,-183.5 1154,-183.5 1154,-177.5 1160,-171.5 1166,-171.5"/>
<text text-anchor="middle" x="1207" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1094,-171.5C1094,-171.5 1124,-171.5 1124,-171.5 1130,-171.5 1136,-177.5 1136,-183.5 1136,-183.5 1136,-195.5 1136,-195.5 1136,-201.5 1130,-207.5 1124,-207.5 1124,-207.5 1094,-207.5 1094,-207.5 1088,-207.5 1082,-201.5 1082,-195.5 1082,-195.5 1082,-183.5 1082,-183.5 1082,-177.5 1088,-171.5 1094,-171.5"/>
<text text-anchor="middle" x="1109" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1926,-171.5C1926,-171.5 1994,-171.5 1994,-171.5 2000,-171.5 2006,-177.5 2006,-183.5 2006,-183.5 2006,-195.5 2006,-195.5 2006,-201.5 2000,-207.5 1994,-207.5 1994,-207.5 1926,-207.5 1926,-207.5 1920,-207.5 1914,-201.5 1914,-195.5 1914,-195.5 1914,-183.5 1914,-183.5 1914,-177.5 1920,-171.5 1926,-171.5"/>
<text text-anchor="middle" x="1960" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2081,-40.5C2081,-40.5 2133,-40.5 2133,-40.5 2139,-40.5 2145,-46.5 2145,-52.5 2145,-52.5 2145,-64.5 2145,-64.5 2145,-70.5 2139,-76.5 2133,-76.5 2133,-76.5 2081,-76.5 2081,-76.5 2075,-76.5 2069,-70.5 2069,-64.5 2069,-64.5 2069,-52.5 2069,-52.5 2069,-46.5 2075,-40.5 2081,-40.5"/>
<text text-anchor="middle" x="2107" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1980.4397,-171.285C2006.111,-148.4079 2050.2732,-109.0525 2079.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2081.5968,-85.8264 2086.7339,-76.5603 2076.9396,-80.6004 2081.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1810,-171.5C1810,-171.5 1884,-171.5 1884,-171.5 1890,-171.5 1896,-177.5 1896,-183.5 1896,-183.5 1896,-195.5 1896,-195.5 1896,-201.5 1890,-207.5 1884,-207.5 1884,-207.5 1810,-207.5 1810,-207.5 1804,-207.5 1798,-201.5 1798,-195.5 1798,-195.5 1798,-183.5 1798,-183.5 1798,-177.5 1804,-171.5 1810,-171.5"/>
<text text-anchor="middle" x="1847" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1850,-40.5C1850,-40.5 1902,-40.5 1902,-40.5 1908,-40.5 1914,-46.5 1914,-52.5 1914,-52.5 1914,-64.5 1914,-64.5 1914,-70.5 1908,-76.5 1902,-76.5 1902,-76.5 1850,-76.5 1850,-76.5 1844,-76.5 1838,-70.5 1838,-64.5 1838,-64.5 1838,-52.5 1838,-52.5 1838,-46.5 1844,-40.5 1850,-40.5"/>
<text text-anchor="middle" x="1876" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1851.0323,-171.285C1855.9019,-149.2878 1864.1442,-112.0554 1869.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1873.2577,-87.0804 1872.0019,-76.5603 1866.4232,-85.5674 1873.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2374,-171.5C2374,-171.5 2404,-171.5 2404,-171.5 2410,-171.5 2416,-177.5 2416,-183.5 2416,-183.5 2416,-195.5 2416,-195.5 2416,-201.5 2410,-207.5 2404,-207.5 2404,-207.5 2374,-207.5 2374,-207.5 2368,-207.5 2362,-201.5 2362,-195.5 2362,-195.5 2362,-183.5 2362,-183.5 2362,-177.5 2368,-171.5 2374,-171.5"/>
<text text-anchor="middle" x="2389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2340,-40.5C2340,-40.5 2392,-40.5 2392,-40.5 2398,-40.5 2404,-46.5 2404,-52.5 2404,-52.5 2404,-64.5 2404,-64.5 2404,-70.5 2398,-76.5 2392,-76.5 2392,-76.5 2340,-76.5 2340,-76.5 2334,-76.5 2328,-70.5 2328,-64.5 2328,-64.5 2328,-52.5 2328,-52.5 2328,-46.5 2334,-40.5 2340,-40.5"/>
<text text-anchor="middle" x="2366" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2385.8019,-171.285C2381.9398,-149.2878 2375.4029,-112.0554 2370.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2374.3475,-85.8044 2369.1709,-76.5603 2367.453,-87.0149 2374.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2559,-171.5C2559,-171.5 2589,-171.5 2589,-171.5 2595,-171.5 2601,-177.5 2601,-183.5 2601,-183.5 2601,-195.5 2601,-195.5 2601,-201.5 2595,-207.5 2589,-207.5 2589,-207.5 2559,-207.5 2559,-207.5 2553,-207.5 2547,-201.5 2547,-195.5 2547,-195.5 2547,-183.5 2547,-183.5 2547,-177.5 2553,-171.5 2559,-171.5"/>
<text text-anchor="middle" x="2574" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2542,-40.5C2542,-40.5 2594,-40.5 2594,-40.5 2600,-40.5 2606,-46.5 2606,-52.5 2606,-52.5 2606,-64.5 2606,-64.5 2606,-70.5 2600,-76.5 2594,-76.5 2594,-76.5 2542,-76.5 2542,-76.5 2536,-76.5 2530,-70.5 2530,-64.5 2530,-64.5 2530,-52.5 2530,-52.5 2530,-46.5 2536,-40.5 2542,-40.5"/>
<text text-anchor="middle" x="2568" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2573.1657,-171.285C2572.1627,-149.3856 2570.4681,-112.3861 2569.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2572.7812,-86.3896 2568.8272,-76.5603 2565.7885,-86.71 2572.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2175,-40.5C2175,-40.5 2235,-40.5 2235,-40.5 2241,-40.5 2247,-46.5 2247,-52.5 2247,-52.5 2247,-64.5 2247,-64.5 2247,-70.5 2241,-76.5 2235,-76.5 2235,-76.5 2175,-76.5 2175,-76.5 2169,-76.5 2163,-70.5 2163,-64.5 2163,-64.5 2163,-52.5 2163,-52.5 2163,-46.5 2169,-40.5 2175,-40.5"/>
<text text-anchor="middle" x="2205" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1944,-40.5C1944,-40.5 2004,-40.5 2004,-40.5 2010,-40.5 2016,-46.5 2016,-52.5 2016,-52.5 2016,-64.5 2016,-64.5 2016,-70.5 2010,-76.5 2004,-76.5 2004,-76.5 1944,-76.5 1944,-76.5 1938,-76.5 1932,-70.5 1932,-64.5 1932,-64.5 1932,-52.5 1932,-52.5 1932,-46.5 1938,-40.5 1944,-40.5"/>
<text text-anchor="middle" x="1974" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2434,-40.5C2434,-40.5 2494,-40.5 2494,-40.5 2500,-40.5 2506,-46.5 2506,-52.5 2506,-52.5 2506,-64.5 2506,-64.5 2506,-70.5 2500,-76.5 2494,-76.5 2494,-76.5 2434,-76.5 2434,-76.5 2428,-76.5 2422,-70.5 2422,-64.5 2422,-64.5 2422,-52.5 2422,-52.5 2422,-46.5 2428,-40.5 2434,-40.5"/>
<text text-anchor="middle" x="2464" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2636,-40.5C2636,-40.5 2696,-40.5 2696,-40.5 2702,-40.5 2708,-46.5 2708,-52.5 2708,-52.5 2708,-64.5 2708,-64.5 2708,-70.5 2702,-76.5 2696,-76.5 2696,-76.5 2636,-76.5 2636,-76.5 2630,-76.5 2624,-70.5 2624,-64.5 2624,-64.5 2624,-52.5 2624,-52.5 2624,-46.5 2630,-40.5 2636,-40.5"/>
<text text-anchor="middle" x="2666" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2232.5,-171.5C2232.5,-171.5 2309.5,-171.5 2309.5,-171.5 2315.5,-171.5 2321.5,-177.5 2321.5,-183.5 2321.5,-183.5 2321.5,-195.5 2321.5,-195.5 2321.5,-201.5 2315.5,-207.5 2309.5,-207.5 2309.5,-207.5 2232.5,-207.5 2232.5,-207.5 2226.5,-207.5 2220.5,-201.5 2220.5,-195.5 2220.5,-195.5 2220.5,-183.5 2220.5,-183.5 2220.5,-177.5 2226.5,-171.5 2232.5,-171.5"/>
<text text-anchor="middle" x="2271" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2108,-171.5C2108,-171.5 2190,-171.5 2190,-171.5 2196,-171.5 2202,-177.5 2202,-183.5 2202,-183.5 2202,-195.5 2202,-195.5 2202,-201.5 2196,-207.5 2190,-207.5 2190,-207.5 2108,-207.5 2108,-207.5 2102,-207.5 2096,-201.5 2096,-195.5 2096,-195.5 2096,-183.5 2096,-183.5 2096,-177.5 2102,-171.5 2108,-171.5"/>
<text text-anchor="middle" x="2149" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2036,-171.5C2036,-171.5 2066,-171.5 2066,-171.5 2072,-171.5 2078,-177.5 2078,-183.5 2078,-183.5 2078,-195.5 2078,-195.5 2078,-201.5 2072,-207.5 2066,-207.5 2066,-207.5 2036,-207.5 2036,-207.5 2030,-207.5 2024,-201.5 2024,-195.5 2024,-195.5 2024,-183.5 2024,-183.5 2024,-177.5 2030,-171.5 2036,-171.5"/>
<text text-anchor="middle" x="2051" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2868,-171.5C2868,-171.5 2936,-171.5 2936,-171.5 2942,-171.5 2948,-177.5 2948,-183.5 2948,-183.5 2948,-195.5 2948,-195.5 2948,-201.5 2942,-207.5 2936,-207.5 2936,-207.5 2868,-207.5 2868,-207.5 2862,-207.5 2856,-201.5 2856,-195.5 2856,-195.5 2856,-183.5 2856,-183.5 2856,-177.5 2862,-171.5 2868,-171.5"/>
<text text-anchor="middle" x="2902" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3023,-40.5C3023,-40.5 3075,-40.5 3075,-40.5 3081,-40.5 3087,-46.5 3087,-52.5 3087,-52.5 3087,-64.5 3087,-64.5 3087,-70.5 3081,-76.5 3075,-76.5 3075,-76.5 3023,-76.5 3023,-76.5 3017,-76.5 3011,-70.5 3011,-64.5 3011,-64.5 3011,-52.5 3011,-52.5 3011,-46.5 3017,-40.5 3023,-40.5"/>
<text text-anchor="middle" x="3049" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2922.4397,-171.285C2948.111,-148.4079 2992.2732,-109.0525 3021.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3023.5968,-85.8264 3028.7339,-76.5603 3018.9396,-80.6004 3023.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2752,-171.5C2752,-171.5 2826,-171.5 2826,-171.5 2832,-171.5 2838,-177.5 2838,-183.5 2838,-183.5 2838,-195.5 2838,-195.5 2838,-201.5 2832,-207.5 2826,-207.5 2826,-207.5 2752,-207.5 2752,-207.5 2746,-207.5 2740,-201.5 2740,-195.5 2740,-195.5 2740,-183.5 2740,-183.5 2740,-177.5 2746,-171.5 2752,-171.5"/>
<text text-anchor="middle" x="2789" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2792,-40.5C2792,-40.5 2844,-40.5 2844,-40.5 2850,-40.5 2856,-46.5 2856,-52.5 2856,-52.5 2856,-64.5 2856,-64.5 2856,-70.5 2850,-76.5 2844,-76.5 2844,-76.5 2792,-76.5 2792,-76.5 2786,-76.5 2780,-70.5 2780,-64.5 2780,-64.5 2780,-52.5 2780,-52.5 2780,-46.5 2786,-40.5 2792,-40.5"/>
<text text-anchor="middle" x="2818" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2793.0323,-171.285C2797.9019,-149.2878 2806.1442,-112.0554 2811.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2815.2577,-87.0804 2814.0019,-76.5603 2808.4232,-85.5674 2815.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3316,-171.5C3316,-171.5 3346,-171.5 3346,-171.5 3352,-171.5 3358,-177.5 3358,-183.5 3358,-183.5 3358,-195.5 3358,-195.5 3358,-201.5 3352,-207.5 3346,-207.5 3346,-207.5 3316,-207.5 3316,-207.5 3310,-207.5 3304,-201.5 3304,-195.5 3304,-195.5 3304,-183.5 3304,-183.5 3304,-177.5 3310,-171.5 3316,-171.5"/>
<text text-anchor="middle" x="3331" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3282,-40.5C3282,-40.5 3334,-40.5 3334,-40.5 3340,-40.5 3346,-46.5 3346,-52.5 3346,-52.5 3346,-64.5 3346,-64.5 3346,-70.5 3340,-76.5 3334,-76.5 3334,-76.5 3282,-76.5 3282,-76.5 3276,-76.5 3270,-70.5 3270,-64.5 3270,-64.5 3270,-52.5 3270,-52.5 3270,-46.5 3276,-40.5 3282,-40.5"/>
<text text-anchor="middle" x="3308" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3327.8019,-171.285C3323.9398,-149.2878 3317.4029,-112.0554 3312.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3316.3475,-85.8044 3311.1709,-76.5603 3309.453,-87.0149 3316.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3501,-171.5C3501,-171.5 3531,-171.5 3531,-171.5 3537,-171.5 3543,-177.5 3543,-183.5 3543,-183.5 3543,-195.5 3543,-195.5 3543,-201.5 3537,-207.5 3531,-207.5 3531,-207.5 3501,-207.5 3501,-207.5 3495,-207.5 3489,-201.5 3489,-195.5 3489,-195.5 3489,-183.5 3489,-183.5 3489,-177.5 3495,-171.5 3501,-171.5"/>
<text text-anchor="middle" x="3516" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3484,-40.5C3484,-40.5 3536,-40.5 3536,-40.5 3542,-40.5 3548,-46.5 3548,-52.5 3548,-52.5 3548,-64.5 3548,-64.5 3548,-70.5 3542,-76.5 3536,-76.5 3536,-76.5 3484,-76.5 3484,-76.5 3478,-76.5 3472,-70.5 3472,-64.5 3472,-64.5 3472,-52.5 3472,-52.5 3472,-46.5 3478,-40.5 3484,-40.5"/>
<text text-anchor="middle" x="3510" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3515.1657,-171.285C3514.1627,-149.3856 3512.4681,-112.3861 3511.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3514.7812,-86.3896 3510.8272,-76.5603 3507.7885,-86.71 3514.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3117,-40.5C3117,-40.5 3177,-40.5 3177,-40.5 3183,-40.5 3189,-46.5 3189,-52.5 3189,-52.5 3189,-64.5 3189,-64.5 3189,-70.5 3183,-76.5 3177,-76.5 3177,-76.5 3117,-76.5 3117,-76.5 3111,-76.5 3105,-70.5 3105,-64.5 3105,-64.5 3105,-52.5 3105,-52.5 3105,-46.5 3111,-40.5 3117,-40.5"/>
<text text-anchor="middle" x="3147" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2886,-40.5C2886,-40.5 2946,-40.5 2946,-40.5 2952,-40.5 2958,-46.5 2958,-52.5 2958,-52.5 2958,-64.5 2958,-64.5 2958,-70.5 2952,-76.5 2946,-76.5 2946,-76.5 2886,-76.5 2886,-76.5 2880,-76.5 2874,-70.5 2874,-64.5 2874,-64.5 2874,-52.5 2874,-52.5 2874,-46.5 2880,-40.5 2886,-40.5"/>
<text text-anchor="middle" x="2916" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3376,-40.5C3376,-40.5 3436,-40.5 3436,-40.5 3442,-40.5 3448,-46.5 3448,-52.5 3448,-52.5 3448,-64.5 3448,-64.5 3448,-70.5 3442,-76.5 3436,-76.5 3436,-76.5 3376,-76.5 3376,-76.5 3370,-76.5 3364,-70.5 3364,-64.5 3364,-64.5 3364,-52.5 3364,-52.5 3364,-46.5 3370,-40.5 3376,-40.5"/>
<text text-anchor="middle" x="3406" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3578,-40.5C3578,-40.5 3638,-40.5 3638,-40.5 3644,-40.5 3650,-46.5 3650,-52.5 3650,-52.5 3650,-64.5 3650,-64.5 3650,-70.5 3644,-76.5 3638,-76.5 3638,-76.5 3578,-76.5 3578,-76.5 3572,-76.5 3566,-70.5 3566,-64.5 3566,-64.5 3566,-52.5 3566,-52.5 3566,-46.5 3572,-40.5 3578,-40.5"/>
<text text-anchor="middle" x="3608" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3174.5,-171.5C3174.5,-171.5 3251.5,-171.5 3251.5,-171.5 3257.5,-171.5 3263.5,-177.5 3263.5,-183.5 3263.5,-183.5 3263.5,-195.5 3263.5,-195.5 3263.5,-201.5 3257.5,-207.5 3251.5,-207.5 3251.5,-207.5 3174.5,-207.5 3174.5,-207.5 3168.5,-207.5 3162.5,-201.5 3162.5,-195.5 3162.5,-195.5 3162.5,-183.5 3162.5,-183.5 3162.5,-177.5 3168.5,-171.5 3174.5,-171.5"/>
<text text-anchor="middle" x="3213" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3050,-171.5C3050,-171.5 3132,-171.5 3132,-171.5 3138,-171.5 3144,-177.5 3144,-183.5 3144,-183.5 3144,-195.5 3144,-195.5 3144,-201.5 3138,-207.5 3132,-207.5 3132,-207.5 3050,-207.5 3050,-207.5 3044,-207.5 3038,-201.5 3038,-195.5 3038,-195.5 3038,-183.5 3038,-183.5 3038,-177.5 3044,-171.5 3050,-171.5"/>
<text text-anchor="middle" x="3091" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2978,-171.5C2978,-171.5 3008,-171.5 3008,-171.5 3014,-171.5 3020,-177.5 3020,-183.5 3020,-183.5 3020,-195.5 3020,-195.5 3020,-201.5 3014,-207.5 3008,-207.5 3008,-207.5 2978,-207.5 2978,-207.5 2972,-207.5 2966,-201.5 2966,-195.5 2966,-195.5 2966,-183.5 2966,-183.5 2966,-177.5 2972,-171.5 2978,-171.5"/>
<text text-anchor="middle" x="2993" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5048,-171.5C5048,-171.5 5116,-171.5 5116,-171.5 5122,-171.5 5128,-177.5 5128,-183.5 5128,-183.5 5128,-195.5 5128,-195.5 5128,-201.5 5122,-207.5 5116,-207.5 5116,-207.5 5048,-207.5 5048,-207.5 5042,-207.5 5036,-201.5 5036,-195.5 5036,-195.5 5036,-183.5 5036,-183.5 5036,-177.5 5042,-171.5 5048,-171.5"/>
<text text-anchor="middle" x="5082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5244,-40.5C5244,-40.5 5296,-40.5 5296,-40.5 5302,-40.5 5308,-46.5 5308,-52.5 5308,-52.5 5308,-64.5 5308,-64.5 5308,-70.5 5302,-76.5 5296,-76.5 5296,-76.5 5244,-76.5 5244,-76.5 5238,-76.5 5232,-70.5 5232,-64.5 5232,-64.5 5232,-52.5 5232,-52.5 5232,-46.5 5238,-40.5 5244,-40.5"/>
<text text-anchor="middle" x="5270" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5100.3708,-171.2426C5109.7563,-162.8042 5121.7606,-153.2836 5134,-147 5170.4461,-128.289 5189.2391,-146.2082 5223,-123 5236.8228,-113.4978 5248.0828,-98.5584 5256.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5259.1647,-87.1631 5261.1475,-76.7554 5253.1072,-83.6549 5259.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4932,-171.5C4932,-171.5 5006,-171.5 5006,-171.5 5012,-171.5 5018,-177.5 5018,-183.5 5018,-183.5 5018,-195.5 5018,-195.5 5018,-201.5 5012,-207.5 5006,-207.5 5006,-207.5 4932,-207.5 4932,-207.5 4926,-207.5 4920,-201.5 4920,-195.5 4920,-195.5 4920,-183.5 4920,-183.5 4920,-177.5 4926,-171.5 4932,-171.5"/>
<text text-anchor="middle" x="4969" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5042,-40.5C5042,-40.5 5094,-40.5 5094,-40.5 5100,-40.5 5106,-46.5 5106,-52.5 5106,-52.5 5106,-64.5 5106,-64.5 5106,-70.5 5100,-76.5 5094,-76.5 5094,-76.5 5042,-76.5 5042,-76.5 5036,-76.5 5030,-70.5 5030,-64.5 5030,-64.5 5030,-52.5 5030,-52.5 5030,-46.5 5036,-40.5 5042,-40.5"/>
<text text-anchor="middle" x="5068" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4983.5148,-171.2823C4994.0386,-157.9906 5008.5488,-139.4922 5021,-123 5030.4051,-110.5426 5040.6343,-96.5585 5049.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="5051.9809,-86.8496 5054.9943,-76.6923 5046.3044,-82.7534 5051.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5496,-171.5C5496,-171.5 5526,-171.5 5526,-171.5 5532,-171.5 5538,-177.5 5538,-183.5 5538,-183.5 5538,-195.5 5538,-195.5 5538,-201.5 5532,-207.5 5526,-207.5 5526,-207.5 5496,-207.5 5496,-207.5 5490,-207.5 5484,-201.5 5484,-195.5 5484,-195.5 5484,-183.5 5484,-183.5 5484,-177.5 5490,-171.5 5496,-171.5"/>
<text text-anchor="middle" x="5511" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5457,-40.5C5457,-40.5 5509,-40.5 5509,-40.5 5515,-40.5 5521,-46.5 5521,-52.5 5521,-52.5 5521,-64.5 5521,-64.5 5521,-70.5 5515,-76.5 5509,-76.5 5509,-76.5 5457,-76.5 5457,-76.5 5451,-76.5 5445,-70.5 5445,-64.5 5445,-64.5 5445,-52.5 5445,-52.5 5445,-46.5 5451,-40.5 5457,-40.5"/>
<text text-anchor="middle" x="5483" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5507.1067,-171.285C5502.405,-149.2878 5494.447,-112.0554 5488.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5492.3732,-85.6078 5486.8602,-76.5603 5485.5278,-87.071 5492.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5681,-171.5C5681,-171.5 5711,-171.5 5711,-171.5 5717,-171.5 5723,-177.5 5723,-183.5 5723,-183.5 5723,-195.5 5723,-195.5 5723,-201.5 5717,-207.5 5711,-207.5 5711,-207.5 5681,-207.5 5681,-207.5 5675,-207.5 5669,-201.5 5669,-195.5 5669,-195.5 5669,-183.5 5669,-183.5 5669,-177.5 5675,-171.5 5681,-171.5"/>
<text text-anchor="middle" x="5696" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5664,-40.5C5664,-40.5 5716,-40.5 5716,-40.5 5722,-40.5 5728,-46.5 5728,-52.5 5728,-52.5 5728,-64.5 5728,-64.5 5728,-70.5 5722,-76.5 5716,-76.5 5716,-76.5 5664,-76.5 5664,-76.5 5658,-76.5 5652,-70.5 5652,-64.5 5652,-64.5 5652,-52.5 5652,-52.5 5652,-46.5 5658,-40.5 5664,-40.5"/>
<text text-anchor="middle" x="5690" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5695.1657,-171.285C5694.1627,-149.3856 5692.4681,-112.3861 5691.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5694.7812,-86.3896 5690.8272,-76.5603 5687.7885,-86.71 5694.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5142,-40.5C5142,-40.5 5202,-40.5 5202,-40.5 5208,-40.5 5214,-46.5 5214,-52.5 5214,-52.5 5214,-64.5 5214,-64.5 5214,-70.5 5208,-76.5 5202,-76.5 5202,-76.5 5142,-76.5 5142,-76.5 5136,-76.5 5130,-70.5 5130,-64.5 5130,-64.5 5130,-52.5 5130,-52.5 5130,-46.5 5136,-40.5 5142,-40.5"/>
<text text-anchor="middle" x="5172" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4940,-40.5C4940,-40.5 5000,-40.5 5000,-40.5 5006,-40.5 5012,-46.5 5012,-52.5 5012,-52.5 5012,-64.5 5012,-64.5 5012,-70.5 5006,-76.5 5000,-76.5 5000,-76.5 4940,-76.5 4940,-76.5 4934,-76.5 4928,-70.5 4928,-64.5 4928,-64.5 4928,-52.5 4928,-52.5 4928,-46.5 4934,-40.5 4940,-40.5"/>
<text text-anchor="middle" x="4970" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5355,-40.5C5355,-40.5 5415,-40.5 5415,-40.5 5421,-40.5 5427,-46.5 5427,-52.5 5427,-52.5 5427,-64.5 5427,-64.5 5427,-70.5 5421,-76.5 5415,-76.5 5415,-76.5 5355,-76.5 5355,-76.5 5349,-76.5 5343,-70.5 5343,-64.5 5343,-64.5 5343,-52.5 5343,-52.5 5343,-46.5 5349,-40.5 5355,-40.5"/>
<text text-anchor="middle" x="5385" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5562,-40.5C5562,-40.5 5622,-40.5 5622,-40.5 5628,-40.5 5634,-46.5 5634,-52.5 5634,-52.5 5634,-64.5 5634,-64.5 5634,-70.5 5628,-76.5 5622,-76.5 5622,-76.5 5562,-76.5 5562,-76.5 5556,-76.5 5550,-70.5 5550,-64.5 5550,-64.5 5550,-52.5 5550,-52.5 5550,-46.5 5556,-40.5 5562,-40.5"/>
<text text-anchor="middle" x="5592" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5354.5,-171.5C5354.5,-171.5 5431.5,-171.5 5431.5,-171.5 5437.5,-171.5 5443.5,-177.5 5443.5,-183.5 5443.5,-183.5 5443.5,-195.5 5443.5,-195.5 5443.5,-201.5 5437.5,-207.5 5431.5,-207.5 5431.5,-207.5 5354.5,-207.5 5354.5,-207.5 5348.5,-207.5 5342.5,-201.5 5342.5,-195.5 5342.5,-195.5 5342.5,-183.5 5342.5,-183.5 5342.5,-177.5 5348.5,-171.5 5354.5,-171.5"/>
<text text-anchor="middle" x="5393" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5230,-171.5C5230,-171.5 5312,-171.5 5312,-171.5 5318,-171.5 5324,-177.5 5324,-183.5 5324,-183.5 5324,-195.5 5324,-195.5 5324,-201.5 5318,-207.5 5312,-207.5 5312,-207.5 5230,-207.5 5230,-207.5 5224,-207.5 5218,-201.5 5218,-195.5 5218,-195.5 5218,-183.5 5218,-183.5 5218,-177.5 5224,-171.5 5230,-171.5"/>
<text text-anchor="middle" x="5271" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5158,-171.5C5158,-171.5 5188,-171.5 5188,-171.5 5194,-171.5 5200,-177.5 5200,-183.5 5200,-183.5 5200,-195.5 5200,-195.5 5200,-201.5 5194,-207.5 5188,-207.5 5188,-207.5 5158,-207.5 5158,-207.5 5152,-207.5 5146,-201.5 5146,-195.5 5146,-195.5 5146,-183.5 5146,-183.5 5146,-177.5 5152,-171.5 5158,-171.5"/>
<text text-anchor="middle" x="5173" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3810,-171.5C3810,-171.5 3878,-171.5 3878,-171.5 3884,-171.5 3890,-177.5 3890,-183.5 3890,-183.5 3890,-195.5 3890,-195.5 3890,-201.5 3884,-207.5 3878,-207.5 3878,-207.5 3810,-207.5 3810,-207.5 3804,-207.5 3798,-201.5 3798,-195.5 3798,-195.5 3798,-183.5 3798,-183.5 3798,-177.5 3804,-171.5 3810,-171.5"/>
<text text-anchor="middle" x="3844" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3965,-40.5C3965,-40.5 4017,-40.5 4017,-40.5 4023,-40.5 4029,-46.5 4029,-52.5 4029,-52.5 4029,-64.5 4029,-64.5 4029,-70.5 4023,-76.5 4017,-76.5 4017,-76.5 3965,-76.5 3965,-76.5 3959,-76.5 3953,-70.5 3953,-64.5 3953,-64.5 3953,-52.5 3953,-52.5 3953,-46.5 3959,-40.5 3965,-40.5"/>
<text text-anchor="middle" x="3991" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3864.4397,-171.285C3890.111,-148.4079 3934.2732,-109.0525 3963.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3965.5968,-85.8264 3970.7339,-76.5603 3960.9396,-80.6004 3965.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3694,-171.5C3694,-171.5 3768,-171.5 3768,-171.5 3774,-171.5 3780,-177.5 3780,-183.5 3780,-183.5 3780,-195.5 3780,-195.5 3780,-201.5 3774,-207.5 3768,-207.5 3768,-207.5 3694,-207.5 3694,-207.5 3688,-207.5 3682,-201.5 3682,-195.5 3682,-195.5 3682,-183.5 3682,-183.5 3682,-177.5 3688,-171.5 3694,-171.5"/>
<text text-anchor="middle" x="3731" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3734,-40.5C3734,-40.5 3786,-40.5 3786,-40.5 3792,-40.5 3798,-46.5 3798,-52.5 3798,-52.5 3798,-64.5 3798,-64.5 3798,-70.5 3792,-76.5 3786,-76.5 3786,-76.5 3734,-76.5 3734,-76.5 3728,-76.5 3722,-70.5 3722,-64.5 3722,-64.5 3722,-52.5 3722,-52.5 3722,-46.5 3728,-40.5 3734,-40.5"/>
<text text-anchor="middle" x="3760" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3735.0323,-171.285C3739.9019,-149.2878 3748.1442,-112.0554 3753.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3757.2577,-87.0804 3756.0019,-76.5603 3750.4232,-85.5674 3757.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4258,-171.5C4258,-171.5 4288,-171.5 4288,-171.5 4294,-171.5 4300,-177.5 4300,-183.5 4300,-183.5 4300,-195.5 4300,-195.5 4300,-201.5 4294,-207.5 4288,-207.5 4288,-207.5 4258,-207.5 4258,-207.5 4252,-207.5 4246,-201.5 4246,-195.5 4246,-195.5 4246,-183.5 4246,-183.5 4246,-177.5 4252,-171.5 4258,-171.5"/>
<text text-anchor="middle" x="4273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4224,-40.5C4224,-40.5 4276,-40.5 4276,-40.5 4282,-40.5 4288,-46.5 4288,-52.5 4288,-52.5 4288,-64.5 4288,-64.5 4288,-70.5 4282,-76.5 4276,-76.5 4276,-76.5 4224,-76.5 4224,-76.5 4218,-76.5 4212,-70.5 4212,-64.5 4212,-64.5 4212,-52.5 4212,-52.5 4212,-46.5 4218,-40.5 4224,-40.5"/>
<text text-anchor="middle" x="4250" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4269.8019,-171.285C4265.9398,-149.2878 4259.4029,-112.0554 4254.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4258.3475,-85.8044 4253.1709,-76.5603 4251.453,-87.0149 4258.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4443,-171.5C4443,-171.5 4473,-171.5 4473,-171.5 4479,-171.5 4485,-177.5 4485,-183.5 4485,-183.5 4485,-195.5 4485,-195.5 4485,-201.5 4479,-207.5 4473,-207.5 4473,-207.5 4443,-207.5 4443,-207.5 4437,-207.5 4431,-201.5 4431,-195.5 4431,-195.5 4431,-183.5 4431,-183.5 4431,-177.5 4437,-171.5 4443,-171.5"/>
<text text-anchor="middle" x="4458" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4426,-40.5C4426,-40.5 4478,-40.5 4478,-40.5 4484,-40.5 4490,-46.5 4490,-52.5 4490,-52.5 4490,-64.5 4490,-64.5 4490,-70.5 4484,-76.5 4478,-76.5 4478,-76.5 4426,-76.5 4426,-76.5 4420,-76.5 4414,-70.5 4414,-64.5 4414,-64.5 4414,-52.5 4414,-52.5 4414,-46.5 4420,-40.5 4426,-40.5"/>
<text text-anchor="middle" x="4452" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4457.1657,-171.285C4456.1627,-149.3856 4454.4681,-112.3861 4453.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4456.7812,-86.3896 4452.8272,-76.5603 4449.7885,-86.71 4456.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4059,-40.5C4059,-40.5 4119,-40.5 4119,-40.5 4125,-40.5 4131,-46.5 4131,-52.5 4131,-52.5 4131,-64.5 4131,-64.5 4131,-70.5 4125,-76.5 4119,-76.5 4119,-76.5 4059,-76.5 4059,-76.5 4053,-76.5 4047,-70.5 4047,-64.5 4047,-64.5 4047,-52.5 4047,-52.5 4047,-46.5 4053,-40.5 4059,-40.5"/>
<text text-anchor="middle" x="4089" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3828,-40.5C3828,-40.5 3888,-40.5 3888,-40.5 3894,-40.5 3900,-46.5 3900,-52.5 3900,-52.5 3900,-64.5 3900,-64.5 3900,-70.5 3894,-76.5 3888,-76.5 3888,-76.5 3828,-76.5 3828,-76.5 3822,-76.5 3816,-70.5 3816,-64.5 3816,-64.5 3816,-52.5 3816,-52.5 3816,-46.5 3822,-40.5 3828,-40.5"/>
<text text-anchor="middle" x="3858" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4318,-40.5C4318,-40.5 4378,-40.5 4378,-40.5 4384,-40.5 4390,-46.5 4390,-52.5 4390,-52.5 4390,-64.5 4390,-64.5 4390,-70.5 4384,-76.5 4378,-76.5 4378,-76.5 4318,-76.5 4318,-76.5 4312,-76.5 4306,-70.5 4306,-64.5 4306,-64.5 4306,-52.5 4306,-52.5 4306,-46.5 4312,-40.5 4318,-40.5"/>
<text text-anchor="middle" x="4348" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4520,-40.5C4520,-40.5 4580,-40.5 4580,-40.5 4586,-40.5 4592,-46.5 4592,-52.5 4592,-52.5 4592,-64.5 4592,-64.5 4592,-70.5 4586,-76.5 4580,-76.5 4580,-76.5 4520,-76.5 4520,-76.5 4514,-76.5 4508,-70.5 4508,-64.5 4508,-64.5 4508,-52.5 4508,-52.5 4508,-46.5 4514,-40.5 4520,-40.5"/>
<text text-anchor="middle" x="4550" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4116.5,-171.5C4116.5,-171.5 4193.5,-171.5 4193.5,-171.5 4199.5,-171.5 4205.5,-177.5 4205.5,-183.5 4205.5,-183.5 4205.5,-195.5 4205.5,-195.5 4205.5,-201.5 4199.5,-207.5 4193.5,-207.5 4193.5,-207.5 4116.5,-207.5 4116.5,-207.5 4110.5,-207.5 4104.5,-201.5 4104.5,-195.5 4104.5,-195.5 4104.5,-183.5 4104.5,-183.5 4104.5,-177.5 4110.5,-171.5 4116.5,-171.5"/>
<text text-anchor="middle" x="4155" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3992,-171.5C3992,-171.5 4074,-171.5 4074,-171.5 4080,-171.5 4086,-177.5 4086,-183.5 4086,-183.5 4086,-195.5 4086,-195.5 4086,-201.5 4080,-207.5 4074,-207.5 4074,-207.5 3992,-207.5 3992,-207.5 3986,-207.5 3980,-201.5 3980,-195.5 3980,-195.5 3980,-183.5 3980,-183.5 3980,-177.5 3986,-171.5 3992,-171.5"/>
<text text-anchor="middle" x="4033" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3920,-171.5C3920,-171.5 3950,-171.5 3950,-171.5 3956,-171.5 3962,-177.5 3962,-183.5 3962,-183.5 3962,-195.5 3962,-195.5 3962,-201.5 3956,-207.5 3950,-207.5 3950,-207.5 3920,-207.5 3920,-207.5 3914,-207.5 3908,-201.5 3908,-195.5 3908,-195.5 3908,-183.5 3908,-183.5 3908,-177.5 3914,-171.5 3920,-171.5"/>
<text text-anchor="middle" x="3935" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3298.1127,-426.2996C3889.5377,-424.5268 8133.5506,-411.1415 8159,-392 8217.7534,-347.8091 8221.2795,-248.6242 8220.047,-207.6952"/>
<polygon fill="#000000" stroke="#000000" points="3298.027,-422.7997 3288.0375,-426.3297 3298.048,-429.7997 3298.027,-422.7997"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3298.3455,-426.2773C3746.1923,-424.7523 6244.2809,-415.2094 6275,-392 6333.6576,-347.682 6337.238,-248.5691 6336.0335,-207.6773"/>
<polygon fill="#000000" stroke="#000000" points="3298.138,-422.7779 3288.15,-426.3119 3298.1618,-429.7779 3298.138,-422.7779"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3298.0654,-426.4639C3820.5967,-426.1216 7176.2166,-422.7277 7217,-392 7275.7169,-347.7606 7279.2637,-248.6031 7278.0418,-207.6884"/>
<polygon fill="#000000" stroke="#000000" points="3298.0374,-422.9639 3288.0396,-426.4704 3298.0419,-429.9639 3298.0374,-422.9639"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3181.795,-405.004C3175.573,-402.9547 3169.2064,-401.1975 3163,-400 3139.0662,-395.3822 1428.0944,-405.7974 1408,-392 1345.4701,-349.0652 1332.4305,-248.7162 1329.7138,-207.5793"/>
<polygon fill="#000000" stroke="#000000" points="3180.8145,-408.3701 3191.4092,-408.4264 3183.1621,-401.7755 3180.8145,-408.3701"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3181.7888,-405.0357C3175.5679,-402.981 3169.2032,-401.2138 3163,-400 3140.8359,-395.6629 2368.5843,-404.8328 2350,-392 2287.5837,-348.9002 2274.4793,-248.6453 2271.7296,-207.5564"/>
<polygon fill="#000000" stroke="#000000" points="3180.8075,-408.4016 3191.4021,-408.4631 3183.1582,-401.8081 3180.8075,-408.4016"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3227.9577,-398.0279C3224.4219,-348.7344 3217.2563,-248.8383 3214.3102,-207.7655"/>
<polygon fill="#000000" stroke="#000000" points="3224.4877,-398.5726 3228.6943,-408.2965 3231.4697,-398.0717 3224.4877,-398.5726"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3298.3405,-425.9245C3657.6283,-422.8329 5312.2644,-407.7493 5333,-392 5391.545,-347.5333 5395.1892,-248.5046 5394.0176,-207.6563"/>
<polygon fill="#000000" stroke="#000000" points="3298.061,-422.4267 3288.0914,-426.0125 3298.1211,-429.4264 3298.061,-422.4267"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3298.3552,-425.9288C3497.2669,-423.9837 4063.7411,-416.3254 4095,-392 4153.0194,-346.8497 4156.9613,-248.2082 4155.9435,-207.5599"/>
<polygon fill="#000000" stroke="#000000" points="3298.2838,-422.4292 3288.3179,-426.0251 3298.351,-429.4289 3298.2838,-422.4292"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4636,-40.5C4636,-40.5 4696,-40.5 4696,-40.5 4702,-40.5 4708,-46.5 4708,-52.5 4708,-52.5 4708,-64.5 4708,-64.5 4708,-70.5 4702,-76.5 4696,-76.5 4696,-76.5 4636,-76.5 4636,-76.5 4630,-76.5 4624,-70.5 4624,-64.5 4624,-64.5 4624,-52.5 4624,-52.5 4624,-46.5 4630,-40.5 4636,-40.5"/>
<text text-anchor="middle" x="4666" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M3298.1774,-425.9504C3570.093,-423.6108 4563.6306,-413.5967 4588,-392 4629.1837,-355.5021 4608.0273,-199.6599 4624,-147 4631.7502,-121.4485 4645.7911,-93.9514 4655.4918,-76.5054"/>
<polygon fill="#000000" stroke="#000000" points="3298.0193,-422.4515 3288.0496,-426.0368 3298.0792,-429.4513 3298.0193,-422.4515"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3040.5,-408.5C3040.5,-408.5 3141.5,-408.5 3141.5,-408.5 3147.5,-408.5 3153.5,-414.5 3153.5,-420.5 3153.5,-420.5 3153.5,-432.5 3153.5,-432.5 3153.5,-438.5 3147.5,-444.5 3141.5,-444.5 3141.5,-444.5 3040.5,-444.5 3040.5,-444.5 3034.5,-444.5 3028.5,-438.5 3028.5,-432.5 3028.5,-432.5 3028.5,-420.5 3028.5,-420.5 3028.5,-414.5 3034.5,-408.5 3040.5,-408.5"/>
<text text-anchor="middle" x="3091" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3132.5695,-408.4011C3142.368,-404.9251 3152.9043,-401.8075 3163,-400 3179.6519,-397.0188 8021.4076,-402.0708 8035,-392 8089.8356,-351.3713 8097.7468,-263.1993 8097.9522,-217.7887"/>
<polygon fill="#000000" stroke="#000000" points="8101.4518,-217.7104 8097.8732,-207.7382 8094.452,-217.7654 8101.4518,-217.7104"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3132.5695,-408.4013C3142.368,-404.9252 3152.9043,-401.8076 3163,-400 3179.4229,-397.0596 7955.3505,-402.8787 7968,-392 8017.928,-349.0614 8011.85,-262.3042 8004.6625,-217.5753"/>
<polygon fill="#000000" stroke="#000000" points="8008.1021,-216.9249 8002.9408,-207.6723 8001.2055,-218.124 8008.1021,-216.9249"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3132.5709,-408.4088C3142.3693,-404.9324 3152.9052,-401.8127 3163,-400 3183.4234,-396.3326 6134.3339,-404.3616 6151,-392 6205.8145,-351.3429 6213.7353,-263.1836 6213.9474,-217.7823"/>
<polygon fill="#000000" stroke="#000000" points="6217.447,-217.7066 6213.87,-207.7339 6210.4472,-217.7606 6217.447,-217.7066"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3132.5709,-408.4093C3142.3694,-404.9328 3152.9053,-401.813 3163,-400 3182.9654,-396.4143 6068.6276,-405.2348 6084,-392 6133.9049,-349.0346 6127.8373,-262.2894 6120.6572,-217.5691"/>
<polygon fill="#000000" stroke="#000000" points="6124.0972,-216.9215 6118.9372,-207.6681 6117.2005,-218.1196 6124.0972,-216.9215"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3132.57,-408.4041C3142.3685,-404.9278 3152.9046,-401.8094 3163,-400 3176.4318,-397.5925 7082.0373,-400.1258 7093,-392 7147.8276,-351.3605 7155.7424,-263.1933 7155.9504,-217.7863"/>
<polygon fill="#000000" stroke="#000000" points="7159.45,-217.7089 7155.872,-207.7366 7152.4502,-217.7636 7159.45,-217.7089"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3132.5701,-408.4043C3142.3685,-404.9281 3152.9047,-401.8096 3163,-400 3176.2028,-397.6334 7015.8321,-400.7481 7026,-392 7075.9193,-349.0513 7069.8452,-262.2986 7062.6605,-217.573"/>
<polygon fill="#000000" stroke="#000000" points="7066.1002,-216.9236 7060.9394,-207.6707 7059.2036,-218.1224 7066.1002,-216.9236"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3028.3556,-426.3118C2712.246,-425.2396 1305.9036,-418.9591 1270,-392 1215.3494,-350.9643 1206.8291,-262.9755 1206.275,-217.6964"/>
<polygon fill="#000000" stroke="#000000" points="1209.7749,-217.6765 1206.2756,-207.6762 1202.7749,-217.676 1209.7749,-217.6765"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3028.2783,-425.9257C2696.7938,-422.8254 1163.341,-407.6468 1145,-392 1094.7017,-349.0905 1098.3294,-262.3203 1104.1892,-217.582"/>
<polygon fill="#000000" stroke="#000000" points="1107.6544,-218.0734 1105.6149,-207.6768 1100.7258,-217.0761 1107.6544,-218.0734"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3028.3528,-426.0076C2832.7291,-424.2134 2244.3046,-416.7731 2212,-392 2157.8829,-350.4998 2149.0965,-263.0419 2148.3745,-217.8572"/>
<polygon fill="#000000" stroke="#000000" points="2151.8736,-217.5801 2148.3394,-207.5921 2144.8737,-217.604 2151.8736,-217.5801"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3028.3172,-425.4008C2811.3908,-421.4635 2104.8364,-407.4742 2087,-392 2037.1654,-348.7653 2040.5134,-262.4549 2046.2352,-217.7691"/>
<polygon fill="#000000" stroke="#000000" points="2049.7368,-218.0036 2047.6705,-207.6122 2042.8056,-217.0241 2049.7368,-218.0036"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3091,-408.2965C3091,-367.283 3091,-267.3911 3091,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="3094.5001,-217.7655 3091,-207.7655 3087.5001,-217.7655 3094.5001,-217.7655"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3046.7247,-408.4295C3039.9339,-403.9517 3033.6488,-398.519 3029,-392 2991.4284,-339.3136 2989.0104,-259.7418 2990.8035,-217.7523"/>
<polygon fill="#000000" stroke="#000000" points="2994.3028,-217.858 2991.347,-207.6838 2987.3129,-217.4805 2994.3028,-217.858"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3132.5725,-408.4179C3142.3709,-404.9411 3152.9064,-401.8189 3163,-400 3176.9832,-397.4802 5197.5933,-400.4715 5209,-392 5263.7895,-351.3091 5271.7215,-263.1651 5271.9417,-217.7746"/>
<polygon fill="#000000" stroke="#000000" points="5275.4414,-217.7021 5271.8662,-207.7287 5268.4416,-217.7548 5275.4414,-217.7021"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3132.5727,-408.4189C3142.371,-404.942 3152.9065,-401.8196 3163,-400 3176.5252,-397.5618 5131.5908,-400.9735 5142,-392 5191.8769,-349.0021 5185.8218,-262.2714 5178.6508,-217.5617"/>
<polygon fill="#000000" stroke="#000000" points="5182.0914,-216.9173 5176.9329,-207.6631 5175.1945,-218.1143 5182.0914,-216.9173"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3132.5806,-408.4623C3142.3785,-404.9833 3152.9118,-401.8491 3163,-400 3185.0777,-395.9532 3953.0206,-405.4366 3971,-392 4025.6673,-351.1452 4033.6543,-263.0749 4033.914,-217.7374"/>
<polygon fill="#000000" stroke="#000000" points="4037.4138,-217.6803 4033.8476,-207.7038 4030.414,-217.7268 4037.4138,-217.6803"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3132.5818,-408.4689C3142.3797,-404.9896 3152.9127,-401.8536 3163,-400 3183.2455,-396.2797 3888.4546,-405.4931 3904,-392 3953.7314,-348.8339 3947.7413,-262.1783 3940.6174,-217.523"/>
<polygon fill="#000000" stroke="#000000" points="3944.0609,-216.8956 3938.9103,-207.637 3937.163,-218.0867 3944.0609,-216.8956"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node128" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M69,-171.5C69,-171.5 99,-171.5 99,-171.5 105,-171.5 111,-177.5 111,-183.5 111,-183.5 111,-195.5 111,-195.5 111,-201.5 105,-207.5 99,-207.5 99,-207.5 69,-207.5 69,-207.5 63,-207.5 57,-201.5 57,-195.5 57,-195.5 57,-183.5 57,-183.5 57,-177.5 63,-171.5 69,-171.5"/>
<text text-anchor="middle" x="84" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M3028.2906,-426.3104C2602.5196,-424.9592 151.885,-416.1365 123,-392 72.1314,-349.4938 74.4444,-262.5435 79.6202,-217.6746"/>
<polygon fill="#000000" stroke="#000000" points="83.0938,-218.1033 80.8943,-207.7393 76.1507,-217.2129 83.0938,-218.1033"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node129" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M172,-171.5C172,-171.5 202,-171.5 202,-171.5 208,-171.5 214,-177.5 214,-183.5 214,-183.5 214,-195.5 214,-195.5 214,-201.5 208,-207.5 202,-207.5 202,-207.5 172,-207.5 172,-207.5 166,-207.5 160,-201.5 160,-195.5 160,-195.5 160,-183.5 160,-183.5 160,-177.5 166,-171.5 172,-171.5"/>
<text text-anchor="middle" x="187" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge60" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M3028.4736,-426.2844C2611.8866,-424.784 253.8332,-415.2675 226,-392 175.1402,-349.4832 177.4493,-262.5377 182.6223,-217.6722"/>
<polygon fill="#000000" stroke="#000000" points="186.0958,-218.1016 183.8957,-207.7377 179.1526,-217.2115 186.0958,-218.1016"/>
</g>
<!-- system_mem_ctrls2_port -->
<g id="node130" class="node">
<title>system_mem_ctrls2_port</title>
<path fill="#94918b" stroke="#000000" d="M275,-171.5C275,-171.5 305,-171.5 305,-171.5 311,-171.5 317,-177.5 317,-183.5 317,-183.5 317,-195.5 317,-195.5 317,-201.5 311,-207.5 305,-207.5 305,-207.5 275,-207.5 275,-207.5 269,-207.5 263,-201.5 263,-195.5 263,-195.5 263,-183.5 263,-183.5 263,-177.5 269,-171.5 275,-171.5"/>
<text text-anchor="middle" x="290" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port -->
<g id="edge61" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls2_port</title>
<path fill="none" stroke="#000000" d="M3028.443,-426.2557C2620.595,-424.599 355.7774,-414.3951 329,-392 278.1498,-349.4718 280.4546,-262.5313 285.6245,-217.6696"/>
<polygon fill="#000000" stroke="#000000" points="289.0979,-218.0996 286.8972,-207.7359 282.1546,-217.21 289.0979,-218.0996"/>
</g>
<!-- system_mem_ctrls3_port -->
<g id="node131" class="node">
<title>system_mem_ctrls3_port</title>
<path fill="#94918b" stroke="#000000" d="M378,-171.5C378,-171.5 408,-171.5 408,-171.5 414,-171.5 420,-177.5 420,-183.5 420,-183.5 420,-195.5 420,-195.5 420,-201.5 414,-207.5 408,-207.5 408,-207.5 378,-207.5 378,-207.5 372,-207.5 366,-201.5 366,-195.5 366,-195.5 366,-183.5 366,-183.5 366,-177.5 372,-171.5 378,-171.5"/>
<text text-anchor="middle" x="393" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port -->
<g id="edge62" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls3_port</title>
<path fill="none" stroke="#000000" d="M3028.2227,-426.2239C2628.786,-424.4029 457.7184,-413.52 432,-392 381.1601,-349.4595 383.4603,-262.5245 388.6268,-217.6667"/>
<polygon fill="#000000" stroke="#000000" points="392.1001,-218.0976 389.8988,-207.734 385.1568,-217.2084 392.1001,-218.0976"/>
</g>
<!-- system_mem_ctrls4_port -->
<g id="node132" class="node">
<title>system_mem_ctrls4_port</title>
<path fill="#94918b" stroke="#000000" d="M481,-171.5C481,-171.5 511,-171.5 511,-171.5 517,-171.5 523,-177.5 523,-183.5 523,-183.5 523,-195.5 523,-195.5 523,-201.5 517,-207.5 511,-207.5 511,-207.5 481,-207.5 481,-207.5 475,-207.5 469,-201.5 469,-195.5 469,-195.5 469,-183.5 469,-183.5 469,-177.5 475,-171.5 481,-171.5"/>
<text text-anchor="middle" x="496" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port -->
<g id="edge63" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls4_port</title>
<path fill="none" stroke="#000000" d="M3028.4681,-426.1918C2638.8405,-424.2071 559.6704,-412.654 535,-392 484.1712,-349.4462 486.4665,-262.5172 491.6294,-217.6637"/>
<polygon fill="#000000" stroke="#000000" points="495.1026,-218.0954 492.9005,-207.7319 488.1592,-217.2067 495.1026,-218.0954"/>
</g>
<!-- system_mem_ctrls5_port -->
<g id="node133" class="node">
<title>system_mem_ctrls5_port</title>
<path fill="#94918b" stroke="#000000" d="M584,-171.5C584,-171.5 614,-171.5 614,-171.5 620,-171.5 626,-177.5 626,-183.5 626,-183.5 626,-195.5 626,-195.5 626,-201.5 620,-207.5 614,-207.5 614,-207.5 584,-207.5 584,-207.5 578,-207.5 572,-201.5 572,-195.5 572,-195.5 572,-183.5 572,-183.5 572,-177.5 578,-171.5 584,-171.5"/>
<text text-anchor="middle" x="599" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port -->
<g id="edge64" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls5_port</title>
<path fill="none" stroke="#000000" d="M3028.2395,-426.1544C2647.396,-423.993 661.6134,-411.7805 638,-392 587.1832,-349.4318 589.4731,-262.5092 594.6321,-217.6604"/>
<polygon fill="#000000" stroke="#000000" points="598.1052,-218.093 595.9024,-207.7297 591.1618,-217.2048 598.1052,-218.093"/>
</g>
<!-- system_mem_ctrls6_port -->
<g id="node134" class="node">
<title>system_mem_ctrls6_port</title>
<path fill="#94918b" stroke="#000000" d="M687,-171.5C687,-171.5 717,-171.5 717,-171.5 723,-171.5 729,-177.5 729,-183.5 729,-183.5 729,-195.5 729,-195.5 729,-201.5 723,-207.5 717,-207.5 717,-207.5 687,-207.5 687,-207.5 681,-207.5 675,-201.5 675,-195.5 675,-195.5 675,-183.5 675,-183.5 675,-177.5 681,-171.5 687,-171.5"/>
<text text-anchor="middle" x="702" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port -->
<g id="edge65" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls6_port</title>
<path fill="none" stroke="#000000" d="M3028.4884,-426.1167C2657.8104,-423.7793 763.5674,-410.9161 741,-392 690.1964,-349.4161 692.4804,-262.5005 697.6352,-217.6568"/>
<polygon fill="#000000" stroke="#000000" points="701.1081,-218.0904 698.9044,-207.7273 694.1646,-217.2028 701.1081,-218.0904"/>
</g>
<!-- system_mem_ctrls7_port -->
<g id="node135" class="node">
<title>system_mem_ctrls7_port</title>
<path fill="#94918b" stroke="#000000" d="M790,-171.5C790,-171.5 820,-171.5 820,-171.5 826,-171.5 832,-177.5 832,-183.5 832,-183.5 832,-195.5 832,-195.5 832,-201.5 826,-207.5 820,-207.5 820,-207.5 790,-207.5 790,-207.5 784,-207.5 778,-201.5 778,-195.5 778,-195.5 778,-183.5 778,-183.5 778,-177.5 784,-171.5 790,-171.5"/>
<text text-anchor="middle" x="805" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port -->
<g id="edge66" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls7_port</title>
<path fill="none" stroke="#000000" d="M3028.3185,-426.0727C2667.0053,-423.5452 865.514,-410.0455 844,-392 793.2107,-349.399 795.4883,-262.4911 800.6385,-217.6529"/>
<polygon fill="#000000" stroke="#000000" points="804.1113,-218.0875 801.9066,-207.7246 797.1677,-217.2005 804.1113,-218.0875"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4738,-40.5C4738,-40.5 4790,-40.5 4790,-40.5 4796,-40.5 4802,-46.5 4802,-52.5 4802,-52.5 4802,-64.5 4802,-64.5 4802,-70.5 4796,-76.5 4790,-76.5 4790,-76.5 4738,-76.5 4738,-76.5 4732,-76.5 4726,-70.5 4726,-64.5 4726,-64.5 4726,-52.5 4726,-52.5 4726,-46.5 4732,-40.5 4738,-40.5"/>
<text text-anchor="middle" x="4764" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4792,-171.5C4792,-171.5 4884,-171.5 4884,-171.5 4890,-171.5 4896,-177.5 4896,-183.5 4896,-183.5 4896,-195.5 4896,-195.5 4896,-201.5 4890,-207.5 4884,-207.5 4884,-207.5 4792,-207.5 4792,-207.5 4786,-207.5 4780,-201.5 4780,-195.5 4780,-195.5 4780,-183.5 4780,-183.5 4780,-177.5 4786,-171.5 4792,-171.5"/>
<text text-anchor="middle" x="4838" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2016,-165.6287C4880.7578,-158.1626 4894.3772,-150.8698 4908,-147 4989.1262,-123.9544 7867.7271,-158.9861 7944,-123 7964.2082,-113.4656 7979.5497,-92.2889 7988.6235,-76.7916"/>
<polygon fill="#000000" stroke="#000000" points="4867.1181,-162.8126 4860.8008,-171.318 4871.0433,-168.6085 4867.1181,-162.8126"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2036,-165.6358C4880.76,-158.1703 4894.379,-150.8762 4908,-147 5053.1326,-105.699 7475.6469,-150.5791 7624,-123 7672.4427,-113.9944 7725.0613,-92.366 7759.171,-76.6309"/>
<polygon fill="#000000" stroke="#000000" points="4867.1205,-162.8193 4860.8025,-171.3243 4871.0453,-168.6156 4867.1205,-162.8193"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2005,-165.6249C4880.7566,-158.1585 4894.3763,-150.8665 4908,-147 4994.5296,-122.4425 8062.9611,-157.5687 8146,-123 8168.6022,-113.5908 8187.5332,-92.1609 8199.0306,-76.5778"/>
<polygon fill="#000000" stroke="#000000" points="4867.1167,-162.809 4860.7998,-171.3147 4871.0422,-168.6047 4867.1167,-162.809"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.1995,-165.6214C4880.7555,-158.1547 4894.3754,-150.8634 4908,-147 5000.2273,-120.8482 8271.4069,-161.9517 8359,-123 8380.3549,-113.5037 8397.368,-92.0915 8407.5351,-76.5363"/>
<polygon fill="#000000" stroke="#000000" points="4867.1155,-162.8056 4860.7989,-171.3116 4871.0412,-168.6013 4867.1155,-162.8056"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2299,-165.7272C4880.7887,-158.2701 4894.4025,-150.9578 4908,-147 5030.9264,-111.22 5944.568,-178.3765 6060,-123 6080.1462,-113.3352 6095.4998,-92.1839 6104.5934,-76.7283"/>
<polygon fill="#000000" stroke="#000000" points="4867.1528,-162.9065 4860.8257,-171.4047 4871.0713,-168.707 4867.1528,-162.9065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2478,-165.7881C4880.8082,-158.3365 4894.4185,-151.0122 4908,-147 5085.3873,-94.5968 5558.497,-158.6232 5740,-123 5788.1937,-113.5411 5840.6473,-92.1214 5874.7954,-76.5541"/>
<polygon fill="#000000" stroke="#000000" points="4867.1745,-162.9647 4860.8414,-171.4583 4871.089,-168.7679 4867.1745,-162.9647"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.223,-165.7035C4880.7812,-158.2443 4894.3964,-150.9367 4908,-147 5052.5377,-105.1731 6123.3881,-181.5438 6262,-123 6284.5534,-113.4744 6303.4943,-92.0682 6315.0074,-76.5223"/>
<polygon fill="#000000" stroke="#000000" points="4867.1444,-162.8839 4860.8196,-171.3839 4871.0645,-168.6833 4867.1444,-162.8839"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2177,-165.6852C4880.7754,-158.2242 4894.3917,-150.9203 4908,-147 4991.6634,-122.8983 6395.5941,-158.7093 6475,-123 6496.1766,-113.4768 6513.1149,-92.2978 6523.3169,-76.797"/>
<polygon fill="#000000" stroke="#000000" points="4867.1379,-162.8664 4860.815,-171.3677 4871.0593,-168.665 4867.1379,-162.8664"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2093,-165.6558C4880.7662,-158.1922 4894.3841,-150.8941 4908,-147 5019.8564,-115.0098 6896.8704,-172.8296 7002,-123 7022.1912,-113.4297 7037.5361,-92.26 7046.6153,-76.7742"/>
<polygon fill="#000000" stroke="#000000" points="4867.1275,-162.8384 4860.8076,-171.3419 4871.0509,-168.6356 4867.1275,-162.8384"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2138,-165.6715C4880.7712,-158.2094 4894.3882,-150.9081 4908,-147 5097.4743,-92.5996 6488.2764,-159.4839 6682,-123 6730.4214,-113.8808 6783.0444,-92.2759 6817.161,-76.5773"/>
<polygon fill="#000000" stroke="#000000" points="4867.1331,-162.8535 4860.8115,-171.3557 4871.0554,-168.6514 4867.1331,-162.8535"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2071,-165.6481C4880.7638,-158.1838 4894.3822,-150.8872 4908,-147 5030.663,-111.986 7086.3091,-172.2042 7204,-123 7226.5879,-113.5564 7245.5218,-92.1336 7257.0238,-76.5614"/>
<polygon fill="#000000" stroke="#000000" points="4867.1249,-162.8311 4860.8056,-171.3351 4871.0488,-168.6279 4867.1249,-162.8311"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.2052,-165.6413C4880.7617,-158.1764 4894.3804,-150.8811 4908,-147 5042.0583,-108.7976 7289.7046,-179.806 7417,-123 7438.3425,-113.4758 7455.3581,-92.0693 7465.5292,-76.523"/>
<polygon fill="#000000" stroke="#000000" points="4867.1225,-162.8246 4860.8039,-171.3291 4871.0469,-168.6212 4867.1225,-162.8246"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9489,-165.4129C4796.97,-158.024 4784.0339,-150.8352 4771,-147 4589.9483,-93.7258 1556.0532,-172.7441 1374,-123 1340.8901,-113.9531 1307.4472,-92.4496 1286.0536,-76.7503"/>
<polygon fill="#000000" stroke="#000000" points="4806.1139,-168.402 4816.2987,-171.3213 4810.1573,-162.6879 4806.1139,-168.402"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.95,-165.4092C4796.9712,-158.02 4784.0349,-150.8319 4771,-147 4576.1306,-89.7129 1306.918,-189.5086 1115,-123 1088.4456,-113.7976 1063.8036,-92.3258 1048.3826,-76.6763"/>
<polygon fill="#000000" stroke="#000000" points="4806.115,-168.3983 4816.2996,-171.318 4810.1587,-162.6844 4806.115,-168.3983"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.948,-165.4162C4796.969,-158.0276 4784.033,-150.8381 4771,-147 4685.8625,-121.9277 1656.2746,-160.8548 1576,-123 1555.7899,-113.4696 1540.4488,-92.2921 1531.3756,-76.7935"/>
<polygon fill="#000000" stroke="#000000" points="4806.113,-168.4053 4816.2978,-171.3242 4810.1562,-162.6911 4806.113,-168.4053"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9466,-165.4209C4796.9675,-158.0327 4784.0318,-150.8423 4771,-147 4614.0626,-100.7289 1982.97,-169.1605 1826,-123 1795.0449,-113.897 1764.4212,-92.4049 1744.9321,-76.7236"/>
<polygon fill="#000000" stroke="#000000" points="4806.1116,-168.41 4816.2966,-171.3283 4810.1545,-162.6955 4806.1116,-168.41"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.943,-165.4329C4796.9636,-158.0457 4784.0287,-150.8529 4771,-147 4640.2039,-108.3207 2447.5234,-159.129 2316,-123 2282.9024,-113.9082 2249.457,-92.4139 2228.0594,-76.7289"/>
<polygon fill="#000000" stroke="#000000" points="4806.108,-168.422 4816.2935,-171.3389 4810.1501,-162.7069 4806.108,-168.422"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9451,-165.426C4796.9658,-158.0382 4784.0305,-150.8468 4771,-147 4626.3864,-104.3079 2199.4148,-172.5352 2057,-123 2030.4561,-113.7674 2005.812,-92.3017 1990.3876,-76.6619"/>
<polygon fill="#000000" stroke="#000000" points="4806.1101,-168.4151 4816.2953,-171.3328 4810.1526,-162.7004 4806.1101,-168.4151"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9411,-165.4394C4796.9615,-158.0527 4784.027,-150.8586 4771,-147 4650.9804,-111.4504 2631.1329,-176.567 2518,-123 2497.8049,-113.4379 2482.4608,-92.2665 2473.3828,-76.7781"/>
<polygon fill="#000000" stroke="#000000" points="4806.1061,-168.4285 4816.2918,-171.3446 4810.1478,-162.7131 4806.1061,-168.4285"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9382,-165.4492C4796.9584,-158.0634 4784.0244,-150.8672 4771,-147 4557.6352,-83.6474 2981.4094,-186.2022 2768,-123 2737.0624,-113.8377 2706.4351,-92.3577 2686.9404,-76.6954"/>
<polygon fill="#000000" stroke="#000000" points="4806.1033,-168.4383 4816.2892,-171.3532 4810.1442,-162.7224 4806.1033,-168.4383"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9297,-165.4778C4796.9491,-158.0944 4784.0169,-150.8925 4771,-147 4609.9157,-98.8303 3419.9903,-168.0287 3258,-123 3224.9302,-113.8075 3191.4791,-92.3337 3170.0727,-76.681"/>
<polygon fill="#000000" stroke="#000000" points="4806.0948,-168.4668 4816.2817,-171.3783 4810.1338,-162.7496 4806.0948,-168.4668"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9348,-165.4607C4796.9547,-158.0759 4784.0214,-150.8774 4771,-147 4582.282,-90.8051 3184.8256,-188.1244 2999,-123 2972.4778,-113.705 2947.8293,-92.252 2932.398,-76.6322"/>
<polygon fill="#000000" stroke="#000000" points="4806.0998,-168.4498 4816.2862,-171.3633 4810.1401,-162.7334 4806.0998,-168.4498"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9243,-165.4959C4796.9433,-158.114 4784.0121,-150.9084 4771,-147 4701.2336,-126.0446 3525.7185,-154.4253 3460,-123 3439.8416,-113.3607 3424.4904,-92.2044 3415.4007,-76.7406"/>
<polygon fill="#000000" stroke="#000000" points="4806.0894,-168.4848 4816.277,-171.3942 4810.1273,-162.7668 4806.0894,-168.4848"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9147,-165.5276C4796.9329,-158.1485 4784.0037,-150.9364 4771,-147 4545.2776,-78.6699 3935.7705,-191.1709 3710,-123 3679.1116,-113.6733 3648.4743,-92.2267 3628.9638,-76.6171"/>
<polygon fill="#000000" stroke="#000000" points="4806.0799,-168.5166 4816.2686,-171.4221 4810.1156,-162.797 4806.0799,-168.5166"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4870.625,-165.6851C4881.9422,-158.5397 4895.0509,-151.4314 4908,-147 4996.8805,-116.5837 5035.2807,-167.5243 5118,-123 5137.5468,-112.4788 5152.9188,-91.7128 5162.1827,-76.5768"/>
<polygon fill="#000000" stroke="#000000" points="4868.4047,-162.956 4861.9701,-171.3731 4872.2492,-168.8058 4868.4047,-162.956"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4863.6037,-164.0903C4889.5144,-138.3758 4928.9234,-99.2654 4951.8018,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="4860.9865,-161.7566 4856.354,-171.285 4865.9174,-166.7251 4860.9865,-161.7566"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge93" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.5933,-165.8324C4881.0995,-158.4618 4894.587,-151.1774 4908,-147 4995.5624,-119.7294 5236.2548,-160.3845 5320,-123 5342.2109,-113.0849 5361.0904,-91.9825 5372.687,-76.6067"/>
<polygon fill="#000000" stroke="#000000" points="4867.5817,-162.9671 4861.2147,-171.4355 4871.4729,-168.7859 4867.5817,-162.9671"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge94" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4869.5473,-165.6819C4881.0495,-158.2985 4894.5463,-151.0444 4908,-147 5041.107,-106.9864 5406.9028,-181.4642 5533,-123 5554.0654,-113.2332 5571.0254,-92.1018 5581.2629,-76.6787"/>
<polygon fill="#000000" stroke="#000000" points="4867.5264,-162.823 4861.174,-171.3023 4871.4276,-168.6351 4867.5264,-162.823"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge95" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.6067,-165.4936C4796.6785,-158.1876 4783.8612,-151.0298 4771,-147 4649.8089,-109.0269 4321.9065,-158.6097 4200,-123 4167.2671,-113.4385 4134.0119,-92.267 4112.5506,-76.7784"/>
<polygon fill="#000000" stroke="#000000" points="4805.7329,-168.4543 4815.9307,-171.3277 4809.7506,-162.722 4805.7329,-168.4543"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge96" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.9006,-165.574C4796.9176,-158.1987 4783.9912,-150.9773 4771,-147 4594.5621,-92.9828 4114.6632,-185.3641 3941,-123 3914.55,-113.5016 3889.8868,-92.0898 3874.4324,-76.5353"/>
<polygon fill="#000000" stroke="#000000" points="4806.0659,-168.5629 4816.2562,-171.4628 4810.0985,-162.8411 4806.0659,-168.5629"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge97" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4807.5528,-165.6622C4796.6203,-158.3695 4783.8141,-151.1771 4771,-147 4692.8729,-121.5324 4475.2868,-160.1684 4402,-123 4382.0719,-112.8932 4366.6757,-91.8282 4357.5125,-76.5136"/>
<polygon fill="#000000" stroke="#000000" points="4805.6797,-168.6231 4815.8831,-171.4766 4809.6862,-162.883 4805.6797,-168.6231"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge98" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M4806.2185,-165.5444C4795.5232,-158.5439 4783.198,-151.5572 4771,-147 4704.0525,-121.9882 4675.4738,-155.8425 4612,-123 4591.1694,-112.2218 4573.3416,-91.718 4562.2216,-76.7116"/>
<polygon fill="#000000" stroke="#000000" points="4804.545,-168.6393 4814.7805,-171.3751 4808.4851,-162.8534 4804.545,-168.6393"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4648.5,-171.5C4648.5,-171.5 4749.5,-171.5 4749.5,-171.5 4755.5,-171.5 4761.5,-177.5 4761.5,-183.5 4761.5,-183.5 4761.5,-195.5 4761.5,-195.5 4761.5,-201.5 4755.5,-207.5 4749.5,-207.5 4749.5,-207.5 4648.5,-207.5 4648.5,-207.5 4642.5,-207.5 4636.5,-201.5 4636.5,-195.5 4636.5,-195.5 4636.5,-183.5 4636.5,-183.5 4636.5,-177.5 4642.5,-171.5 4648.5,-171.5"/>
<text text-anchor="middle" x="4699" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge99" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M4708.038,-171.285C4719.0496,-149.0923 4737.7557,-111.3923 4750.4824,-85.7431"/>
<polygon fill="#000000" stroke="#000000" points="4753.7292,-87.0739 4755.0388,-76.5603 4747.4587,-83.9625 4753.7292,-87.0739"/>
</g>
</g>
</svg>
