Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr  4 10:50:58 2021
| Host         : T480 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           11 |
| Yes          | No                    | No                     |              37 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|    Clock Signal   |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+
|  clkin_IBUF_BUFG  |                             |                             |                2 |              2 |         1.00 |
|  clkin_IBUF_BUFG  |                             | clear                       |                1 |              3 |         3.00 |
|  clk_BUFG         |                             | ResetCollision              |                1 |              4 |         4.00 |
|  clk_BUFG         | syncgen/CounterX[9]_i_1_n_0 |                             |                3 |              9 |         3.00 |
|  clk_BUFG         | ballY                       |                             |                3 |              9 |         3.00 |
|  slow_clk_reg_n_0 | PaddlePosition[8]_i_1_n_0   |                             |                3 |              9 |         3.00 |
|  clk_BUFG         |                             | syncgen/CounterX[9]_i_1_n_0 |                4 |             10 |         2.50 |
|  clk_BUFG         | ballX                       |                             |                4 |             10 |         2.50 |
|  clk_BUFG         |                             |                             |                5 |             11 |         2.20 |
|  clkin_IBUF_BUFG  |                             | slow_counter[0]_i_1_n_0     |                5 |             19 |         3.80 |
+-------------------+-----------------------------+-----------------------------+------------------+----------------+--------------+


