// Seed: 1730574188
module module_0;
  wire ["" : -1] id_1;
  assign module_2.id_7 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wor id_4,
    output tri id_5
);
  genvar id_7;
  xnor primCall (id_2, id_4, id_7);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    output wand id_1,
    output tri1 id_2,
    output tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wire id_6,
    inout wire id_7
    , id_10,
    input tri0 id_8
);
  assign id_4 = -1'b0 > -1;
  module_0 modCall_1 ();
endmodule
