<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\GitHub\FPGA\FPGA_SoC\synthesis\synlog\FPGA_SoC_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>111.7 MHz</data>
<data>1.046</data>
</row>
<row>
<data>FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>146.9 MHz</data>
<data>3.192</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>1029.4 MHz</data>
<data>9.029</data>
</row>
</report_table>
