// Seed: 276456286
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1 !== id_3 << id_1;
  tri1 id_4, id_5;
  assign id_4 = 1;
  wire id_6;
  always @(posedge id_4) begin : LABEL_0
    wait (1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_0
      for (id_2 = id_3; id_4 == id_6; id_2 = id_6) id_2 = 1'b0;
      id_2 <= 1 == 1;
      if (id_1 <= 1)
        if (1 * id_4 / 1'b0) begin : LABEL_0
          id_2 <= (1);
        end
    end
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
