ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_SetPriority,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_SetPriority:
  24              	.LFB20:
  25              		.file 1 "./.driver/CMSIS/Core/core_cm3.h"
   1:./.driver/CMSIS/Core/core_cm3.h **** /**************************************************************************//**
   2:./.driver/CMSIS/Core/core_cm3.h ****  * @file     core_cm3.h
   3:./.driver/CMSIS/Core/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:./.driver/CMSIS/Core/core_cm3.h ****  * @version  V1.30
   5:./.driver/CMSIS/Core/core_cm3.h ****  * @date     30. October 2009
   6:./.driver/CMSIS/Core/core_cm3.h ****  *
   7:./.driver/CMSIS/Core/core_cm3.h ****  * @note
   8:./.driver/CMSIS/Core/core_cm3.h ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:./.driver/CMSIS/Core/core_cm3.h ****  *
  10:./.driver/CMSIS/Core/core_cm3.h ****  * @par
  11:./.driver/CMSIS/Core/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:./.driver/CMSIS/Core/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:./.driver/CMSIS/Core/core_cm3.h ****  * within development tools that are supporting such ARM based processors. 
  14:./.driver/CMSIS/Core/core_cm3.h ****  *
  15:./.driver/CMSIS/Core/core_cm3.h ****  * @par
  16:./.driver/CMSIS/Core/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:./.driver/CMSIS/Core/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:./.driver/CMSIS/Core/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:./.driver/CMSIS/Core/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:./.driver/CMSIS/Core/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:./.driver/CMSIS/Core/core_cm3.h ****  *
  22:./.driver/CMSIS/Core/core_cm3.h ****  ******************************************************************************/
  23:./.driver/CMSIS/Core/core_cm3.h **** 
  24:./.driver/CMSIS/Core/core_cm3.h **** #ifndef __CM3_CORE_H__
  25:./.driver/CMSIS/Core/core_cm3.h **** #define __CM3_CORE_H__
  26:./.driver/CMSIS/Core/core_cm3.h **** 
  27:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_LintCinfiguration CMSIS CM3 Core Lint Configuration
  28:./.driver/CMSIS/Core/core_cm3.h ****  *
  29:./.driver/CMSIS/Core/core_cm3.h ****  * List of Lint messages which will be suppressed and not shown:
  30:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 10: \n
  31:./.driver/CMSIS/Core/core_cm3.h ****  *     register uint32_t __regBasePri         __asm("basepri"); \n
  32:./.driver/CMSIS/Core/core_cm3.h ****  *     Error 10: Expecting ';'
  33:./.driver/CMSIS/Core/core_cm3.h ****  * .
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 2


  34:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 530: \n
  35:./.driver/CMSIS/Core/core_cm3.h ****  *     return(__regBasePri); \n
  36:./.driver/CMSIS/Core/core_cm3.h ****  *     Warning 530: Symbol '__regBasePri' (line 264) not initialized
  37:./.driver/CMSIS/Core/core_cm3.h ****  * . 
  38:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 550: \n
  39:./.driver/CMSIS/Core/core_cm3.h ****  *     __regBasePri = (basePri & 0x1ff); \n
  40:./.driver/CMSIS/Core/core_cm3.h ****  *     Warning 550: Symbol '__regBasePri' (line 271) not accessed
  41:./.driver/CMSIS/Core/core_cm3.h ****  * .
  42:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 754: \n
  43:./.driver/CMSIS/Core/core_cm3.h ****  *     uint32_t RESERVED0[24]; \n
  44:./.driver/CMSIS/Core/core_cm3.h ****  *     Info 754: local structure member '<some, not used in the HAL>' (line 109, file ./cm3_core.h)
  45:./.driver/CMSIS/Core/core_cm3.h ****  * .
  46:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 750: \n
  47:./.driver/CMSIS/Core/core_cm3.h ****  *     #define __CM3_CORE_H__ \n
  48:./.driver/CMSIS/Core/core_cm3.h ****  *     Info 750: local macro '__CM3_CORE_H__' (line 43, file./cm3_core.h) not referenced
  49:./.driver/CMSIS/Core/core_cm3.h ****  * .
  50:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 528: \n
  51:./.driver/CMSIS/Core/core_cm3.h ****  *     static __INLINE void NVIC_DisableIRQ(uint32_t IRQn) \n
  52:./.driver/CMSIS/Core/core_cm3.h ****  *     Warning 528: Symbol 'NVIC_DisableIRQ(unsigned int)' (line 419, file ./cm3_core.h) not refere
  53:./.driver/CMSIS/Core/core_cm3.h ****  * .
  54:./.driver/CMSIS/Core/core_cm3.h ****  *   - Error 751: \n
  55:./.driver/CMSIS/Core/core_cm3.h ****  *     } InterruptType_Type; \n
  56:./.driver/CMSIS/Core/core_cm3.h ****  *     Info 751: local typedef 'InterruptType_Type' (line 170, file ./cm3_core.h) not referenced
  57:./.driver/CMSIS/Core/core_cm3.h ****  * .
  58:./.driver/CMSIS/Core/core_cm3.h ****  * Note:  To re-enable a Message, insert a space before 'lint' *
  59:./.driver/CMSIS/Core/core_cm3.h ****  *
  60:./.driver/CMSIS/Core/core_cm3.h ****  */
  61:./.driver/CMSIS/Core/core_cm3.h **** 
  62:./.driver/CMSIS/Core/core_cm3.h **** /*lint -save */
  63:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e10  */
  64:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e530 */
  65:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e550 */
  66:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e754 */
  67:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e750 */
  68:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e528 */
  69:./.driver/CMSIS/Core/core_cm3.h **** /*lint -e751 */
  70:./.driver/CMSIS/Core/core_cm3.h **** 
  71:./.driver/CMSIS/Core/core_cm3.h **** 
  72:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_definitions CM3 Core Definitions
  73:./.driver/CMSIS/Core/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  74:./.driver/CMSIS/Core/core_cm3.h ****     - CMSIS version number
  75:./.driver/CMSIS/Core/core_cm3.h ****     - Cortex-M core registers and bitfields
  76:./.driver/CMSIS/Core/core_cm3.h ****     - Cortex-M core peripheral base address
  77:./.driver/CMSIS/Core/core_cm3.h ****   @{
  78:./.driver/CMSIS/Core/core_cm3.h ****  */
  79:./.driver/CMSIS/Core/core_cm3.h **** 
  80:./.driver/CMSIS/Core/core_cm3.h **** #ifdef __cplusplus
  81:./.driver/CMSIS/Core/core_cm3.h ****  extern "C" {
  82:./.driver/CMSIS/Core/core_cm3.h **** #endif 
  83:./.driver/CMSIS/Core/core_cm3.h **** 
  84:./.driver/CMSIS/Core/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x01)                                                       /*!<
  85:./.driver/CMSIS/Core/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x30)                                                       /*!<
  86:./.driver/CMSIS/Core/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  87:./.driver/CMSIS/Core/core_cm3.h **** 
  88:./.driver/CMSIS/Core/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  89:./.driver/CMSIS/Core/core_cm3.h **** 
  90:./.driver/CMSIS/Core/core_cm3.h **** #include <stdint.h>                           /* Include standard types */
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 3


  91:./.driver/CMSIS/Core/core_cm3.h **** 
  92:./.driver/CMSIS/Core/core_cm3.h **** #if defined (__ICCARM__)
  93:./.driver/CMSIS/Core/core_cm3.h ****   #include <intrinsics.h>                     /* IAR Intrinsics   */
  94:./.driver/CMSIS/Core/core_cm3.h **** #endif
  95:./.driver/CMSIS/Core/core_cm3.h **** 
  96:./.driver/CMSIS/Core/core_cm3.h **** 
  97:./.driver/CMSIS/Core/core_cm3.h **** #ifndef __NVIC_PRIO_BITS
  98:./.driver/CMSIS/Core/core_cm3.h ****   #define __NVIC_PRIO_BITS    4               /*!< standard definition for NVIC Priority Bits */
  99:./.driver/CMSIS/Core/core_cm3.h **** #endif
 100:./.driver/CMSIS/Core/core_cm3.h **** 
 101:./.driver/CMSIS/Core/core_cm3.h **** 
 102:./.driver/CMSIS/Core/core_cm3.h **** 
 103:./.driver/CMSIS/Core/core_cm3.h **** 
 104:./.driver/CMSIS/Core/core_cm3.h **** /**
 105:./.driver/CMSIS/Core/core_cm3.h ****  * IO definitions
 106:./.driver/CMSIS/Core/core_cm3.h ****  *
 107:./.driver/CMSIS/Core/core_cm3.h ****  * define access restrictions to peripheral registers
 108:./.driver/CMSIS/Core/core_cm3.h ****  */
 109:./.driver/CMSIS/Core/core_cm3.h **** 
 110:./.driver/CMSIS/Core/core_cm3.h **** #ifdef __cplusplus
 111:./.driver/CMSIS/Core/core_cm3.h ****   #define     __I     volatile                /*!< defines 'read only' permissions      */
 112:./.driver/CMSIS/Core/core_cm3.h **** #else
 113:./.driver/CMSIS/Core/core_cm3.h ****   #define     __I     volatile const          /*!< defines 'read only' permissions      */
 114:./.driver/CMSIS/Core/core_cm3.h **** #endif
 115:./.driver/CMSIS/Core/core_cm3.h **** #define     __O     volatile                  /*!< defines 'write only' permissions     */
 116:./.driver/CMSIS/Core/core_cm3.h **** #define     __IO    volatile                  /*!< defines 'read / write' permissions   */
 117:./.driver/CMSIS/Core/core_cm3.h **** 
 118:./.driver/CMSIS/Core/core_cm3.h **** 
 119:./.driver/CMSIS/Core/core_cm3.h **** 
 120:./.driver/CMSIS/Core/core_cm3.h **** /*******************************************************************************
 121:./.driver/CMSIS/Core/core_cm3.h ****  *                 Register Abstraction
 122:./.driver/CMSIS/Core/core_cm3.h ****  ******************************************************************************/
 123:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_core_register CMSIS CM3 Core Register
 124:./.driver/CMSIS/Core/core_cm3.h ****  @{
 125:./.driver/CMSIS/Core/core_cm3.h **** */
 126:./.driver/CMSIS/Core/core_cm3.h **** 
 127:./.driver/CMSIS/Core/core_cm3.h **** 
 128:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_NVIC CMSIS CM3 NVIC
 129:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for Nested Vectored Interrupt Controller (NVIC)
 130:./.driver/CMSIS/Core/core_cm3.h ****   @{
 131:./.driver/CMSIS/Core/core_cm3.h ****  */
 132:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 133:./.driver/CMSIS/Core/core_cm3.h **** {
 134:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ISER[8];                      /*!< Offset: 0x000  Interrupt Set Enable Register    
 135:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED0[24];                                   
 136:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ICER[8];                      /*!< Offset: 0x080  Interrupt Clear Enable Register  
 137:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RSERVED1[24];                                    
 138:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ISPR[8];                      /*!< Offset: 0x100  Interrupt Set Pending Register   
 139:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED2[24];                                   
 140:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ICPR[8];                      /*!< Offset: 0x180  Interrupt Clear Pending Register 
 141:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED3[24];                                   
 142:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t IABR[8];                      /*!< Offset: 0x200  Interrupt Active bit Register    
 143:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED4[56];                                   
 144:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint8_t  IP[240];                      /*!< Offset: 0x300  Interrupt Priority Register (8Bit
 145:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED5[644];                                  
 146:./.driver/CMSIS/Core/core_cm3.h ****   __O  uint32_t STIR;                         /*!< Offset: 0xE00  Software Trigger Interrupt Regist
 147:./.driver/CMSIS/Core/core_cm3.h **** }  NVIC_Type;                                               
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 4


 148:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_NVIC */
 149:./.driver/CMSIS/Core/core_cm3.h **** 
 150:./.driver/CMSIS/Core/core_cm3.h **** 
 151:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_SCB CMSIS CM3 SCB
 152:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for System Control Block (SCB)
 153:./.driver/CMSIS/Core/core_cm3.h ****   @{
 154:./.driver/CMSIS/Core/core_cm3.h ****  */
 155:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 156:./.driver/CMSIS/Core/core_cm3.h **** {
 157:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CPUID;                        /*!< Offset: 0x00  CPU ID Base Register              
 158:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ICSR;                         /*!< Offset: 0x04  Interrupt Control State Register  
 159:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t VTOR;                         /*!< Offset: 0x08  Vector Table Offset Register      
 160:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t AIRCR;                        /*!< Offset: 0x0C  Application Interrupt / Reset Cont
 161:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t SCR;                          /*!< Offset: 0x10  System Control Register           
 162:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t CCR;                          /*!< Offset: 0x14  Configuration Control Register    
 163:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint8_t  SHP[12];                      /*!< Offset: 0x18  System Handlers Priority Registers
 164:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t SHCSR;                        /*!< Offset: 0x24  System Handler Control and State R
 165:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t CFSR;                         /*!< Offset: 0x28  Configurable Fault Status Register
 166:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t HFSR;                         /*!< Offset: 0x2C  Hard Fault Status Register        
 167:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t DFSR;                         /*!< Offset: 0x30  Debug Fault Status Register       
 168:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t MMFAR;                        /*!< Offset: 0x34  Mem Manage Address Register       
 169:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t BFAR;                         /*!< Offset: 0x38  Bus Fault Address Register        
 170:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t AFSR;                         /*!< Offset: 0x3C  Auxiliary Fault Status Register   
 171:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PFR[2];                       /*!< Offset: 0x40  Processor Feature Register        
 172:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t DFR;                          /*!< Offset: 0x48  Debug Feature Register            
 173:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t ADR;                          /*!< Offset: 0x4C  Auxiliary Feature Register        
 174:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t MMFR[4];                      /*!< Offset: 0x50  Memory Model Feature Register     
 175:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t ISAR[5];                      /*!< Offset: 0x60  ISA Feature Register              
 176:./.driver/CMSIS/Core/core_cm3.h **** } SCB_Type;                                                
 177:./.driver/CMSIS/Core/core_cm3.h **** 
 178:./.driver/CMSIS/Core/core_cm3.h **** /* SCB CPUID Register Definitions */
 179:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 180:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 181:./.driver/CMSIS/Core/core_cm3.h **** 
 182:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 183:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 184:./.driver/CMSIS/Core/core_cm3.h **** 
 185:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 186:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 187:./.driver/CMSIS/Core/core_cm3.h **** 
 188:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 189:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 190:./.driver/CMSIS/Core/core_cm3.h **** 
 191:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 192:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 193:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 194:./.driver/CMSIS/Core/core_cm3.h **** 
 195:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 196:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 197:./.driver/CMSIS/Core/core_cm3.h **** 
 198:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 199:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 200:./.driver/CMSIS/Core/core_cm3.h **** 
 201:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 202:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 203:./.driver/CMSIS/Core/core_cm3.h **** 
 204:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 5


 205:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 206:./.driver/CMSIS/Core/core_cm3.h **** 
 207:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 208:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 209:./.driver/CMSIS/Core/core_cm3.h **** 
 210:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 211:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 212:./.driver/CMSIS/Core/core_cm3.h **** 
 213:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 214:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 215:./.driver/CMSIS/Core/core_cm3.h **** 
 216:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 217:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 218:./.driver/CMSIS/Core/core_cm3.h **** 
 219:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 220:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 221:./.driver/CMSIS/Core/core_cm3.h **** 
 222:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 223:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 224:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /*!< SCB 
 225:./.driver/CMSIS/Core/core_cm3.h **** 
 226:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 227:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 228:./.driver/CMSIS/Core/core_cm3.h **** 
 229:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 230:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 231:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 232:./.driver/CMSIS/Core/core_cm3.h **** 
 233:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 234:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 235:./.driver/CMSIS/Core/core_cm3.h **** 
 236:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 237:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 238:./.driver/CMSIS/Core/core_cm3.h **** 
 239:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 240:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 241:./.driver/CMSIS/Core/core_cm3.h **** 
 242:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 243:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 244:./.driver/CMSIS/Core/core_cm3.h **** 
 245:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 246:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 247:./.driver/CMSIS/Core/core_cm3.h **** 
 248:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 249:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 250:./.driver/CMSIS/Core/core_cm3.h **** 
 251:./.driver/CMSIS/Core/core_cm3.h **** /* SCB System Control Register Definitions */
 252:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 253:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 254:./.driver/CMSIS/Core/core_cm3.h **** 
 255:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 256:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 257:./.driver/CMSIS/Core/core_cm3.h **** 
 258:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 259:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 260:./.driver/CMSIS/Core/core_cm3.h **** 
 261:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Configuration Control Register Definitions */
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 6


 262:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 263:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 264:./.driver/CMSIS/Core/core_cm3.h **** 
 265:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 266:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 267:./.driver/CMSIS/Core/core_cm3.h **** 
 268:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 269:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 270:./.driver/CMSIS/Core/core_cm3.h **** 
 271:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 272:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 273:./.driver/CMSIS/Core/core_cm3.h **** 
 274:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 275:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 276:./.driver/CMSIS/Core/core_cm3.h **** 
 277:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 278:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 279:./.driver/CMSIS/Core/core_cm3.h **** 
 280:./.driver/CMSIS/Core/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 281:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 282:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 283:./.driver/CMSIS/Core/core_cm3.h **** 
 284:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 285:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 286:./.driver/CMSIS/Core/core_cm3.h **** 
 287:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 288:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 289:./.driver/CMSIS/Core/core_cm3.h **** 
 290:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 291:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 292:./.driver/CMSIS/Core/core_cm3.h **** 
 293:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 294:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 295:./.driver/CMSIS/Core/core_cm3.h **** 
 296:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 297:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 298:./.driver/CMSIS/Core/core_cm3.h **** 
 299:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 300:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 301:./.driver/CMSIS/Core/core_cm3.h **** 
 302:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 303:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 304:./.driver/CMSIS/Core/core_cm3.h **** 
 305:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 306:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 307:./.driver/CMSIS/Core/core_cm3.h **** 
 308:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 309:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 310:./.driver/CMSIS/Core/core_cm3.h **** 
 311:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 312:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 313:./.driver/CMSIS/Core/core_cm3.h ****                                      
 314:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 315:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 316:./.driver/CMSIS/Core/core_cm3.h **** 
 317:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 318:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 7


 319:./.driver/CMSIS/Core/core_cm3.h **** 
 320:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 321:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 322:./.driver/CMSIS/Core/core_cm3.h **** 
 323:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 324:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 325:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 326:./.driver/CMSIS/Core/core_cm3.h **** 
 327:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 328:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 329:./.driver/CMSIS/Core/core_cm3.h **** 
 330:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 331:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 332:./.driver/CMSIS/Core/core_cm3.h **** 
 333:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 334:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 335:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 336:./.driver/CMSIS/Core/core_cm3.h **** 
 337:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 338:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 339:./.driver/CMSIS/Core/core_cm3.h **** 
 340:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 341:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 342:./.driver/CMSIS/Core/core_cm3.h **** 
 343:./.driver/CMSIS/Core/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 344:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 345:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 346:./.driver/CMSIS/Core/core_cm3.h **** 
 347:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 348:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 349:./.driver/CMSIS/Core/core_cm3.h **** 
 350:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 351:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 352:./.driver/CMSIS/Core/core_cm3.h **** 
 353:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 354:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 355:./.driver/CMSIS/Core/core_cm3.h **** 
 356:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 357:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 358:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SCB */
 359:./.driver/CMSIS/Core/core_cm3.h **** 
 360:./.driver/CMSIS/Core/core_cm3.h **** 
 361:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_SysTick CMSIS CM3 SysTick
 362:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for SysTick
 363:./.driver/CMSIS/Core/core_cm3.h ****   @{
 364:./.driver/CMSIS/Core/core_cm3.h ****  */
 365:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 366:./.driver/CMSIS/Core/core_cm3.h **** {
 367:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x00  SysTick Control and Status Registe
 368:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t LOAD;                         /*!< Offset: 0x04  SysTick Reload Value Register     
 369:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t VAL;                          /*!< Offset: 0x08  SysTick Current Value Register    
 370:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CALIB;                        /*!< Offset: 0x0C  SysTick Calibration Register      
 371:./.driver/CMSIS/Core/core_cm3.h **** } SysTick_Type;
 372:./.driver/CMSIS/Core/core_cm3.h **** 
 373:./.driver/CMSIS/Core/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 374:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 375:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 8


 376:./.driver/CMSIS/Core/core_cm3.h **** 
 377:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 378:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 379:./.driver/CMSIS/Core/core_cm3.h **** 
 380:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 381:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 382:./.driver/CMSIS/Core/core_cm3.h **** 
 383:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 384:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 385:./.driver/CMSIS/Core/core_cm3.h **** 
 386:./.driver/CMSIS/Core/core_cm3.h **** /* SysTick Reload Register Definitions */
 387:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 388:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 389:./.driver/CMSIS/Core/core_cm3.h **** 
 390:./.driver/CMSIS/Core/core_cm3.h **** /* SysTick Current Register Definitions */
 391:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 392:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 393:./.driver/CMSIS/Core/core_cm3.h **** 
 394:./.driver/CMSIS/Core/core_cm3.h **** /* SysTick Calibration Register Definitions */
 395:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 396:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 397:./.driver/CMSIS/Core/core_cm3.h **** 
 398:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 399:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 400:./.driver/CMSIS/Core/core_cm3.h **** 
 401:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 402:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 403:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_SysTick */
 404:./.driver/CMSIS/Core/core_cm3.h **** 
 405:./.driver/CMSIS/Core/core_cm3.h **** 
 406:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_ITM CMSIS CM3 ITM
 407:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for Instrumentation Trace Macrocell (ITM)
 408:./.driver/CMSIS/Core/core_cm3.h ****   @{
 409:./.driver/CMSIS/Core/core_cm3.h ****  */
 410:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 411:./.driver/CMSIS/Core/core_cm3.h **** {
 412:./.driver/CMSIS/Core/core_cm3.h ****   __O  union  
 413:./.driver/CMSIS/Core/core_cm3.h ****   {
 414:./.driver/CMSIS/Core/core_cm3.h ****     __O  uint8_t    u8;                       /*!< Offset:       ITM Stimulus Port 8-bit           
 415:./.driver/CMSIS/Core/core_cm3.h ****     __O  uint16_t   u16;                      /*!< Offset:       ITM Stimulus Port 16-bit          
 416:./.driver/CMSIS/Core/core_cm3.h ****     __O  uint32_t   u32;                      /*!< Offset:       ITM Stimulus Port 32-bit          
 417:./.driver/CMSIS/Core/core_cm3.h ****   }  PORT [32];                               /*!< Offset: 0x00  ITM Stimulus Port Registers       
 418:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED0[864];                                 
 419:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t TER;                          /*!< Offset:       ITM Trace Enable Register         
 420:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED1[15];                                  
 421:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t TPR;                          /*!< Offset:       ITM Trace Privilege Register      
 422:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED2[15];                                  
 423:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t TCR;                          /*!< Offset:       ITM Trace Control Register        
 424:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED3[29];                                  
 425:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t IWR;                          /*!< Offset:       ITM Integration Write Register    
 426:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t IRR;                          /*!< Offset:       ITM Integration Read Register     
 427:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t IMCR;                         /*!< Offset:       ITM Integration Mode Control Regis
 428:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED4[43];                                  
 429:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t LAR;                          /*!< Offset:       ITM Lock Access Register          
 430:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t LSR;                          /*!< Offset:       ITM Lock Status Register          
 431:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED5[6];                                   
 432:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID4;                         /*!< Offset:       ITM Peripheral Identification Regi
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 9


 433:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID5;                         /*!< Offset:       ITM Peripheral Identification Regi
 434:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID6;                         /*!< Offset:       ITM Peripheral Identification Regi
 435:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID7;                         /*!< Offset:       ITM Peripheral Identification Regi
 436:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID0;                         /*!< Offset:       ITM Peripheral Identification Regi
 437:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID1;                         /*!< Offset:       ITM Peripheral Identification Regi
 438:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID2;                         /*!< Offset:       ITM Peripheral Identification Regi
 439:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t PID3;                         /*!< Offset:       ITM Peripheral Identification Regi
 440:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CID0;                         /*!< Offset:       ITM Component  Identification Regi
 441:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CID1;                         /*!< Offset:       ITM Component  Identification Regi
 442:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CID2;                         /*!< Offset:       ITM Component  Identification Regi
 443:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t CID3;                         /*!< Offset:       ITM Component  Identification Regi
 444:./.driver/CMSIS/Core/core_cm3.h **** } ITM_Type;                                                
 445:./.driver/CMSIS/Core/core_cm3.h **** 
 446:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 447:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 448:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 449:./.driver/CMSIS/Core/core_cm3.h **** 
 450:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Trace Control Register Definitions */
 451:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 452:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 453:./.driver/CMSIS/Core/core_cm3.h **** 
 454:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 455:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 456:./.driver/CMSIS/Core/core_cm3.h **** 
 457:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 458:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 459:./.driver/CMSIS/Core/core_cm3.h **** 
 460:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 461:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 462:./.driver/CMSIS/Core/core_cm3.h **** 
 463:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 464:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 465:./.driver/CMSIS/Core/core_cm3.h **** 
 466:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 467:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 468:./.driver/CMSIS/Core/core_cm3.h **** 
 469:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 470:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 471:./.driver/CMSIS/Core/core_cm3.h **** 
 472:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 473:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 474:./.driver/CMSIS/Core/core_cm3.h **** 
 475:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Integration Write Register Definitions */
 476:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 477:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 478:./.driver/CMSIS/Core/core_cm3.h **** 
 479:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Integration Read Register Definitions */
 480:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 481:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 482:./.driver/CMSIS/Core/core_cm3.h **** 
 483:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 484:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 485:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 486:./.driver/CMSIS/Core/core_cm3.h **** 
 487:./.driver/CMSIS/Core/core_cm3.h **** /* ITM Lock Status Register Definitions */
 488:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 489:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 10


 490:./.driver/CMSIS/Core/core_cm3.h **** 
 491:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 492:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /*!< ITM 
 493:./.driver/CMSIS/Core/core_cm3.h **** 
 494:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 495:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /*!< ITM 
 496:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_ITM */
 497:./.driver/CMSIS/Core/core_cm3.h **** 
 498:./.driver/CMSIS/Core/core_cm3.h **** 
 499:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_InterruptType CMSIS CM3 Interrupt Type
 500:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for Interrupt Type
 501:./.driver/CMSIS/Core/core_cm3.h ****   @{
 502:./.driver/CMSIS/Core/core_cm3.h ****  */
 503:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 504:./.driver/CMSIS/Core/core_cm3.h **** {
 505:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED0;
 506:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t ICTR;                         /*!< Offset: 0x04  Interrupt Control Type Register */
 507:./.driver/CMSIS/Core/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 508:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t ACTLR;                        /*!< Offset: 0x08  Auxiliary Control Register      */
 509:./.driver/CMSIS/Core/core_cm3.h **** #else
 510:./.driver/CMSIS/Core/core_cm3.h ****        uint32_t RESERVED1;
 511:./.driver/CMSIS/Core/core_cm3.h **** #endif
 512:./.driver/CMSIS/Core/core_cm3.h **** } InterruptType_Type;
 513:./.driver/CMSIS/Core/core_cm3.h **** 
 514:./.driver/CMSIS/Core/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 515:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /*!< Inte
 516:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /*!< Inte
 517:./.driver/CMSIS/Core/core_cm3.h **** 
 518:./.driver/CMSIS/Core/core_cm3.h **** /* Auxiliary Control Register Definitions */
 519:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /*!< Inte
 520:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /*!< Inte
 521:./.driver/CMSIS/Core/core_cm3.h **** 
 522:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /*!< Inte
 523:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /*!< Inte
 524:./.driver/CMSIS/Core/core_cm3.h **** 
 525:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /*!< Inte
 526:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /*!< Inte
 527:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_InterruptType */
 528:./.driver/CMSIS/Core/core_cm3.h **** 
 529:./.driver/CMSIS/Core/core_cm3.h **** 
 530:./.driver/CMSIS/Core/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 531:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_MPU CMSIS CM3 MPU
 532:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for Memory Protection Unit (MPU)
 533:./.driver/CMSIS/Core/core_cm3.h ****   @{
 534:./.driver/CMSIS/Core/core_cm3.h ****  */
 535:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 536:./.driver/CMSIS/Core/core_cm3.h **** {
 537:./.driver/CMSIS/Core/core_cm3.h ****   __I  uint32_t TYPE;                         /*!< Offset: 0x00  MPU Type Register                 
 538:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t CTRL;                         /*!< Offset: 0x04  MPU Control Register              
 539:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RNR;                          /*!< Offset: 0x08  MPU Region RNRber Register        
 540:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RBAR;                         /*!< Offset: 0x0C  MPU Region Base Address Register  
 541:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RASR;                         /*!< Offset: 0x10  MPU Region Attribute and Size Regi
 542:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RBAR_A1;                      /*!< Offset: 0x14  MPU Alias 1 Region Base Address Re
 543:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RASR_A1;                      /*!< Offset: 0x18  MPU Alias 1 Region Attribute and S
 544:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RBAR_A2;                      /*!< Offset: 0x1C  MPU Alias 2 Region Base Address Re
 545:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RASR_A2;                      /*!< Offset: 0x20  MPU Alias 2 Region Attribute and S
 546:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RBAR_A3;                      /*!< Offset: 0x24  MPU Alias 3 Region Base Address Re
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 11


 547:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t RASR_A3;                      /*!< Offset: 0x28  MPU Alias 3 Region Attribute and S
 548:./.driver/CMSIS/Core/core_cm3.h **** } MPU_Type;                                                
 549:./.driver/CMSIS/Core/core_cm3.h **** 
 550:./.driver/CMSIS/Core/core_cm3.h **** /* MPU Type Register */
 551:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 552:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 553:./.driver/CMSIS/Core/core_cm3.h **** 
 554:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 555:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 556:./.driver/CMSIS/Core/core_cm3.h **** 
 557:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 558:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 559:./.driver/CMSIS/Core/core_cm3.h **** 
 560:./.driver/CMSIS/Core/core_cm3.h **** /* MPU Control Register */
 561:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 562:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 563:./.driver/CMSIS/Core/core_cm3.h **** 
 564:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 565:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 566:./.driver/CMSIS/Core/core_cm3.h **** 
 567:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 568:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 569:./.driver/CMSIS/Core/core_cm3.h **** 
 570:./.driver/CMSIS/Core/core_cm3.h **** /* MPU Region Number Register */
 571:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 572:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /*!< MPU 
 573:./.driver/CMSIS/Core/core_cm3.h **** 
 574:./.driver/CMSIS/Core/core_cm3.h **** /* MPU Region Base Address Register */
 575:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 576:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 577:./.driver/CMSIS/Core/core_cm3.h **** 
 578:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 579:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 580:./.driver/CMSIS/Core/core_cm3.h **** 
 581:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 582:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 583:./.driver/CMSIS/Core/core_cm3.h **** 
 584:./.driver/CMSIS/Core/core_cm3.h **** /* MPU Region Attribute and Size Register */
 585:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 586:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /*!< MPU 
 587:./.driver/CMSIS/Core/core_cm3.h **** 
 588:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 589:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /*!< MPU 
 590:./.driver/CMSIS/Core/core_cm3.h **** 
 591:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 592:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /*!< MPU 
 593:./.driver/CMSIS/Core/core_cm3.h **** 
 594:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 595:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /*!< MPU 
 596:./.driver/CMSIS/Core/core_cm3.h **** 
 597:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 598:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /*!< MPU 
 599:./.driver/CMSIS/Core/core_cm3.h **** 
 600:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 601:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /*!< MPU 
 602:./.driver/CMSIS/Core/core_cm3.h **** 
 603:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 12


 604:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /*!< MPU 
 605:./.driver/CMSIS/Core/core_cm3.h **** 
 606:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 607:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 608:./.driver/CMSIS/Core/core_cm3.h **** 
 609:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 610:./.driver/CMSIS/Core/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1Ful << MPU_RASR_ENA_Pos)                  /*!< MPU 
 611:./.driver/CMSIS/Core/core_cm3.h **** 
 612:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_MPU */
 613:./.driver/CMSIS/Core/core_cm3.h **** #endif
 614:./.driver/CMSIS/Core/core_cm3.h **** 
 615:./.driver/CMSIS/Core/core_cm3.h **** 
 616:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_CoreDebug CMSIS CM3 Core Debug
 617:./.driver/CMSIS/Core/core_cm3.h ****   memory mapped structure for Core Debug Register
 618:./.driver/CMSIS/Core/core_cm3.h ****   @{
 619:./.driver/CMSIS/Core/core_cm3.h ****  */
 620:./.driver/CMSIS/Core/core_cm3.h **** typedef struct
 621:./.driver/CMSIS/Core/core_cm3.h **** {
 622:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t DHCSR;                        /*!< Offset: 0x00  Debug Halting Control and Status R
 623:./.driver/CMSIS/Core/core_cm3.h ****   __O  uint32_t DCRSR;                        /*!< Offset: 0x04  Debug Core Register Selector Regis
 624:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t DCRDR;                        /*!< Offset: 0x08  Debug Core Register Data Register 
 625:./.driver/CMSIS/Core/core_cm3.h ****   __IO uint32_t DEMCR;                        /*!< Offset: 0x0C  Debug Exception and Monitor Contro
 626:./.driver/CMSIS/Core/core_cm3.h **** } CoreDebug_Type;
 627:./.driver/CMSIS/Core/core_cm3.h **** 
 628:./.driver/CMSIS/Core/core_cm3.h **** /* Debug Halting Control and Status Register */
 629:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 630:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 631:./.driver/CMSIS/Core/core_cm3.h **** 
 632:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 633:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 634:./.driver/CMSIS/Core/core_cm3.h **** 
 635:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 636:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 637:./.driver/CMSIS/Core/core_cm3.h **** 
 638:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 639:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 640:./.driver/CMSIS/Core/core_cm3.h **** 
 641:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 642:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 643:./.driver/CMSIS/Core/core_cm3.h **** 
 644:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 645:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 646:./.driver/CMSIS/Core/core_cm3.h **** 
 647:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 648:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 649:./.driver/CMSIS/Core/core_cm3.h **** 
 650:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 651:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 652:./.driver/CMSIS/Core/core_cm3.h **** 
 653:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 654:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 655:./.driver/CMSIS/Core/core_cm3.h **** 
 656:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 657:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 658:./.driver/CMSIS/Core/core_cm3.h **** 
 659:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 660:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 13


 661:./.driver/CMSIS/Core/core_cm3.h **** 
 662:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 663:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 664:./.driver/CMSIS/Core/core_cm3.h **** 
 665:./.driver/CMSIS/Core/core_cm3.h **** /* Debug Core Register Selector Register */
 666:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 667:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 668:./.driver/CMSIS/Core/core_cm3.h **** 
 669:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 670:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 671:./.driver/CMSIS/Core/core_cm3.h **** 
 672:./.driver/CMSIS/Core/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 673:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 674:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 675:./.driver/CMSIS/Core/core_cm3.h **** 
 676:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 677:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 678:./.driver/CMSIS/Core/core_cm3.h **** 
 679:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 680:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 681:./.driver/CMSIS/Core/core_cm3.h **** 
 682:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 683:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 684:./.driver/CMSIS/Core/core_cm3.h **** 
 685:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 686:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 687:./.driver/CMSIS/Core/core_cm3.h **** 
 688:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 689:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 690:./.driver/CMSIS/Core/core_cm3.h **** 
 691:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 692:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 693:./.driver/CMSIS/Core/core_cm3.h **** 
 694:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 695:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 696:./.driver/CMSIS/Core/core_cm3.h **** 
 697:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 698:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 699:./.driver/CMSIS/Core/core_cm3.h **** 
 700:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 701:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 702:./.driver/CMSIS/Core/core_cm3.h **** 
 703:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 704:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 705:./.driver/CMSIS/Core/core_cm3.h **** 
 706:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 707:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 708:./.driver/CMSIS/Core/core_cm3.h **** 
 709:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 710:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 711:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_CoreDebug */
 712:./.driver/CMSIS/Core/core_cm3.h **** 
 713:./.driver/CMSIS/Core/core_cm3.h **** 
 714:./.driver/CMSIS/Core/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 715:./.driver/CMSIS/Core/core_cm3.h **** #define SCS_BASE            (0xE000E000)                              /*!< System Control Space Bas
 716:./.driver/CMSIS/Core/core_cm3.h **** #define ITM_BASE            (0xE0000000)                              /*!< ITM Base Address        
 717:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /*!< Core Debug Base Address 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 14


 718:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /*!< SysTick Base Address    
 719:./.driver/CMSIS/Core/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /*!< NVIC Base Address       
 720:./.driver/CMSIS/Core/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /*!< System Control Block Bas
 721:./.driver/CMSIS/Core/core_cm3.h **** 
 722:./.driver/CMSIS/Core/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 723:./.driver/CMSIS/Core/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 724:./.driver/CMSIS/Core/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 725:./.driver/CMSIS/Core/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 726:./.driver/CMSIS/Core/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 727:./.driver/CMSIS/Core/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 728:./.driver/CMSIS/Core/core_cm3.h **** 
 729:./.driver/CMSIS/Core/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 730:./.driver/CMSIS/Core/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90)                      /*!< Memory Protection Unit  
 731:./.driver/CMSIS/Core/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 732:./.driver/CMSIS/Core/core_cm3.h **** #endif
 733:./.driver/CMSIS/Core/core_cm3.h **** 
 734:./.driver/CMSIS/Core/core_cm3.h **** /*@}*/ /* end of group CMSIS_CM3_core_register */
 735:./.driver/CMSIS/Core/core_cm3.h **** 
 736:./.driver/CMSIS/Core/core_cm3.h **** 
 737:./.driver/CMSIS/Core/core_cm3.h **** /*******************************************************************************
 738:./.driver/CMSIS/Core/core_cm3.h ****  *                Hardware Abstraction Layer
 739:./.driver/CMSIS/Core/core_cm3.h ****  ******************************************************************************/
 740:./.driver/CMSIS/Core/core_cm3.h **** 
 741:./.driver/CMSIS/Core/core_cm3.h **** #if defined ( __CC_ARM   )
 742:./.driver/CMSIS/Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
 743:./.driver/CMSIS/Core/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
 744:./.driver/CMSIS/Core/core_cm3.h **** 
 745:./.driver/CMSIS/Core/core_cm3.h **** #elif defined ( __ICCARM__ )
 746:./.driver/CMSIS/Core/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
 747:./.driver/CMSIS/Core/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
 748:./.driver/CMSIS/Core/core_cm3.h **** 
 749:./.driver/CMSIS/Core/core_cm3.h **** #elif defined   (  __GNUC__  )
 750:./.driver/CMSIS/Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
 751:./.driver/CMSIS/Core/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
 752:./.driver/CMSIS/Core/core_cm3.h **** 
 753:./.driver/CMSIS/Core/core_cm3.h **** #elif defined   (  __TASKING__  )
 754:./.driver/CMSIS/Core/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 755:./.driver/CMSIS/Core/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 756:./.driver/CMSIS/Core/core_cm3.h **** 
 757:./.driver/CMSIS/Core/core_cm3.h **** #endif
 758:./.driver/CMSIS/Core/core_cm3.h **** 
 759:./.driver/CMSIS/Core/core_cm3.h **** 
 760:./.driver/CMSIS/Core/core_cm3.h **** /* ###################  Compiler specific Intrinsics  ########################### */
 761:./.driver/CMSIS/Core/core_cm3.h **** 
 762:./.driver/CMSIS/Core/core_cm3.h **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
 763:./.driver/CMSIS/Core/core_cm3.h **** /* ARM armcc specific functions */
 764:./.driver/CMSIS/Core/core_cm3.h **** 
 765:./.driver/CMSIS/Core/core_cm3.h **** #define __enable_fault_irq                __enable_fiq
 766:./.driver/CMSIS/Core/core_cm3.h **** #define __disable_fault_irq               __disable_fiq
 767:./.driver/CMSIS/Core/core_cm3.h **** 
 768:./.driver/CMSIS/Core/core_cm3.h **** #define __NOP                             __nop
 769:./.driver/CMSIS/Core/core_cm3.h **** #define __WFI                             __wfi
 770:./.driver/CMSIS/Core/core_cm3.h **** #define __WFE                             __wfe
 771:./.driver/CMSIS/Core/core_cm3.h **** #define __SEV                             __sev
 772:./.driver/CMSIS/Core/core_cm3.h **** #define __ISB()                           __isb(0)
 773:./.driver/CMSIS/Core/core_cm3.h **** #define __DSB()                           __dsb(0)
 774:./.driver/CMSIS/Core/core_cm3.h **** #define __DMB()                           __dmb(0)
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 15


 775:./.driver/CMSIS/Core/core_cm3.h **** #define __REV                             __rev
 776:./.driver/CMSIS/Core/core_cm3.h **** #define __RBIT                            __rbit
 777:./.driver/CMSIS/Core/core_cm3.h **** #define __LDREXB(ptr)                     ((unsigned char ) __ldrex(ptr))
 778:./.driver/CMSIS/Core/core_cm3.h **** #define __LDREXH(ptr)                     ((unsigned short) __ldrex(ptr))
 779:./.driver/CMSIS/Core/core_cm3.h **** #define __LDREXW(ptr)                     ((unsigned int  ) __ldrex(ptr))
 780:./.driver/CMSIS/Core/core_cm3.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 781:./.driver/CMSIS/Core/core_cm3.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 782:./.driver/CMSIS/Core/core_cm3.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 783:./.driver/CMSIS/Core/core_cm3.h **** 
 784:./.driver/CMSIS/Core/core_cm3.h **** 
 785:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic unsigned long long __ldrexd(volatile void *ptr) */
 786:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic int __strexd(unsigned long long val, volatile void *ptr) */
 787:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __enable_irq();     */
 788:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __disable_irq();    */
 789:./.driver/CMSIS/Core/core_cm3.h **** 
 790:./.driver/CMSIS/Core/core_cm3.h **** 
 791:./.driver/CMSIS/Core/core_cm3.h **** /**
 792:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Process Stack Pointer
 793:./.driver/CMSIS/Core/core_cm3.h ****  *
 794:./.driver/CMSIS/Core/core_cm3.h ****  * @return ProcessStackPointer
 795:./.driver/CMSIS/Core/core_cm3.h ****  *
 796:./.driver/CMSIS/Core/core_cm3.h ****  * Return the actual process stack pointer
 797:./.driver/CMSIS/Core/core_cm3.h ****  */
 798:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_PSP(void);
 799:./.driver/CMSIS/Core/core_cm3.h **** 
 800:./.driver/CMSIS/Core/core_cm3.h **** /**
 801:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Process Stack Pointer
 802:./.driver/CMSIS/Core/core_cm3.h ****  *
 803:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
 804:./.driver/CMSIS/Core/core_cm3.h ****  *
 805:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
 806:./.driver/CMSIS/Core/core_cm3.h ****  * (process stack pointer) Cortex processor register
 807:./.driver/CMSIS/Core/core_cm3.h ****  */
 808:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
 809:./.driver/CMSIS/Core/core_cm3.h **** 
 810:./.driver/CMSIS/Core/core_cm3.h **** /**
 811:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Main Stack Pointer
 812:./.driver/CMSIS/Core/core_cm3.h ****  *
 813:./.driver/CMSIS/Core/core_cm3.h ****  * @return Main Stack Pointer
 814:./.driver/CMSIS/Core/core_cm3.h ****  *
 815:./.driver/CMSIS/Core/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
 816:./.driver/CMSIS/Core/core_cm3.h ****  * Cortex processor register
 817:./.driver/CMSIS/Core/core_cm3.h ****  */
 818:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_MSP(void);
 819:./.driver/CMSIS/Core/core_cm3.h **** 
 820:./.driver/CMSIS/Core/core_cm3.h **** /**
 821:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Main Stack Pointer
 822:./.driver/CMSIS/Core/core_cm3.h ****  *
 823:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
 824:./.driver/CMSIS/Core/core_cm3.h ****  *
 825:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
 826:./.driver/CMSIS/Core/core_cm3.h ****  * (main stack pointer) Cortex processor register
 827:./.driver/CMSIS/Core/core_cm3.h ****  */
 828:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
 829:./.driver/CMSIS/Core/core_cm3.h **** 
 830:./.driver/CMSIS/Core/core_cm3.h **** /**
 831:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 16


 832:./.driver/CMSIS/Core/core_cm3.h ****  *
 833:./.driver/CMSIS/Core/core_cm3.h ****  * @param   value  value to reverse
 834:./.driver/CMSIS/Core/core_cm3.h ****  * @return         reversed value
 835:./.driver/CMSIS/Core/core_cm3.h ****  *
 836:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in unsigned short value
 837:./.driver/CMSIS/Core/core_cm3.h ****  */
 838:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
 839:./.driver/CMSIS/Core/core_cm3.h **** 
 840:./.driver/CMSIS/Core/core_cm3.h **** /**
 841:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 842:./.driver/CMSIS/Core/core_cm3.h ****  *
 843:./.driver/CMSIS/Core/core_cm3.h ****  * @param   value  value to reverse
 844:./.driver/CMSIS/Core/core_cm3.h ****  * @return         reversed value
 845:./.driver/CMSIS/Core/core_cm3.h ****  *
 846:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
 847:./.driver/CMSIS/Core/core_cm3.h ****  */
 848:./.driver/CMSIS/Core/core_cm3.h **** extern int32_t __REVSH(int16_t value);
 849:./.driver/CMSIS/Core/core_cm3.h **** 
 850:./.driver/CMSIS/Core/core_cm3.h **** 
 851:./.driver/CMSIS/Core/core_cm3.h **** #if (__ARMCC_VERSION < 400000)
 852:./.driver/CMSIS/Core/core_cm3.h **** 
 853:./.driver/CMSIS/Core/core_cm3.h **** /**
 854:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 855:./.driver/CMSIS/Core/core_cm3.h ****  *
 856:./.driver/CMSIS/Core/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 857:./.driver/CMSIS/Core/core_cm3.h ****  */
 858:./.driver/CMSIS/Core/core_cm3.h **** extern void __CLREX(void);
 859:./.driver/CMSIS/Core/core_cm3.h **** 
 860:./.driver/CMSIS/Core/core_cm3.h **** /**
 861:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Base Priority value
 862:./.driver/CMSIS/Core/core_cm3.h ****  *
 863:./.driver/CMSIS/Core/core_cm3.h ****  * @return BasePriority
 864:./.driver/CMSIS/Core/core_cm3.h ****  *
 865:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the base priority register
 866:./.driver/CMSIS/Core/core_cm3.h ****  */
 867:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
 868:./.driver/CMSIS/Core/core_cm3.h **** 
 869:./.driver/CMSIS/Core/core_cm3.h **** /**
 870:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Base Priority value
 871:./.driver/CMSIS/Core/core_cm3.h ****  *
 872:./.driver/CMSIS/Core/core_cm3.h ****  * @param  basePri  BasePriority
 873:./.driver/CMSIS/Core/core_cm3.h ****  *
 874:./.driver/CMSIS/Core/core_cm3.h ****  * Set the base priority register
 875:./.driver/CMSIS/Core/core_cm3.h ****  */
 876:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
 877:./.driver/CMSIS/Core/core_cm3.h **** 
 878:./.driver/CMSIS/Core/core_cm3.h **** /**
 879:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Priority Mask value
 880:./.driver/CMSIS/Core/core_cm3.h ****  *
 881:./.driver/CMSIS/Core/core_cm3.h ****  * @return PriMask
 882:./.driver/CMSIS/Core/core_cm3.h ****  *
 883:./.driver/CMSIS/Core/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 884:./.driver/CMSIS/Core/core_cm3.h ****  */
 885:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_PRIMASK(void);
 886:./.driver/CMSIS/Core/core_cm3.h **** 
 887:./.driver/CMSIS/Core/core_cm3.h **** /**
 888:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Priority Mask value
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 17


 889:./.driver/CMSIS/Core/core_cm3.h ****  *
 890:./.driver/CMSIS/Core/core_cm3.h ****  * @param   priMask  PriMask
 891:./.driver/CMSIS/Core/core_cm3.h ****  *
 892:./.driver/CMSIS/Core/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 893:./.driver/CMSIS/Core/core_cm3.h ****  */
 894:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
 895:./.driver/CMSIS/Core/core_cm3.h **** 
 896:./.driver/CMSIS/Core/core_cm3.h **** /**
 897:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Fault Mask value
 898:./.driver/CMSIS/Core/core_cm3.h ****  *
 899:./.driver/CMSIS/Core/core_cm3.h ****  * @return FaultMask
 900:./.driver/CMSIS/Core/core_cm3.h ****  *
 901:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the fault mask register
 902:./.driver/CMSIS/Core/core_cm3.h ****  */
 903:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
 904:./.driver/CMSIS/Core/core_cm3.h **** 
 905:./.driver/CMSIS/Core/core_cm3.h **** /**
 906:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Fault Mask value
 907:./.driver/CMSIS/Core/core_cm3.h ****  *
 908:./.driver/CMSIS/Core/core_cm3.h ****  * @param  faultMask faultMask value
 909:./.driver/CMSIS/Core/core_cm3.h ****  *
 910:./.driver/CMSIS/Core/core_cm3.h ****  * Set the fault mask register
 911:./.driver/CMSIS/Core/core_cm3.h ****  */
 912:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
 913:./.driver/CMSIS/Core/core_cm3.h **** 
 914:./.driver/CMSIS/Core/core_cm3.h **** /**
 915:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Control Register value
 916:./.driver/CMSIS/Core/core_cm3.h ****  * 
 917:./.driver/CMSIS/Core/core_cm3.h ****  * @return Control value
 918:./.driver/CMSIS/Core/core_cm3.h ****  *
 919:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the control register
 920:./.driver/CMSIS/Core/core_cm3.h ****  */
 921:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_CONTROL(void);
 922:./.driver/CMSIS/Core/core_cm3.h **** 
 923:./.driver/CMSIS/Core/core_cm3.h **** /**
 924:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Control Register value
 925:./.driver/CMSIS/Core/core_cm3.h ****  *
 926:./.driver/CMSIS/Core/core_cm3.h ****  * @param  control  Control value
 927:./.driver/CMSIS/Core/core_cm3.h ****  *
 928:./.driver/CMSIS/Core/core_cm3.h ****  * Set the control register
 929:./.driver/CMSIS/Core/core_cm3.h ****  */
 930:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
 931:./.driver/CMSIS/Core/core_cm3.h **** 
 932:./.driver/CMSIS/Core/core_cm3.h **** #else  /* (__ARMCC_VERSION >= 400000)  */
 933:./.driver/CMSIS/Core/core_cm3.h **** 
 934:./.driver/CMSIS/Core/core_cm3.h **** /**
 935:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Remove the exclusive lock created by ldrex
 936:./.driver/CMSIS/Core/core_cm3.h ****  *
 937:./.driver/CMSIS/Core/core_cm3.h ****  * Removes the exclusive lock which is created by ldrex.
 938:./.driver/CMSIS/Core/core_cm3.h ****  */
 939:./.driver/CMSIS/Core/core_cm3.h **** #define __CLREX                           __clrex
 940:./.driver/CMSIS/Core/core_cm3.h **** 
 941:./.driver/CMSIS/Core/core_cm3.h **** /**
 942:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Base Priority value
 943:./.driver/CMSIS/Core/core_cm3.h ****  *
 944:./.driver/CMSIS/Core/core_cm3.h ****  * @return BasePriority
 945:./.driver/CMSIS/Core/core_cm3.h ****  *
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 18


 946:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the base priority register
 947:./.driver/CMSIS/Core/core_cm3.h ****  */
 948:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t  __get_BASEPRI(void)
 949:./.driver/CMSIS/Core/core_cm3.h **** {
 950:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 951:./.driver/CMSIS/Core/core_cm3.h ****   return(__regBasePri);
 952:./.driver/CMSIS/Core/core_cm3.h **** }
 953:./.driver/CMSIS/Core/core_cm3.h **** 
 954:./.driver/CMSIS/Core/core_cm3.h **** /**
 955:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Base Priority value
 956:./.driver/CMSIS/Core/core_cm3.h ****  *
 957:./.driver/CMSIS/Core/core_cm3.h ****  * @param  basePri  BasePriority
 958:./.driver/CMSIS/Core/core_cm3.h ****  *
 959:./.driver/CMSIS/Core/core_cm3.h ****  * Set the base priority register
 960:./.driver/CMSIS/Core/core_cm3.h ****  */
 961:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __set_BASEPRI(uint32_t basePri)
 962:./.driver/CMSIS/Core/core_cm3.h **** {
 963:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regBasePri         __ASM("basepri");
 964:./.driver/CMSIS/Core/core_cm3.h ****   __regBasePri = (basePri & 0xff);
 965:./.driver/CMSIS/Core/core_cm3.h **** }
 966:./.driver/CMSIS/Core/core_cm3.h **** 
 967:./.driver/CMSIS/Core/core_cm3.h **** /**
 968:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Priority Mask value
 969:./.driver/CMSIS/Core/core_cm3.h ****  *
 970:./.driver/CMSIS/Core/core_cm3.h ****  * @return PriMask
 971:./.driver/CMSIS/Core/core_cm3.h ****  *
 972:./.driver/CMSIS/Core/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
 973:./.driver/CMSIS/Core/core_cm3.h ****  */
 974:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t __get_PRIMASK(void)
 975:./.driver/CMSIS/Core/core_cm3.h **** {
 976:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 977:./.driver/CMSIS/Core/core_cm3.h ****   return(__regPriMask);
 978:./.driver/CMSIS/Core/core_cm3.h **** }
 979:./.driver/CMSIS/Core/core_cm3.h **** 
 980:./.driver/CMSIS/Core/core_cm3.h **** /**
 981:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Priority Mask value
 982:./.driver/CMSIS/Core/core_cm3.h ****  *
 983:./.driver/CMSIS/Core/core_cm3.h ****  * @param  priMask  PriMask
 984:./.driver/CMSIS/Core/core_cm3.h ****  *
 985:./.driver/CMSIS/Core/core_cm3.h ****  * Set the priority mask bit in the priority mask register
 986:./.driver/CMSIS/Core/core_cm3.h ****  */
 987:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __set_PRIMASK(uint32_t priMask)
 988:./.driver/CMSIS/Core/core_cm3.h **** {
 989:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regPriMask         __ASM("primask");
 990:./.driver/CMSIS/Core/core_cm3.h ****   __regPriMask = (priMask);
 991:./.driver/CMSIS/Core/core_cm3.h **** }
 992:./.driver/CMSIS/Core/core_cm3.h **** 
 993:./.driver/CMSIS/Core/core_cm3.h **** /**
 994:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Fault Mask value
 995:./.driver/CMSIS/Core/core_cm3.h ****  *
 996:./.driver/CMSIS/Core/core_cm3.h ****  * @return FaultMask
 997:./.driver/CMSIS/Core/core_cm3.h ****  *
 998:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the fault mask register
 999:./.driver/CMSIS/Core/core_cm3.h ****  */
1000:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t __get_FAULTMASK(void)
1001:./.driver/CMSIS/Core/core_cm3.h **** {
1002:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 19


1003:./.driver/CMSIS/Core/core_cm3.h ****   return(__regFaultMask);
1004:./.driver/CMSIS/Core/core_cm3.h **** }
1005:./.driver/CMSIS/Core/core_cm3.h **** 
1006:./.driver/CMSIS/Core/core_cm3.h **** /**
1007:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Fault Mask value
1008:./.driver/CMSIS/Core/core_cm3.h ****  *
1009:./.driver/CMSIS/Core/core_cm3.h ****  * @param  faultMask  faultMask value
1010:./.driver/CMSIS/Core/core_cm3.h ****  *
1011:./.driver/CMSIS/Core/core_cm3.h ****  * Set the fault mask register
1012:./.driver/CMSIS/Core/core_cm3.h ****  */
1013:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __set_FAULTMASK(uint32_t faultMask)
1014:./.driver/CMSIS/Core/core_cm3.h **** {
1015:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
1016:./.driver/CMSIS/Core/core_cm3.h ****   __regFaultMask = (faultMask & 1);
1017:./.driver/CMSIS/Core/core_cm3.h **** }
1018:./.driver/CMSIS/Core/core_cm3.h **** 
1019:./.driver/CMSIS/Core/core_cm3.h **** /**
1020:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Control Register value
1021:./.driver/CMSIS/Core/core_cm3.h ****  * 
1022:./.driver/CMSIS/Core/core_cm3.h ****  * @return Control value
1023:./.driver/CMSIS/Core/core_cm3.h ****  *
1024:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the control register
1025:./.driver/CMSIS/Core/core_cm3.h ****  */
1026:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t __get_CONTROL(void)
1027:./.driver/CMSIS/Core/core_cm3.h **** {
1028:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1029:./.driver/CMSIS/Core/core_cm3.h ****   return(__regControl);
1030:./.driver/CMSIS/Core/core_cm3.h **** }
1031:./.driver/CMSIS/Core/core_cm3.h **** 
1032:./.driver/CMSIS/Core/core_cm3.h **** /**
1033:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Control Register value
1034:./.driver/CMSIS/Core/core_cm3.h ****  *
1035:./.driver/CMSIS/Core/core_cm3.h ****  * @param  control  Control value
1036:./.driver/CMSIS/Core/core_cm3.h ****  *
1037:./.driver/CMSIS/Core/core_cm3.h ****  * Set the control register
1038:./.driver/CMSIS/Core/core_cm3.h ****  */
1039:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __set_CONTROL(uint32_t control)
1040:./.driver/CMSIS/Core/core_cm3.h **** {
1041:./.driver/CMSIS/Core/core_cm3.h ****   register uint32_t __regControl         __ASM("control");
1042:./.driver/CMSIS/Core/core_cm3.h ****   __regControl = control;
1043:./.driver/CMSIS/Core/core_cm3.h **** }
1044:./.driver/CMSIS/Core/core_cm3.h **** 
1045:./.driver/CMSIS/Core/core_cm3.h **** #endif /* __ARMCC_VERSION  */ 
1046:./.driver/CMSIS/Core/core_cm3.h **** 
1047:./.driver/CMSIS/Core/core_cm3.h **** 
1048:./.driver/CMSIS/Core/core_cm3.h **** 
1049:./.driver/CMSIS/Core/core_cm3.h **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
1050:./.driver/CMSIS/Core/core_cm3.h **** /* IAR iccarm specific functions */
1051:./.driver/CMSIS/Core/core_cm3.h **** 
1052:./.driver/CMSIS/Core/core_cm3.h **** #define __enable_irq                              __enable_interrupt        /*!< global Interrupt e
1053:./.driver/CMSIS/Core/core_cm3.h **** #define __disable_irq                             __disable_interrupt       /*!< global Interrupt d
1054:./.driver/CMSIS/Core/core_cm3.h **** 
1055:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }
1056:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }
1057:./.driver/CMSIS/Core/core_cm3.h **** 
1058:./.driver/CMSIS/Core/core_cm3.h **** #define __NOP                                     __no_operation            /*!< no operation intri
1059:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE  void __WFI()                     { __ASM ("wfi"); }
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 20


1060:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE  void __WFE()                     { __ASM ("wfe"); }
1061:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE  void __SEV()                     { __ASM ("sev"); }
1062:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE  void __CLREX()                   { __ASM ("clrex"); }
1063:./.driver/CMSIS/Core/core_cm3.h **** 
1064:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __ISB(void)                                     */
1065:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __DSB(void)                                     */
1066:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __DMB(void)                                     */
1067:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __set_PRIMASK();                                */
1068:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __get_PRIMASK();                                */
1069:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __set_FAULTMASK();                              */
1070:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic void __get_FAULTMASK();                              */
1071:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic uint32_t __REV(uint32_t value);                      */
1072:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic uint32_t __REVSH(uint32_t value);                    */
1073:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic unsigned long __STREX(unsigned long, unsigned long); */
1074:./.driver/CMSIS/Core/core_cm3.h **** /* intrinsic unsigned long __LDREX(unsigned long *);              */
1075:./.driver/CMSIS/Core/core_cm3.h **** 
1076:./.driver/CMSIS/Core/core_cm3.h **** 
1077:./.driver/CMSIS/Core/core_cm3.h **** /**
1078:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1079:./.driver/CMSIS/Core/core_cm3.h ****  *
1080:./.driver/CMSIS/Core/core_cm3.h ****  * @return ProcessStackPointer
1081:./.driver/CMSIS/Core/core_cm3.h ****  *
1082:./.driver/CMSIS/Core/core_cm3.h ****  * Return the actual process stack pointer
1083:./.driver/CMSIS/Core/core_cm3.h ****  */
1084:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_PSP(void);
1085:./.driver/CMSIS/Core/core_cm3.h **** 
1086:./.driver/CMSIS/Core/core_cm3.h **** /**
1087:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Process Stack Pointer
1088:./.driver/CMSIS/Core/core_cm3.h ****  *
1089:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1090:./.driver/CMSIS/Core/core_cm3.h ****  *
1091:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1092:./.driver/CMSIS/Core/core_cm3.h ****  * (process stack pointer) Cortex processor register
1093:./.driver/CMSIS/Core/core_cm3.h ****  */
1094:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1095:./.driver/CMSIS/Core/core_cm3.h **** 
1096:./.driver/CMSIS/Core/core_cm3.h **** /**
1097:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1098:./.driver/CMSIS/Core/core_cm3.h ****  *
1099:./.driver/CMSIS/Core/core_cm3.h ****  * @return Main Stack Pointer
1100:./.driver/CMSIS/Core/core_cm3.h ****  *
1101:./.driver/CMSIS/Core/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1102:./.driver/CMSIS/Core/core_cm3.h ****  * Cortex processor register
1103:./.driver/CMSIS/Core/core_cm3.h ****  */
1104:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_MSP(void);
1105:./.driver/CMSIS/Core/core_cm3.h **** 
1106:./.driver/CMSIS/Core/core_cm3.h **** /**
1107:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1108:./.driver/CMSIS/Core/core_cm3.h ****  *
1109:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1110:./.driver/CMSIS/Core/core_cm3.h ****  *
1111:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1112:./.driver/CMSIS/Core/core_cm3.h ****  * (main stack pointer) Cortex processor register
1113:./.driver/CMSIS/Core/core_cm3.h ****  */
1114:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1115:./.driver/CMSIS/Core/core_cm3.h **** 
1116:./.driver/CMSIS/Core/core_cm3.h **** /**
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 21


1117:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1118:./.driver/CMSIS/Core/core_cm3.h ****  *
1119:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
1120:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1121:./.driver/CMSIS/Core/core_cm3.h ****  *
1122:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in unsigned short value
1123:./.driver/CMSIS/Core/core_cm3.h ****  */
1124:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1125:./.driver/CMSIS/Core/core_cm3.h **** 
1126:./.driver/CMSIS/Core/core_cm3.h **** /**
1127:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse bit order of value
1128:./.driver/CMSIS/Core/core_cm3.h ****  *
1129:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
1130:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1131:./.driver/CMSIS/Core/core_cm3.h ****  *
1132:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse bit order of value
1133:./.driver/CMSIS/Core/core_cm3.h ****  */
1134:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1135:./.driver/CMSIS/Core/core_cm3.h **** 
1136:./.driver/CMSIS/Core/core_cm3.h **** /**
1137:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1138:./.driver/CMSIS/Core/core_cm3.h ****  *
1139:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1140:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1141:./.driver/CMSIS/Core/core_cm3.h ****  *
1142:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 8 bit values)
1143:./.driver/CMSIS/Core/core_cm3.h ****  */
1144:./.driver/CMSIS/Core/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1145:./.driver/CMSIS/Core/core_cm3.h **** 
1146:./.driver/CMSIS/Core/core_cm3.h **** /**
1147:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1148:./.driver/CMSIS/Core/core_cm3.h ****  *
1149:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1150:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1151:./.driver/CMSIS/Core/core_cm3.h ****  *
1152:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1153:./.driver/CMSIS/Core/core_cm3.h ****  */
1154:./.driver/CMSIS/Core/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1155:./.driver/CMSIS/Core/core_cm3.h **** 
1156:./.driver/CMSIS/Core/core_cm3.h **** /**
1157:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1158:./.driver/CMSIS/Core/core_cm3.h ****  *
1159:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1160:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1161:./.driver/CMSIS/Core/core_cm3.h ****  *
1162:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1163:./.driver/CMSIS/Core/core_cm3.h ****  */
1164:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1165:./.driver/CMSIS/Core/core_cm3.h **** 
1166:./.driver/CMSIS/Core/core_cm3.h **** /**
1167:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1168:./.driver/CMSIS/Core/core_cm3.h ****  *
1169:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1170:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1171:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1172:./.driver/CMSIS/Core/core_cm3.h ****  *
1173:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 8 bit values
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 22


1174:./.driver/CMSIS/Core/core_cm3.h ****  */
1175:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1176:./.driver/CMSIS/Core/core_cm3.h **** 
1177:./.driver/CMSIS/Core/core_cm3.h **** /**
1178:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1179:./.driver/CMSIS/Core/core_cm3.h ****  *
1180:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1181:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1182:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1183:./.driver/CMSIS/Core/core_cm3.h ****  *
1184:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 16 bit values
1185:./.driver/CMSIS/Core/core_cm3.h ****  */
1186:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1187:./.driver/CMSIS/Core/core_cm3.h **** 
1188:./.driver/CMSIS/Core/core_cm3.h **** /**
1189:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1190:./.driver/CMSIS/Core/core_cm3.h ****  *
1191:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1192:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1193:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1194:./.driver/CMSIS/Core/core_cm3.h ****  *
1195:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 32 bit values
1196:./.driver/CMSIS/Core/core_cm3.h ****  */
1197:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1198:./.driver/CMSIS/Core/core_cm3.h **** 
1199:./.driver/CMSIS/Core/core_cm3.h **** 
1200:./.driver/CMSIS/Core/core_cm3.h **** 
1201:./.driver/CMSIS/Core/core_cm3.h **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
1202:./.driver/CMSIS/Core/core_cm3.h **** /* GNU gcc specific functions */
1203:./.driver/CMSIS/Core/core_cm3.h **** 
1204:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }
1205:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }
1206:./.driver/CMSIS/Core/core_cm3.h **** 
1207:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
1208:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }
1209:./.driver/CMSIS/Core/core_cm3.h **** 
1210:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
1211:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
1212:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
1213:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __SEV()                      { __ASM volatile ("sev"); }
1214:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __ISB()                      { __ASM volatile ("isb"); }
1215:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }
1216:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }
1217:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void __CLREX()                    { __ASM volatile ("clrex"); }
1218:./.driver/CMSIS/Core/core_cm3.h **** 
1219:./.driver/CMSIS/Core/core_cm3.h **** 
1220:./.driver/CMSIS/Core/core_cm3.h **** /**
1221:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Process Stack Pointer
1222:./.driver/CMSIS/Core/core_cm3.h ****  *
1223:./.driver/CMSIS/Core/core_cm3.h ****  * @return ProcessStackPointer
1224:./.driver/CMSIS/Core/core_cm3.h ****  *
1225:./.driver/CMSIS/Core/core_cm3.h ****  * Return the actual process stack pointer
1226:./.driver/CMSIS/Core/core_cm3.h ****  */
1227:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_PSP(void);
1228:./.driver/CMSIS/Core/core_cm3.h **** 
1229:./.driver/CMSIS/Core/core_cm3.h **** /**
1230:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Process Stack Pointer
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 23


1231:./.driver/CMSIS/Core/core_cm3.h ****  *
1232:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfProcStack  Process Stack Pointer
1233:./.driver/CMSIS/Core/core_cm3.h ****  *
1234:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value ProcessStackPointer to the MSP 
1235:./.driver/CMSIS/Core/core_cm3.h ****  * (process stack pointer) Cortex processor register
1236:./.driver/CMSIS/Core/core_cm3.h ****  */
1237:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_PSP(uint32_t topOfProcStack);
1238:./.driver/CMSIS/Core/core_cm3.h **** 
1239:./.driver/CMSIS/Core/core_cm3.h **** /**
1240:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Main Stack Pointer
1241:./.driver/CMSIS/Core/core_cm3.h ****  *
1242:./.driver/CMSIS/Core/core_cm3.h ****  * @return Main Stack Pointer
1243:./.driver/CMSIS/Core/core_cm3.h ****  *
1244:./.driver/CMSIS/Core/core_cm3.h ****  * Return the current value of the MSP (main stack pointer)
1245:./.driver/CMSIS/Core/core_cm3.h ****  * Cortex processor register
1246:./.driver/CMSIS/Core/core_cm3.h ****  */
1247:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_MSP(void);
1248:./.driver/CMSIS/Core/core_cm3.h **** 
1249:./.driver/CMSIS/Core/core_cm3.h **** /**
1250:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Main Stack Pointer
1251:./.driver/CMSIS/Core/core_cm3.h ****  *
1252:./.driver/CMSIS/Core/core_cm3.h ****  * @param  topOfMainStack  Main Stack Pointer
1253:./.driver/CMSIS/Core/core_cm3.h ****  *
1254:./.driver/CMSIS/Core/core_cm3.h ****  * Assign the value mainStackPointer to the MSP 
1255:./.driver/CMSIS/Core/core_cm3.h ****  * (main stack pointer) Cortex processor register
1256:./.driver/CMSIS/Core/core_cm3.h ****  */
1257:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_MSP(uint32_t topOfMainStack);
1258:./.driver/CMSIS/Core/core_cm3.h **** 
1259:./.driver/CMSIS/Core/core_cm3.h **** /**
1260:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Base Priority value
1261:./.driver/CMSIS/Core/core_cm3.h ****  *
1262:./.driver/CMSIS/Core/core_cm3.h ****  * @return BasePriority
1263:./.driver/CMSIS/Core/core_cm3.h ****  *
1264:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the base priority register
1265:./.driver/CMSIS/Core/core_cm3.h ****  */
1266:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_BASEPRI(void);
1267:./.driver/CMSIS/Core/core_cm3.h **** 
1268:./.driver/CMSIS/Core/core_cm3.h **** /**
1269:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Base Priority value
1270:./.driver/CMSIS/Core/core_cm3.h ****  *
1271:./.driver/CMSIS/Core/core_cm3.h ****  * @param  basePri  BasePriority
1272:./.driver/CMSIS/Core/core_cm3.h ****  *
1273:./.driver/CMSIS/Core/core_cm3.h ****  * Set the base priority register
1274:./.driver/CMSIS/Core/core_cm3.h ****  */
1275:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_BASEPRI(uint32_t basePri);
1276:./.driver/CMSIS/Core/core_cm3.h **** 
1277:./.driver/CMSIS/Core/core_cm3.h **** /**
1278:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Priority Mask value
1279:./.driver/CMSIS/Core/core_cm3.h ****  *
1280:./.driver/CMSIS/Core/core_cm3.h ****  * @return PriMask
1281:./.driver/CMSIS/Core/core_cm3.h ****  *
1282:./.driver/CMSIS/Core/core_cm3.h ****  * Return state of the priority mask bit from the priority mask register
1283:./.driver/CMSIS/Core/core_cm3.h ****  */
1284:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t  __get_PRIMASK(void);
1285:./.driver/CMSIS/Core/core_cm3.h **** 
1286:./.driver/CMSIS/Core/core_cm3.h **** /**
1287:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Priority Mask value
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 24


1288:./.driver/CMSIS/Core/core_cm3.h ****  *
1289:./.driver/CMSIS/Core/core_cm3.h ****  * @param  priMask  PriMask
1290:./.driver/CMSIS/Core/core_cm3.h ****  *
1291:./.driver/CMSIS/Core/core_cm3.h ****  * Set the priority mask bit in the priority mask register
1292:./.driver/CMSIS/Core/core_cm3.h ****  */
1293:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_PRIMASK(uint32_t priMask);
1294:./.driver/CMSIS/Core/core_cm3.h **** 
1295:./.driver/CMSIS/Core/core_cm3.h **** /**
1296:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Fault Mask value
1297:./.driver/CMSIS/Core/core_cm3.h ****  *
1298:./.driver/CMSIS/Core/core_cm3.h ****  * @return FaultMask
1299:./.driver/CMSIS/Core/core_cm3.h ****  *
1300:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the fault mask register
1301:./.driver/CMSIS/Core/core_cm3.h ****  */
1302:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_FAULTMASK(void);
1303:./.driver/CMSIS/Core/core_cm3.h **** 
1304:./.driver/CMSIS/Core/core_cm3.h **** /**
1305:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Fault Mask value
1306:./.driver/CMSIS/Core/core_cm3.h ****  *
1307:./.driver/CMSIS/Core/core_cm3.h ****  * @param  faultMask  faultMask value
1308:./.driver/CMSIS/Core/core_cm3.h ****  *
1309:./.driver/CMSIS/Core/core_cm3.h ****  * Set the fault mask register
1310:./.driver/CMSIS/Core/core_cm3.h ****  */
1311:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_FAULTMASK(uint32_t faultMask);
1312:./.driver/CMSIS/Core/core_cm3.h **** 
1313:./.driver/CMSIS/Core/core_cm3.h **** /**
1314:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Return the Control Register value
1315:./.driver/CMSIS/Core/core_cm3.h **** * 
1316:./.driver/CMSIS/Core/core_cm3.h **** *  @return Control value
1317:./.driver/CMSIS/Core/core_cm3.h ****  *
1318:./.driver/CMSIS/Core/core_cm3.h ****  * Return the content of the control register
1319:./.driver/CMSIS/Core/core_cm3.h ****  */
1320:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __get_CONTROL(void);
1321:./.driver/CMSIS/Core/core_cm3.h **** 
1322:./.driver/CMSIS/Core/core_cm3.h **** /**
1323:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Control Register value
1324:./.driver/CMSIS/Core/core_cm3.h ****  *
1325:./.driver/CMSIS/Core/core_cm3.h ****  * @param  control  Control value
1326:./.driver/CMSIS/Core/core_cm3.h ****  *
1327:./.driver/CMSIS/Core/core_cm3.h ****  * Set the control register
1328:./.driver/CMSIS/Core/core_cm3.h ****  */
1329:./.driver/CMSIS/Core/core_cm3.h **** extern void __set_CONTROL(uint32_t control);
1330:./.driver/CMSIS/Core/core_cm3.h **** 
1331:./.driver/CMSIS/Core/core_cm3.h **** /**
1332:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in integer value
1333:./.driver/CMSIS/Core/core_cm3.h ****  *
1334:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
1335:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1336:./.driver/CMSIS/Core/core_cm3.h ****  *
1337:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in integer value
1338:./.driver/CMSIS/Core/core_cm3.h ****  */
1339:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __REV(uint32_t value);
1340:./.driver/CMSIS/Core/core_cm3.h **** 
1341:./.driver/CMSIS/Core/core_cm3.h **** /**
1342:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in unsigned short value
1343:./.driver/CMSIS/Core/core_cm3.h ****  *
1344:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 25


1345:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1346:./.driver/CMSIS/Core/core_cm3.h ****  *
1347:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in unsigned short value
1348:./.driver/CMSIS/Core/core_cm3.h ****  */
1349:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __REV16(uint16_t value);
1350:./.driver/CMSIS/Core/core_cm3.h **** 
1351:./.driver/CMSIS/Core/core_cm3.h **** /**
1352:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse byte order in signed short value with sign extension to integer
1353:./.driver/CMSIS/Core/core_cm3.h ****  *
1354:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
1355:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1356:./.driver/CMSIS/Core/core_cm3.h ****  *
1357:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse byte order in signed short value with sign extension to integer
1358:./.driver/CMSIS/Core/core_cm3.h ****  */
1359:./.driver/CMSIS/Core/core_cm3.h **** extern int32_t __REVSH(int16_t value);
1360:./.driver/CMSIS/Core/core_cm3.h **** 
1361:./.driver/CMSIS/Core/core_cm3.h **** /**
1362:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Reverse bit order of value
1363:./.driver/CMSIS/Core/core_cm3.h ****  *
1364:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to reverse
1365:./.driver/CMSIS/Core/core_cm3.h ****  * @return        reversed value
1366:./.driver/CMSIS/Core/core_cm3.h ****  *
1367:./.driver/CMSIS/Core/core_cm3.h ****  * Reverse bit order of value
1368:./.driver/CMSIS/Core/core_cm3.h ****  */
1369:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __RBIT(uint32_t value);
1370:./.driver/CMSIS/Core/core_cm3.h **** 
1371:./.driver/CMSIS/Core/core_cm3.h **** /**
1372:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (8 bit)
1373:./.driver/CMSIS/Core/core_cm3.h ****  *
1374:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1375:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1376:./.driver/CMSIS/Core/core_cm3.h ****  *
1377:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 8 bit value
1378:./.driver/CMSIS/Core/core_cm3.h ****  */
1379:./.driver/CMSIS/Core/core_cm3.h **** extern uint8_t __LDREXB(uint8_t *addr);
1380:./.driver/CMSIS/Core/core_cm3.h **** 
1381:./.driver/CMSIS/Core/core_cm3.h **** /**
1382:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (16 bit)
1383:./.driver/CMSIS/Core/core_cm3.h ****  *
1384:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1385:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1386:./.driver/CMSIS/Core/core_cm3.h ****  *
1387:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 16 bit values
1388:./.driver/CMSIS/Core/core_cm3.h ****  */
1389:./.driver/CMSIS/Core/core_cm3.h **** extern uint16_t __LDREXH(uint16_t *addr);
1390:./.driver/CMSIS/Core/core_cm3.h **** 
1391:./.driver/CMSIS/Core/core_cm3.h **** /**
1392:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  LDR Exclusive (32 bit)
1393:./.driver/CMSIS/Core/core_cm3.h ****  *
1394:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1395:./.driver/CMSIS/Core/core_cm3.h ****  * @return        value of (*address)
1396:./.driver/CMSIS/Core/core_cm3.h ****  *
1397:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive LDR command for 32 bit values
1398:./.driver/CMSIS/Core/core_cm3.h ****  */
1399:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __LDREXW(uint32_t *addr);
1400:./.driver/CMSIS/Core/core_cm3.h **** 
1401:./.driver/CMSIS/Core/core_cm3.h **** /**
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 26


1402:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (8 bit)
1403:./.driver/CMSIS/Core/core_cm3.h ****  *
1404:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1405:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1406:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1407:./.driver/CMSIS/Core/core_cm3.h ****  *
1408:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 8 bit values
1409:./.driver/CMSIS/Core/core_cm3.h ****  */
1410:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXB(uint8_t value, uint8_t *addr);
1411:./.driver/CMSIS/Core/core_cm3.h **** 
1412:./.driver/CMSIS/Core/core_cm3.h **** /**
1413:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (16 bit)
1414:./.driver/CMSIS/Core/core_cm3.h ****  *
1415:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1416:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1417:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1418:./.driver/CMSIS/Core/core_cm3.h ****  *
1419:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 16 bit values
1420:./.driver/CMSIS/Core/core_cm3.h ****  */
1421:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXH(uint16_t value, uint16_t *addr);
1422:./.driver/CMSIS/Core/core_cm3.h **** 
1423:./.driver/CMSIS/Core/core_cm3.h **** /**
1424:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  STR Exclusive (32 bit)
1425:./.driver/CMSIS/Core/core_cm3.h ****  *
1426:./.driver/CMSIS/Core/core_cm3.h ****  * @param  value  value to store
1427:./.driver/CMSIS/Core/core_cm3.h ****  * @param  *addr  address pointer
1428:./.driver/CMSIS/Core/core_cm3.h ****  * @return        successful / failed
1429:./.driver/CMSIS/Core/core_cm3.h ****  *
1430:./.driver/CMSIS/Core/core_cm3.h ****  * Exclusive STR command for 32 bit values
1431:./.driver/CMSIS/Core/core_cm3.h ****  */
1432:./.driver/CMSIS/Core/core_cm3.h **** extern uint32_t __STREXW(uint32_t value, uint32_t *addr);
1433:./.driver/CMSIS/Core/core_cm3.h **** 
1434:./.driver/CMSIS/Core/core_cm3.h **** 
1435:./.driver/CMSIS/Core/core_cm3.h **** #elif (defined (__TASKING__)) /*------------------ TASKING Compiler ---------------------*/
1436:./.driver/CMSIS/Core/core_cm3.h **** /* TASKING carm specific functions */
1437:./.driver/CMSIS/Core/core_cm3.h **** 
1438:./.driver/CMSIS/Core/core_cm3.h **** /*
1439:./.driver/CMSIS/Core/core_cm3.h ****  * The CMSIS functions have been implemented as intrinsics in the compiler.
1440:./.driver/CMSIS/Core/core_cm3.h ****  * Please use "carm -?i" to get an up to date list of all instrinsics,
1441:./.driver/CMSIS/Core/core_cm3.h ****  * Including the CMSIS ones.
1442:./.driver/CMSIS/Core/core_cm3.h ****  */
1443:./.driver/CMSIS/Core/core_cm3.h **** 
1444:./.driver/CMSIS/Core/core_cm3.h **** #endif
1445:./.driver/CMSIS/Core/core_cm3.h **** 
1446:./.driver/CMSIS/Core/core_cm3.h **** 
1447:./.driver/CMSIS/Core/core_cm3.h **** /** @addtogroup CMSIS_CM3_Core_FunctionInterface CMSIS CM3 Core Function Interface
1448:./.driver/CMSIS/Core/core_cm3.h ****   Core  Function Interface containing:
1449:./.driver/CMSIS/Core/core_cm3.h ****   - Core NVIC Functions
1450:./.driver/CMSIS/Core/core_cm3.h ****   - Core SysTick Functions
1451:./.driver/CMSIS/Core/core_cm3.h ****   - Core Reset Functions
1452:./.driver/CMSIS/Core/core_cm3.h **** */
1453:./.driver/CMSIS/Core/core_cm3.h **** /*@{*/
1454:./.driver/CMSIS/Core/core_cm3.h **** 
1455:./.driver/CMSIS/Core/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1456:./.driver/CMSIS/Core/core_cm3.h **** 
1457:./.driver/CMSIS/Core/core_cm3.h **** /**
1458:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the Priority Grouping in NVIC Interrupt Controller
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 27


1459:./.driver/CMSIS/Core/core_cm3.h ****  *
1460:./.driver/CMSIS/Core/core_cm3.h ****  * @param  PriorityGroup is priority grouping field
1461:./.driver/CMSIS/Core/core_cm3.h ****  *
1462:./.driver/CMSIS/Core/core_cm3.h ****  * Set the priority grouping field using the required unlock sequence.
1463:./.driver/CMSIS/Core/core_cm3.h ****  * The parameter priority_grouping is assigned to the field 
1464:./.driver/CMSIS/Core/core_cm3.h ****  * SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used.
1465:./.driver/CMSIS/Core/core_cm3.h ****  * In case of a conflict between priority grouping and available
1466:./.driver/CMSIS/Core/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1467:./.driver/CMSIS/Core/core_cm3.h ****  */
1468:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1469:./.driver/CMSIS/Core/core_cm3.h **** {
1470:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t reg_value;
1471:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
1472:./.driver/CMSIS/Core/core_cm3.h ****   
1473:./.driver/CMSIS/Core/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1474:./.driver/CMSIS/Core/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1475:./.driver/CMSIS/Core/core_cm3.h ****   reg_value  =  (reg_value                       |
1476:./.driver/CMSIS/Core/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) | 
1477:./.driver/CMSIS/Core/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1478:./.driver/CMSIS/Core/core_cm3.h ****   SCB->AIRCR =  reg_value;
1479:./.driver/CMSIS/Core/core_cm3.h **** }
1480:./.driver/CMSIS/Core/core_cm3.h **** 
1481:./.driver/CMSIS/Core/core_cm3.h **** /**
1482:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Get the Priority Grouping from NVIC Interrupt Controller
1483:./.driver/CMSIS/Core/core_cm3.h ****  *
1484:./.driver/CMSIS/Core/core_cm3.h ****  * @return priority grouping field 
1485:./.driver/CMSIS/Core/core_cm3.h ****  *
1486:./.driver/CMSIS/Core/core_cm3.h ****  * Get the priority grouping from NVIC Interrupt Controller.
1487:./.driver/CMSIS/Core/core_cm3.h ****  * priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1488:./.driver/CMSIS/Core/core_cm3.h ****  */
1489:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1490:./.driver/CMSIS/Core/core_cm3.h **** {
1491:./.driver/CMSIS/Core/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1492:./.driver/CMSIS/Core/core_cm3.h **** }
1493:./.driver/CMSIS/Core/core_cm3.h **** 
1494:./.driver/CMSIS/Core/core_cm3.h **** /**
1495:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Enable Interrupt in NVIC Interrupt Controller
1496:./.driver/CMSIS/Core/core_cm3.h ****  *
1497:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to enable
1498:./.driver/CMSIS/Core/core_cm3.h ****  *
1499:./.driver/CMSIS/Core/core_cm3.h ****  * Enable a device specific interupt in the NVIC interrupt controller.
1500:./.driver/CMSIS/Core/core_cm3.h ****  * The interrupt number cannot be a negative value.
1501:./.driver/CMSIS/Core/core_cm3.h ****  */
1502:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1503:./.driver/CMSIS/Core/core_cm3.h **** {
1504:./.driver/CMSIS/Core/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
1505:./.driver/CMSIS/Core/core_cm3.h **** }
1506:./.driver/CMSIS/Core/core_cm3.h **** 
1507:./.driver/CMSIS/Core/core_cm3.h **** /**
1508:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Disable the interrupt line for external interrupt specified
1509:./.driver/CMSIS/Core/core_cm3.h ****  * 
1510:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn   The positive number of the external interrupt to disable
1511:./.driver/CMSIS/Core/core_cm3.h ****  * 
1512:./.driver/CMSIS/Core/core_cm3.h ****  * Disable a device specific interupt in the NVIC interrupt controller.
1513:./.driver/CMSIS/Core/core_cm3.h ****  * The interrupt number cannot be a negative value.
1514:./.driver/CMSIS/Core/core_cm3.h ****  */
1515:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 28


1516:./.driver/CMSIS/Core/core_cm3.h **** {
1517:./.driver/CMSIS/Core/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1518:./.driver/CMSIS/Core/core_cm3.h **** }
1519:./.driver/CMSIS/Core/core_cm3.h **** 
1520:./.driver/CMSIS/Core/core_cm3.h **** /**
1521:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Read the interrupt pending bit for a device specific interrupt source
1522:./.driver/CMSIS/Core/core_cm3.h ****  * 
1523:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn    The number of the device specifc interrupt
1524:./.driver/CMSIS/Core/core_cm3.h ****  * @return         1 = interrupt pending, 0 = interrupt not pending
1525:./.driver/CMSIS/Core/core_cm3.h ****  *
1526:./.driver/CMSIS/Core/core_cm3.h ****  * Read the pending register in NVIC and return 1 if its status is pending, 
1527:./.driver/CMSIS/Core/core_cm3.h ****  * otherwise it returns 0
1528:./.driver/CMSIS/Core/core_cm3.h ****  */
1529:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1530:./.driver/CMSIS/Core/core_cm3.h **** {
1531:./.driver/CMSIS/Core/core_cm3.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1532:./.driver/CMSIS/Core/core_cm3.h **** }
1533:./.driver/CMSIS/Core/core_cm3.h **** 
1534:./.driver/CMSIS/Core/core_cm3.h **** /**
1535:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the pending bit for an external interrupt
1536:./.driver/CMSIS/Core/core_cm3.h ****  * 
1537:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn    The number of the interrupt for set pending
1538:./.driver/CMSIS/Core/core_cm3.h ****  *
1539:./.driver/CMSIS/Core/core_cm3.h ****  * Set the pending bit for the specified interrupt.
1540:./.driver/CMSIS/Core/core_cm3.h ****  * The interrupt number cannot be a negative value.
1541:./.driver/CMSIS/Core/core_cm3.h ****  */
1542:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1543:./.driver/CMSIS/Core/core_cm3.h **** {
1544:./.driver/CMSIS/Core/core_cm3.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1545:./.driver/CMSIS/Core/core_cm3.h **** }
1546:./.driver/CMSIS/Core/core_cm3.h **** 
1547:./.driver/CMSIS/Core/core_cm3.h **** /**
1548:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Clear the pending bit for an external interrupt
1549:./.driver/CMSIS/Core/core_cm3.h ****  *
1550:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn    The number of the interrupt for clear pending
1551:./.driver/CMSIS/Core/core_cm3.h ****  *
1552:./.driver/CMSIS/Core/core_cm3.h ****  * Clear the pending bit for the specified interrupt. 
1553:./.driver/CMSIS/Core/core_cm3.h ****  * The interrupt number cannot be a negative value.
1554:./.driver/CMSIS/Core/core_cm3.h ****  */
1555:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1556:./.driver/CMSIS/Core/core_cm3.h **** {
1557:./.driver/CMSIS/Core/core_cm3.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1558:./.driver/CMSIS/Core/core_cm3.h **** }
1559:./.driver/CMSIS/Core/core_cm3.h **** 
1560:./.driver/CMSIS/Core/core_cm3.h **** /**
1561:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Read the active bit for an external interrupt
1562:./.driver/CMSIS/Core/core_cm3.h ****  *
1563:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn    The number of the interrupt for read active bit
1564:./.driver/CMSIS/Core/core_cm3.h ****  * @return         1 = interrupt active, 0 = interrupt not active
1565:./.driver/CMSIS/Core/core_cm3.h ****  *
1566:./.driver/CMSIS/Core/core_cm3.h ****  * Read the active register in NVIC and returns 1 if its status is active, 
1567:./.driver/CMSIS/Core/core_cm3.h ****  * otherwise it returns 0.
1568:./.driver/CMSIS/Core/core_cm3.h ****  */
1569:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1570:./.driver/CMSIS/Core/core_cm3.h **** {
1571:./.driver/CMSIS/Core/core_cm3.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1572:./.driver/CMSIS/Core/core_cm3.h **** }
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 29


1573:./.driver/CMSIS/Core/core_cm3.h **** 
1574:./.driver/CMSIS/Core/core_cm3.h **** /**
1575:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Set the priority for an interrupt
1576:./.driver/CMSIS/Core/core_cm3.h ****  *
1577:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn      The number of the interrupt for set priority
1578:./.driver/CMSIS/Core/core_cm3.h ****  * @param  priority  The priority to set
1579:./.driver/CMSIS/Core/core_cm3.h ****  *
1580:./.driver/CMSIS/Core/core_cm3.h ****  * Set the priority for the specified interrupt. The interrupt 
1581:./.driver/CMSIS/Core/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1582:./.driver/CMSIS/Core/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1583:./.driver/CMSIS/Core/core_cm3.h ****  *
1584:./.driver/CMSIS/Core/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1585:./.driver/CMSIS/Core/core_cm3.h ****  */
1586:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1587:./.driver/CMSIS/Core/core_cm3.h **** {
  26              		.loc 1 1587 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0346     		mov	r3, r0
  42 0008 3960     		str	r1, [r7]
  43 000a FB71     		strb	r3, [r7, #7]
1588:./.driver/CMSIS/Core/core_cm3.h ****   if(IRQn < 0) {
  44              		.loc 1 1588 5
  45 000c 97F90730 		ldrsb	r3, [r7, #7]
  46 0010 002B     		cmp	r3, #0
  47 0012 0BDA     		bge	.L2
1589:./.driver/CMSIS/Core/core_cm3.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
  48              		.loc 1 1589 55
  49 0014 3B68     		ldr	r3, [r7]
  50 0016 DAB2     		uxtb	r2, r3
  51              		.loc 1 1589 8
  52 0018 0C49     		ldr	r1, .L5
  53              		.loc 1 1589 32
  54 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  55 001c 03F00F03 		and	r3, r3, #15
  56              		.loc 1 1589 38
  57 0020 043B     		subs	r3, r3, #4
  58              		.loc 1 1589 55
  59 0022 1201     		lsls	r2, r2, #4
  60 0024 D2B2     		uxtb	r2, r2
  61              		.loc 1 1589 42
  62 0026 0B44     		add	r3, r3, r1
  63 0028 1A76     		strb	r2, [r3, #24]
1590:./.driver/CMSIS/Core/core_cm3.h ****   else {
1591:./.driver/CMSIS/Core/core_cm3.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 30


1592:./.driver/CMSIS/Core/core_cm3.h **** }
  64              		.loc 1 1592 1
  65 002a 09E0     		b	.L4
  66              	.L2:
1591:./.driver/CMSIS/Core/core_cm3.h **** }
  67              		.loc 1 1591 45
  68 002c 3B68     		ldr	r3, [r7]
  69 002e DAB2     		uxtb	r2, r3
1591:./.driver/CMSIS/Core/core_cm3.h **** }
  70              		.loc 1 1591 9
  71 0030 0749     		ldr	r1, .L5+4
1591:./.driver/CMSIS/Core/core_cm3.h **** }
  72              		.loc 1 1591 14
  73 0032 97F90730 		ldrsb	r3, [r7, #7]
1591:./.driver/CMSIS/Core/core_cm3.h **** }
  74              		.loc 1 1591 45
  75 0036 1201     		lsls	r2, r2, #4
  76 0038 D2B2     		uxtb	r2, r2
1591:./.driver/CMSIS/Core/core_cm3.h **** }
  77              		.loc 1 1591 32
  78 003a 0B44     		add	r3, r3, r1
  79 003c 83F80023 		strb	r2, [r3, #768]
  80              	.L4:
  81              		.loc 1 1592 1
  82 0040 00BF     		nop
  83 0042 0C37     		adds	r7, r7, #12
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 4
  86 0044 BD46     		mov	sp, r7
  87              	.LCFI4:
  88              		.cfi_def_cfa_register 13
  89              		@ sp needed
  90 0046 80BC     		pop	{r7}
  91              	.LCFI5:
  92              		.cfi_restore 7
  93              		.cfi_def_cfa_offset 0
  94 0048 7047     		bx	lr
  95              	.L6:
  96 004a 00BF     		.align	2
  97              	.L5:
  98 004c 00ED00E0 		.word	-536810240
  99 0050 00E100E0 		.word	-536813312
 100              		.cfi_endproc
 101              	.LFE20:
 103              		.section	.text.SysTick_Config,"ax",%progbits
 104              		.align	1
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	SysTick_Config:
 110              	.LFB24:
1593:./.driver/CMSIS/Core/core_cm3.h **** 
1594:./.driver/CMSIS/Core/core_cm3.h **** /**
1595:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Read the priority for an interrupt
1596:./.driver/CMSIS/Core/core_cm3.h ****  *
1597:./.driver/CMSIS/Core/core_cm3.h ****  * @param  IRQn      The number of the interrupt for get priority
1598:./.driver/CMSIS/Core/core_cm3.h ****  * @return           The priority for the interrupt
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 31


1599:./.driver/CMSIS/Core/core_cm3.h ****  *
1600:./.driver/CMSIS/Core/core_cm3.h ****  * Read the priority for the specified interrupt. The interrupt 
1601:./.driver/CMSIS/Core/core_cm3.h ****  * number can be positive to specify an external (device specific) 
1602:./.driver/CMSIS/Core/core_cm3.h ****  * interrupt, or negative to specify an internal (core) interrupt.
1603:./.driver/CMSIS/Core/core_cm3.h ****  *
1604:./.driver/CMSIS/Core/core_cm3.h ****  * The returned priority value is automatically aligned to the implemented
1605:./.driver/CMSIS/Core/core_cm3.h ****  * priority bits of the microcontroller.
1606:./.driver/CMSIS/Core/core_cm3.h ****  *
1607:./.driver/CMSIS/Core/core_cm3.h ****  * Note: The priority cannot be set for every core interrupt.
1608:./.driver/CMSIS/Core/core_cm3.h ****  */
1609:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1610:./.driver/CMSIS/Core/core_cm3.h **** {
1611:./.driver/CMSIS/Core/core_cm3.h **** 
1612:./.driver/CMSIS/Core/core_cm3.h ****   if(IRQn < 0) {
1613:./.driver/CMSIS/Core/core_cm3.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1614:./.driver/CMSIS/Core/core_cm3.h ****   else {
1615:./.driver/CMSIS/Core/core_cm3.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1616:./.driver/CMSIS/Core/core_cm3.h **** }
1617:./.driver/CMSIS/Core/core_cm3.h **** 
1618:./.driver/CMSIS/Core/core_cm3.h **** 
1619:./.driver/CMSIS/Core/core_cm3.h **** /**
1620:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Encode the priority for an interrupt
1621:./.driver/CMSIS/Core/core_cm3.h ****  *
1622:./.driver/CMSIS/Core/core_cm3.h ****  * @param  PriorityGroup    The used priority group
1623:./.driver/CMSIS/Core/core_cm3.h ****  * @param  PreemptPriority  The preemptive priority value (starting from 0)
1624:./.driver/CMSIS/Core/core_cm3.h ****  * @param  SubPriority      The sub priority value (starting from 0)
1625:./.driver/CMSIS/Core/core_cm3.h ****  * @return                  The encoded priority for the interrupt
1626:./.driver/CMSIS/Core/core_cm3.h ****  *
1627:./.driver/CMSIS/Core/core_cm3.h ****  * Encode the priority for an interrupt with the given priority group,
1628:./.driver/CMSIS/Core/core_cm3.h ****  * preemptive priority value and sub priority value.
1629:./.driver/CMSIS/Core/core_cm3.h ****  * In case of a conflict between priority grouping and available
1630:./.driver/CMSIS/Core/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1631:./.driver/CMSIS/Core/core_cm3.h ****  *
1632:./.driver/CMSIS/Core/core_cm3.h ****  * The returned priority value can be used for NVIC_SetPriority(...) function
1633:./.driver/CMSIS/Core/core_cm3.h ****  */
1634:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1635:./.driver/CMSIS/Core/core_cm3.h **** {
1636:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1637:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t PreemptPriorityBits;
1638:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t SubPriorityBits;
1639:./.driver/CMSIS/Core/core_cm3.h **** 
1640:./.driver/CMSIS/Core/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1641:./.driver/CMSIS/Core/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1642:./.driver/CMSIS/Core/core_cm3.h ****  
1643:./.driver/CMSIS/Core/core_cm3.h ****   return (
1644:./.driver/CMSIS/Core/core_cm3.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1645:./.driver/CMSIS/Core/core_cm3.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1646:./.driver/CMSIS/Core/core_cm3.h ****          );
1647:./.driver/CMSIS/Core/core_cm3.h **** }
1648:./.driver/CMSIS/Core/core_cm3.h **** 
1649:./.driver/CMSIS/Core/core_cm3.h **** 
1650:./.driver/CMSIS/Core/core_cm3.h **** /**
1651:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Decode the priority of an interrupt
1652:./.driver/CMSIS/Core/core_cm3.h ****  *
1653:./.driver/CMSIS/Core/core_cm3.h ****  * @param  Priority           The priority for the interrupt
1654:./.driver/CMSIS/Core/core_cm3.h ****  * @param  PriorityGroup      The used priority group
1655:./.driver/CMSIS/Core/core_cm3.h ****  * @param  pPreemptPriority   The preemptive priority value (starting from 0)
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 32


1656:./.driver/CMSIS/Core/core_cm3.h ****  * @param  pSubPriority       The sub priority value (starting from 0)
1657:./.driver/CMSIS/Core/core_cm3.h ****  *
1658:./.driver/CMSIS/Core/core_cm3.h ****  * Decode an interrupt priority value with the given priority group to 
1659:./.driver/CMSIS/Core/core_cm3.h ****  * preemptive priority value and sub priority value.
1660:./.driver/CMSIS/Core/core_cm3.h ****  * In case of a conflict between priority grouping and available
1661:./.driver/CMSIS/Core/core_cm3.h ****  * priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1662:./.driver/CMSIS/Core/core_cm3.h ****  *
1663:./.driver/CMSIS/Core/core_cm3.h ****  * The priority value can be retrieved with NVIC_GetPriority(...) function
1664:./.driver/CMSIS/Core/core_cm3.h ****  */
1665:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1666:./.driver/CMSIS/Core/core_cm3.h **** {
1667:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1668:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t PreemptPriorityBits;
1669:./.driver/CMSIS/Core/core_cm3.h ****   uint32_t SubPriorityBits;
1670:./.driver/CMSIS/Core/core_cm3.h **** 
1671:./.driver/CMSIS/Core/core_cm3.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1672:./.driver/CMSIS/Core/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1673:./.driver/CMSIS/Core/core_cm3.h ****   
1674:./.driver/CMSIS/Core/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1675:./.driver/CMSIS/Core/core_cm3.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1676:./.driver/CMSIS/Core/core_cm3.h **** }
1677:./.driver/CMSIS/Core/core_cm3.h **** 
1678:./.driver/CMSIS/Core/core_cm3.h **** 
1679:./.driver/CMSIS/Core/core_cm3.h **** 
1680:./.driver/CMSIS/Core/core_cm3.h **** /* ##################################    SysTick function  ########################################
1681:./.driver/CMSIS/Core/core_cm3.h **** 
1682:./.driver/CMSIS/Core/core_cm3.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
1683:./.driver/CMSIS/Core/core_cm3.h **** 
1684:./.driver/CMSIS/Core/core_cm3.h **** /**
1685:./.driver/CMSIS/Core/core_cm3.h ****  * @brief  Initialize and start the SysTick counter and its interrupt.
1686:./.driver/CMSIS/Core/core_cm3.h ****  *
1687:./.driver/CMSIS/Core/core_cm3.h ****  * @param   ticks   number of ticks between two interrupts
1688:./.driver/CMSIS/Core/core_cm3.h ****  * @return  1 = failed, 0 = successful
1689:./.driver/CMSIS/Core/core_cm3.h ****  *
1690:./.driver/CMSIS/Core/core_cm3.h ****  * Initialise the system tick timer and its interrupt and start the
1691:./.driver/CMSIS/Core/core_cm3.h ****  * system tick timer / counter in free running mode to generate 
1692:./.driver/CMSIS/Core/core_cm3.h ****  * periodical interrupts.
1693:./.driver/CMSIS/Core/core_cm3.h ****  */
1694:./.driver/CMSIS/Core/core_cm3.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1695:./.driver/CMSIS/Core/core_cm3.h **** { 
 111              		.loc 1 1695 1
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 8
 114              		@ frame_needed = 1, uses_anonymous_args = 0
 115 0000 80B5     		push	{r7, lr}
 116              	.LCFI6:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 7, -8
 119              		.cfi_offset 14, -4
 120 0002 82B0     		sub	sp, sp, #8
 121              	.LCFI7:
 122              		.cfi_def_cfa_offset 16
 123 0004 00AF     		add	r7, sp, #0
 124              	.LCFI8:
 125              		.cfi_def_cfa_register 7
 126 0006 7860     		str	r0, [r7, #4]
1696:./.driver/CMSIS/Core/core_cm3.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 33


 127              		.loc 1 1696 6
 128 0008 7B68     		ldr	r3, [r7, #4]
 129 000a B3F1807F 		cmp	r3, #16777216
 130 000e 01D3     		bcc	.L8
 131              		.loc 1 1696 48 discriminator 1
 132 0010 0123     		movs	r3, #1
 133 0012 11E0     		b	.L9
 134              	.L8:
1697:./.driver/CMSIS/Core/core_cm3.h ****                                                                
1698:./.driver/CMSIS/Core/core_cm3.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 135              		.loc 1 1698 27
 136 0014 7B68     		ldr	r3, [r7, #4]
 137 0016 23F07F43 		bic	r3, r3, #-16777216
 138              		.loc 1 1698 10
 139 001a 094A     		ldr	r2, .L10
 140              		.loc 1 1698 54
 141 001c 013B     		subs	r3, r3, #1
 142              		.loc 1 1698 18
 143 001e 5360     		str	r3, [r2, #4]
1699:./.driver/CMSIS/Core/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
 144              		.loc 1 1699 3
 145 0020 0F21     		movs	r1, #15
 146 0022 4FF0FF30 		mov	r0, #-1
 147 0026 FFF7FEFF 		bl	NVIC_SetPriority
1700:./.driver/CMSIS/Core/core_cm3.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 148              		.loc 1 1700 10
 149 002a 054B     		ldr	r3, .L10
 150              		.loc 1 1700 18
 151 002c 0022     		movs	r2, #0
 152 002e 9A60     		str	r2, [r3, #8]
1701:./.driver/CMSIS/Core/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk | 
 153              		.loc 1 1701 10
 154 0030 034B     		ldr	r3, .L10
 155              		.loc 1 1701 18
 156 0032 0722     		movs	r2, #7
 157 0034 1A60     		str	r2, [r3]
1702:./.driver/CMSIS/Core/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   | 
1703:./.driver/CMSIS/Core/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1704:./.driver/CMSIS/Core/core_cm3.h ****   return (0);                                                  /* Function successful */
 158              		.loc 1 1704 10
 159 0036 0023     		movs	r3, #0
 160              	.L9:
1705:./.driver/CMSIS/Core/core_cm3.h **** }
 161              		.loc 1 1705 1
 162 0038 1846     		mov	r0, r3
 163 003a 0837     		adds	r7, r7, #8
 164              	.LCFI9:
 165              		.cfi_def_cfa_offset 8
 166 003c BD46     		mov	sp, r7
 167              	.LCFI10:
 168              		.cfi_def_cfa_register 13
 169              		@ sp needed
 170 003e 80BD     		pop	{r7, pc}
 171              	.L11:
 172              		.align	2
 173              	.L10:
 174 0040 10E000E0 		.word	-536813552
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 34


 175              		.cfi_endproc
 176              	.LFE24:
 178              		.global	systemticks
 179              		.section	.bss.systemticks,"aw",%nobits
 180              		.align	2
 183              	systemticks:
 184 0000 00000000 		.space	4
 185              		.global	is_tick
 186              		.section	.bss.is_tick,"aw",%nobits
 189              	is_tick:
 190 0000 00       		.space	1
 191              		.global	logout_timeout
 192              		.section	.bss.logout_timeout,"aw",%nobits
 193              		.align	2
 196              	logout_timeout:
 197 0000 0000     		.space	2
 198              		.global	me_address
 199              		.section	.data.me_address,"aw"
 202              	me_address:
 203 0000 01       		.byte	1
 204              		.global	src_address
 205              		.section	.bss.src_address,"aw",%nobits
 208              	src_address:
 209 0000 00       		.space	1
 210              		.global	dst_address
 211              		.section	.bss.dst_address,"aw",%nobits
 214              	dst_address:
 215 0000 00       		.space	1
 216              		.section	.rodata
 217              		.align	2
 218              	.LC0:
 219 0000 73746D33 		.ascii	"stm32f10x  \000"
 219      32663130 
 219      78202000 
 220              		.section	.text.system_init,"ax",%progbits
 221              		.align	1
 222              		.global	system_init
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	system_init:
 228              	.LFB33:
 229              		.file 2 "./system/system.c"
   1:./system/system.c **** /**
   2:./system/system.c ****  * @brief system.c
   3:./system/system.c ****  *
   4:./system/system.c ****  * @param student: Sameer Almaldein
   5:./system/system.c ****  * @param ID: 679699
   6:./system/system.c ****  * @param University TU-Chemnitz
   7:./system/system.c ****  * @param Master : ASE(Automotive Software Engineering )
   8:./system/system.c ****  */ 
   9:./system/system.c **** 
  10:./system/system.c **** //********************************************************************************************
  11:./system/system.c **** //
  12:./system/system.c **** // including header  files
  13:./system/system.c **** //
  14:./system/system.c **** //********************************************************************************************
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 35


  15:./system/system.c ****  #include "init.h"
  16:./system/system.c **** //********************************************************************************************
  17:./system/system.c **** //
  18:./system/system.c **** // Global variables 
  19:./system/system.c **** //
  20:./system/system.c **** //********************************************************************************************
  21:./system/system.c **** uint32_t systemticks=0;
  22:./system/system.c **** uint8_t  is_tick=0;
  23:./system/system.c **** minute_t logout_timeout;
  24:./system/system.c **** 
  25:./system/system.c **** uint8_t me_address=1; 
  26:./system/system.c **** uint8_t src_address=0 ;
  27:./system/system.c **** uint8_t dst_address=0; 
  28:./system/system.c **** //********************************************************************************************
  29:./system/system.c **** //
  30:./system/system.c **** // Method definitions
  31:./system/system.c **** //
  32:./system/system.c **** //********************************************************************************************
  33:./system/system.c **** void system_init(void)
  34:./system/system.c **** {
 230              		.loc 2 34 1
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 1, uses_anonymous_args = 0
 234 0000 80B5     		push	{r7, lr}
 235              	.LCFI11:
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 7, -8
 238              		.cfi_offset 14, -4
 239 0002 00AF     		add	r7, sp, #0
 240              	.LCFI12:
 241              		.cfi_def_cfa_register 7
  35:./system/system.c **** 
  36:./system/system.c **** //********************************************************************************************
  37:./system/system.c **** //
  38:./system/system.c **** //  NVIC Global Interrupts Priority Group
  39:./system/system.c **** //
  40:./system/system.c **** //********************************************************************************************
  41:./system/system.c ****   NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0); 
 242              		.loc 2 41 3
 243 0004 4FF4E060 		mov	r0, #1792
 244 0008 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
  42:./system/system.c **** //********************************************************************************************
  43:./system/system.c **** //
  44:./system/system.c **** //  Configure SysTick  and  other clock module
  45:./system/system.c **** //
  46:./system/system.c **** //
  47:./system/system.c **** //********************************************************************************************
  48:./system/system.c ****     //Configure SysTick Timer interrupt for 100 uS micro second
  49:./system/system.c ****     if(SysTick_Config(SystemCoreClock/100000)) while(1);	 
 245              		.loc 2 49 8
 246 000c 344B     		ldr	r3, .L15
 247 000e 1B68     		ldr	r3, [r3]
 248 0010 5B09     		lsrs	r3, r3, #5
 249 0012 344A     		ldr	r2, .L15+4
 250 0014 A2FB0323 		umull	r2, r3, r2, r3
 251 0018 DB09     		lsrs	r3, r3, #7
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 36


 252 001a 1846     		mov	r0, r3
 253 001c FFF7FEFF 		bl	SysTick_Config
 254 0020 0346     		mov	r3, r0
 255              		.loc 2 49 7
 256 0022 002B     		cmp	r3, #0
 257 0024 00D0     		beq	.L13
 258              	.L14:
 259              		.loc 2 49 53 discriminator 1
 260 0026 FEE7     		b	.L14
 261              	.L13:
  50:./system/system.c **** 
  51:./system/system.c ****     systemticks=0;
 262              		.loc 2 51 16
 263 0028 2F4B     		ldr	r3, .L15+8
 264 002a 0022     		movs	r2, #0
 265 002c 1A60     		str	r2, [r3]
  52:./system/system.c ****     is_tick=0;
 266              		.loc 2 52 12
 267 002e 2F4B     		ldr	r3, .L15+12
 268 0030 0022     		movs	r2, #0
 269 0032 1A70     		strb	r2, [r3]
  53:./system/system.c ****     logout_timeout.sec=5;
 270              		.loc 2 53 23
 271 0034 2E4B     		ldr	r3, .L15+16
 272 0036 0522     		movs	r2, #5
 273 0038 1A70     		strb	r2, [r3]
  54:./system/system.c ****     logout_timeout.min=0;
 274              		.loc 2 54 23
 275 003a 2D4B     		ldr	r3, .L15+16
 276 003c 0022     		movs	r2, #0
 277 003e 5A70     		strb	r2, [r3, #1]
  55:./system/system.c **** //********************************************************************************************
  56:./system/system.c **** //
  57:./system/system.c **** //  Configure RCC clock  for other peripherals module
  58:./system/system.c **** //  mainly for GPIOx and AFIO
  59:./system/system.c **** //
  60:./system/system.c **** //********************************************************************************************
  61:./system/system.c **** 
  62:./system/system.c **** 	// Enable peripheral clocks
  63:./system/system.c ****    	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA,ENABLE);
 278              		.loc 2 63 5
 279 0040 0121     		movs	r1, #1
 280 0042 0420     		movs	r0, #4
 281 0044 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  64:./system/system.c **** 	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB,ENABLE);
 282              		.loc 2 64 4
 283 0048 0121     		movs	r1, #1
 284 004a 0820     		movs	r0, #8
 285 004c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  65:./system/system.c **** 	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOC,ENABLE);
 286              		.loc 2 65 4
 287 0050 0121     		movs	r1, #1
 288 0052 1020     		movs	r0, #16
 289 0054 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  66:./system/system.c **** 	  RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOD,ENABLE);
 290              		.loc 2 66 4
 291 0058 0121     		movs	r1, #1
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 37


 292 005a 2020     		movs	r0, #32
 293 005c FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  67:./system/system.c **** 	 RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO,ENABLE);
 294              		.loc 2 67 3
 295 0060 0121     		movs	r1, #1
 296 0062 0120     		movs	r0, #1
 297 0064 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
  68:./system/system.c **** 
  69:./system/system.c **** 	 TimingDelay=0; 
 298              		.loc 2 69 14
 299 0068 224B     		ldr	r3, .L15+20
 300 006a 0022     		movs	r2, #0
 301 006c 1A60     		str	r2, [r3]
  70:./system/system.c ****  
  71:./system/system.c **** //********************************************************************************************
  72:./system/system.c **** //
  73:./system/system.c **** //  the GPIO Module Initialize
  74:./system/system.c **** //
  75:./system/system.c **** //********************************************************************************************    
  76:./system/system.c **** 
  77:./system/system.c ****    blink_init();
 302              		.loc 2 77 4
 303 006e FFF7FEFF 		bl	blink_init
  78:./system/system.c ****    pilot_init();
 304              		.loc 2 78 4
 305 0072 FFF7FEFF 		bl	pilot_init
  79:./system/system.c ****    rly_init();
 306              		.loc 2 79 4
 307 0076 FFF7FEFF 		bl	rly_init
  80:./system/system.c ****    pilots.val=0xff;
 308              		.loc 2 80 14
 309 007a 1F4B     		ldr	r3, .L15+24
 310 007c FF22     		movs	r2, #255
 311 007e 1A70     		strb	r2, [r3]
  81:./system/system.c ****    relays.val=0;
 312              		.loc 2 81 14
 313 0080 1E4B     		ldr	r3, .L15+28
 314 0082 0022     		movs	r2, #0
 315 0084 1A70     		strb	r2, [r3]
  82:./system/system.c ****    pilot_write(pilots.val); 
 316              		.loc 2 82 4
 317 0086 1C4B     		ldr	r3, .L15+24
 318 0088 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 319 008a 1846     		mov	r0, r3
 320 008c FFF7FEFF 		bl	pilot_write
  83:./system/system.c ****    rly_write(relays.val);
 321              		.loc 2 83 4
 322 0090 1A4B     		ldr	r3, .L15+28
 323 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 324 0094 1846     		mov	r0, r3
 325 0096 FFF7FEFF 		bl	rly_write
  84:./system/system.c **** 
  85:./system/system.c ****    blink_update=0;
 326              		.loc 2 85 16
 327 009a 194B     		ldr	r3, .L15+32
 328 009c 0022     		movs	r2, #0
 329 009e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 38


  86:./system/system.c **** //********************************************************************************************
  87:./system/system.c **** //
  88:./system/system.c **** //  Keypad Module Initialize
  89:./system/system.c **** //
  90:./system/system.c **** //********************************************************************************************
  91:./system/system.c ****     keypad_init(0xfc);
 330              		.loc 2 91 5
 331 00a0 FC20     		movs	r0, #252
 332 00a2 FFF7FEFF 		bl	keypad_init
  92:./system/system.c **** //********************************************************************************************
  93:./system/system.c **** //
  94:./system/system.c **** //  character lcd module
  95:./system/system.c **** //
  96:./system/system.c **** //********************************************************************************************
  97:./system/system.c ****     lcd_init();
 333              		.loc 2 97 5
 334 00a6 FFF7FEFF 		bl	lcd_init
  98:./system/system.c **** 	  lcd_refresh();
 335              		.loc 2 98 4
 336 00aa FFF7FEFF 		bl	lcd_refresh
  99:./system/system.c ****     lcd_print_xy(0,0,"stm32f10x  ");
 337              		.loc 2 99 5
 338 00ae 154A     		ldr	r2, .L15+36
 339 00b0 0021     		movs	r1, #0
 340 00b2 0020     		movs	r0, #0
 341 00b4 FFF7FEFF 		bl	lcd_print_xy
 100:./system/system.c ****     lcd_update=0;
 342              		.loc 2 100 15
 343 00b8 134B     		ldr	r3, .L15+40
 344 00ba 0022     		movs	r2, #0
 345 00bc 1A70     		strb	r2, [r3]
 101:./system/system.c **** //********************************************************************************************
 102:./system/system.c **** //
 103:./system/system.c **** //  Configure Timer module
 104:./system/system.c **** //
 105:./system/system.c **** //********************************************************************************************
 106:./system/system.c ****     //TIM2_init();
 107:./system/system.c ****     TIM3_init();
 346              		.loc 2 107 5
 347 00be FFF7FEFF 		bl	TIM3_init
 108:./system/system.c **** 
 109:./system/system.c **** //********************************************************************************************
 110:./system/system.c **** //
 111:./system/system.c **** //  Configure USART module
 112:./system/system.c **** //
 113:./system/system.c **** //********************************************************************************************
 114:./system/system.c ****     //USART1_init();
 115:./system/system.c ****     uart_init(USART1);
 348              		.loc 2 115 5
 349 00c2 1248     		ldr	r0, .L15+44
 350 00c4 FFF7FEFF 		bl	uart_init
 116:./system/system.c **** //********************************************************************************************
 117:./system/system.c **** //
 118:./system/system.c **** //  Configure I2c module
 119:./system/system.c **** //
 120:./system/system.c **** //********************************************************************************************
 121:./system/system.c **** 	/* Initialize I2C */
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 39


 122:./system/system.c ****   i2c_init_std(MPU6050_I2C,MPU6050_I2C_CLOCK,0x20);
 351              		.loc 2 122 3
 352 00c8 2022     		movs	r2, #32
 353 00ca 1149     		ldr	r1, .L15+48
 354 00cc 1148     		ldr	r0, .L15+52
 355 00ce FFF7FEFF 		bl	i2c_init_std
 123:./system/system.c **** 
 124:./system/system.c **** //********************************************************************************************
 125:./system/system.c **** //
 126:./system/system.c **** //  Configure  module
 127:./system/system.c **** //
 128:./system/system.c **** //********************************************************************************************
 129:./system/system.c ****   system_tasks_init();
 356              		.loc 2 129 3
 357 00d2 FFF7FEFF 		bl	system_tasks_init
 130:./system/system.c ****    is_tick=1;
 358              		.loc 2 130 11
 359 00d6 054B     		ldr	r3, .L15+12
 360 00d8 0122     		movs	r2, #1
 361 00da 1A70     		strb	r2, [r3]
 131:./system/system.c **** }
 362              		.loc 2 131 1
 363 00dc 00BF     		nop
 364 00de 80BD     		pop	{r7, pc}
 365              	.L16:
 366              		.align	2
 367              	.L15:
 368 00e0 00000000 		.word	SystemCoreClock
 369 00e4 C55A7C0A 		.word	175921861
 370 00e8 00000000 		.word	systemticks
 371 00ec 00000000 		.word	is_tick
 372 00f0 00000000 		.word	logout_timeout
 373 00f4 00000000 		.word	TimingDelay
 374 00f8 00000000 		.word	pilots
 375 00fc 00000000 		.word	relays
 376 0100 00000000 		.word	blink_update
 377 0104 00000000 		.word	.LC0
 378 0108 00000000 		.word	lcd_update
 379 010c 00380140 		.word	1073821696
 380 0110 801A0600 		.word	400000
 381 0114 00540040 		.word	1073763328
 382              		.cfi_endproc
 383              	.LFE33:
 385              		.section	.text.system_run,"ax",%progbits
 386              		.align	1
 387              		.global	system_run
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	system_run:
 393              	.LFB34:
 132:./system/system.c **** //--------------------------------------------------------------------------------------------
 133:./system/system.c **** void system_run(void)
 134:./system/system.c **** {
 394              		.loc 2 134 1
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 40


 397              		@ frame_needed = 1, uses_anonymous_args = 0
 398 0000 80B5     		push	{r7, lr}
 399              	.LCFI13:
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 7, -8
 402              		.cfi_offset 14, -4
 403 0002 00AF     		add	r7, sp, #0
 404              	.LCFI14:
 405              		.cfi_def_cfa_register 7
 135:./system/system.c ****  
 136:./system/system.c ****  // Task1 to read  external analog voltage
 137:./system/system.c ****   //adc_task();	
 138:./system/system.c **** 
 139:./system/system.c **** // Task2 to scan keypad
 140:./system/system.c ****   keypad_task();	
 406              		.loc 2 140 3
 407 0004 FFF7FEFF 		bl	keypad_task
 141:./system/system.c **** 
 142:./system/system.c **** // Task3 to read input buffer
 143:./system/system.c ****   //inbuf_task();
 144:./system/system.c **** 
 145:./system/system.c **** // Task3 to read MPU : I2C Bus 
 146:./system/system.c **** if(mpu_settings.acq_run)//mpu_acq_run)
 408              		.loc 2 146 16
 409 0008 064B     		ldr	r3, .L19
 410 000a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 411              		.loc 2 146 3
 412 000c 002B     		cmp	r3, #0
 413 000e 01D0     		beq	.L18
 147:./system/system.c ****     mpu6050_task();	
 414              		.loc 2 147 5
 415 0010 FFF7FEFF 		bl	mpu6050_task
 416              	.L18:
 148:./system/system.c **** 
 149:./system/system.c ****  // Task4 to read uart buffer
 150:./system/system.c ****    uart_task();	
 417              		.loc 2 150 4
 418 0014 FFF7FEFF 		bl	uart_task
 151:./system/system.c **** 
 152:./system/system.c ****  // Task5 to update lcd buffer
 153:./system/system.c ****   lcd_task();
 419              		.loc 2 153 3
 420 0018 FFF7FEFF 		bl	lcd_task
 154:./system/system.c **** 
 155:./system/system.c **** // Task6 to real time clock to refresh the whole system
 156:./system/system.c ****    rtc_task();    
 421              		.loc 2 156 4
 422 001c FFF7FEFF 		bl	rtc_task
 157:./system/system.c **** 
 158:./system/system.c **** }
 423              		.loc 2 158 1
 424 0020 00BF     		nop
 425 0022 80BD     		pop	{r7, pc}
 426              	.L20:
 427              		.align	2
 428              	.L19:
 429 0024 00000000 		.word	mpu_settings
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 41


 430              		.cfi_endproc
 431              	.LFE34:
 433              		.section	.text.system_ticks,"ax",%progbits
 434              		.align	1
 435              		.global	system_ticks
 436              		.syntax unified
 437              		.thumb
 438              		.thumb_func
 440              	system_ticks:
 441              	.LFB35:
 159:./system/system.c **** //--------------------------------------------------------------------------------------------
 160:./system/system.c **** void system_ticks(void)
 161:./system/system.c **** {
 442              		.loc 2 161 1
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 1, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 447 0000 80B4     		push	{r7}
 448              	.LCFI15:
 449              		.cfi_def_cfa_offset 4
 450              		.cfi_offset 7, -4
 451 0002 00AF     		add	r7, sp, #0
 452              	.LCFI16:
 453              		.cfi_def_cfa_register 7
 162:./system/system.c **** // keypad task tick
 163:./system/system.c ****   if(keypad_state==KEYPAD_WAIT)
 454              		.loc 2 163 18
 455 0004 134B     		ldr	r3, .L27
 456 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 457              		.loc 2 163 5
 458 0008 002B     		cmp	r3, #0
 459 000a 04D1     		bne	.L22
 164:./system/system.c ****      keypad_ticks++;
 460              		.loc 2 164 18
 461 000c 124B     		ldr	r3, .L27+4
 462 000e 1B68     		ldr	r3, [r3]
 463 0010 0133     		adds	r3, r3, #1
 464 0012 114A     		ldr	r2, .L27+4
 465 0014 1360     		str	r3, [r2]
 466              	.L22:
 165:./system/system.c **** 
 166:./system/system.c **** // mpu task tick
 167:./system/system.c ****   if(mpu_state==MPU_WAIT)
 467              		.loc 2 167 15
 468 0016 114B     		ldr	r3, .L27+8
 469 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 470              		.loc 2 167 5
 471 001a 002B     		cmp	r3, #0
 472 001c 04D1     		bne	.L23
 168:./system/system.c ****       mpu_ticks++;
 473              		.loc 2 168 16
 474 001e 104B     		ldr	r3, .L27+12
 475 0020 1B68     		ldr	r3, [r3]
 476 0022 0133     		adds	r3, r3, #1
 477 0024 0E4A     		ldr	r2, .L27+12
 478 0026 1360     		str	r3, [r2]
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 42


 479              	.L23:
 169:./system/system.c **** 
 170:./system/system.c **** // keypad debounce tick
 171:./system/system.c ****   if(keypad_state==KEYPAD_DEBOUNCE)
 480              		.loc 2 171 18
 481 0028 0A4B     		ldr	r3, .L27
 482 002a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 483              		.loc 2 171 5
 484 002c 022B     		cmp	r3, #2
 485 002e 04D1     		bne	.L24
 172:./system/system.c ****       keypad_debounce_cnt++;
 486              		.loc 2 172 26
 487 0030 0C4B     		ldr	r3, .L27+16
 488 0032 1B68     		ldr	r3, [r3]
 489 0034 0133     		adds	r3, r3, #1
 490 0036 0B4A     		ldr	r2, .L27+16
 491 0038 1360     		str	r3, [r2]
 492              	.L24:
 173:./system/system.c **** 
 174:./system/system.c **** // rtc task tick
 175:./system/system.c ****   if(rtc_state==RTC_WAIT)
 493              		.loc 2 175 15
 494 003a 0B4B     		ldr	r3, .L27+20
 495 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 496              		.loc 2 175 5
 497 003e 002B     		cmp	r3, #0
 498 0040 04D1     		bne	.L26
 176:./system/system.c ****      rtc_ticks++;
 499              		.loc 2 176 15
 500 0042 0A4B     		ldr	r3, .L27+24
 501 0044 1B68     		ldr	r3, [r3]
 502 0046 0133     		adds	r3, r3, #1
 503 0048 084A     		ldr	r2, .L27+24
 504 004a 1360     		str	r3, [r2]
 505              	.L26:
 177:./system/system.c **** 
 178:./system/system.c **** }
 506              		.loc 2 178 1
 507 004c 00BF     		nop
 508 004e BD46     		mov	sp, r7
 509              	.LCFI17:
 510              		.cfi_def_cfa_register 13
 511              		@ sp needed
 512 0050 80BC     		pop	{r7}
 513              	.LCFI18:
 514              		.cfi_restore 7
 515              		.cfi_def_cfa_offset 0
 516 0052 7047     		bx	lr
 517              	.L28:
 518              		.align	2
 519              	.L27:
 520 0054 00000000 		.word	keypad_state
 521 0058 00000000 		.word	keypad_ticks
 522 005c 00000000 		.word	mpu_state
 523 0060 00000000 		.word	mpu_ticks
 524 0064 00000000 		.word	keypad_debounce_cnt
 525 0068 00000000 		.word	rtc_state
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 43


 526 006c 00000000 		.word	rtc_ticks
 527              		.cfi_endproc
 528              	.LFE35:
 530              		.section	.text.system_tasks_init,"ax",%progbits
 531              		.align	1
 532              		.global	system_tasks_init
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	system_tasks_init:
 538              	.LFB36:
 179:./system/system.c **** //--------------------------------------------------------------------------------------------
 180:./system/system.c **** void system_tasks_init(void)
 181:./system/system.c **** {
 539              		.loc 2 181 1
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              	.LCFI19:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 00AF     		add	r7, sp, #0
 549              	.LCFI20:
 550              		.cfi_def_cfa_register 7
 182:./system/system.c ****   keypad_state=0;
 551              		.loc 2 182 15
 552 0004 124B     		ldr	r3, .L30
 553 0006 0022     		movs	r2, #0
 554 0008 1A70     		strb	r2, [r3]
 183:./system/system.c ****   keypad_ticks=0;
 555              		.loc 2 183 15
 556 000a 124B     		ldr	r3, .L30+4
 557 000c 0022     		movs	r2, #0
 558 000e 1A60     		str	r2, [r3]
 184:./system/system.c ****   keypad_debounce_cnt=0;
 559              		.loc 2 184 22
 560 0010 114B     		ldr	r3, .L30+8
 561 0012 0022     		movs	r2, #0
 562 0014 1A60     		str	r2, [r3]
 185:./system/system.c ****  
 186:./system/system.c ****   mpu_state=0;
 563              		.loc 2 186 12
 564 0016 114B     		ldr	r3, .L30+12
 565 0018 0022     		movs	r2, #0
 566 001a 1A70     		strb	r2, [r3]
 187:./system/system.c ****   mpu_ticks=0;
 567              		.loc 2 187 12
 568 001c 104B     		ldr	r3, .L30+16
 569 001e 0022     		movs	r2, #0
 570 0020 1A60     		str	r2, [r3]
 188:./system/system.c ****  
 189:./system/system.c ****   
 190:./system/system.c ****   lcd_state=0;
 571              		.loc 2 190 12
 572 0022 104B     		ldr	r3, .L30+20
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 44


 573 0024 0022     		movs	r2, #0
 574 0026 1A70     		strb	r2, [r3]
 191:./system/system.c ****   lcd_ticks=0;
 575              		.loc 2 191 12
 576 0028 0F4B     		ldr	r3, .L30+24
 577 002a 0022     		movs	r2, #0
 578 002c 1A60     		str	r2, [r3]
 192:./system/system.c ****  
 193:./system/system.c ****   pilot_state=0;
 579              		.loc 2 193 14
 580 002e 0F4B     		ldr	r3, .L30+28
 581 0030 0022     		movs	r2, #0
 582 0032 1A70     		strb	r2, [r3]
 194:./system/system.c ****   pilot_ticks=0;
 583              		.loc 2 194 14
 584 0034 0E4B     		ldr	r3, .L30+32
 585 0036 0022     		movs	r2, #0
 586 0038 1A60     		str	r2, [r3]
 195:./system/system.c ****   
 196:./system/system.c ****   rtc_state=0;
 587              		.loc 2 196 12
 588 003a 0E4B     		ldr	r3, .L30+36
 589 003c 0022     		movs	r2, #0
 590 003e 1A70     		strb	r2, [r3]
 197:./system/system.c ****   rtc_ticks=0;  
 591              		.loc 2 197 12
 592 0040 0D4B     		ldr	r3, .L30+40
 593 0042 0022     		movs	r2, #0
 594 0044 1A60     		str	r2, [r3]
 198:./system/system.c **** }
 595              		.loc 2 198 1
 596 0046 00BF     		nop
 597 0048 BD46     		mov	sp, r7
 598              	.LCFI21:
 599              		.cfi_def_cfa_register 13
 600              		@ sp needed
 601 004a 80BC     		pop	{r7}
 602              	.LCFI22:
 603              		.cfi_restore 7
 604              		.cfi_def_cfa_offset 0
 605 004c 7047     		bx	lr
 606              	.L31:
 607 004e 00BF     		.align	2
 608              	.L30:
 609 0050 00000000 		.word	keypad_state
 610 0054 00000000 		.word	keypad_ticks
 611 0058 00000000 		.word	keypad_debounce_cnt
 612 005c 00000000 		.word	mpu_state
 613 0060 00000000 		.word	mpu_ticks
 614 0064 00000000 		.word	lcd_state
 615 0068 00000000 		.word	lcd_ticks
 616 006c 00000000 		.word	pilot_state
 617 0070 00000000 		.word	pilot_ticks
 618 0074 00000000 		.word	rtc_state
 619 0078 00000000 		.word	rtc_ticks
 620              		.cfi_endproc
 621              	.LFE36:
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 45


 623              		.section	.text.system_rtc,"ax",%progbits
 624              		.align	1
 625              		.global	system_rtc
 626              		.syntax unified
 627              		.thumb
 628              		.thumb_func
 630              	system_rtc:
 631              	.LFB37:
 199:./system/system.c **** //--------------------------------------------------------------------------------------------
 200:./system/system.c **** void system_rtc(void)
 201:./system/system.c **** {
 632              		.loc 2 201 1
 633              		.cfi_startproc
 634              		@ args = 0, pretend = 0, frame = 0
 635              		@ frame_needed = 1, uses_anonymous_args = 0
 636 0000 80B5     		push	{r7, lr}
 637              	.LCFI23:
 638              		.cfi_def_cfa_offset 8
 639              		.cfi_offset 7, -8
 640              		.cfi_offset 14, -4
 641 0002 00AF     		add	r7, sp, #0
 642              	.LCFI24:
 643              		.cfi_def_cfa_register 7
 202:./system/system.c ****     pilot_write(pilots.val);
 644              		.loc 2 202 5
 645 0004 034B     		ldr	r3, .L33
 646 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 647 0008 1846     		mov	r0, r3
 648 000a FFF7FEFF 		bl	pilot_write
 203:./system/system.c **** 	//lcd_refresh();
 204:./system/system.c **** 	
 205:./system/system.c **** 	//lcd_print_double_xy_str(0,0,"t1:",t1,2);
 206:./system/system.c ****     //lcd_print_double_xy_str(0,1,"t2:",t2,2);
 207:./system/system.c **** 
 208:./system/system.c **** 	//lcd_print_uint32_xy(10,0,systemticks,10);
 209:./system/system.c **** 	//lcd.print(0,1,SystemCoreClock);
 210:./system/system.c **** 
 211:./system/system.c **** }
 649              		.loc 2 211 1
 650 000e 00BF     		nop
 651 0010 80BD     		pop	{r7, pc}
 652              	.L34:
 653 0012 00BF     		.align	2
 654              	.L33:
 655 0014 00000000 		.word	pilots
 656              		.cfi_endproc
 657              	.LFE37:
 659              		.text
 660              	.Letext0:
 661              		.file 3 "./.driver/CMSIS/Device/STM32F10x/stm32f10x.h"
 662              		.file 4 "c:\\arm-tool\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_t
 663              		.file 5 "c:\\arm-tool\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 664              		.file 6 "./basic/time.h"
 665              		.file 7 "./mpu6050/mpu6050.h"
 666              		.file 8 "./.driver/CMSIS/Device/STM32F10x/system_stm32f10x.h"
 667              		.file 9 "./system/system-task.h"
 668              		.file 10 "./system/system.h"
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 46


 669              		.file 11 "./init/init.h"
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 system.c
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:18     .text.NVIC_SetPriority:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:23     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:98     .text.NVIC_SetPriority:0000004c $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:104    .text.SysTick_Config:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:109    .text.SysTick_Config:00000000 SysTick_Config
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:174    .text.SysTick_Config:00000040 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:183    .bss.systemticks:00000000 systemticks
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:180    .bss.systemticks:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:189    .bss.is_tick:00000000 is_tick
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:190    .bss.is_tick:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:196    .bss.logout_timeout:00000000 logout_timeout
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:193    .bss.logout_timeout:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:202    .data.me_address:00000000 me_address
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:208    .bss.src_address:00000000 src_address
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:209    .bss.src_address:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:214    .bss.dst_address:00000000 dst_address
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:215    .bss.dst_address:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:217    .rodata:00000000 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:221    .text.system_init:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:227    .text.system_init:00000000 system_init
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:537    .text.system_tasks_init:00000000 system_tasks_init
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:368    .text.system_init:000000e0 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:386    .text.system_run:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:392    .text.system_run:00000000 system_run
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:429    .text.system_run:00000024 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:434    .text.system_ticks:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:440    .text.system_ticks:00000000 system_ticks
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:520    .text.system_ticks:00000054 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:531    .text.system_tasks_init:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:609    .text.system_tasks_init:00000050 $d
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:624    .text.system_rtc:00000000 $t
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:630    .text.system_rtc:00000000 system_rtc
C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s:655    .text.system_rtc:00000014 $d
                           .group:00000000 wm4.0.f4779009c199947b70d43074c2c41c8e
                           .group:00000000 wm4.stm32f10x.h.50.d4f13d34ecdc4ac490487d4d35cb5131
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.525.b40cb5ee4fd40825ea8ccc10ea6f4722
                           .group:00000000 wm4.stm32f10x_adc.h.82.085dab8bb2bdf6609e97ee2fc7a88347
                           .group:00000000 wm4.stm32f10x_bkp.h.24.9f1bb2b1135ba72667dd3fcde11cf4b7
                           .group:00000000 wm4.stm32f10x_can.h.24.b871c380ea975c71825bf46cccde3c7a
                           .group:00000000 wm4.stm32f10x_cec.h.24.a1ee61cba6b8120b5bab40528e933770
                           .group:00000000 wm4.stm32f10x_dac.h.24.39482d0fe30ddea181f0c79f49fb629e
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.24.f73145056e79bc5a93dd6677b2b33d54
                           .group:00000000 wm4.stm32f10x_dma.h.24.a48d4478db5b2956954d84bc5fd35ae1
                           .group:00000000 wm4.stm32f10x_exti.h.24.377f48157d7e463bb3841cf6c97a1c93
                           .group:00000000 wm4.stm32f10x_flash.h.24.877157533caf7ce4331c44a3d0ea5612
                           .group:00000000 wm4.stm32f10x_fsmc.h.24.0518485f192fab09dd5cfc912ded3186
                           .group:00000000 wm4.stm32f10x_gpio.h.24.b627ee324fedf5e3b8730fa015ea30de
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 48


                           .group:00000000 wm4.stm32f10x_i2c.h.24.8bc26b82f9e7563ca7234eabea47534c
                           .group:00000000 wm4.stm32f10x_iwdg.h.24.129c4cff233d2076aefd5fc4fbf5956b
                           .group:00000000 wm4.stm32f10x_pwr.h.24.98a178bf0c8fa18634174f1c1123c7bc
                           .group:00000000 wm4.stm32f10x_rcc.h.24.43948985157a0da383ddce718b66f782
                           .group:00000000 wm4.stm32f10x_rtc.h.24.496e77df0282a7f4dc79c6de18da3ecc
                           .group:00000000 wm4.stm32f10x_sdio.h.24.646055cc54873a75158b5d1015b409e6
                           .group:00000000 wm4.stm32f10x_spi.h.24.e7b2623920274a1745e534a7a7156e76
                           .group:00000000 wm4.stm32f10x_tim.h.24.24ac72f04686046a18ee9117ff7bba1f
                           .group:00000000 wm4.stm32f10x_usart.h.24.cf5f8d8e971fad2927ee799886f23b78
                           .group:00000000 wm4.stm32f10x_wwdg.h.24.7f7037b09db3a78d5a9de97b2cba748a
                           .group:00000000 wm4.misc.h.24.c54738789d48fd25c957e9d7c7349497
                           .group:00000000 wm4.stm32f10x.h.8349.9a0c7ea810a74ad6d06203f1a551aebb
                           .group:00000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:00000000 wm4.newlib.h.8.4679f89e52c9f69cd44f3a27cd28c759
                           .group:00000000 wm4.config.h.224.79362c3cdb280fe0b8d95bd0bc4d5c54
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.181.13772e73e5434e8cc4fafaaddad2b5da
                           .group:00000000 wm4.stddef.h.39.cf3ebec0bc8c9e3d2f276a64e0fe5e7a
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.32fd7d280fc2a40b0797abce5beaf6e3
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.reent.h.504.40d20ade344680fbcb6a0178bf7ae09e
                           .group:00000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.60a2ded7dae310b81f9d6907fe5e3dbf
                           .group:00000000 wm4.stdarg.h.31.3fa7b8f6daaa31edd1696c08c77f2a73
                           .group:00000000 wm4.stdalign.h.27.0aad28df4d66a8553430227d1bac48aa
                           .group:00000000 wm4.ctype.h.34.80f174baaec468e2eb1c07380b0b3287
                           .group:00000000 wm4.inttypes.h.14.b28deb26920e51e0da310220ef0f9003
                           .group:00000000 wm4.inttypes.h.28.c3e61b48c6ae3a7cb62609add2dd53d1
                           .group:00000000 wm4.math.h.13.4f4c30988c5d76b6bf30dd7e2791b7c6
                           .group:00000000 wm4.syslimits.h.34.de5cbd310098bc5895998b6bde577ed2
                           .group:00000000 wm4.limits.h.9.70fb0ada6f71b16202a66baaa6d8ea70
                           .group:00000000 wm4.limits.h.60.56a1ae353e2028a24298ec6463b8b593
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.basic.h.43.2d669d0e281f2a7583ad0da99046413d
                           .group:00000000 wm4.phy.h.43.a806668fd6b193a83e00fcf9e3814821
                           .group:00000000 wm4.structs.h.12.142e94c12fffe9b2bba6755d00a8ad91
ARM GAS  C:\Users\SAMEER~1.ALM\AppData\Local\Temp\ccDiUEK6.s 			page 49


                           .group:00000000 wm4.time.h.12.ca6eecf26198e1bc6166f71fd8292735
                           .group:00000000 wm4.initmacro.h.4.2927af5a543f65dade9f92f80a04dc35
                           .group:00000000 wm4.i2ccom.h.10.147b279fb90e839345ab35ddb589e0ce
                           .group:00000000 wm4.i2cstd.h.10.d432c3988f9748933a79fb991e070438
                           .group:00000000 wm4.i2c.h.24.666d2983f106290f51d8fe2e4e0034bc
                           .group:00000000 wm4.mpu6050.h.10.38cdb8b04d26be567bd69a6269d225c3
                           .group:00000000 wm4.uart.h.10.038a6d9ab9b8d6aefd66f3a92e73c3f1
                           .group:00000000 wm4.lcd.h.11.3a2e2f95e46d234fe99d1d3e8f20de18
                           .group:00000000 wm4.systemtask.h.12.296b6a27be8b79a110bf5281d2fc993a

UNDEFINED SYMBOLS
NVIC_PriorityGroupConfig
RCC_APB2PeriphClockCmd
blink_init
pilot_init
rly_init
pilot_write
rly_write
keypad_init
lcd_init
lcd_refresh
lcd_print_xy
TIM3_init
uart_init
i2c_init_std
SystemCoreClock
TimingDelay
pilots
relays
blink_update
lcd_update
keypad_task
mpu6050_task
uart_task
lcd_task
rtc_task
mpu_settings
keypad_state
keypad_ticks
mpu_state
mpu_ticks
keypad_debounce_cnt
rtc_state
rtc_ticks
lcd_state
lcd_ticks
pilot_state
pilot_ticks
