[2024-11-24 02:50:00.248563] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 02:50:00.248713] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 02:50:00.248871] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_4088_temp/
[2024-11-24 02:50:00.249140] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_2048.py
[2024-11-24 02:50:00.249861] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/
[2024-11-24 02:50:00.250116] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 02:50:00.251689] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:50:00.251934] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 02:50:00.252140] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:50:00.254229] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_4088_temp/
[2024-11-24 02:50:00.343034] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:50:00.881541] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 02:50:00.890015] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 02:50:00.899179] [openram.verify/<module>]: Initializing verify...
[2024-11-24 02:50:00.907507] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 02:50:00.907961] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:50:00.908026] |==============================================================================|
[2024-11-24 02:50:00.908067] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 02:50:00.908100] |=========                                                            =========|
[2024-11-24 02:50:00.908131] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 02:50:00.908160] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 02:50:00.908193] |=========            University of California Santa Cruz             =========|
[2024-11-24 02:50:00.908229] |=========                                                            =========|
[2024-11-24 02:50:00.908262] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 02:50:00.908293] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 02:50:00.908322] |=========                See LICENSE for license info                =========|
[2024-11-24 02:50:00.908355] |==============================================================================|
[2024-11-24 02:50:00.908396] ** Start: 11/24/2024 02:50:00
[2024-11-24 02:50:00.908436] Technology: freepdk45
[2024-11-24 02:50:00.908476] Total size: 65536 bits
[2024-11-24 02:50:00.908520] Word size: 32
Words: 2048
Banks: 1
[2024-11-24 02:50:00.908555] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-24 02:50:00.908585] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 02:50:00.908614] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 02:50:00.908643] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 02:50:00.908672] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 02:50:00.908701] Only generating nominal corner timing.
[2024-11-24 02:50:00.908735] Words per row: None
[2024-11-24 02:50:00.908776] Output files are: 
[2024-11-24 02:50:00.908817] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.lvs
[2024-11-24 02:50:00.908861] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.sp
[2024-11-24 02:50:00.908891] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.v
[2024-11-24 02:50:00.908941] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.lib
[2024-11-24 02:50:00.908973] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.py
[2024-11-24 02:50:00.909001] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.html
[2024-11-24 02:50:00.909029] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.log
[2024-11-24 02:50:00.909056] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.lef
[2024-11-24 02:50:00.909084] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.gds
[2024-11-24 02:50:00.920281] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 8
[2024-11-24 02:50:00.920605] [openram.sram_config/recompute_sizes]: Rows: 256 Cols: 256
[2024-11-24 02:50:00.920977] [openram.sram_config/recompute_sizes]: Row addr size: 8 Col addr size: 3 Bank addr size: 11
[2024-11-24 02:50:00.921259] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=8
[2024-11-24 02:50:00.934459] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_capped_replica_bitcell_array 256 x 256
[2024-11-24 02:50:00.934946] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_capped_replica_bitcell_array 256 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:50:00.935769] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_bitcell_array 256 x 256
[2024-11-24 02:50:00.936383] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_bitcell_array 256 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:50:00.937284] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_bitcell_array 256 x 256
[2024-11-24 02:50:00.937994] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_bitcell_array 256 x 256
[2024-11-24 03:19:36.837642] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_replica_column 257 x 1
[2024-11-24 03:19:36.970962] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array 1 x 256
[2024-11-24 03:19:39.957745] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_0 1 x 257
[2024-11-24 03:19:40.091170] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_1 1 x 257
[2024-11-24 03:19:40.224381] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_2 259 x 1
[2024-11-24 03:19:40.343035] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dummy_array_3 259 x 1
[2024-11-24 03:19:41.117742] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 03:19:41.126796] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 03:19:41.147325] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 03:19:41.450397] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_wordline_driver_array
[2024-11-24 03:19:41.451225] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 03:19:41.645991] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 03:19:41.736315] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_precharge_array
[2024-11-24 03:19:41.860001] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_sense_amp_array
[2024-11-24 03:19:41.884339] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_column_mux_array
[2024-11-24 03:19:42.107796] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_write_driver_array
[2024-11-24 03:19:42.321152] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 03:19:42.324707] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 03:19:42.527594] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_row_addr_dff rows=8 cols=1
[2024-11-24 03:19:42.532382] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_col_addr_dff rows=1 cols=3
[2024-11-24 03:19:42.534248] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_data_dff rows=1 cols=32
[2024-11-24 03:19:42.546971] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-24 03:19:42.547684] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf
[2024-11-24 03:19:42.554470] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf_array
[2024-11-24 03:19:42.555158] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_2048_freepdk45_dff_buf_0
[2024-11-24 03:19:42.558888] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 03:19:42.561494] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 03:19:42.566587] [openram.modules.pbuf/__init__]: creating pbuf with size of 256
[2024-11-24 03:19:42.600546] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 03:19:42.622273] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 03:19:42.638216] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 03:19:42.638988] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 03:19:42.646607] [openram.modules.pand3/__init__]: Creating pand3 pand3_1
[2024-11-24 03:19:42.647383] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 03:19:42.654606] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 03:19:42.659687] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 03:19:42.691574] ** Submodules: 1781.8 seconds
[2024-11-24 03:19:42.716193] ** Placement: 0.0 seconds
[2024-11-24 03:27:41.650607] [openram.base.hierarchy_layout/get_bbox]: Size: 232.4025 x 385.34749999999997 with perimeter margin 0
[2024-11-24 03:27:41.825982] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 03:27:41.826544] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 03:27:41.827072] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 03:27:41.827521] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 03:30:28.675243] ** Routing: 646.0 seconds
[2024-11-24 03:30:28.678863] ** Verification: 0.0 seconds
[2024-11-24 03:30:28.678966] ** SRAM creation: 2427.8 seconds
[2024-11-24 03:30:28.679019] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.sp
[2024-11-24 03:30:29.350383] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732419029349952017
[2024-11-24 03:30:29.391285] ** Spice writing: 0.7 seconds
[2024-11-24 03:30:29.391376] DELAY: Writing stimulus...
[2024-11-24 03:30:32.169679] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_2048_freepdk45.xbank0.bl_0_255
[2024-11-24 03:30:32.172418] ** DELAY: 2.8 seconds
[2024-11-24 03:30:32.865419] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.gds
[2024-11-24 03:30:34.237004] ** GDS: 1.4 seconds
[2024-11-24 03:30:34.237124] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.lef
[2024-11-24 03:30:34.248120] ** LEF: 0.0 seconds
[2024-11-24 03:30:34.248189] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.lvs.sp
[2024-11-24 03:30:34.930708] ** LVS writing: 0.7 seconds
[2024-11-24 03:30:34.930822] LIB: Characterizing... 
[2024-11-24 03:30:34.931867] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 03:30:34.932572] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 03:30:34.933083] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 03:30:34.933505] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 03:30:34.933907] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 03:30:34.934351] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45_TT_1p0V_25C.lib
[2024-11-24 03:30:37.376754] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 9.171111042284421 mW
[2024-11-24 03:30:37.377376] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.066748 mW
[2024-11-24 03:30:37.377919] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 03:30:37.378827] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-24 03:30:37.379629] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-24 03:30:37.380399] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-24 03:30:37.381158] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-24 03:30:37.381909] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-24 03:30:37.382650] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-24 03:30:37.383387] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.3982741008454066, 0.000716101171875
[2024-11-24 03:30:37.384125] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.39849463600165663, 0.0007381546875
[2024-11-24 03:30:37.384861] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.39937677662665666, 0.00082636875
[2024-11-24 03:30:37.388440] ** Characterization: 2.5 seconds
[2024-11-24 03:30:37.388589] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.py
[2024-11-24 03:30:37.388638] ** Config: 0.0 seconds
[2024-11-24 03:30:37.389381] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.html
[2024-11-24 03:30:37.390612] ** Datasheet: 0.0 seconds
[2024-11-24 03:30:37.390672] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_2048_freepdk45/sram_1rw0r0w_32_2048_freepdk45.v
[2024-11-24 03:30:37.390803] ** Verilog: 0.0 seconds
[2024-11-24 03:30:37.391385] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_4088_temp/
[2024-11-24 03:30:37.394848] ** End: 2436.5 seconds
