<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2025.1.0.14</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release 2025.1 (Version 2025.1.0.14)</text>
<text>Date: Sat Sep  6 16:45:15 2025
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>PROC_SUBSYSTEM</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPFS095T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCSG325</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_lt,fast_hv_lt,slow_lv_ht</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>12.500</cell>
 <cell>80.000</cell>
 <cell>1.050</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>REF_CLK_0</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>67.754</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>11.145</cell>
 <cell>1.050</cell>
 <cell>14.535</cell>
 <cell>15.585</cell>
 <cell>0.136</cell>
 <cell>11.315</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_subsys_regs/u_req_buffer/buff_rd_ptr[0]:CLK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>11.063</cell>
 <cell>1.059</cell>
 <cell>14.479</cell>
 <cell>15.538</cell>
 <cell>0.136</cell>
 <cell>11.306</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0]:CLK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>11.067</cell>
 <cell>1.063</cell>
 <cell>14.475</cell>
 <cell>15.538</cell>
 <cell>0.136</cell>
 <cell>11.302</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr:CLK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>11.105</cell>
 <cell>1.087</cell>
 <cell>14.498</cell>
 <cell>15.585</cell>
 <cell>0.136</cell>
 <cell>11.278</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/buff_rd_ptr[0]:CLK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>10.993</cell>
 <cell>1.124</cell>
 <cell>14.414</cell>
 <cell>15.538</cell>
 <cell>0.136</cell>
 <cell>11.241</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.585</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>14.535</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.336</cell>
 <cell>1.336</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>1.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>1.706</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>2.316</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>2.485</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.402</cell>
 <cell>2.887</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.945</cell>
 <cell>568</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.445</cell>
 <cell>3.390</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>3.591</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/stage_state_retr_rep1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.965</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>4.113</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>4.192</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>4.328</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/N_612</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>4.468</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>4.603</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_RNIBDI99:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>5.186</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gpr_wr_completing_retr_3_0_d_RNIBDI99:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.239</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_fast_RNI411EL:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/d_N_3_mux_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.231</cell>
 <cell>5.470</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/debug_mode_enter_fast_RNI411EL:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>5.521</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_0_RNIFVAJT1:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/d_N_5_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>5.644</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken_0_RNIFVAJT1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>5.735</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_d_0_1_RNIP8OS72:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/csr_priv_soft_reset_taken</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>5.802</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/un1_soft_reset_taken_retr_d_0_1_RNIP8OS72:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.855</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/NN_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.414</cell>
 <cell>6.269</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.094</cell>
 <cell>6.363</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0_RNI4TVL55:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_out</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>6.421</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_s_0_RNI4TVL55:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>6.471</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1_0:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gpr_rs1_rd_data_valid_ex</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>6.704</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>6.755</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>6.815</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>6.906</cell>
 <cell>41</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/start_slow_mul</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.251</cell>
 <cell>7.157</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>7.210</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1[0]:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/slow_mul.un1_alu_op_sel_int_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.530</cell>
 <cell>7.740</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>7.791</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0_1_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.274</cell>
 <cell>8.065</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_alu_result_iv_0_0[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>8.231</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/exu_result_flags_ex.cmp_cond</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.142</cell>
 <cell>8.373</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>8.508</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1E2KE:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/ifu_expipe_req_branch_excpt_req_valid_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>8.613</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/sticky_branch_reg_RNI1E2KE:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>8.761</cell>
 <cell>48</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/un5_fetch_ptr_sel_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>8.923</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/next_req_fetch_ptr[29]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.071</cell>
 <cell>8.994</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/ahb_i_req_addr_net[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.661</cell>
 <cell>9.655</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>9.791</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_18_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>10.051</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>10.222</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb_22_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>10.469</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_subsys_interconnect_0/un16_cpu_i_req_is_apb:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>10.547</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/un16_cpu_i_req_is_apb</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.075</cell>
 <cell>10.622</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/u_apb_req_arb/req_masked_cZ[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>10.700</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/req_masked[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.789</cell>
 <cell>11.489</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.542</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1_1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.067</cell>
 <cell>11.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_lsu_0/lsu_expipe_req_ready_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>11.660</cell>
 <cell>22</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/lsu_expipe_req_ready_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.246</cell>
 <cell>11.906</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_4_.bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>11.956</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3_0_i_a2_8_RNI42ICJ1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.485</cell>
 <cell>12.441</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>12.531</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>12.653</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>12.743</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_N_4L5:C</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_N_5L7_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.318</cell>
 <cell>13.061</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_N_4L5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>13.112</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>13.245</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/instr_accepted_ex_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>13.336</cell>
 <cell>144</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/N_3733_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>13.774</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>13.852</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.683</cell>
 <cell>14.535</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.535</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.211</cell>
 <cell>13.711</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>13.920</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>14.042</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>14.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>14.750</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.365</cell>
 <cell>15.115</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>15.167</cell>
 <cell>568</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.403</cell>
 <cell>15.570</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>15.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>15.721</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.136</cell>
 <cell>15.585</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.585</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>1.965</cell>
 <cell></cell>
 <cell>1.965</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.126</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.965</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RX</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RX</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.644</cell>
 <cell>0.644</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RX_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.644</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RX_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>0.775</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>net</cell>
 <cell>RX_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.190</cell>
 <cell>1.965</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.965</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.680</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>N/C</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.256</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>N/C</cell>
 <cell>46</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0_OUT0_FABCLK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.278</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>GPIO_OUT[1]</cell>
 <cell>5.169</cell>
 <cell></cell>
 <cell>8.590</cell>
 <cell></cell>
 <cell>8.590</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell>TX</cell>
 <cell>4.971</cell>
 <cell></cell>
 <cell>8.378</cell>
 <cell></cell>
 <cell>8.378</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>GPIO_OUT[0]</cell>
 <cell>4.828</cell>
 <cell></cell>
 <cell>8.249</cell>
 <cell></cell>
 <cell>8.249</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>GPIO_OUT[2]</cell>
 <cell>4.520</cell>
 <cell></cell>
 <cell>7.940</cell>
 <cell></cell>
 <cell>7.940</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>GPIO_OUT[3]</cell>
 <cell>4.506</cell>
 <cell></cell>
 <cell>7.927</cell>
 <cell></cell>
 <cell>7.927</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GPIO_OUT[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>8.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.336</cell>
 <cell>1.336</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>1.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>1.706</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>2.316</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>2.485</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>2.892</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.950</cell>
 <cell>470</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.471</cell>
 <cell>3.421</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_C0_0/CoreGPIO_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>3.615</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[1]/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>GPIO_OUT_c[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.991</cell>
 <cell>5.606</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[1]/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>6.524</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[1]/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>GPIO_OUT_obuf[1]/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.524</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_OUT_obuf[1]/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.066</cell>
 <cell>8.590</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GPIO_OUT[1]</cell>
 <cell>net</cell>
 <cell>GPIO_OUT[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.590</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.590</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GPIO_OUT[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</cell>
 <cell>3.292</cell>
 <cell>8.829</cell>
 <cell>6.682</cell>
 <cell>15.511</cell>
 <cell>0.196</cell>
 <cell>3.536</cell>
 <cell>0.048</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[7]:ALn</cell>
 <cell>3.292</cell>
 <cell>8.829</cell>
 <cell>6.682</cell>
 <cell>15.511</cell>
 <cell>0.196</cell>
 <cell>3.536</cell>
 <cell>0.048</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[11]:ALn</cell>
 <cell>3.292</cell>
 <cell>8.829</cell>
 <cell>6.682</cell>
 <cell>15.511</cell>
 <cell>0.196</cell>
 <cell>3.536</cell>
 <cell>0.048</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[10]:ALn</cell>
 <cell>3.292</cell>
 <cell>8.829</cell>
 <cell>6.682</cell>
 <cell>15.511</cell>
 <cell>0.196</cell>
 <cell>3.536</cell>
 <cell>0.048</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/HADDR_d[8]:ALn</cell>
 <cell>3.292</cell>
 <cell>8.829</cell>
 <cell>6.682</cell>
 <cell>15.511</cell>
 <cell>0.196</cell>
 <cell>3.536</cell>
 <cell>0.048</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.829</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.336</cell>
 <cell>1.336</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.229</cell>
 <cell>1.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>1.706</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>2.316</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.169</cell>
 <cell>2.485</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.406</cell>
 <cell>2.891</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.949</cell>
 <cell>1118</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.441</cell>
 <cell>3.390</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>3.591</cell>
 <cell>865</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.091</cell>
 <cell>6.682</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.682</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.211</cell>
 <cell>13.711</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>13.920</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>14.042</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>14.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>14.750</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>15.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>15.172</cell>
 <cell>470</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.431</cell>
 <cell>15.603</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>15.842</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>15.707</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_SRAM_AHBL_AXI_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHBL_AXI_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.196</cell>
 <cell>15.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RESETn</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>1.076</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RESETn</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</cell>
 <cell>3.806</cell>
 <cell></cell>
 <cell>3.806</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>1.075</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RESETn</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:ALn</cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>0.726</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RESETn</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:ALn</cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>0.726</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RESETn</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:ALn</cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>3.476</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>0.726</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RESETn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RESETn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESETn_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RESETn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESETn_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>0.610</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESETn_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>RESETn_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.610</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RESETn_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>0.946</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:A</cell>
 <cell>net</cell>
 <cell>RESETn_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.695</cell>
 <cell>1.641</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>1.797</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_INTERNAL_RST_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.010</cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.807</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.211</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.554</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>N/C</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.369</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>1118</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK</cell>
 <cell>net</cell>
 <cell>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.196</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET TCK to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain REF_CLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</cell>
 <cell>19.814</cell>
 <cell>67.754</cell>
 <cell>22.373</cell>
 <cell>90.127</cell>
 <cell>0.000</cell>
 <cell>31.148</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[6]:D</cell>
 <cell>19.731</cell>
 <cell>67.837</cell>
 <cell>22.290</cell>
 <cell>90.127</cell>
 <cell>0.000</cell>
 <cell>30.982</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8]:D</cell>
 <cell>19.706</cell>
 <cell>67.862</cell>
 <cell>22.265</cell>
 <cell>90.127</cell>
 <cell>0.000</cell>
 <cell>30.932</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4]:D</cell>
 <cell>19.676</cell>
 <cell>67.892</cell>
 <cell>22.235</cell>
 <cell>90.127</cell>
 <cell>0.000</cell>
 <cell>30.872</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[3]:D</cell>
 <cell>19.674</cell>
 <cell>67.894</cell>
 <cell>22.233</cell>
 <cell>90.127</cell>
 <cell>0.000</cell>
 <cell>30.868</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>22.373</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>67.754</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>2.559</cell>
 <cell>2.559</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>6.136</cell>
 <cell>8.695</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>9.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>9.949</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>10.113</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>10.313</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt_UTDI_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.163</cell>
 <cell>10.476</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>10.676</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:B</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/UTDIInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.421</cell>
 <cell>11.097</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.150</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.111</cell>
 <cell>11.261</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.314</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>11.371</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.424</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>11.549</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.602</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>11.717</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.770</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>11.899</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>11.989</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.231</cell>
 <cell>14.220</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>14.298</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>14.431</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>14.509</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>14.629</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>14.707</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>14.835</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>14.913</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>15.040</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>15.175</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>15.304</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>15.382</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>15.510</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>15.588</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>15.720</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>15.798</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>15.883</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>16.018</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.599</cell>
 <cell>16.617</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>16.752</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>16.828</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>16.906</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>17.028</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>17.106</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>17.230</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>17.308</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>17.428</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>17.506</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>17.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>17.715</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>17.847</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>17.925</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>18.057</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>18.135</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>18.280</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>18.358</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>18.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>18.568</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>18.686</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>18.764</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>18.881</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>18.959</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>19.496</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>19.586</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>19.702</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.755</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>19.879</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.932</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>20.056</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.109</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>20.235</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.288</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>20.403</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.456</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>20.568</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.621</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>20.747</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>20.800</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]:B</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0_TGT_TMS_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.877</cell>
 <cell>21.677</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_o2[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.078</cell>
 <cell>21.755</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/N_117</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>22.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_a2[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.247</cell>
 <cell>22.348</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/currTapState_ns[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.025</cell>
 <cell>22.373</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.373</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.340</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.356</cell>
 <cell>84.696</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.271</cell>
 <cell>84.967</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.211</cell>
 <cell>85.178</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.128</cell>
 <cell>85.306</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>85.453</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>85.808</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>85.860</cell>
 <cell>18</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.459</cell>
 <cell>86.319</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>86.511</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.338</cell>
 <cell>87.849</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>87.970</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.366</cell>
 <cell>88.336</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>88.390</cell>
 <cell>106</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:CLK</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/TGT_TCK_GLB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.432</cell>
 <cell>88.822</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.316</cell>
 <cell>90.138</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.011</cell>
 <cell>90.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>90.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</cell>
 <cell>15.174</cell>
 <cell>72.453</cell>
 <cell>17.986</cell>
 <cell>90.439</cell>
 <cell>0.197</cell>
 <cell>21.733</cell>
 <cell>-4.505</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0:ALn</cell>
 <cell>15.173</cell>
 <cell>72.454</cell>
 <cell>17.985</cell>
 <cell>90.439</cell>
 <cell>0.197</cell>
 <cell>21.731</cell>
 <cell>-4.505</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</cell>
 <cell>15.173</cell>
 <cell>72.454</cell>
 <cell>17.985</cell>
 <cell>90.439</cell>
 <cell>0.197</cell>
 <cell>21.731</cell>
 <cell>-4.505</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0:ALn</cell>
 <cell>15.173</cell>
 <cell>72.454</cell>
 <cell>17.985</cell>
 <cell>90.439</cell>
 <cell>0.197</cell>
 <cell>21.731</cell>
 <cell>-4.505</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0]:ALn</cell>
 <cell>15.169</cell>
 <cell>72.584</cell>
 <cell>17.981</cell>
 <cell>90.565</cell>
 <cell>0.197</cell>
 <cell>21.471</cell>
 <cell>-4.631</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.439</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>17.986</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>72.453</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>2.812</cell>
 <cell>2.812</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>2.441</cell>
 <cell>5.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.073</cell>
 <cell>6.326</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>6.576</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.137</cell>
 <cell>6.713</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>6.963</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB_URSTB_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.145</cell>
 <cell>7.108</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>7.358</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iURSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>7.564</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>7.691</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>7.770</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>7.905</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>7.984</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>8.108</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.187</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>8.263</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>8.406</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>8.527</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.606</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.077</cell>
 <cell>8.683</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.762</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.132</cell>
 <cell>8.894</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>8.973</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>9.093</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>9.172</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.763</cell>
 <cell>9.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>10.014</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>10.097</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>10.176</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>10.311</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>10.454</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>10.578</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>10.657</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>10.788</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>10.931</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>11.064</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>11.207</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>11.330</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>11.409</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>11.532</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>11.611</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>11.694</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>11.837</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>11.966</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>12.045</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>12.174</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>12.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.903</cell>
 <cell>13.156</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.235</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>13.351</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.430</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.080</cell>
 <cell>13.510</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>13.653</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.120</cell>
 <cell>13.773</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>13.852</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>13.981</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>14.060</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.115</cell>
 <cell>16.175</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.226</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>16.334</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.385</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.119</cell>
 <cell>16.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.555</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>16.673</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.724</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>16.778</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.829</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>16.939</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>16.990</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>17.100</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.151</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>17.276</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.327</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.122</cell>
 <cell>17.449</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>17.500</cell>
 <cell>109</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0_COREJTAGDEBUG_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>17.986</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.986</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.330</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>2.045</cell>
 <cell>85.375</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.276</cell>
 <cell>85.651</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>85.873</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>85.975</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>86.119</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>86.461</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/N_2_inferred_clock_RNI270D/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>86.515</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/iUDRCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.447</cell>
 <cell>86.962</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>87.141</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:A</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.397</cell>
 <cell>89.538</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>COREJTAGDEBUG_C0_0/COREJTAGDEBUG_C0_0/genblk3.genblk1.TGT_TCK_GLB_RNIKVH:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>89.576</cell>
 <cell>98</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:CLK</cell>
 <cell>net</cell>
 <cell>COREJTAGDEBUG_C0_0_TGT_TCK_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.461</cell>
 <cell>90.037</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>90.647</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.011</cell>
 <cell>90.636</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32_C0_0/MIV_RV32_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.197</cell>
 <cell>90.439</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.439</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to TCK</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
