// Seed: 3138862547
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1
);
  type_8(
      id_0, 1, id_0
  );
  logic id_3;
  logic id_4;
  type_11 id_5 (
      .id_0(1),
      .id_1(id_2),
      .id_2(1'b0)
  );
endmodule
