{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665518928186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665518928187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 11 17:08:48 2022 " "Processing started: Tue Oct 11 17:08:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665518928187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518928187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniCPU -c MiniCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniCPU -c MiniCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518928187 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665518928559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minicpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minicpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniCPU " "Found entity 1: MiniCPU" {  } { { "MiniCPU.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518935643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniCPU " "Elaborating entity \"MiniCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665518935710 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/controlunit/controlunit.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/controlunit/controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst9 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst9\"" {  } { { "MiniCPU.bdf" "inst9" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 768 520 840 992 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935736 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/controlunit.bdf" { { 288 -24 24 320 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665518935736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/controlunit/mux_4x4.v 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/controlunit/mux_4x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x4 " "Found entity 1: MUX_4x4" {  } { { "mux_4x4.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/mux_4x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x4 ControlUnit:inst9\|MUX_4x4:inst5 " "Elaborating entity \"MUX_4x4\" for hierarchy \"ControlUnit:inst9\|MUX_4x4:inst5\"" {  } { { "controlunit.bdf" "inst5" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/controlunit.bdf" { { 392 552 696 504 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_4x4.v" "LPM_MUX_component" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/mux_4x4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_4x4.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/mux_4x4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935774 ""}  } { { "mux_4x4.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/controlunit/mux_4x4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665518935774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vjc " "Found entity 1: mux_vjc" {  } { { "db/mux_vjc.tdf" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/db/mux_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518935815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vjc ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component\|mux_vjc:auto_generated " "Elaborating entity \"mux_vjc\" for hierarchy \"ControlUnit:inst9\|MUX_4x4:inst5\|lpm_mux:LPM_MUX_component\|mux_vjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935815 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/memory/rom_16x256.v 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/memory/rom_16x256.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_16x256 " "Found entity 1: ROM_16x256" {  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/memory/rom_16x256.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_16x256 ROM_16x256:inst1 " "Elaborating entity \"ROM_16x256\" for hierarchy \"ROM_16x256:inst1\"" {  } { { "MiniCPU.bdf" "inst1" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 616 48 264 744 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_16x256:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_16x256:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_16x256.v" "altsyncram_component" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_16x256:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_16x256:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_16x256:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_16x256:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memory_01.mif " "Parameter \"init_file\" = \"memory_01.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518935869 ""}  } { { "rom_16x256.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/memory/rom_16x256.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665518935869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddg1 " "Found entity 1: altsyncram_ddg1" {  } { { "db/altsyncram_ddg1.tdf" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/db/altsyncram_ddg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518935912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddg1 ROM_16x256:inst1\|altsyncram:altsyncram_component\|altsyncram_ddg1:auto_generated " "Elaborating entity \"altsyncram_ddg1\" for hierarchy \"ROM_16x256:inst1\|altsyncram:altsyncram_component\|altsyncram_ddg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/debouncer/debouncer.v 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/debouncer/debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/debouncer/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935930 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "MiniCPU.bdf" "inst2" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 328 72 264 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/debouncer/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665518935932 "|MiniCPU|debouncer:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/synchronouscounter/synchronouscounter.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/synchronouscounter/synchronouscounter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SynchronousCounter " "Found entity 1: SynchronousCounter" {  } { { "synchronouscounter.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/synchronouscounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SynchronousCounter SynchronousCounter:inst " "Elaborating entity \"SynchronousCounter\" for hierarchy \"SynchronousCounter:inst\"" {  } { { "MiniCPU.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 464 128 264 592 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935946 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst17 " "Primitive \"GND\" of instance \"inst17\" not used" {  } { { "synchronouscounter.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/synchronouscounter.bdf" { { 240 232 264 272 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665518935947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/synchronouscounter/overwritabletff.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/synchronouscounter/overwritabletff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OverwritableTFF " "Found entity 1: OverwritableTFF" {  } { { "overwritabletff.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/overwritabletff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OverwritableTFF SynchronousCounter:inst\|OverwritableTFF:inst1 " "Elaborating entity \"OverwritableTFF\" for hierarchy \"SynchronousCounter:inst\|OverwritableTFF:inst1\"" {  } { { "synchronouscounter.bdf" "inst1" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/synchronouscounter.bdf" { { 328 456 552 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/4bitregister/4bitregister.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/4bitregister/4bitregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Found entity 1: 4BitRegister" {  } { { "4bitregister.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/4bitregister/4bitregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitRegister 4BitRegister:inst4 " "Elaborating entity \"4BitRegister\" for hierarchy \"4BitRegister:inst4\"" {  } { { "MiniCPU.bdf" "inst4" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 464 704 840 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/arithmeticlogicunit/arithmeticlogicunit.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/arithmeticlogicunit/arithmeticlogicunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticLogicUnit " "Found entity 1: ArithmeticLogicUnit" {  } { { "arithmeticlogicunit.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/arithmeticlogicunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticLogicUnit ArithmeticLogicUnit:inst11 " "Elaborating entity \"ArithmeticLogicUnit\" for hierarchy \"ArithmeticLogicUnit:inst11\"" {  } { { "MiniCPU.bdf" "inst11" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 344 704 888 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518935987 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/arithmeticlogicunit/mux_2x1.v 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/arithmeticlogicunit/mux_2x1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/mux_2x1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518935999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518935999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2x1 ArithmeticLogicUnit:inst11\|MUX_2x1:inst3 " "Elaborating entity \"MUX_2x1\" for hierarchy \"ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\"" {  } { { "arithmeticlogicunit.bdf" "inst3" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/arithmeticlogicunit.bdf" { { 416 664 808 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2x1.v" "LPM_MUX_component" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/mux_2x1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/mux_2x1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518936004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518936004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518936004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665518936004 ""}  } { { "mux_2x1.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/mux_2x1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665518936004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sjc " "Found entity 1: mux_sjc" {  } { { "db/mux_sjc.tdf" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/db/mux_sjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518936047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sjc ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated " "Elaborating entity \"mux_sjc\" for hierarchy \"ArithmeticLogicUnit:inst11\|MUX_2x1:inst3\|lpm_mux:LPM_MUX_component\|mux_sjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/arithmeticlogicunit/addersubtractor.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/arithmeticlogicunit/addersubtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "addersubtractor.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/addersubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936061 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518936061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor ArithmeticLogicUnit:inst11\|AdderSubtractor:inst2 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"ArithmeticLogicUnit:inst11\|AdderSubtractor:inst2\"" {  } { { "arithmeticlogicunit.bdf" "inst2" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/arithmeticlogicunit.bdf" { { 512 456 584 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/arithmeticlogicunit/1bitaddersubtractor.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/arithmeticlogicunit/1bitaddersubtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1BitAdderSubtractor " "Found entity 1: 1BitAdderSubtractor" {  } { { "1bitaddersubtractor.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/1bitaddersubtractor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518936075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitAdderSubtractor ArithmeticLogicUnit:inst11\|AdderSubtractor:inst2\|1BitAdderSubtractor:inst " "Elaborating entity \"1BitAdderSubtractor\" for hierarchy \"ArithmeticLogicUnit:inst11\|AdderSubtractor:inst2\|1BitAdderSubtractor:inst\"" {  } { { "addersubtractor.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/addersubtractor.bdf" { { 376 376 488 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/arithmeticlogicunit/dividermultiplier.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/arithmeticlogicunit/dividermultiplier.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DividerMultiplier " "Found entity 1: DividerMultiplier" {  } { { "dividermultiplier.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/dividermultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936089 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518936089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DividerMultiplier ArithmeticLogicUnit:inst11\|DividerMultiplier:inst " "Elaborating entity \"DividerMultiplier\" for hierarchy \"ArithmeticLogicUnit:inst11\|DividerMultiplier:inst\"" {  } { { "arithmeticlogicunit.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/arithmeticlogicunit.bdf" { { 352 456 584 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936090 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Op " "Pin \"Op\" not connected" {  } { { "dividermultiplier.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/arithmeticlogicunit/dividermultiplier.bdf" { { 264 320 488 280 "Op" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1665518936090 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/7segmentsdisplay/bus_7segmentsdisplay.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/7segmentsdisplay/bus_7segmentsdisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_7SegmentsDisplay " "Found entity 1: BUS_7SegmentsDisplay" {  } { { "bus_7segmentsdisplay.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/7segmentsdisplay/bus_7segmentsdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518936106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_7SegmentsDisplay BUS_7SegmentsDisplay:inst8 " "Elaborating entity \"BUS_7SegmentsDisplay\" for hierarchy \"BUS_7SegmentsDisplay:inst8\"" {  } { { "MiniCPU.bdf" "inst8" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/MiniCPU/MiniCPU.bdf" { { 72 2016 2152 168 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/13731222/desktop/allan/minicpu/7segmentsdisplay/7segmentdisplay.bdf 1 1 " "Using design file /users/13731222/desktop/allan/minicpu/7segmentsdisplay/7segmentdisplay.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7SegmentDisplay " "Found entity 1: 7SegmentDisplay" {  } { { "7segmentdisplay.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/7segmentsdisplay/7segmentdisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665518936119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665518936119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7SegmentDisplay BUS_7SegmentsDisplay:inst8\|7SegmentDisplay:inst " "Elaborating entity \"7SegmentDisplay\" for hierarchy \"BUS_7SegmentsDisplay:inst8\|7SegmentDisplay:inst\"" {  } { { "bus_7segmentsdisplay.bdf" "inst" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/7segmentsdisplay/bus_7segmentsdisplay.bdf" { { 176 496 592 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518936120 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:inst\|OverwritableTFF:inst20\|inst SynchronousCounter:inst\|OverwritableTFF:inst20\|inst~_emulated SynchronousCounter:inst\|OverwritableTFF:inst20\|inst~1 " "Register \"SynchronousCounter:inst\|OverwritableTFF:inst20\|inst\" is converted into an equivalent circuit using register \"SynchronousCounter:inst\|OverwritableTFF:inst20\|inst~_emulated\" and latch \"SynchronousCounter:inst\|OverwritableTFF:inst20\|inst~1\"" {  } { { "overwritabletff.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/overwritabletff.bdf" { { 336 368 432 416 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|SynchronousCounter:inst|OverwritableTFF:inst20|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:inst\|OverwritableTFF:inst19\|inst SynchronousCounter:inst\|OverwritableTFF:inst19\|inst~_emulated SynchronousCounter:inst\|OverwritableTFF:inst19\|inst~1 " "Register \"SynchronousCounter:inst\|OverwritableTFF:inst19\|inst\" is converted into an equivalent circuit using register \"SynchronousCounter:inst\|OverwritableTFF:inst19\|inst~_emulated\" and latch \"SynchronousCounter:inst\|OverwritableTFF:inst19\|inst~1\"" {  } { { "overwritabletff.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/overwritabletff.bdf" { { 336 368 432 416 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|SynchronousCounter:inst|OverwritableTFF:inst19|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:inst\|OverwritableTFF:inst18\|inst SynchronousCounter:inst\|OverwritableTFF:inst18\|inst~_emulated SynchronousCounter:inst\|OverwritableTFF:inst18\|inst~1 " "Register \"SynchronousCounter:inst\|OverwritableTFF:inst18\|inst\" is converted into an equivalent circuit using register \"SynchronousCounter:inst\|OverwritableTFF:inst18\|inst~_emulated\" and latch \"SynchronousCounter:inst\|OverwritableTFF:inst18\|inst~1\"" {  } { { "overwritabletff.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/overwritabletff.bdf" { { 336 368 432 416 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|SynchronousCounter:inst|OverwritableTFF:inst18|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SynchronousCounter:inst\|OverwritableTFF:inst1\|inst SynchronousCounter:inst\|OverwritableTFF:inst1\|inst~_emulated SynchronousCounter:inst\|OverwritableTFF:inst1\|inst~1 " "Register \"SynchronousCounter:inst\|OverwritableTFF:inst1\|inst\" is converted into an equivalent circuit using register \"SynchronousCounter:inst\|OverwritableTFF:inst1\|inst~_emulated\" and latch \"SynchronousCounter:inst\|OverwritableTFF:inst1\|inst~1\"" {  } { { "overwritabletff.bdf" "" { Schematic "C:/Users/13731222/Desktop/allan/MiniCPU/synchronouscounter/overwritabletff.bdf" { { 336 368 432 416 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|SynchronousCounter:inst|OverwritableTFF:inst1|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|out_key debouncer:inst2\|out_key~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|out_key\" is converted into an equivalent circuit using register \"debouncer:inst2\|out_key~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/debouncer/debouncer.v" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|debouncer:inst2|out_key"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "debouncer:inst2\|intermediate debouncer:inst2\|intermediate~_emulated debouncer:inst2\|out_key~1 " "Register \"debouncer:inst2\|intermediate\" is converted into an equivalent circuit using register \"debouncer:inst2\|intermediate~_emulated\" and latch \"debouncer:inst2\|out_key~1\"" {  } { { "debouncer.v" "" { Text "C:/Users/13731222/Desktop/allan/MiniCPU/debouncer/debouncer.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1665518936531 "|MiniCPU|debouncer:inst2|intermediate"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1665518936531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665518936724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665518937170 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665518937170 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665518937228 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665518937228 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665518937228 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665518937228 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665518937228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665518937248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 11 17:08:57 2022 " "Processing ended: Tue Oct 11 17:08:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665518937248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665518937248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665518937248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665518937248 ""}
