
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1281.301 ; gain = 0.023 ; free physical = 707 ; free virtual = 19071
Command: read_checkpoint -auto_incremental -incremental /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2918536
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1998.016 ; gain = 377.801 ; free physical = 618 ; free virtual = 18137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart.v:5]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
	Parameter DVSR_BIT bound to: 9 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter FIFO_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_brg' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_brg.v:6]
	Parameter BAUDRATE_PRECISION bound to: 9 - type: integer 
	Parameter BAUDRATE_PERIOD bound to: 326 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_brg' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_brg.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_rx.v:6]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_rx.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_tx.v:6]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter SB_TICKS bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart_tx.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/fifo.v:6]
	Parameter FIFO_SIZE bound to: 512 - type: integer 
	Parameter WORD_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/fifo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/uart/src/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'debugger' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_IN_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_BANK_BUS_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_SLOT_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_DATA_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_reader' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter OUT_BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart_reader' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_reader.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_writer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter IN_BUS_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart_writer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/uart_writer.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_printer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/register_printer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_BANK_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_printer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/register_printer.v:5]
INFO: [Synth 8-6157] synthesizing module 'memory_printer' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/memory_printer.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter MEMORY_SLOT_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_DATA_BUS_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_printer' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/memory_printer.v:5]
INFO: [Synth 8-6157] synthesizing module 'debugger_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:5]
	Parameter UART_BUS_SIZE bound to: 8 - type: integer 
	Parameter DATA_IN_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_OUT_BUS_SIZE bound to: 56 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:110]
INFO: [Synth 8-6155] done synthesizing module 'debugger_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger_control.v:5]
INFO: [Synth 8-6155] done synthesizing module 'debugger' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/debugger/src/debugger.v:5]
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mips.v:5]
	Parameter PC_BUS_SIZE bound to: 32 - type: integer 
	Parameter DATA_BUS_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_BUS_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_MEMORY_WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter INSTRUCTION_MEMORY_SIZE_IN_WORDS bound to: 64 - type: integer 
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter DATA_MEMORY_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module '_if' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/if.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter MEM_SIZE_IN_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/adder.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/adder.v:5]
INFO: [Synth 8-6157] synthesizing module 'pc' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:43]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/pc.v:5]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/instruction_memory.v:5]
	Parameter PC_BUS_SIZE bound to: 32 - type: integer 
	Parameter WORD_SIZE_IN_BYTES bound to: 4 - type: integer 
	Parameter MEM_SIZE_IN_WORDS bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/instruction_memory.v:5]
INFO: [Synth 8-6155] done synthesizing module '_if' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/if/src/if.v:5]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/if_id.v:5]
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter INSTRUCTION_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/if_id.v:5]
INFO: [Synth 8-6157] synthesizing module 'id' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/id.v:6]
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter PC_SIZE bound to: 32 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'registers_bank' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/registers_bank.v:5]
	Parameter REGISTERS_BANK_SIZE bound to: 32 - type: integer 
	Parameter REGISTERS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'registers_bank' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/registers_bank.v:5]
INFO: [Synth 8-6157] synthesizing module 'main_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/main_control.v:5]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/main_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 26 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'sig_extend' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 16 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sig_extend' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 16 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized1' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 5 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized1' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'is_not_equal' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_not_equal.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'is_not_equal' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_not_equal.v:5]
INFO: [Synth 8-6157] synthesizing module 'is_zero' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_zero.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'is_zero' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/is_zero.v:5]
INFO: [Synth 8-6157] synthesizing module 'shift_left' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter SHIFT_LEFT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
INFO: [Synth 8-6157] synthesizing module 'shift_left__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter SHIFT_LEFT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_left__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/shift_left.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 2 - type: integer 
	Parameter BUS_SIZE bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized1' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized1' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/id/src/id.v:6]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/id_ex.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/id_ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/ex.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:5]
	Parameter IO_BUS_WIDTH bound to: 32 - type: integer 
	Parameter CTR_BUS_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu_control.v:5]
	Parameter ALU_CTR_BUS_WIDTH bound to: 4 - type: integer 
	Parameter ALU_OP_BUS_WIDTH bound to: 3 - type: integer 
	Parameter ALU_FUNCT_BUS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/alu_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized2' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 5 - type: integer 
	Parameter BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized2' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized3' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter BUS_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized3' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/mux.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/ex/src/ex.v:5]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/ex_mem.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/ex_mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/mem.v:5]
	Parameter IO_BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/data_memory.v:5]
	Parameter ADDR_SIZE bound to: 5 - type: integer 
	Parameter SLOT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/data_memory.v:5]
INFO: [Synth 8-6157] synthesizing module 'unsig_extend__parameterized2' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 8 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsig_extend__parameterized2' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/unsig_extend.v:5]
INFO: [Synth 8-6157] synthesizing module 'sig_extend__parameterized0' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
	Parameter REG_IN_SIZE bound to: 8 - type: integer 
	Parameter REG_OUT_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sig_extend__parameterized0' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/utils/src/sig_extend.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mem/src/mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/mem_wb.v:5]
	Parameter BUS_SIZE bound to: 32 - type: integer 
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/pipeline/src/mem_wb.v:5]
INFO: [Synth 8-6157] synthesizing module 'wb' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/wb/src/wb.v:5]
	Parameter IO_BUS_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/wb/src/wb.v:5]
INFO: [Synth 8-6157] synthesizing module 'short_circuit' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/short_circuit.v:5]
	Parameter MEM_ADDR_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'short_circuit' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/short_circuit.v:5]
INFO: [Synth 8-6157] synthesizing module 'risk_detection' [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/risk_detection.v:5]
INFO: [Synth 8-6155] done synthesizing module 'risk_detection' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/hazard/src/risk_detection.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/mips/mips.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/sources/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2083.953 ; gain = 463.738 ; free physical = 558 ; free virtual = 18072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.766 ; gain = 481.551 ; free physical = 558 ; free virtual = 18072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.766 ; gain = 481.551 ; free physical = 558 ; free virtual = 18072
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2101.766 ; gain = 0.000 ; free physical = 558 ; free virtual = 18072
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/constrs/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/constrs/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/franco/Desktop/arqui/ARQ_ICOMP_2023-TP_FINAL/vivado.src/constrs/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.516 ; gain = 0.000 ; free physical = 547 ; free virtual = 18062
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2247.516 ; gain = 0.000 ; free physical = 547 ; free virtual = 18062
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 537 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 537 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 537 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 536 ; free virtual = 18053
---------------------------------------------------------------------------------
instruction_memory__GB0_if__GC0instruction_memory__GB3instruction_memory__GB5instruction_memory__GB6instruction_memory__GB2mips__GC0instruction_memory__GB4instruction_memory__GB1top__GC0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 535 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 535 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 535 ; free virtual = 18052
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 172532
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+---------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | /home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.srcs/utils_1/imports/synth_1/top.dcp |
+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2023.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |instruction_memory__GB0_#REUSE# |           1|         0|
|2     |instruction_memory__GB1_#REUSE# |           1|         0|
|3     |instruction_memory__GB2_#REUSE# |           1|         0|
|4     |instruction_memory__GB3_#REUSE# |           1|         0|
|5     |instruction_memory__GB4_#REUSE# |           1|         0|
|6     |instruction_memory__GB5_#REUSE# |           1|         0|
|7     |instruction_memory__GB6_#REUSE# |           1|         0|
|8     |_if__GC0_#REUSE#                |           1|         0|
|9     |mips__GC0_#REUSE#               |           1|         0|
|10    |top__GC0_#REUSE#                |           1|         0|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
WARNING: [Synth 8-3917] design top has port o_status_led[11] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 651 ; free virtual = 18063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 651 ; free virtual = 18063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 654 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 654 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 654 ; free virtual = 18052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 646 ; free virtual = 18043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 673 ; free virtual = 18001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 682 ; free virtual = 18010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 674 ; free virtual = 17992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 674 ; free virtual = 17992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 670 ; free virtual = 17995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 670 ; free virtual = 17995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    59|
|3     |LUT1   |    13|
|4     |LUT2   |   849|
|5     |LUT3   |   456|
|6     |LUT4   |   921|
|7     |LUT5   |  1025|
|8     |LUT6   |  3635|
|9     |MUXF7  |   646|
|10    |MUXF8  |    52|
|11    |RAM64M |    48|
|12    |FDRE   |  4910|
|13    |FDSE   |     9|
|14    |IBUF   |     3|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 669 ; free virtual = 17994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2247.516 ; gain = 481.551 ; free physical = 669 ; free virtual = 17994
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2247.516 ; gain = 627.301 ; free physical = 669 ; free virtual = 17994
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2247.516 ; gain = 0.000 ; free physical = 950 ; free virtual = 18278
INFO: [Netlist 29-17] Analyzing 805 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.516 ; gain = 0.000 ; free physical = 950 ; free virtual = 18277
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 48 instances

Synth Design complete | Checksum: e1bf8bda
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2247.516 ; gain = 950.371 ; free physical = 950 ; free virtual = 18277
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1784.242; main = 1459.052; forked = 375.401
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3201.262; main = 2247.520; forked = 985.758
INFO: [Common 17-1381] The checkpoint '/home/franco/Desktop/arqui/MIPSPipeline/lab3_mips_processor/lab3_mips_processor.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 10 20:10:03 2024...
